<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-us" xml:lang="en-us">
   <head>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8"></meta>
      <meta http-equiv="X-UA-Compatible" content="IE=edge"></meta>
      <meta name="copyright" content="(C) Copyright 2005"></meta>
      <meta name="DC.rights.owner" content="(C) Copyright 2005"></meta>
      <meta name="DC.Type" content="concept"></meta>
      <meta name="DC.Title" content="Parallel Thread Execution ISA Version 7.0"></meta>
      <meta name="abstract" content="The programming guide to using PTX (Parallel Thread Execution) and ISA (Instruction Set Architecture)."></meta>
      <meta name="description" content="The programming guide to using PTX (Parallel Thread Execution) and ISA (Instruction Set Architecture)."></meta>
      <meta name="DC.Coverage" content="Programming Guides"></meta>
      <meta name="DC.subject" content="CUDA PTX, CUDA PTX goals, CUDA PTX thread array, CUDA PTX memory hierarchy, CUDA PTX SIMT, CUDA PTX syntax, CUDA PTX instructions, CUDA PTX identifiers, CUDA PTX constants, CUDA PTX state space"></meta>
      <meta name="keywords" content="CUDA PTX, CUDA PTX goals, CUDA PTX thread array, CUDA PTX memory hierarchy, CUDA PTX SIMT, CUDA PTX syntax, CUDA PTX instructions, CUDA PTX identifiers, CUDA PTX constants, CUDA PTX state space"></meta>
      <meta name="DC.Format" content="XHTML"></meta>
      <meta name="DC.Identifier" content="abstract"></meta>
      <link rel="stylesheet" type="text/css" href="../common/formatting/commonltr.css"></link>
      <link rel="stylesheet" type="text/css" href="../common/formatting/site.css"></link>
      <title>PTX ISA :: CUDA Toolkit Documentation</title>
      <!--[if lt IE 9]>
      <script src="../common/formatting/html5shiv-printshiv.min.js"></script>
      <![endif]-->
      <script type="text/javascript" charset="utf-8" src="//assets.adobedtm.com/b92787824f2e0e9b68dc2e993f9bd995339fe417/satelliteLib-7ba51e58dc61bcb0e9311aadd02a0108ab24cc6c.js"></script>
      <script type="text/javascript" charset="utf-8" src="../common/scripts/tynt/tynt.js"></script>
      <script type="text/javascript" charset="utf-8" src="../common/formatting/jquery.min.js"></script>
      <script type="text/javascript" charset="utf-8" src="../common/formatting/jquery.ba-hashchange.min.js"></script>
      <script type="text/javascript" charset="utf-8" src="../common/formatting/jquery.scrollintoview.min.js"></script>
      <script type="text/javascript" src="../search/htmlFileList.js"></script>
      <script type="text/javascript" src="../search/htmlFileInfoList.js"></script>
      <script type="text/javascript" src="../search/nwSearchFnt.min.js"></script>
      <script type="text/javascript" src="../search/stemmers/en_stemmer.min.js"></script>
      <script type="text/javascript" src="../search/index-1.js"></script>
      <script type="text/javascript" src="../search/index-2.js"></script>
      <script type="text/javascript" src="../search/index-3.js"></script>
      <link rel="canonical" href="http://docs.nvidia.com/cuda/parallel-thread-execution/index.html"></link>
      <link rel="stylesheet" type="text/css" href="../common/formatting/qwcode.highlight.css"></link>
   </head>
   <body>
      
      <header id="header"><span id="company">NVIDIA</span><span id="site-title">CUDA Toolkit Documentation</span><form id="search" method="get" action="search">
            <input type="text" name="search-text"></input><fieldset id="search-location">
               <legend>Search In:</legend>
               <label><input type="radio" name="search-type" value="site"></input>Entire Site</label>
               <label><input type="radio" name="search-type" value="document"></input>Just This Document</label></fieldset>
            <button type="reset">clear search</button>
            <button id="submit" type="submit">search</button></form>
      </header>
      <div id="site-content">
         <nav id="site-nav">
            <div class="category closed"><a href="../index.html" title="The root of the site.">CUDA Toolkit 
                  
                  
                  v11.0.228</a></div>
            <div class="category"><a href="index.html" title="PTX ISA">PTX ISA</a></div>
            <ul>
               <li>
                  <div class="section-link"><a href="#introduction">1.&nbsp;Introduction</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#scalable-data-parallel-computing-using-gpus">1.1.&nbsp;Scalable Data-Parallel Computing using GPUs</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#goals-of-ptx">1.2.&nbsp;Goals of PTX</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#ptx-isa-version-7.0">1.3.&nbsp;PTX ISA Version 7.0</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#document-structure">1.4.&nbsp;Document Structure</a></div>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#programming-model">2.&nbsp;Programming Model</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#highly-multithreaded-coprocessor">2.1.&nbsp;A Highly Multithreaded Coprocessor</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#thread-hierarchy">2.2.&nbsp;Thread Hierarchy</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#cooperative-thread-arrays">2.2.1.&nbsp;Cooperative Thread Arrays</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#grid-of-cooperative-thread-arrays">2.2.2.&nbsp;Grid of Cooperative Thread Arrays</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#memory-hierarchy">2.3.&nbsp;Memory Hierarchy</a></div>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#ptx-machine-model">3.&nbsp;PTX Machine Model</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#set-of-simt-multiprocessors">3.1.&nbsp;A Set of SIMT Multiprocessors</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#independent-thread-scheduling">3.2.&nbsp;Independent Thread Scheduling</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#on-chip-shared-memory">3.3.&nbsp;On-chip Shared Memory</a></div>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#syntax">4.&nbsp;Syntax</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#source-format">4.1.&nbsp;Source Format</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#comments">4.2.&nbsp;Comments</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#statements">4.3.&nbsp;Statements</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#directive-statements">4.3.1.&nbsp;Directive Statements</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#instruction-statements">4.3.2.&nbsp;Instruction Statements</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#identifiers">4.4.&nbsp;Identifiers</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#constants">4.5.&nbsp;Constants</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#integer-constants">4.6.&nbsp;Integer Constants</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#floating-point-constants">4.6.1.&nbsp;Floating-Point Constants</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#predicate-constants">4.6.2.&nbsp;Predicate Constants</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#constant-expressions">4.6.3.&nbsp;Constant Expressions</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#integer-constant-expression-evaluation">4.6.4.&nbsp;Integer Constant Expression Evaluation</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#summary-of-constant-expression-evaluation-rules">4.6.5.&nbsp;Summary of Constant Expression Evaluation Rules</a></div>
                           </li>
                        </ul>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#state-spaces-types-and-variables">5.&nbsp;State Spaces, Types, and Variables</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#state-spaces">5.1.&nbsp;State Spaces</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#register-state-space">5.1.1.&nbsp;Register State Space</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#special-register-state-space">5.1.2.&nbsp;Special Register State Space</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#constant-state-space">5.1.3.&nbsp;Constant State Space</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#banked-constant-state-space-deprecated">5.1.3.1.&nbsp;Banked Constant State Space (deprecated)</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#global-state-space">5.1.4.&nbsp;Global State Space</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#local-state-space">5.1.5.&nbsp;Local State Space</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#parameter-state-space">5.1.6.&nbsp;Parameter State Space</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#kernel-function-parameters">5.1.6.1.&nbsp;Kernel Function Parameters</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#kernel-function-parameter-attributes">5.1.6.2.&nbsp;Kernel Function Parameter Attributes</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#kernel-parameter-attribute-ptr">5.1.6.3.&nbsp;Kernel Parameter Attribute: .ptr</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#device-function-parameters">5.1.6.4.&nbsp;Device Function Parameters</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#shared-state-space">5.1.7.&nbsp;Shared State Space</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#texture-state-space-deprecated">5.1.8.&nbsp;Texture State Space (deprecated)</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#types">5.2.&nbsp;Types</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#fundamental-types">5.2.1.&nbsp;Fundamental Types</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#restricted-use-of-sub-word-sizes">5.2.2.&nbsp;Restricted Use of Sub-Word Sizes</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#alternate-floating-point-data-formats">5.2.3.&nbsp;Alternate Floating-Point Data Formats</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#texture-sampler-and-surface-types">5.3.&nbsp;Texture Sampler and Surface Types</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#texture-surface-properties">5.3.1.&nbsp;Texture and Surface Properties</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#sampler-properties">5.3.2.&nbsp;Sampler Properties</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#channel-data-type-and-channel-order-fields">5.3.3.&nbsp;Channel Data Type and Channel Order Fields</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#variables">5.4.&nbsp;Variables</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#variable-declarations">5.4.1.&nbsp;Variable Declarations</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#vectors">5.4.2.&nbsp;Vectors</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#array-declarations">5.4.3.&nbsp;Array Declarations</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#initializers">5.4.4.&nbsp;Initializers</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#alignment">5.4.5.&nbsp;Alignment</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#parameterized-variable-names">5.4.6.&nbsp;Parameterized Variable Names</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#variable-attributes">5.4.7.&nbsp;Variable Attributes</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#variable-attribute-directive-attribute">5.4.8.&nbsp;Variable Attribute Directive: .attribute</a></div>
                           </li>
                        </ul>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#instruction-operands">6.&nbsp;Instruction Operands</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#operand-type-information">6.1.&nbsp;Operand Type Information</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#source-operands">6.2.&nbsp;Source Operands</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#destination-operands">6.3.&nbsp;Destination Operands</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#using-addresses-arrays-and-vectors">6.4.&nbsp;Using Addresses, Arrays, and Vectors</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#addresses-as-operands">6.4.1.&nbsp;Addresses as Operands</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#generic-addressing">6.4.1.1.&nbsp;Generic Addressing</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#arrays-as-operands">6.4.2.&nbsp;Arrays as Operands</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#vectors-as-operands">6.4.3.&nbsp;Vectors as Operands</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#labels-and-function-names-as-operands">6.4.4.&nbsp;Labels and Function Names as Operands</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#type-conversion">6.5.&nbsp;Type Conversion</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#scalar-conversions">6.5.1.&nbsp;Scalar Conversions</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#rounding-modifiers">6.5.2.&nbsp;Rounding Modifiers</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#operand-costs">6.6.&nbsp;Operand Costs</a></div>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#abstracting-abi">7.&nbsp;Abstracting the ABI</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#function-declarations-and-definitions">7.1.&nbsp;Function Declarations and Definitions</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#changes-from-ptx-isa-version-1-x">7.1.1.&nbsp;Changes from PTX ISA Version 1.x</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#variadic-functions">7.2.&nbsp;Variadic Functions</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#alloca">7.3.&nbsp;Alloca</a></div>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#memory-consistency-model">8.&nbsp;Memory Consistency Model</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#scope-and-applicability">8.1.&nbsp;Scope and applicability of the model</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#limitations-system-scope-atomicity">8.1.1.&nbsp;Limitations on atomicity at system scope</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#memory-operations">8.2.&nbsp;Memory operations</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#overlap">8.2.1.&nbsp;Overlap</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#vector-data-types">8.2.2.&nbsp;Vector Data-types</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#packed-data-types">8.2.3.&nbsp;Packed Data-types</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#initialization">8.2.4.&nbsp;Initialization</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#memory-consistency-state-spaces">8.3.&nbsp;State spaces</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#operation-types">8.4.&nbsp;Operation types</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#scope">8.5.&nbsp;Scope</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#morally-strong-operations">8.6.&nbsp;Morally strong operations</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#conflict-and-data-races">8.6.1.&nbsp;Conflict and Data-races</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#mixed-size-limitations">8.6.2.&nbsp;Limitations on Mixed-size Data-races</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#release-acquire-patterns">8.7.&nbsp;Release and Acquire Patterns</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#ordering-memory-operations">8.8.&nbsp;Ordering of memory operations</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#program-order">8.8.1.&nbsp;Program Order</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#observation-order">8.8.2.&nbsp;Observation Order</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#fence-sc-order">8.8.3.&nbsp;Fence-SC Order</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#memory-synchronization">8.8.4.&nbsp;Memory synchronization</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#causality-order">8.8.5.&nbsp;Causality Order</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#coherence-order">8.8.6.&nbsp;Coherence Order</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#communication-order">8.8.7.&nbsp;Communication Order</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#axioms">8.9.&nbsp;Axioms</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#coherence-axiom">8.9.1.&nbsp;Coherence</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#fence-sc-axiom">8.9.2.&nbsp;Fence-SC</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#atomicity-axiom">8.9.3.&nbsp;Atomicity</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#no-thin-air-axiom">8.9.4.&nbsp;No Thin Air</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#sc-per-loc-axiom">8.9.5.&nbsp;Sequential Consistency Per Location</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#causality-axiom">8.9.6.&nbsp;Causality</a></div>
                           </li>
                        </ul>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#instruction-set">9.&nbsp;Instruction Set</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#format-and-semantics-of-instruction-descriptions">9.1.&nbsp;Format and Semantics of Instruction Descriptions</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#ptx-instructions">9.2.&nbsp;PTX Instructions</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#predicated-execution">9.3.&nbsp;Predicated Execution</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#comparisons">9.3.1.&nbsp;Comparisons</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#integer-and-bit-size-comparisons">9.3.1.1.&nbsp;Integer and Bit-Size Comparisons</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-comparisons">9.3.1.2.&nbsp;Floating Point Comparisons</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#manipulating-predicates">9.3.2.&nbsp;Manipulating Predicates</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#type-information-for-instructions-and-operands">9.4.&nbsp;Type Information for Instructions and Operands</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#operand-size-exceeding-instruction-type-size">9.4.1.&nbsp;Operand Size Exceeding Instruction-Type Size</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#divergence-of-threads-in-control-constructs">9.5.&nbsp;Divergence of Threads in Control Constructs</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#semantics">9.6.&nbsp;Semantics</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#machine-specific-semantics-of-16-bit-code">9.6.1.&nbsp;Machine-Specific Semantics of 16-bit Code</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#instructions">9.7.&nbsp;Instructions</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#integer-arithmetic-instructions">9.7.1.&nbsp;Integer Arithmetic Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-add">9.7.1.1.&nbsp;Integer Arithmetic Instructions: add</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-sub">9.7.1.2.&nbsp;Integer Arithmetic Instructions: sub</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-mul">9.7.1.3.&nbsp;Integer Arithmetic Instructions: mul</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-mad">9.7.1.4.&nbsp;Integer Arithmetic Instructions: mad</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-mul24">9.7.1.5.&nbsp;Integer Arithmetic Instructions: mul24</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-mad24">9.7.1.6.&nbsp;Integer Arithmetic Instructions: mad24</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-sad">9.7.1.7.&nbsp;Integer Arithmetic Instructions: sad</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-div">9.7.1.8.&nbsp;Integer Arithmetic Instructions: div</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-rem">9.7.1.9.&nbsp;Integer Arithmetic Instructions: rem</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-abs">9.7.1.10.&nbsp;Integer Arithmetic Instructions: abs</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-neg">9.7.1.11.&nbsp;Integer Arithmetic Instructions: neg</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-min">9.7.1.12.&nbsp;Integer Arithmetic Instructions: min</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-max">9.7.1.13.&nbsp;Integer Arithmetic Instructions: max</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-popc">9.7.1.14.&nbsp;Integer Arithmetic Instructions: popc</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-clz">9.7.1.15.&nbsp;Integer Arithmetic Instructions: clz</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-bfind">9.7.1.16.&nbsp;Integer Arithmetic Instructions: bfind</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-fns">9.7.1.17.&nbsp;Integer Arithmetic Instructions: fns</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-brev">9.7.1.18.&nbsp;Integer Arithmetic Instructions: brev</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-bfe">9.7.1.19.&nbsp;Integer Arithmetic Instructions: bfe</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-bfi">9.7.1.20.&nbsp;Integer Arithmetic Instructions: bfi</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-dp4a">9.7.1.21.&nbsp;Integer Arithmetic Instructions: dp4a</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#integer-arithmetic-instructions-dp2a">9.7.1.22.&nbsp;Integer Arithmetic Instructions: dp2a</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#extended-precision-integer-arithmetic-instructions">9.7.2.&nbsp;Extended-Precision Integer Arithmetic Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#extended-precision-arithmetic-instructions-add-cc">9.7.2.1.&nbsp;Extended-Precision Arithmetic Instructions: add.cc</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#extended-precision-arithmetic-instructions-addc">9.7.2.2.&nbsp;Extended-Precision Arithmetic Instructions: addc</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#extended-precision-arithmetic-instructions-sub-cc">9.7.2.3.&nbsp;Extended-Precision Arithmetic Instructions: sub.cc</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#extended-precision-arithmetic-instructions-subc">9.7.2.4.&nbsp;Extended-Precision Arithmetic Instructions: subc</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#extended-precision-arithmetic-instructions-mad-cc">9.7.2.5.&nbsp;Extended-Precision Arithmetic Instructions: mad.cc</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#extended-precision-arithmetic-instructions-madc">9.7.2.6.&nbsp;Extended-Precision Arithmetic Instructions: madc</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#floating-point-instructions">9.7.3.&nbsp;Floating-Point Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-testp">9.7.3.1.&nbsp;Floating Point Instructions: testp</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-copysign">9.7.3.2.&nbsp;Floating Point Instructions: copysign</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-add">9.7.3.3.&nbsp;Floating Point Instructions: add</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-sub">9.7.3.4.&nbsp;Floating Point Instructions: sub</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-mul">9.7.3.5.&nbsp;Floating Point Instructions: mul</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-fma">9.7.3.6.&nbsp;Floating Point Instructions: fma</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-mad">9.7.3.7.&nbsp;Floating Point Instructions: mad</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-div">9.7.3.8.&nbsp;Floating Point Instructions: div</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-abs">9.7.3.9.&nbsp;Floating Point Instructions: abs</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-neg">9.7.3.10.&nbsp;Floating Point Instructions: neg</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-min">9.7.3.11.&nbsp;Floating Point Instructions: min</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-max">9.7.3.12.&nbsp;Floating Point Instructions: max</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-rcp">9.7.3.13.&nbsp;Floating Point Instructions: rcp</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-rcp-approx-ftz-f64">9.7.3.14.&nbsp;Floating Point Instructions: rcp.approx.ftz.f64</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-sqrt">9.7.3.15.&nbsp;Floating Point Instructions: sqrt</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-rsqrt">9.7.3.16.&nbsp;Floating Point Instructions: rsqrt</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-rsqrt-approx-ftz-f64">9.7.3.17.&nbsp;Floating Point Instructions: rsqrt.approx.ftz.f64</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-sin">9.7.3.18.&nbsp;Floating Point Instructions: sin</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-cos">9.7.3.19.&nbsp;Floating Point Instructions: cos</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-lg2">9.7.3.20.&nbsp;Floating Point Instructions: lg2</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-ex2">9.7.3.21.&nbsp;Floating Point Instructions: ex2</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#floating-point-instructions-tanh">9.7.3.22.&nbsp;Floating Point Instructions: tanh</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#half-precision-floating-point-instructions">9.7.4.&nbsp;Half Precision Floating-Point Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-floating-point-instructions-add">9.7.4.1.&nbsp;Half Precision Floating Point Instructions: add</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-floating-point-instructions-sub">9.7.4.2.&nbsp;Half Precision Floating Point Instructions: sub</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-floating-point-instructions-mul">9.7.4.3.&nbsp;Half Precision Floating Point Instructions: mul</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-floating-point-instructions-fma">9.7.4.4.&nbsp;Half Precision Floating Point Instructions: fma</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-floating-point-instructions-neg">9.7.4.5.&nbsp;Half Precision Floating Point Instructions: neg</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-floating-point-instructions-abs">9.7.4.6.&nbsp;Half Precision Floating Point Instructions: abs</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-floating-point-instructions-min">9.7.4.7.&nbsp;Half Precision Floating Point Instructions: min</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-floating-point-instructions-max">9.7.4.8.&nbsp;Half Precision Floating Point Instructions: max</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-floating-point-instructions-tanh">9.7.4.9.&nbsp;Half Precision Floating Point Instructions: tanh</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-floating-point-instructions-ex2">9.7.4.10.&nbsp;Half Precision Floating Point Instructions: ex2</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#comparison-and-selection-instructions">9.7.5.&nbsp;Comparison and Selection Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#comparison-and-selection-instructions-set">9.7.5.1.&nbsp;Comparison and Selection Instructions: set</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#comparison-and-selection-instructions-setp">9.7.5.2.&nbsp;Comparison and Selection Instructions: setp</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#comparison-and-selection-instructions-selp">9.7.5.3.&nbsp;Comparison and Selection Instructions: selp</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#comparison-and-selection-instructions-slct">9.7.5.4.&nbsp;Comparison and Selection Instructions: slct</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#comparison--instructions">9.7.6.&nbsp;Half Precision Comparison Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-comparison-instructions-set">9.7.6.1.&nbsp;Half Precision Comparison Instructions: set</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#half-precision-comparison-instructions-setp">9.7.6.2.&nbsp;Half Precision Comparison Instructions: setp</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#logic-and-shift-instructions">9.7.7.&nbsp;Logic and Shift Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#logic-and-shift-instructions-and">9.7.7.1.&nbsp;Logic and Shift Instructions: and</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#logic-and-shift-instructions-or">9.7.7.2.&nbsp;Logic and Shift Instructions: or</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#logic-and-shift-instructions-xor">9.7.7.3.&nbsp;Logic and Shift Instructions: xor</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#logic-and-shift-instructions-not">9.7.7.4.&nbsp;Logic and Shift Instructions: not</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#logic-and-shift-instructions-cnot">9.7.7.5.&nbsp;Logic and Shift Instructions: cnot</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#logic-and-shift-instructions-lop3">9.7.7.6.&nbsp;Logic and Shift Instructions: lop3</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#logic-and-shift-instructions-shf">9.7.7.7.&nbsp;Logic and Shift Instructions: shf</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#logic-and-shift-instructions-shl">9.7.7.8.&nbsp;Logic and Shift Instructions: shl</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#logic-and-shift-instructions-shr">9.7.7.9.&nbsp;Logic and Shift Instructions: shr</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#data-movement-and-conversion-instructions">9.7.8.&nbsp;Data Movement and Conversion Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#cache-operators">9.7.8.1.&nbsp;Cache Operators</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-mov">9.7.8.2.&nbsp;Data Movement and Conversion Instructions: mov</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-mov-2">9.7.8.3.&nbsp;Data Movement and Conversion Instructions: mov</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-shfl">9.7.8.4.&nbsp;Data Movement and Conversion Instructions: shfl (deprecated)</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-shfl-sync">9.7.8.5.&nbsp;Data Movement and Conversion Instructions: shfl.sync</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-prmt">9.7.8.6.&nbsp;Data Movement and Conversion Instructions: prmt</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-ld">9.7.8.7.&nbsp;Data Movement and Conversion Instructions: ld</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-ld-global-nc">9.7.8.8.&nbsp;Data Movement and Conversion Instructions: ld.global.nc</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-ldu">9.7.8.9.&nbsp;Data Movement and Conversion Instructions: ldu</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-st">9.7.8.10.&nbsp;Data Movement and Conversion Instructions: st</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-prefetch-prefetchu">9.7.8.11.&nbsp;Data Movement and Conversion Instructions: prefetch, prefetchu</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-isspacep">9.7.8.12.&nbsp;Data Movement and Conversion Instructions: isspacep</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-cvta">9.7.8.13.&nbsp;Data Movement and Conversion Instructions: cvta</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-cvt">9.7.8.14.&nbsp;Data Movement and Conversion Instructions: cvt</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-cvt-pack">9.7.8.15.&nbsp;Data Movement and Conversion Instructions: cvt.pack</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#data-movement-and-conversion-instructions-asynchronous-copy">9.7.8.16.&nbsp;Data Movement and Conversion Instructions: Asynchronous copy</a></div>
                                    <ul>
                                       <li>
                                          <div class="section-link"><a href="#data-movement-and-conversion-instructions-cp-async">9.7.8.16.1.&nbsp;Data Movement and Conversion Instructions: cp.async</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#data-movement-and-conversion-instructions-cp-async-commit-group">9.7.8.16.2.&nbsp;Data Movement and Conversion Instructions: cp.async.commit_group</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#data-movement-and-conversion-instructions-cp-async-wait-group">9.7.8.16.3.&nbsp;Data Movement and Conversion Instructions: cp.async.wait_group / cp.async.wait_all</a></div>
                                       </li>
                                    </ul>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#texture-instructions">9.7.9.&nbsp;Texture Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#texturing-modes">9.7.9.1.&nbsp;Texturing Modes</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#mipmaps">9.7.9.2.&nbsp;Mipmaps</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#texture-instructions-tex">9.7.9.3.&nbsp;Texture Instructions: tex</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#texture-instructions-tld4">9.7.9.4.&nbsp;Texture Instructions: tld4</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#texture-instructions-txq">9.7.9.5.&nbsp;Texture Instructions: txq</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#texture-instructions-istypep">9.7.9.6.&nbsp;Texture Instructions: istypep</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#surface-instructions">9.7.10.&nbsp;Surface Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#surface-instructions-suld">9.7.10.1.&nbsp;Surface Instructions: suld</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#surface-instructions-sust">9.7.10.2.&nbsp;Surface Instructions: sust</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#surface-instructions-sured">9.7.10.3.&nbsp;Surface Instructions: sured</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#surface-instructions-suq">9.7.10.4.&nbsp;Surface Instructions: suq</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#control-flow-instructions">9.7.11.&nbsp;Control Flow Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#control-flow-instructions-curly-braces">9.7.11.1.&nbsp;Control Flow Instructions: {}</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#control-flow-instructions-at">9.7.11.2.&nbsp;Control Flow Instructions: @</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#control-flow-instructions-bra">9.7.11.3.&nbsp;Control Flow Instructions: bra</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#control-flow-instructions-brx-idx">9.7.11.4.&nbsp;Control Flow Instructions: brx.idx</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#control-flow-instructions-call">9.7.11.5.&nbsp;Control Flow Instructions: call</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#control-flow-instructions-ret">9.7.11.6.&nbsp;Control Flow Instructions: ret</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#control-flow-instructions-exit">9.7.11.7.&nbsp;Control Flow Instructions: exit</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions">9.7.12.&nbsp;Parallel Synchronization and Communication Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-bar">9.7.12.1.&nbsp;Parallel Synchronization and Communication Instructions: bar, barrier</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-bar-warp-sync">9.7.12.2.&nbsp;Parallel Synchronization and Communication Instructions: bar.warp.sync</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-membar">9.7.12.3.&nbsp;Parallel Synchronization and Communication Instructions: membar/fence</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-atom">9.7.12.4.&nbsp;Parallel Synchronization and Communication Instructions: atom</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-red">9.7.12.5.&nbsp;Parallel Synchronization and Communication Instructions: red</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-vote">9.7.12.6.&nbsp;Parallel Synchronization and Communication Instructions: vote (deprecated)</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-vote-sync">9.7.12.7.&nbsp;Parallel Synchronization and Communication Instructions: vote.sync</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-match-sync">9.7.12.8.&nbsp;Parallel Synchronization and Communication Instructions: match.sync</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-activemask">9.7.12.9.&nbsp;Parallel Synchronization and Communication Instructions: activemask</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-redux-sync">9.7.12.10.&nbsp;Parallel Synchronization and Communication Instructions: redux.sync</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-mbarrier">9.7.12.11.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier</a></div>
                                    <ul>
                                       <li>
                                          <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-size-alignment">9.7.12.11.1.&nbsp;Size and alignment of mbarrier object</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-contents">9.7.12.11.2.&nbsp;Contents of the mbarrier object</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on">9.7.12.11.3.&nbsp;Arrive-on operation on mbarrier object</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-init">9.7.12.11.4.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.init</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-inval">9.7.12.11.5.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.inval</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-arrive">9.7.12.11.6.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.arrive</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-arrive-drop">9.7.12.11.7.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.arrive_drop</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-cp-async-mbarrier-arrive">9.7.12.11.8.&nbsp;Parallel Synchronization and Communication Instructions: cp.async.mbarrier.arrive</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-test-wait">9.7.12.11.9.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.test_wait</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-pending-count">9.7.12.11.10.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.pending_count</a></div>
                                       </li>
                                    </ul>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#warp-level-matrix-instructions">9.7.13.&nbsp;Warp Level Matrix Multiply-Accumulate Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#warp-level-matrix-shape">9.7.13.1.&nbsp;Matrix Shape</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#warp-level-matrix-data-types">9.7.13.2.&nbsp;Matrix Data-types</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#warp-level-matrix-instructions-wmma">9.7.13.3.&nbsp;Matrix multiply-accumulate operation using wmma instructions</a></div>
                                    <ul>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment">9.7.13.3.1.&nbsp;Matrix Fragments for WMMA</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-storage">9.7.13.3.2.&nbsp;Matrix Storage for WMMA</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-instructions-wmma-ld">9.7.13.3.3.&nbsp;Warp-level Matrix Load Instruction: wmma.load</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-instructions-wmma-st">9.7.13.3.4.&nbsp;Warp-level Matrix Store Instruction: wmma.store</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-instructions-wmma-mma">9.7.13.3.5.&nbsp;Warp-level Matrix Multiply-and-Accumulate Instruction: wmma.mma</a></div>
                                       </li>
                                    </ul>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#warp-level-matrix-instructions-for-mma">9.7.13.4.&nbsp;Matrix multiply-accumulate operation using mma instruction</a></div>
                                    <ul>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-884-f16">9.7.13.4.1.&nbsp;Matrix Fragments for mma.m8n8k4 with .f16 floating point type</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-884-f64">9.7.13.4.2.&nbsp;Matrix Fragments for mma.m8n8k4 with .f64 floating point type</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-8816">9.7.13.4.3.&nbsp;Matrix Fragments for mma.m8n8k16</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-8832">9.7.13.4.4.&nbsp;Matrix Fragments for mma.m8n8k32</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-88128">9.7.13.4.5.&nbsp;Matrix Fragments for mma.m8n8k128</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-1684">9.7.13.4.6.&nbsp;Matrix Fragments for mma.m16n8k4</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-1688">9.7.13.4.7.&nbsp;Matrix Fragments for mma.m16n8k8</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-16816-f16">9.7.13.4.8.&nbsp;Matrix Fragments for mma.m16n8k16 with floating point type</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-16816-i8">9.7.13.4.9.&nbsp;Matrix Fragments for mma.m16n8k16 with integer type</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-16832">9.7.13.4.10.&nbsp;Matrix Fragments for mma.m16n8k32</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-16864">9.7.13.4.11.&nbsp;Matrix Fragments for mma.m16n8k64</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-168128">9.7.13.4.12.&nbsp;Matrix Fragments for mma.m16n8k128</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-fragment-mma-168256">9.7.13.4.13.&nbsp;Matrix Fragments for mma.m16n8k256</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-instructions-mma">9.7.13.4.14.&nbsp;Multiply-and-Accumulate Instruction: mma</a></div>
                                       </li>
                                       <li>
                                          <div class="section-link"><a href="#warp-level-matrix-instructions-ldmatrix">9.7.13.4.15.&nbsp;Warp-level matrix load instruction: ldmatrix</a></div>
                                       </li>
                                    </ul>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#video-instructions">9.7.14.&nbsp;Video Instructions</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#scalar-video-instructions">9.7.15.&nbsp;Scalar Video Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#scalar-video-instructions-vadd-vsub-vabsdiff-vmin-vmax">9.7.15.1.&nbsp;Scalar Video Instructions: vadd, vsub, vabsdiff, vmin, vmax</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#scalar-video-instructions-vshl-vshr">9.7.15.2.&nbsp;Scalar Video Instructions: vshl, vshr</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#scalar-video-instructions-vmad">9.7.15.3.&nbsp;Scalar Video Instructions: vmad</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#scalar-video-instructions-vset">9.7.15.4.&nbsp;Scalar Video Instructions: vset</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#simd-video-instructions">9.7.16.&nbsp;SIMD Video Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#simd-video-instructions-vadd2-vsub2-vavrg2-vabsdiff2-vmin2-vmax2">9.7.16.1.&nbsp;SIMD Video Instructions: vadd2, vsub2, vavrg2, vabsdiff2, vmin2, vmax2</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#simd-video-instructions-vset2">9.7.16.2.&nbsp;SIMD Video Instructions: vset2</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#simd-video-instructions-vadd4-vsub4-vavrg4-vabsdiff4-vmin4-vmax4">9.7.16.3.&nbsp;SIMD Video Instructions: vadd4, vsub4, vavrg4, vabsdiff4, vmin4, vmax4</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#simd-video-instructions-vset4">9.7.16.4.&nbsp;SIMD Video Instructions: vset4</a></div>
                                 </li>
                              </ul>
                           </li>
                           <li>
                              <div class="section-link"><a href="#miscellaneous-instructions">9.7.17.&nbsp;Miscellaneous Instructions</a></div>
                              <ul>
                                 <li>
                                    <div class="section-link"><a href="#miscellaneous-instructions-brkpt">9.7.17.1.&nbsp;Miscellaneous Instructions: brkpt</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#miscellaneous-instructions-nanosleep">9.7.17.2.&nbsp;Miscellaneous Instructions: nanosleep</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#miscellaneous-instructions-pmevent">9.7.17.3.&nbsp;Miscellaneous Instructions: pmevent</a></div>
                                 </li>
                                 <li>
                                    <div class="section-link"><a href="#miscellaneous-instructions-trap">9.7.17.4.&nbsp;Miscellaneous Instructions: trap</a></div>
                                 </li>
                              </ul>
                           </li>
                        </ul>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#special-registers">10.&nbsp;Special Registers</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#special-registers-tid">10.1.&nbsp;Special Registers: %tid</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-ntid">10.2.&nbsp;Special Registers: %ntid</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-laneid">10.3.&nbsp;Special Registers: %laneid</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-warpid">10.4.&nbsp;Special Registers: %warpid</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-nwarpid">10.5.&nbsp;Special Registers: %nwarpid</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-ctaid">10.6.&nbsp;Special Registers: %ctaid</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-nctaid">10.7.&nbsp;Special Registers: %nctaid</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-smid">10.8.&nbsp;Special Registers: %smid</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-nsmid">10.9.&nbsp;Special Registers: %nsmid</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-gridid">10.10.&nbsp;Special Registers: %gridid</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-lanemask-eq">10.11.&nbsp;Special Registers: %lanemask_eq</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-lanemask-le">10.12.&nbsp;Special Registers: %lanemask_le</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-lanemask-lt">10.13.&nbsp;Special Registers: %lanemask_lt</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-lanemask-ge">10.14.&nbsp;Special Registers: %lanemask_ge</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-lanemask-gt">10.15.&nbsp;Special Registers: %lanemask_gt</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-clock">10.16.&nbsp;Special Registers: %clock, %clock_hi</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-clock64">10.17.&nbsp;Special Registers: %clock64</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-pm0-pm7">10.18.&nbsp;Special Registers: %pm0..%pm7</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-pm0_64-pm7_64">10.19.&nbsp;Special Registers: %pm0_64..%pm7_64</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-envreg-32">10.20.&nbsp;Special Registers: %envreg&lt;32&gt;</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-globaltimer">10.21.&nbsp;Special Registers: %globaltimer, %globaltimer_lo, %globaltimer_hi</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-total-smem-size">10.22.&nbsp;Special Registers: %total_smem_size</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#special-registers-dynamic-smem-size">10.23.&nbsp;Special Registers: %dynamic_smem_size</a></div>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#directives">11.&nbsp;Directives</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#ptx-module-directives">11.1.&nbsp;PTX Module Directives</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#ptx-module-directives-version">11.1.1.&nbsp;PTX Module Directives: .version</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#ptx-module-directives-target">11.1.2.&nbsp;PTX Module Directives: .target</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#ptx-module-directives-address-size">11.1.3.&nbsp;PTX Module Directives: .address_size</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#specifying-kernel-entry-points-and-functions">11.2.&nbsp;Specifying Kernel Entry Points and Functions</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#kernel-and-function-directives-entry">11.2.1.&nbsp;Kernel and Function Directives: .entry</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#kernel-and-function-directives-func">11.2.2.&nbsp;Kernel and Function Directives: .func</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#kernel-and-function-directives-alias">11.2.3.&nbsp;Kernel and Function Directives: .alias</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#control-flow-directives">11.3.&nbsp;Control Flow Directives</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#control-flow-directives-branchtargets">11.3.1.&nbsp;Control Flow Directives: .branchtargets</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#control-flow-directives-calltargets">11.3.2.&nbsp;Control Flow Directives: .calltargets</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#control-flow-directives-callprototype">11.3.3.&nbsp;Control Flow Directives: .callprototype</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#performance-tuning-directives">11.4.&nbsp;Performance-Tuning Directives</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#performance-tuning-directives-maxnreg">11.4.1.&nbsp;Performance-Tuning Directives: .maxnreg</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#performance-tuning-directives-maxntid">11.4.2.&nbsp;Performance-Tuning Directives: .maxntid</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#performance-tuning-directives-reqntid">11.4.3.&nbsp;Performance-Tuning Directives: .reqntid</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#performance-tuning-directives-minnctapersm">11.4.4.&nbsp;Performance-Tuning Directives: .minnctapersm</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#performance-tuning-directives-maxnctapersm">11.4.5.&nbsp;Performance-Tuning Directives: .maxnctapersm (deprecated)</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#performance-tuning-directives-noreturn">11.4.6.&nbsp;Performance-Tuning Directives: .noreturn</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#performance-tuning-directives-pragma">11.4.7.&nbsp;Performance-Tuning Directives: .pragma</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#debugging-directives">11.5.&nbsp;Debugging Directives</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#debugging-directives-atatdwarf">11.5.1.&nbsp;Debugging Directives: @@dwarf</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#debugging-directives-section">11.5.2.&nbsp;Debugging Directives: .section</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#debugging-directives-file">11.5.3.&nbsp;Debugging Directives: .file</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#debugging-directives-loc">11.5.4.&nbsp;Debugging Directives: .loc</a></div>
                           </li>
                        </ul>
                     </li>
                     <li>
                        <div class="section-link"><a href="#linking-directives">11.6.&nbsp;Linking Directives</a></div>
                        <ul>
                           <li>
                              <div class="section-link"><a href="#linking-directives-extern">11.6.1.&nbsp;Linking Directives: .extern</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#linking-directives-visible">11.6.2.&nbsp;Linking Directives: .visible</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#linking-directives-weak">11.6.3.&nbsp;Linking Directives: .weak</a></div>
                           </li>
                           <li>
                              <div class="section-link"><a href="#linking-directives-common">11.6.4.&nbsp;Linking Directives: .common</a></div>
                           </li>
                        </ul>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#release-notes">12.&nbsp;Release Notes</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-7.0">12.1.&nbsp;Changes in PTX ISA Version 7.0</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-6-5">12.2.&nbsp;Changes in PTX ISA Version 6.5</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-6-4">12.3.&nbsp;Changes in PTX ISA Version 6.4</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-6-3">12.4.&nbsp;Changes in PTX ISA Version 6.3</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-6-2">12.5.&nbsp;Changes in PTX ISA Version 6.2</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-6-1">12.6.&nbsp;Changes in PTX ISA Version 6.1</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-6-0">12.7.&nbsp;Changes in PTX ISA Version 6.0</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-5-0">12.8.&nbsp;Changes in PTX ISA Version 5.0</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-4-3">12.9.&nbsp;Changes in PTX ISA Version 4.3</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-4-2">12.10.&nbsp;Changes in PTX ISA Version 4.2</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-4-1">12.11.&nbsp;Changes in PTX ISA Version 4.1</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-4-0">12.12.&nbsp;Changes in PTX ISA Version 4.0</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-3-2">12.13.&nbsp;Changes in PTX ISA Version 3.2</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-3-1">12.14.&nbsp;Changes in PTX ISA Version 3.1</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-3-0">12.15.&nbsp;Changes in PTX ISA Version 3.0</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-2-3">12.16.&nbsp;Changes in PTX ISA Version 2.3</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-2-2">12.17.&nbsp;Changes in PTX ISA Version 2.2</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-2-1">12.18.&nbsp;Changes in PTX ISA Version 2.1</a></div>
                     </li>
                     <li>
                        <div class="section-link"><a href="#changes-in-ptx-isa-version-2-0">12.19.&nbsp;Changes in PTX ISA Version 2.0</a></div>
                     </li>
                  </ul>
               </li>
               <li>
                  <div class="section-link"><a href="#descriptions-pragma-strings">A.&nbsp;Descriptions of .pragma Strings</a></div>
                  <ul>
                     <li>
                        <div class="section-link"><a href="#pragma-strings-nounroll">A.1.&nbsp;Pragma Strings: "nounroll"</a></div>
                     </li>
                  </ul>
               </li>
            </ul>
         </nav>
         <div id="resize-nav"></div>
         <nav id="search-results">
            <h2>Search Results</h2>
            <ol></ol>
         </nav>
         
         <div id="contents-container">
            <div id="breadcrumbs-container">
               <div id="release-info">PTX ISA
                  (<a href="../../pdf/ptx_isa_7.0.pdf">PDF</a>)
                  -
                   
                  
                  
                  v11.0.228
                  (<a href="https://developer.nvidia.com/cuda-toolkit-archive">older</a>)
                  -
                  Last updated August 3, 2020
                  -
                  <a href="mailto:CUDAIssues@nvidia.com?subject=CUDA Toolkit Documentation Feedback: PTX ISA">Send Feedback</a></div>
            </div>
            <article id="contents">
               <div class="topic nested0" id="abstract"><a name="abstract" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#abstract" name="abstract" shape="rect">Parallel Thread Execution ISA Version 7.0</a></h2>
                  <div class="body conbody">
                     <p class="shortdesc">The programming guide to using PTX (Parallel Thread Execution) and
                        ISA (Instruction Set Architecture).
                     </p>
                  </div>
               </div>
               <div class="topic concept nested0" id="introduction"><a name="introduction" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#introduction" name="introduction" shape="rect">1.&nbsp;Introduction</a></h2>
                  <div class="body conbody">
                     <p class="p">This document describes PTX, a low-level <dfn class="term">parallel thread execution</dfn> virtual
                        machine and instruction set architecture (ISA). PTX exposes the GPU as a data-parallel
                        computing <dfn class="term">device</dfn>.
                     </p>
                  </div>
                  <div class="topic concept nested1" id="scalable-data-parallel-computing-using-gpus"><a name="scalable-data-parallel-computing-using-gpus" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#scalable-data-parallel-computing-using-gpus" name="scalable-data-parallel-computing-using-gpus" shape="rect">1.1.&nbsp;Scalable Data-Parallel Computing using GPUs</a></h3>
                     <div class="body conbody">
                        <p class="p">Driven by the insatiable market demand for real-time, high-definition 3D graphics, the programmable GPU has evolved into a
                           highly parallel, multithreaded, many-core processor with tremendous computational horsepower and very high memory bandwidth.
                           The GPU is especially well-suited to address problems that can be expressed as data-parallel computations - the same program
                           is executed on many data elements in parallel - with high arithmetic intensity - the ratio of arithmetic operations to memory
                           operations.  Because the same program is executed for each data element, there is a lower requirement for sophisticated flow
                           control; and because it is executed on many data elements and has high arithmetic intensity, the memory access latency can
                           be hidden with calculations instead of big data caches.
                        </p>
                        <p class="p">Data-parallel processing maps data elements to parallel processing threads. Many applications that process large data sets
                           can use a data-parallel programming model to speed up the computations. In 3D rendering large sets of pixels and vertices
                           are mapped to parallel threads. Similarly, image and media processing applications such as post-processing of rendered images,
                           video encoding and decoding, image scaling, stereo vision, and pattern recognition can map image blocks and pixels to parallel
                           processing threads. In fact, many algorithms outside the field of image rendering and processing are accelerated by data-parallel
                           processing, from general signal processing or physics simulation to computational finance or computational biology.
                        </p>
                        <p class="p"><dfn class="term">PTX</dfn> defines a virtual machine and ISA for general purpose parallel thread execution. PTX programs are translated at install time
                           to the target hardware instruction set. The PTX-to-GPU translator and driver enable NVIDIA GPUs to be used as programmable
                           parallel computers.
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="goals-of-ptx"><a name="goals-of-ptx" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#goals-of-ptx" name="goals-of-ptx" shape="rect">1.2.&nbsp;Goals of PTX</a></h3>
                     <div class="body conbody">
                        <p class="p"><dfn class="term">PTX</dfn> provides a stable programming model and instruction set for general
                           purpose parallel programming. It is designed to be efficient on NVIDIA GPUs supporting
                           the computation features defined by the NVIDIA Tesla architecture. High level language
                           compilers for languages such as CUDA and C/C++ generate PTX instructions, which are
                           optimized for and translated to native target-architecture instructions.
                        </p>
                        <div class="p">The goals for PTX include the following: 
                           <ul class="ul">
                              <li class="li">Provide a stable ISA that spans multiple GPU generations.</li>
                              <li class="li">Achieve performance in compiled applications comparable to native GPU
                                 performance.
                              </li>
                              <li class="li">Provide a machine-independent ISA for C/C++ and other compilers to target.</li>
                              <li class="li">Provide a code distribution ISA for application and middleware developers.</li>
                              <li class="li">Provide a common source-level ISA for optimizing code generators and
                                 translators, which map PTX to specific target machines.
                              </li>
                              <li class="li">Facilitate hand-coding of libraries, performance kernels, and architecture
                                 tests.
                              </li>
                              <li class="li">Provide a scalable programming model that spans GPU sizes from a single unit to
                                 many parallel units.
                              </li>
                           </ul>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="ptx-isa-version-7.0"><a name="ptx-isa-version-7.0" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#ptx-isa-version-7.0" name="ptx-isa-version-7.0" shape="rect">PTX ISA Version 7.0</a></h3>
                     <div class="body conbody">
                        <div class="p">PTX ISA version 7.0 introduces the following new features:
                           
                           <ul class="ul">
                              <li class="li">Support for <samp class="ph codeph">sm_80</samp> target architecture.
                              </li>
                              <li class="li">Adds support for asynchronous copy instructions that allow copying of data
                                 asynchronously from one state space to another.
                              </li>
                              <li class="li">Adds support for <samp class="ph codeph">mbarrier</samp> instructions that allow creation of
                                 <dfn class="term">mbarrier objects</dfn> in memory and use of these objects to synchronize
                                 threads and asynchronous copy operations initiated by threads.
                              </li>
                              <li class="li">Adds support for <samp class="ph codeph">redux.sync</samp> instruction which
                                 allows reduction operation across threads in a warp.
                              </li>
                              <li class="li">Adds support for new alternate floating-point data formats <samp class="ph codeph">.bf16</samp>
                                 and <samp class="ph codeph">.tf32</samp>.
                              </li>
                              <li class="li">Extends <samp class="ph codeph">wmma</samp> instruction to support <samp class="ph codeph">.f64</samp> type
                                 with shape <samp class="ph codeph">.m8n8k4</samp>.
                              </li>
                              <li class="li">Extends <samp class="ph codeph">wmma</samp> instruction to support <samp class="ph codeph">.bf16</samp> data
                                 format.
                              </li>
                              <li class="li">Extends <samp class="ph codeph">wmma</samp> instruction to support <samp class="ph codeph">.tf32</samp>
                                 data format with shape <samp class="ph codeph">.m16n16k8</samp>.
                              </li>
                              <li class="li">Extends <samp class="ph codeph">mma</samp> instruction to support
                                 <samp class="ph codeph">.f64</samp> type with shape <samp class="ph codeph">.m8n8k4</samp>.
                              </li>
                              <li class="li">Extends <samp class="ph codeph">mma</samp> instruction to support
                                 <samp class="ph codeph">.bf16</samp> and <samp class="ph codeph">.tf32</samp> data formats with
                                 shape <samp class="ph codeph">.m16n8k8</samp>.
                              </li>
                              <li class="li">Extends <samp class="ph codeph">mma</samp> instruction to support new
                                 shapes <samp class="ph codeph">.m8n8k128</samp>, <samp class="ph codeph">.m16n8k4</samp>,
                                 <samp class="ph codeph">.m16n8k16</samp>, <samp class="ph codeph">.m16n8k32</samp>,
                                 <samp class="ph codeph">.m16n8k64</samp>, <samp class="ph codeph">.m16n8k128</samp> and
                                 <samp class="ph codeph">.m16n8k256</samp>.
                              </li>
                              <li class="li">Extends <samp class="ph codeph">abs</samp> and <samp class="ph codeph">neg</samp> instructions to support
                                 <samp class="ph codeph">.bf16</samp> and <samp class="ph codeph">.bf16x2</samp> data formats.
                              </li>
                              <li class="li">Extends <samp class="ph codeph">min</samp> and <samp class="ph codeph">max</samp> instructions to support
                                 <samp class="ph codeph">.NaN</samp> modifier and <samp class="ph codeph">.f16</samp>, <samp class="ph codeph">.f16x2</samp>,
                                 <samp class="ph codeph">.bf16</samp> and <samp class="ph codeph">.bf16x2</samp> data formats.
                              </li>
                              <li class="li">Extends <samp class="ph codeph">fma</samp> instruction to support <samp class="ph codeph">.relu</samp>
                                 saturation mode and <samp class="ph codeph">.bf16</samp> and <samp class="ph codeph">.bf16x2</samp>
                                 data formats.
                              </li>
                              <li class="li">Extends <samp class="ph codeph">cvt</samp> instruction to support <samp class="ph codeph">.relu</samp>
                                 saturation mode and <samp class="ph codeph">.f16</samp>, <samp class="ph codeph">.f16x2</samp>,
                                 <samp class="ph codeph">.bf16</samp>, <samp class="ph codeph">.bf16x2</samp> and <samp class="ph codeph">.tf32</samp>
                                 destination formats.
                              </li>
                              <li class="li">Adds support for <samp class="ph codeph">tanh</samp> instruction that computes hyperbolic-tangent.
                              </li>
                              <li class="li">Extends <samp class="ph codeph">ex2</samp> instruction to support
                                 <samp class="ph codeph">.f16</samp> and <samp class="ph codeph">.f16x2</samp> types.
                              </li>
                           </ul>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="document-structure"><a name="document-structure" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#document-structure" name="document-structure" shape="rect">1.4.&nbsp;Document Structure</a></h3>
                     <div class="body conbody">
                        <div class="p">The information in this document is organized into the following Chapters: 
                           <ul class="ul">
                              <li class="li"><a class="xref" href="index.html#programming-model" shape="rect">Programming Model</a> outlines the programming model.
                              </li>
                              <li class="li"><a class="xref" href="index.html#ptx-machine-model" shape="rect">PTX Machine Model</a> gives an overview of the PTX virtual machine model.
                              </li>
                              <li class="li"><a class="xref" href="index.html#syntax" shape="rect">Syntax</a> describes the basic syntax of the PTX language.
                              </li>
                              <li class="li"><a class="xref" href="index.html#state-spaces-types-and-variables" shape="rect">State Spaces, Types, and Variables</a> describes state spaces, types, and variable declarations.
                              </li>
                              <li class="li"><a class="xref" href="index.html#instruction-operands" shape="rect">Instruction Operands</a> describes instruction operands.
                              </li>
                              <li class="li"><a class="xref" href="index.html#abstracting-abi" shape="rect">Abstracting the ABI</a> describes the function and call syntax, calling convention, and PTX support for abstracting the <dfn class="term">Application Binary Interface (ABI)</dfn>.
                              </li>
                              <li class="li"><a class="xref" href="index.html#instruction-set" shape="rect">Instruction Set</a> describes the instruction set.
                              </li>
                              <li class="li"><a class="xref" href="index.html#special-registers" shape="rect">Special Registers</a> lists special registers.
                              </li>
                              <li class="li"><a class="xref" href="index.html#directives" shape="rect">Directives</a> lists the assembly directives supported in PTX.
                              </li>
                              <li class="li"><a class="xref" href="index.html#release-notes" shape="rect">Release Notes</a> provides release notes for PTX ISA versions 2.x, 3.x and 4.x.
                              </li>
                           </ul>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">References</h3>
                           <ul class="ul">
                              <li class="li">
                                 <p class="p"><cite class="cite">754-2008 IEEE Standard for Floating-Point Arithmetic.</cite> ISBN 978-0-7381-5752-8, 2008.
                                 </p>
                                 <p class="p"><a class="xref" href="http://ieeexplore.ieee.org/servlet/opac?punumber=4610933" target="_blank" shape="rect">http://ieeexplore.ieee.org/servlet/opac?punumber=4610933</a></p>
                              </li>
                              <li class="li">
                                 <p class="p"><cite class="cite">The OpenCL Specification</cite>, Version: 1.1, Document Revision: 44, June 1, 2011.
                                 </p>
                                 <p class="p"><a class="xref" href="http://www.khronos.org/registry/cl/specs/opencl-1.1.pdf" target="_blank" shape="rect">http://www.khronos.org/registry/cl/specs/opencl-1.1.pdf</a></p>
                              </li>
                              <li class="li">
                                 <p class="p"><cite class="cite">CUDA Dynamic Parallelism Programming Guide.</cite></p>
                                 <p class="p"><a class="xref" href="https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#cuda-dynamic-parallelism" target="_blank" shape="rect">https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#cuda-dynamic-parallelism</a></p>
                              </li>
                              <li class="li">
                                 <p class="p"><cite class="cite">PTX Writers Guide to Interoperability.</cite></p>
                                 <p class="p"><a class="xref" href="https://docs.nvidia.com/cuda/ptx-writers-guide-to-interoperability/index.html" target="_blank" shape="rect">https://docs.nvidia.com/cuda/ptx-writers-guide-to-interoperability/index.html</a></p>
                              </li>
                           </ul>
                        </div>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="programming-model"><a name="programming-model" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#programming-model" name="programming-model" shape="rect">2.&nbsp;Programming Model</a></h2>
                  <div class="body conbody">
                     <p class="p"></p>
                  </div>
                  <div class="topic concept nested1" id="highly-multithreaded-coprocessor"><a name="highly-multithreaded-coprocessor" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#highly-multithreaded-coprocessor" name="highly-multithreaded-coprocessor" shape="rect">2.1.&nbsp;A Highly Multithreaded Coprocessor</a></h3>
                     <div class="body conbody">
                        <p class="p">The GPU is a compute device capable of executing a very large number of threads in
                           parallel. It operates as a coprocessor to the main CPU, or host: In other words,
                           data-parallel, compute-intensive portions of applications running on the host are
                           off-loaded onto the device.
                        </p>
                        <p class="p">More precisely, a portion of an application that is executed many times, but
                           independently on different data, can be isolated into a kernel function that is executed
                           on the GPU as many different threads. To that effect, such a function is compiled to the
                           PTX instruction set and the resulting kernel is translated at install time to the target
                           GPU instruction set. 
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="thread-hierarchy"><a name="thread-hierarchy" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#thread-hierarchy" name="thread-hierarchy" shape="rect">2.2.&nbsp;Thread Hierarchy</a></h3>
                     <div class="body conbody">
                        <p class="p">The batch of threads that executes a kernel is organized as a grid
                           of cooperative thread arrays as described in this section and
                           illustrated in <a class="xref" href="index.html#grid-of-cooperative-thread-arrays__thread-batching" shape="rect">Figure 1</a>.
                           <dfn class="term">Cooperative thread arrays (CTAs)</dfn> implement CUDA thread
                           blocks.
                        </p>
                     </div>
                     <div class="topic concept nested2" id="cooperative-thread-arrays"><a name="cooperative-thread-arrays" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#cooperative-thread-arrays" name="cooperative-thread-arrays" shape="rect">2.2.1.&nbsp;Cooperative Thread Arrays</a></h3>
                        <div class="body conbody">
                           <p class="p">The <dfn class="term">Parallel Thread Execution (PTX)</dfn> programming model is explicitly parallel: a PTX program specifies the execution of a given thread of a parallel thread array.
                              A cooperative <dfn class="term">thread array</dfn>, or CTA, is an array of threads that execute a kernel concurrently or in parallel.
                           </p>
                           <p class="p">Threads within a CTA can communicate with each other. To coordinate the communication of the threads within the CTA, one can
                              specify synchronization points where threads wait until all threads in the CTA have arrived.
                           </p>
                           <p class="p">Each thread has a unique thread identifier within the CTA. Programs use a data parallel decomposition to partition inputs,
                              work, and results across the threads of the CTA. Each CTA thread uses its thread identifier to determine its assigned role,
                              assign specific input and output positions, compute addresses, and select work to perform. The thread identifier is a three-element
                              vector <samp class="ph codeph">tid</samp>, (with elements <samp class="ph codeph">tid.x</samp>, <samp class="ph codeph">tid.y</samp>, and <samp class="ph codeph">tid.z</samp>) that specifies the thread's position within a 1D, 2D, or 3D CTA. Each thread identifier component ranges from zero up to
                              the number of thread ids in that CTA dimension.
                           </p>
                           <p class="p">Each CTA has a 1D, 2D, or 3D shape specified by a three-element vector <samp class="ph codeph">ntid</samp> (with elements <samp class="ph codeph">ntid.x</samp>, <samp class="ph codeph">ntid.y</samp>, and <samp class="ph codeph">ntid.z</samp>). The vector <samp class="ph codeph">ntid</samp> specifies the number of threads in each CTA dimension.
                           </p>
                           <p class="p">Threads within a CTA execute in SIMT (single-instruction, multiple-thread) fashion in groups called warps. A warp is a maximal
                              subset of threads from a single CTA, such that the threads execute the same instructions at the same time. Threads within
                              a warp are sequentially numbered. The warp size is a machine-dependent constant. Typically, a warp has 32 threads. Some applications
                              may be able to maximize performance with knowledge of the warp size, so PTX includes a run-time immediate constant, <samp class="ph codeph">WARP_SZ</samp>, which may be used in any instruction where an immediate operand is allowed. 
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="grid-of-cooperative-thread-arrays"><a name="grid-of-cooperative-thread-arrays" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#grid-of-cooperative-thread-arrays" name="grid-of-cooperative-thread-arrays" shape="rect">2.2.2.&nbsp;Grid of Cooperative Thread Arrays</a></h3>
                        <div class="body conbody">
                           <p class="p">There is a maximum number of threads that a CTA can contain. However,
                              CTAs that execute the same kernel can be batched together into a grid of
                              CTAs, so that the total number of threads that can be launched in a
                              single kernel invocation is very large. This comes at the expense of
                              reduced thread communication and synchronization, because threads in
                              different CTAs cannot communicate and synchronize with each other.
                           </p>
                           <p class="p">Multiple CTAs may execute concurrently and in parallel, or sequentially,
                              depending on the platform. Each CTA has a unique CTA identifier
                              (<samp class="ph codeph">ctaid</samp>) within a grid of CTAs. Each grid of CTAs has a
                              1D, 2D , or 3D shape specified by the parameter <samp class="ph codeph">nctaid</samp>.
                              Each grid also has a unique temporal grid identifier
                              (<samp class="ph codeph">gridid</samp>). Threads may read and use these values through
                              predefined, read-only special registers <samp class="ph codeph">%tid</samp>,
                              <samp class="ph codeph">%ntid</samp>, <samp class="ph codeph">%ctaid</samp>,
                              <samp class="ph codeph">%nctaid</samp>, and <samp class="ph codeph">%gridid</samp>.
                           </p>
                           <p class="p">The host issues a succession of kernel invocations to the device. Each
                              kernel is executed as a batch of threads organized as a grid of CTAs
                              (<a class="xref" href="index.html#grid-of-cooperative-thread-arrays__thread-batching" shape="rect">Figure 1</a>).
                           </p>
                           <div class="fig fignone" id="grid-of-cooperative-thread-arrays__thread-batching"><a name="grid-of-cooperative-thread-arrays__thread-batching" shape="rect">
                                 <!-- --></a><span class="figcap">Figure 1. Thread Batching</span><br clear="none"></br><img class="image" src="graphics/thread-batching.png" alt="Thread Batching"></img><br clear="none"></br><div class="note note"><span class="notetitle">Note:</span> A cooperative thread array (CTA) is a set of
                                 concurrent threads that execute the same kernel program. A grid is a
                                 set of CTAs that execute independently.
                              </div>
                           </div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="memory-hierarchy"><a name="memory-hierarchy" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#memory-hierarchy" name="memory-hierarchy" shape="rect">2.3.&nbsp;Memory Hierarchy</a></h3>
                     <div class="body conbody">
                        <p class="p">PTX threads may access data from multiple memory spaces during their
                           execution as illustrated by <a class="xref" href="index.html#memory-hierarchy__memory-hierarchy-fig" shape="rect">Figure 2</a>. Each thread has a
                           private local memory. Each thread block (CTA) has a shared memory visible
                           to all threads of the block and with the same lifetime as the block.
                           Finally, all threads have access to the same global memory.
                        </p>
                        <p class="p">There are additional memory spaces accessible by all threads: the
                           constant, texture, and surface memory spaces. &nbsp;Constant and texture
                           memory are read-only; surface memory is readable and writable. The
                           global, constant, texture, and surface memory spaces are optimized for
                           different memory usages. For example, texture memory offers different
                           addressing modes as well as data filtering for specific data formats.
                           Note that texture and surface memory is cached, and within the same
                           kernel call, the cache is not kept coherent with respect to global memory
                           writes and surface memory writes, so any texture fetch or surface read to
                           an address that has been written to via a global or a surface write in
                           the same kernel call returns undefined data. In other words, a thread can
                           safely read some texture or surface memory location only if this memory
                           location has been updated by a previous kernel call or memory copy, but
                           not if it has been previously updated by the same thread or another
                           thread from the same kernel call.
                        </p>
                        <p class="p">The global, constant, and texture memory spaces are persistent across
                           kernel launches by the same application.
                        </p>
                        <p class="p">Both the host and the device maintain their own local memory, referred
                           to as <dfn class="term">host memory</dfn> and <dfn class="term">device memory</dfn>,
                           respectively. The device memory may be mapped and read or written by the
                           host, or, for more efficient transfer, copied from the host memory
                           through optimized API calls that utilize the device's high-performance
                           <dfn class="term">Direct Memory Access (DMA)</dfn> engine.
                        </p>
                        <div class="fig fignone" id="memory-hierarchy__memory-hierarchy-fig"><a name="memory-hierarchy__memory-hierarchy-fig" shape="rect">
                              <!-- --></a><span class="figcap">Figure 2. Memory Hierarchy</span><br clear="none"></br><img class="image" src="graphics/memory-hierarchy.png" alt="Memory Hierarchy"></img><br clear="none"></br></div>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="ptx-machine-model"><a name="ptx-machine-model" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#ptx-machine-model" name="ptx-machine-model" shape="rect">3.&nbsp;PTX Machine Model</a></h2>
                  <div class="topic concept nested1" id="set-of-simt-multiprocessors"><a name="set-of-simt-multiprocessors" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#set-of-simt-multiprocessors" name="set-of-simt-multiprocessors" shape="rect">3.1.&nbsp;A Set of SIMT Multiprocessors</a></h3>
                     <div class="body conbody">
                        <p class="p">
                           The NVIDIA GPU architecture is built around a scalable array of
                           multithreaded <dfn class="term">Streaming Multiprocessors (SMs)</dfn>. When a host
                           program invokes a kernel grid, the blocks of the grid are enumerated and
                           distributed to multiprocessors with available execution capacity. The
                           threads of a thread block execute concurrently on one multiprocessor. As
                           thread blocks terminate, new blocks are launched on the vacated
                           multiprocessors.
                           
                        </p>
                        <p class="p">
                           A multiprocessor consists of multiple <dfn class="term">Scalar Processor (SP)</dfn>
                           cores, a multithreaded instruction unit, and on-chip shared memory. The
                           multiprocessor creates, manages, and executes concurrent threads in
                           hardware with zero scheduling overhead. It implements a
                           single-instruction barrier synchronization. Fast barrier synchronization
                           together with lightweight thread creation and zero-overhead thread
                           scheduling efficiently support very fine-grained parallelism, allowing,
                           for example, a low granularity decomposition of problems by assigning one
                           thread to each data element (such as a pixel in an image, a voxel in a
                           volume, a cell in a grid-based computation).
                           
                        </p>
                        <p class="p">
                           To manage hundreds of threads running several different programs, the
                           multiprocessor employs an architecture we call <dfn class="term">SIMT
                              (single-instruction, multiple-thread)</dfn>. The multiprocessor maps
                           each thread to one scalar processor core, and each scalar thread executes
                           independently with its own instruction address and register state. The
                           multiprocessor SIMT unit creates, manages, schedules, and executes
                           threads in groups of parallel threads called <dfn class="term">warps</dfn>. (This
                           term originates from weaving, the first parallel thread technology.)
                           Individual threads composing a SIMT warp start together at the same
                           program address but are otherwise free to branch and execute
                           independently.
                           
                        </p>
                        <p class="p">When a multiprocessor is given one or more thread blocks to execute, it
                           splits them into warps that get scheduled by the SIMT unit. The way a
                           block is split into warps is always the same; each warp contains threads
                           of consecutive, increasing thread IDs with the first warp containing
                           thread&nbsp;0.
                        </p>
                        <p class="p">At every instruction issue time, the SIMT unit selects a warp that is
                           ready to execute and issues the next instruction to the active threads of
                           the warp. A warp executes one common instruction at a time, so full
                           efficiency is realized when all threads of a warp agree on their
                           execution path. If threads of a warp diverge via a data-dependent
                           conditional branch, the warp serially executes each branch path taken,
                           disabling threads that are not on that path, and when all paths complete,
                           the threads converge back to the same execution path. Branch divergence
                           occurs only within a warp; different warps execute independently
                           regardless of whether they are executing common or disjointed code
                           paths.
                        </p>
                        <p class="p">SIMT architecture is akin to SIMD (Single Instruction, Multiple Data)
                           vector organizations in that a single instruction controls multiple
                           processing elements. A key difference is that SIMD vector organizations
                           expose the SIMD width to the software, whereas SIMT instructions specify
                           the execution and branching behavior of a single thread. In contrast with
                           SIMD vector machines, SIMT enables programmers to write thread-level
                           parallel code for independent, scalar threads, as well as data-parallel
                           code for coordinated threads. For the purposes of correctness, the
                           programmer can essentially ignore the SIMT behavior; however, substantial
                           performance improvements can be realized by taking care that the code
                           seldom requires threads in a warp to diverge.  In practice, this is
                           analogous to the role of cache lines in traditional code: Cache line size
                           can be safely ignored when designing for correctness but must be
                           considered in the code structure when designing for peak performance.
                           Vector architectures, on the other hand, require the software to coalesce
                           loads into vectors and manage divergence manually.
                        </p>
                        <p class="p">How many blocks a multiprocessor can process at once depends on how many
                           registers per thread and how much shared memory per block are required
                           for a given kernel since the multiprocessor's registers and shared memory
                           are split among all the threads of the batch of blocks. If there are not
                           enough registers or shared memory available per multiprocessor to process
                           at least one block, the kernel will fail to launch.
                        </p>
                        <div class="fig fignone" id="set-of-simt-multiprocessors__hardware-model"><a name="set-of-simt-multiprocessors__hardware-model" shape="rect">
                              <!-- --></a><span class="figcap">Figure 3. Hardware Model</span><img class="image" src="graphics/hardware-model.png" alt="Set of SIMT Multiprocessors"></img><div class="note note"><span class="notetitle">Note:</span> A set of SIMT multiprocessors with on-chip shared memory.
                           </div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="independent-thread-scheduling"><a name="independent-thread-scheduling" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#independent-thread-scheduling" name="independent-thread-scheduling" shape="rect">3.2.&nbsp;Independent Thread Scheduling</a></h3>
                     <div class="body conbody">
                        <p class="p">On architectures prior to Volta, warps used a single program
                           counter shared amongst all 32 threads in the warp together with an
                           active mask specifying the active threads of the warp. As a
                           result, threads from the same warp in divergent regions or
                           different states of execution cannot signal each other or exchange
                           data, and algorithms requiring fine-grained sharing of data
                           guarded by locks or mutexes can easily lead to deadlock, depending
                           on which warp the contending threads come from.
                        </p>
                        <p class="p">Starting with the Volta architecture, <dfn class="term">Independent Thread
                              Scheduling</dfn> allows full concurrency between threads,
                           regardless of warp. With <dfn class="term">Independent Thread
                              Scheduling</dfn>, the GPU maintains execution state per thread,
                           including a program counter and call stack, and can yield
                           execution at a per-thread granularity, either to make better use
                           of execution resources or to allow one thread to wait for data to
                           be produced by another. A schedule optimizer determines how to
                           group active threads from the same warp together into SIMT
                           units. This retains the high throughput of SIMT execution as in
                           prior NVIDIA GPUs, but with much more flexibility: threads can now
                           diverge and reconverge at sub-warp granularity.
                        </p>
                        <p class="p"><dfn class="term">Independent Thread Scheduling</dfn> can lead to a rather
                           different set of threads participating in the executed code than
                           intended if the developer made assumptions about
                           warp-synchronicity of previous hardware architectures. In
                           particular, any warp-synchronous code (such as
                           synchronization-free, intra-warp reductions) should be revisited
                           to ensure compatibility with Volta and beyond. See the section on
                           Compute Capability 7.x in the <cite class="cite">Cuda Programming Guide</cite>
                           for further details.
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="on-chip-shared-memory"><a name="on-chip-shared-memory" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#on-chip-shared-memory" name="on-chip-shared-memory" shape="rect">3.3.&nbsp;On-chip Shared Memory</a></h3>
                     <div class="body conbody">
                        <p class="p">
                           As illustrated by <a class="xref" href="index.html#set-of-simt-multiprocessors__hardware-model" shape="rect">Figure 3</a>,each
                           multiprocessor has on-chip memory of the four following types:
                           
                        </p>
                        <ul class="ul">
                           <li class="li">
                              One set of local 32-bit <dfn class="term">registers</dfn> per processor,
                              
                           </li>
                           <li class="li">
                              A parallel data cache or <dfn class="term">shared memory</dfn> that is shared by
                              all scalar processor cores and is where the shared memory space
                              resides,
                              
                           </li>
                           <li class="li">
                              A read-only <dfn class="term">constant cache</dfn> that is shared by all scalar
                              processor cores and speeds up reads from the constant memory space,
                              which is a read-only region of device memory,
                              
                           </li>
                           <li class="li">
                              A read-only <dfn class="term">texture cache</dfn> that is shared by all scalar
                              processor cores and speeds up reads from the texture memory space,
                              which is a read-only region of device memory; each multiprocessor
                              accesses the texture cache via a <dfn class="term">texture unit</dfn> that
                              implements the various addressing modes and data filtering.
                              
                           </li>
                        </ul>
                        <p class="p">The local and global memory spaces are read-write regions of device
                           memory and are not cached.
                        </p>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="syntax"><a name="syntax" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#syntax" name="syntax" shape="rect">4.&nbsp;Syntax</a></h2>
                  <div class="body conbody">
                     <p class="p">PTX programs are a collection of text source modules (files). PTX source modules have an
                        assembly-language style syntax with instruction operation codes and operands.
                        Pseudo-operations specify symbol and addressing management. The ptxas optimizing backend
                        compiler optimizes and assembles PTX source modules to produce corresponding binary
                        object files.
                     </p>
                  </div>
                  <div class="topic concept nested1" id="source-format"><a name="source-format" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#source-format" name="source-format" shape="rect">4.1.&nbsp;Source Format</a></h3>
                     <div class="body conbody">
                        <p class="p">Source modules are ASCII text. Lines are separated by the newline character (<samp class="ph codeph">\n</samp>).
                        </p>
                        <p class="p">All whitespace characters are equivalent; whitespace is ignored except for its use in separating tokens in the language.</p>
                        <p class="p">The C preprocessor cpp may be used to process PTX source modules. Lines beginning with <samp class="ph codeph">#</samp> are preprocessor directives. The following are common preprocessor directives: 
                        </p>
                        <p class="p"><samp class="ph codeph">#include</samp>, <samp class="ph codeph">#define</samp>, <samp class="ph codeph">#if</samp>, <samp class="ph codeph">#ifdef</samp>, <samp class="ph codeph">#else</samp>, <samp class="ph codeph">#endif</samp>, <samp class="ph codeph">#line</samp>, <samp class="ph codeph">#file</samp></p>
                        <p class="p"><cite class="cite">C: A Reference Manual</cite> by Harbison and Steele provides a good description of the C preprocessor.
                        </p>
                        <p class="p">PTX is case sensitive and uses lowercase for keywords.</p>
                        <p class="p">Each PTX module must begin with a <samp class="ph codeph">.version</samp> directive specifying the PTX language version, followed by a <samp class="ph codeph">.target</samp> directive specifying the target architecture assumed. See <a class="xref" href="index.html#ptx-module-directives" shape="rect">PTX Module Directives</a> for a more information on these directives.
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="comments"><a name="comments" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#comments" name="comments" shape="rect">4.2.&nbsp;Comments</a></h3>
                     <div class="body conbody">
                        <p class="p">Comments in PTX follow C/C++ syntax, using non-nested <samp class="ph codeph">/*</samp> and <samp class="ph codeph">*/</samp> for comments that may span multiple lines, and using <samp class="ph codeph">//</samp> to begin a comment that extends up to the next newline character, which terminates the current line. Comments cannot occur
                           within character constants, string literals, or within other comments.
                        </p>
                        <p class="p">Comments in PTX are treated as whitespace.</p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="statements"><a name="statements" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#statements" name="statements" shape="rect">4.3.&nbsp;Statements</a></h3>
                     <div class="body conbody">
                        <div class="section">
                           <p class="p">A PTX statement is either a directive or an instruction. Statements begin with an optional label and end with a semicolon.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">        .reg     .b32 r1, r2; 
        .global  .f32  array[N]; 

start:  mov.b32   r1, %tid.x;
        shl.b32   r1, r1, 2;          // shift thread id by 2 bits
        ld.global.b32 r2, array[r1];  // thread[tid] gets array[tid]
        add.f32   r2, r2, 0.5;        // add 1/2</pre></div>
                     </div>
                     <div class="topic concept nested2" id="directive-statements"><a name="directive-statements" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#directive-statements" name="directive-statements" shape="rect">4.3.1.&nbsp;Directive Statements</a></h3>
                        <div class="body conbody">
                           <p class="p">
                              Directive keywords begin with a dot, so no conflict is possible with
                              user-defined identifiers. The directives in PTX are listed in <a class="xref" href="index.html#directive-statements__ptx-directives" shape="rect">Table 1</a> and described in <a class="xref" href="index.html#state-spaces-types-and-variables" shape="rect">State Spaces, Types, and Variables</a>
                              and <a class="xref" href="index.html#directives" shape="rect">Directives</a>.
                              
                           </p>
                           <div class="tablenoborder"><a name="directive-statements__ptx-directives" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="directive-statements__ptx-directives" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 1. PTX Directives</span></caption>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="29.411764705882355%" rowspan="1" colspan="1"><samp class="ph codeph">.address_size</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.file</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.minnctapersm</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.target</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="29.411764705882355%" rowspan="1" colspan="1"><samp class="ph codeph">.align</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.func</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.param</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.tex</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="29.411764705882355%" rowspan="1" colspan="1"><samp class="ph codeph">.branchtargets</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.global</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.pragma</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.version</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="29.411764705882355%" rowspan="1" colspan="1"><samp class="ph codeph">.callprototype</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.loc</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.reg</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.visible</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="29.411764705882355%" rowspan="1" colspan="1"><samp class="ph codeph">.calltargets</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.local</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.reqntid</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.weak</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="29.411764705882355%" rowspan="1" colspan="1"><samp class="ph codeph">.const</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.maxnctapersm</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.section</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="29.411764705882355%" rowspan="1" colspan="1"><samp class="ph codeph">.entry</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.maxnreg</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.shared</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="29.411764705882355%" rowspan="1" colspan="1"><samp class="ph codeph">.extern</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.maxntid</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1"><samp class="ph codeph">.sreg</samp></td>
                                       <td class="entry" valign="top" width="23.52941176470588%" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="instruction-statements"><a name="instruction-statements" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#instruction-statements" name="instruction-statements" shape="rect">4.3.2.&nbsp;Instruction Statements</a></h3>
                        <div class="body conbody">
                           <p class="p">
                              Instructions are formed from an instruction opcode followed by a
                              comma-separated list of zero or more operands, and terminated with a
                              semicolon. Operands may be register variables, constant expressions,
                              address expressions, or label names. Instructions have an optional guard
                              predicate which controls conditional execution. The guard predicate
                              follows the optional label and precedes the opcode, and is written as
                              <samp class="ph codeph">@p</samp>, where <samp class="ph codeph">p</samp> is a predicate register.
                              The guard predicate may be optionally negated, written as
                              <samp class="ph codeph">@!p</samp>.
                              
                           </p>
                           <p class="p">The destination operand is first, followed by source operands.</p>
                           <p class="p">
                              Instruction keywords are listed in <a class="xref" href="index.html#instruction-statements__reserved-instruction-keywords" shape="rect">Table 2</a>.All
                              instruction keywords are reserved tokens in PTX.
                              
                           </p>
                           <div class="tablenoborder"><a name="instruction-statements__reserved-instruction-keywords" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="instruction-statements__reserved-instruction-keywords" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 2. Reserved Instruction Keywords</span></caption>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">abs</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">div</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">or</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">sin</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vavrg2, vavrg4</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">add</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">ex2</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">pmevent</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">slct</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vmad</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">addc</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">exit</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">popc</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">sqrt</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vmax</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">and</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">fma</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">prefetch</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">st</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vmax2, vmax4</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">atom</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">isspacep</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">prefetchu</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">sub</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vmin</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">bar</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">ld</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">prmt</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">subc</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vmin2, vmin4</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">bfe</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">ldu</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">rcp</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">suld</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vote</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">bfi</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">lg2</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">red</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">suq</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vset</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">bfind</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">mad</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">rem</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">sured</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vset2, vset4</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">bra</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">mad24</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">ret</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">sust</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vshl</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">brev</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">madc</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">rsqrt</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">testp</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vshr</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">brkpt</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">max</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">sad</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">tex</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vsub</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">call</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">membar</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">selp</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">tld4</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">vsub2, vsub4</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">clz</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">min</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">set</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">trap</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">xor</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">cnot</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">mov</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">setp</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">txq</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">copysign</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">mul</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">shf</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">vabsdiff</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">cos</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">mul 24</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">shfl</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">vabsdiff2, vabsdiff4</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">cvt</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">neg</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">shl</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">vadd</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20.158102766798418%" rowspan="1" colspan="1"><samp class="ph codeph">cvta</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1"><samp class="ph codeph">not</samp></td>
                                       <td class="entry" valign="top" width="19.960474308300395%" rowspan="1" colspan="1"><samp class="ph codeph">shr</samp></td>
                                       <td class="entry" valign="top" width="20.35573122529644%" rowspan="1" colspan="1"><samp class="ph codeph">vadd2, vadd4</samp></td>
                                       <td class="entry" valign="top" width="19.762845849802368%" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="identifiers"><a name="identifiers" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#identifiers" name="identifiers" shape="rect">4.4.&nbsp;Identifiers</a></h3>
                     <div class="body conbody">
                        <p class="p">User-defined identifiers follow extended C++ rules: they either start
                           with a letter followed by zero or more letters, digits, underscore, or
                           dollar characters; or they start with an underscore, dollar, or
                           percentage character followed by one or more letters, digits, underscore,
                           or dollar characters:
                           
                        </p><pre xml:space="preserve">      followsym:   [a-zA-Z0-9_$]
      identifier:  [a-zA-Z]{followsym}* | {[_$%]{followsym}+</pre><p class="p">PTX does not specify a maximum length for identifiers and suggests that
                           all implementations support a minimum length of at least 1024
                           characters.
                        </p>
                        <p class="p">Many high-level languages such as C and C++ follow similar rules for
                           identifier names, except that the percentage sign is not allowed. PTX
                           allows the percentage sign as the first character of an identifier. The
                           percentage sign can be used to avoid name conflicts, e.g., between
                           user-defined variable names and compiler-generated names.
                        </p>
                        <p class="p">PTX predefines one constant and a small number of special registers that
                           begin with the percentage sign, listed in <a class="xref" href="index.html#identifiers__predefined-identifiers" shape="rect">Table 3</a>.
                        </p>
                        <div class="tablenoborder"><a name="identifiers__predefined-identifiers" shape="rect">
                              <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="identifiers__predefined-identifiers" class="table" frame="border" border="1" rules="all">
                              <caption><span class="tablecap">Table 3. Predefined Identifiers</span></caption>
                              <tbody class="tbody">
                                 <tr class="row">
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%clock</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%laneid</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%lanemask_gt</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%pm0, ..., %pm7</samp></td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%clock64</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%lanemask_eq</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%nctaid</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%smid</samp></td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%ctaid</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%lanemask_le</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%ntid</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%tid</samp></td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%envreg&lt;32&gt;</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%lanemask_lt</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%nsmid</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%warpid</samp></td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%gridid</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%lanemask_ge</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">%nwarpid</samp></td>
                                    <td class="entry" valign="top" width="25%" rowspan="1" colspan="1"><samp class="ph codeph">WARP_SZ</samp></td>
                                 </tr>
                              </tbody>
                           </table>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="constants"><a name="constants" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#constants" name="constants" shape="rect">4.5.&nbsp;Constants</a></h3>
                     <div class="body conbody">
                        <p class="p">PTX supports integer and floating-point constants and constant expressions. These constants may be used in data initialization
                           and as operands to instructions. Type checking rules remain the same for integer, floating-point, and bit-size types. For
                           predicate-type data and instructions, integer constants are allowed and are interpreted as in C, i.e., zero values are <samp class="ph codeph">False</samp> and non-zero values are <samp class="ph codeph">True</samp>.
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="integer-constants"><a name="integer-constants" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#integer-constants" name="integer-constants" shape="rect">4.6.&nbsp;Integer Constants</a></h3>
                     <div class="body conbody">
                        <p class="p">Integer constants are 64-bits in size and are either signed or unsigned, i.e., every integer constant has type <samp class="ph codeph">.s64</samp> or <samp class="ph codeph">.u64</samp>. The signed/unsigned nature of an integer constant is needed to correctly evaluate constant expressions containing operations
                           such as division and ordered comparisons, where the behavior of the operation depends on the operand types. When used in an
                           instruction or data initialization, each integer constant is converted to the appropriate size based on the data or instruction
                           type at its use.
                        </p>
                        <p class="p">Integer literals may be written in decimal, hexadecimal, octal, or binary notation. The syntax follows that of C. Integer
                           literals may be followed immediately by the letter <samp class="ph codeph">U</samp> to indicate that the literal is unsigned.
                        </p><pre xml:space="preserve">      hexadecimal literal:  0[xX]{hexdigit}+U?
      octal literal:        0{octal digit}+U?
      binary literal:       0[bB]{bit}+U?
      decimal literal       {nonzero-digit}{digit}*U?</pre><p class="p">Integer literals are non-negative and have a type determined by their magnitude and optional type suffix as follows: literals
                           are signed (<samp class="ph codeph">.s64</samp>) unless the value cannot be fully represented in <samp class="ph codeph">.s64</samp> or the unsigned suffix is specified, in which case the literal is unsigned (<samp class="ph codeph">.u64</samp>).
                        </p>
                        <p class="p">The predefined integer constant <samp class="ph codeph">WARP_SZ</samp> specifies the number of threads per warp for the target platform; to date, all target architectures have a <samp class="ph codeph">WARP_SZ</samp> value of 32.
                        </p>
                     </div>
                     <div class="topic concept nested2" id="floating-point-constants"><a name="floating-point-constants" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-constants" name="floating-point-constants" shape="rect">4.6.1.&nbsp;Floating-Point Constants</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">Floating-point constants are represented as 64-bit double-precision values, and all floating-point constant expressions are
                                 evaluated using 64-bit double precision arithmetic. The only exception is the 32-bit hex notation for expressing an exact
                                 single-precision floating-point value; such values retain their exact 32-bit single-precision value and may not be used in
                                 constant expressions. Each 64-bit floating-point constant is converted to the appropriate floating-point size based on the
                                 data or instruction type at its use.
                              </p>
                              <p class="p">Floating-point literals may be written with an optional decimal point and an optional signed exponent. Unlike C and C++, there
                                 is no suffix letter to specify size; literals are always represented in 64-bit double-precision format. 
                              </p>
                              <p class="p">PTX includes a second representation of floating-point constants for specifying the exact machine representation using a hexadecimal
                                 constant. To specify IEEE 754 double-precision floating point values, the constant begins with <samp class="ph codeph">0d</samp> or <samp class="ph codeph">0D</samp> followed by 16 hex digits. To specify IEEE 754 single-precision floating point values, the constant begins with <samp class="ph codeph">0f</samp> or <samp class="ph codeph">0F</samp> followed by 8 hex digits.
                              </p><pre xml:space="preserve">0[fF]{hexdigit}{8}      // single-precision floating point
0[dD]{hexdigit}{16}     // double-precision floating point</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Example</h4><pre xml:space="preserve">      mov.f32  $f3, 0F3f800000;       //  1.0</pre></div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="predicate-constants"><a name="predicate-constants" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#predicate-constants" name="predicate-constants" shape="rect">4.6.2.&nbsp;Predicate Constants</a></h3>
                        <div class="body conbody">
                           <p class="p">In PTX, integer constants may be used as predicates. For predicate-type data initializers and instruction operands, integer
                              constants are interpreted as in C, i.e., zero values are <samp class="ph codeph">False</samp> and non-zero values are <samp class="ph codeph">True</samp>.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="constant-expressions"><a name="constant-expressions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#constant-expressions" name="constant-expressions" shape="rect">4.6.3.&nbsp;Constant Expressions</a></h3>
                        <div class="body conbody">
                           <p class="p">In PTX, constant expressions are formed using operators as in C and are
                              evaluated using rules similar to those in C, but simplified by
                              restricting types and sizes, removing most casts, and defining full
                              semantics to eliminate cases where expression evaluation in C is
                              implementation dependent.
                           </p>
                           <p class="p">
                              Constant expressions are formed from constant literals, unary plus and
                              minus, basic arithmetic operators (addition, subtraction, multiplication,
                              division), comparison operators, the conditional ternary operator (
                              <samp class="ph codeph">?:</samp> ), and parentheses.&nbsp;Integer constant expressions also
                              allow unary logical negation (<samp class="ph codeph">!</samp>), bitwise complement
                              (<samp class="ph codeph">~</samp>), remainder (<samp class="ph codeph">%</samp>), shift operators
                              (<samp class="ph codeph">&lt;&lt;</samp> and <samp class="ph codeph">&gt;&gt;</samp>), bit-type
                              operators (<samp class="ph codeph">&amp;</samp>, <samp class="ph codeph">|</samp>, and
                              <samp class="ph codeph">^</samp>), and logical operators (<samp class="ph codeph">&amp;&amp;</samp>,
                              <samp class="ph codeph">||</samp>).
                              
                           </p>
                           <p class="p">Constant expressions in PTX do not support casts between integer and
                              floating-point.
                           </p>
                           <p class="p">
                              Constant expressions are evaluated using the same operator precedence as
                              in C. <a class="xref" href="index.html#constant-expressions__operator-precedence" shape="rect">Table 4</a> gives
                              operator precedence and associativity. Operator precedence is highest for
                              unary operators and decreases with each line in the chart. Operators on
                              the same line have the same precedence and are evaluated right-to-left
                              for unary operators and left-to-right for binary operators.
                              
                           </p>
                           <div class="tablenoborder"><a name="constant-expressions__operator-precedence" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="constant-expressions__operator-precedence" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 4. Operator Precedence</span></caption>
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="entry" valign="top" width="14.285714285714285%" id="d54e2257" rowspan="1" colspan="1">Kind</th>
                                       <th class="entry" valign="top" width="28.57142857142857%" id="d54e2260" rowspan="1" colspan="1">Operator Symbols </th>
                                       <th class="entry" valign="top" width="42.857142857142854%" id="d54e2263" rowspan="1" colspan="1">Operator Names </th>
                                       <th class="entry" valign="top" width="14.285714285714285%" id="d54e2266" rowspan="1" colspan="1">Associates </th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="14.285714285714285%" headers="d54e2257" rowspan="1" colspan="1">Primary</td>
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">()</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">parenthesis </td>
                                       <td class="entry" valign="top" width="14.285714285714285%" headers="d54e2266" rowspan="1" colspan="1">n/a </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" rowspan="2" valign="top" width="14.285714285714285%" headers="d54e2257" colspan="1">Unary</td>
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">+- ! ~</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">plus, minus, negation, complement</td>
                                       <td class="entry" valign="top" width="14.285714285714285%" headers="d54e2266" rowspan="1" colspan="1">right</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">(.s64)</samp><samp class="ph codeph">(.u64)</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">casts</td>
                                       <td class="entry" valign="top" width="14.285714285714285%" headers="d54e2266" rowspan="1" colspan="1">right</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" rowspan="10" valign="top" width="14.285714285714285%" headers="d54e2257" colspan="1">Binary</td>
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">*/ %</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">multiplication, division, remainder</td>
                                       <td class="entry" rowspan="10" valign="top" width="14.285714285714285%" headers="d54e2266" colspan="1">left</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">+-</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">addition, subtraction</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">&gt;&gt; &lt;&lt;</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">shifts</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">&lt; &gt; &lt;= &gt;=</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">ordered comparisons</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">== !=</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">equal, not equal</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">&amp;</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">bitwise AND</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">^</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">bitwise XOR</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">|</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">bitwise OR</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">&amp;&amp;</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">logical AND</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">||</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">logical OR </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="14.285714285714285%" headers="d54e2257" rowspan="1" colspan="1">Ternary </td>
                                       <td class="entry" valign="top" width="28.57142857142857%" headers="d54e2260" rowspan="1" colspan="1"><samp class="ph codeph">?:</samp></td>
                                       <td class="entry" valign="top" width="42.857142857142854%" headers="d54e2263" rowspan="1" colspan="1">conditional </td>
                                       <td class="entry" valign="top" width="14.285714285714285%" headers="d54e2266" rowspan="1" colspan="1">right</td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="integer-constant-expression-evaluation"><a name="integer-constant-expression-evaluation" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#integer-constant-expression-evaluation" name="integer-constant-expression-evaluation" shape="rect">4.6.4.&nbsp;Integer Constant Expression Evaluation</a></h3>
                        <div class="body conbody">
                           <p class="p">Integer constant expressions are evaluated at compile time according to a set of rules that determine the type (signed <samp class="ph codeph">.s64</samp> versus unsigned <samp class="ph codeph">.u64</samp>) of each sub-expression.&nbsp; These rules are based on the rules in C, but they've been simplified to apply only to 64-bit integers,
                              and behavior is fully defined in all cases (specifically, for remainder and shift operators).
                           </p>
                           <div class="p">
                              <ul class="ul">
                                 <li class="li">Literals are signed unless unsigned is needed to prevent overflow, or unless the literal uses a <samp class="ph codeph">U</samp> suffix. For example:
                                    
                                    <ul class="sl simple">
                                       <li class="sli"><samp class="ph codeph">42</samp>, <samp class="ph codeph">0x1234</samp>, <samp class="ph codeph">0123</samp> are signed.
                                       </li>
                                       <li class="sli"><samp class="ph codeph">0xfabc123400000000</samp>, <samp class="ph codeph">42U</samp>, <samp class="ph codeph">0x1234U</samp> are unsigned.
                                       </li>
                                    </ul>
                                 </li>
                                 <li class="li">Unary plus and minus preserve the type of the input operand. For example:
                                    
                                    <ul class="sl simple">
                                       <li class="sli"><samp class="ph codeph">+123</samp>, <samp class="ph codeph">-1</samp>, <samp class="ph codeph">-(-42)</samp> are signed.
                                       </li>
                                       <li class="sli"><samp class="ph codeph">-1U</samp>, <samp class="ph codeph">-0xfabc123400000000</samp> are unsigned.
                                       </li>
                                    </ul>
                                 </li>
                                 <li class="li">Unary logical negation (<samp class="ph codeph">!</samp>) produces a signed result with value <samp class="ph codeph">0</samp> or <samp class="ph codeph">1</samp>.
                                 </li>
                                 <li class="li">Unary bitwise complement (<samp class="ph codeph">~</samp>) interprets the source operand as unsigned and produces an unsigned result.
                                 </li>
                                 <li class="li">Some binary operators require normalization of source operands. This normalization is known as <dfn class="term">the usual arithmetic conversions</dfn> and simply converts both operands to unsigned type if either operand is unsigned.
                                 </li>
                                 <li class="li">Addition, subtraction, multiplication, and division perform the usual arithmetic conversions and produce a result with the
                                    same type as the converted operands.&nbsp; That is, the operands and result are unsigned if either source operand is unsigned,
                                    and is otherwise signed.
                                 </li>
                                 <li class="li">Remainder (<samp class="ph codeph">%</samp>) interprets the operands as unsigned. Note that this differs from C, which allows a negative divisor but defines the behavior
                                    to be implementation dependent.
                                 </li>
                                 <li class="li">Left and right shift interpret the second operand as unsigned and produce a result with the same type as the first operand.
                                    Note that the behavior of right-shift is determined by the type of the first operand: right shift of a signed value is arithmetic
                                    and preserves the sign, and right shift of an unsigned value is logical and shifts in a zero bit.
                                 </li>
                                 <li class="li">AND (<samp class="ph codeph">&amp;</samp>), OR (<samp class="ph codeph">|</samp>), and XOR (<samp class="ph codeph">^</samp>) perform the usual arithmetic conversions and produce a result with the same type as the converted operands.
                                 </li>
                                 <li class="li">AND_OP (<samp class="ph codeph">&amp;&amp;</samp>), OR_OP (<samp class="ph codeph">||</samp>), Equal (<samp class="ph codeph">==</samp>), and Not_Equal (<samp class="ph codeph">!=</samp>) produce a signed result. The result value is 0 or 1.
                                 </li>
                                 <li class="li">Ordered comparisons (<samp class="ph codeph">&lt;</samp>, <samp class="ph codeph">&lt;=</samp>, <samp class="ph codeph">&gt;</samp>, <samp class="ph codeph">&gt;=</samp>) perform the usual arithmetic conversions on source operands and produce a signed result. The result value is <samp class="ph codeph">0</samp> or <samp class="ph codeph">1</samp>.
                                 </li>
                                 <li class="li">Casting of expressions to signed or unsigned is supported using (<samp class="ph codeph">.s64</samp>) and (<samp class="ph codeph">.u64</samp>) casts.
                                 </li>
                                 <li class="li">For the conditional operator ( <samp class="ph codeph">? :</samp> ) , the first operand must be an integer, and the second and third operands are either both integers or both floating-point.
                                    The usual arithmetic conversions are performed on the second and third operands, and the result type is the same as the converted
                                    type.
                                 </li>
                              </ul>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="summary-of-constant-expression-evaluation-rules"><a name="summary-of-constant-expression-evaluation-rules" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#summary-of-constant-expression-evaluation-rules" name="summary-of-constant-expression-evaluation-rules" shape="rect">4.6.5.&nbsp;Summary of Constant Expression Evaluation Rules</a></h3>
                        <div class="body conbody">
                           <p class="p"><a class="xref" href="index.html#summary-of-constant-expression-evaluation-rules__constant-expression-evaluation-rules" shape="rect">Table 5</a>
                              contains a summary of the constant expression evaluation rules. 
                           </p>
                           <div class="tablenoborder"><a name="summary-of-constant-expression-evaluation-rules__constant-expression-evaluation-rules" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="summary-of-constant-expression-evaluation-rules__constant-expression-evaluation-rules" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 5. Constant Expression Evaluation Rules</span></caption>
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="entry" valign="top" width="9.836065573770492%" id="d54e2696" rowspan="1" colspan="1">Kind </th>
                                       <th class="entry" valign="top" width="16.393442622950822%" id="d54e2699" rowspan="1" colspan="1">Operator </th>
                                       <th class="entry" valign="top" width="24.590163934426233%" id="d54e2702" rowspan="1" colspan="1">Operand Types </th>
                                       <th class="entry" valign="top" width="24.590163934426233%" id="d54e2705" rowspan="1" colspan="1">Operand Interpretation </th>
                                       <th class="entry" valign="top" width="24.590163934426233%" id="d54e2708" rowspan="1" colspan="1">Result Type </th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" rowspan="2" valign="top" width="9.836065573770492%" headers="d54e2696" colspan="1">Primary</td>
                                       <td class="entry" valign="top" width="16.393442622950822%" headers="d54e2699" rowspan="1" colspan="1"><samp class="ph codeph">()</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">any type</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1">same as source</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1">same as source</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="16.393442622950822%" headers="d54e2699" rowspan="1" colspan="1">constant literal</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.u64</samp>, <samp class="ph codeph">.s64</samp>, or <samp class="ph codeph">.f64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" rowspan="3" valign="top" width="9.836065573770492%" headers="d54e2696" colspan="1">Unary</td>
                                       <td class="entry" valign="top" width="16.393442622950822%" headers="d54e2699" rowspan="1" colspan="1"><samp class="ph codeph">+-</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">any type</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1">same as source</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1">same as source</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="16.393442622950822%" headers="d54e2699" rowspan="1" colspan="1"><samp class="ph codeph">!</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">integer</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1">zero or non-zero</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.s64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="16.393442622950822%" headers="d54e2699" rowspan="1" colspan="1"><samp class="ph codeph">~</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">integer</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1"><samp class="ph codeph">.u64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.u64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" rowspan="2" valign="top" width="9.836065573770492%" headers="d54e2696" colspan="1">Cast</td>
                                       <td class="entry" valign="top" width="16.393442622950822%" headers="d54e2699" rowspan="1" colspan="1"><samp class="ph codeph">(.u64)</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">integer</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1"><samp class="ph codeph">.u64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.u64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="16.393442622950822%" headers="d54e2699" rowspan="1" colspan="1"><samp class="ph codeph">(.s64)</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">integer</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1"><samp class="ph codeph">.s64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.s64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" rowspan="10" valign="top" width="9.836065573770492%" headers="d54e2696" colspan="1">Binary</td>
                                       <td class="entry" rowspan="2" valign="top" width="16.393442622950822%" headers="d54e2699" colspan="1"><samp class="ph codeph">+- * /</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">integer</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1">use usual conversions</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1">converted type</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" rowspan="2" valign="top" width="16.393442622950822%" headers="d54e2699" colspan="1"><samp class="ph codeph">&lt; &gt; &lt;= &gt;=</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.s64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">integer</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1">use usual conversions</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.s64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" rowspan="2" valign="top" width="16.393442622950822%" headers="d54e2699" colspan="1"><samp class="ph codeph">== !=</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.s64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">integer</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1">use usual conversions</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.s64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="16.393442622950822%" headers="d54e2699" rowspan="1" colspan="1"><samp class="ph codeph">%</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">integer</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1"><samp class="ph codeph">.u64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.s64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="16.393442622950822%" headers="d54e2699" rowspan="1" colspan="1"><samp class="ph codeph">&gt;&gt; &lt;&lt;</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">integer</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1">
                                          1st unchanged, 2nd is <samp class="ph codeph">.u64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1">same as 1st operand</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="16.393442622950822%" headers="d54e2699" rowspan="1" colspan="1"><samp class="ph codeph">&amp; | ^</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">integer</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1"><samp class="ph codeph">.u64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.u64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="16.393442622950822%" headers="d54e2699" rowspan="1" colspan="1"><samp class="ph codeph">&amp;&amp; ||</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1">integer</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1">zero or non-zero</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.s64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" rowspan="2" valign="top" width="9.836065573770492%" headers="d54e2696" colspan="1">Ternary </td>
                                       <td class="entry" rowspan="2" valign="top" width="16.393442622950822%" headers="d54e2699" colspan="1"><samp class="ph codeph">?:</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1"><samp class="ph codeph">int ? .f64 : .f64</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1">same as sources</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2702" rowspan="1" colspan="1"><samp class="ph codeph">int ? int : int</samp></td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2705" rowspan="1" colspan="1">use usual conversions</td>
                                       <td class="entry" valign="top" width="24.590163934426233%" headers="d54e2708" rowspan="1" colspan="1">converted type</td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="state-spaces-types-and-variables"><a name="state-spaces-types-and-variables" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#state-spaces-types-and-variables" name="state-spaces-types-and-variables" shape="rect">5.&nbsp;State Spaces, Types, and Variables</a></h2>
                  <div class="body conbody">
                     <p class="p">While the specific resources available in a given target GPU will vary, the kinds of
                        resources will be common across platforms, and these resources are abstracted in PTX
                        through state spaces and data types.
                     </p>
                  </div>
                  <div class="topic concept nested1" id="state-spaces"><a name="state-spaces" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#state-spaces" name="state-spaces" shape="rect">5.1.&nbsp;State Spaces</a></h3>
                     <div class="body conbody">
                        <p class="p">A state space is a storage area with particular characteristics. All
                           variables reside in some state space. The characteristics of a state
                           space include its size, addressability, access speed, access rights, and
                           level of sharing between threads.
                        </p>
                        <p class="p">The state spaces defined in PTX are a byproduct of parallel programming
                           and graphics programming. The list of state spaces is shown in <a class="xref" href="index.html#state-spaces__state-spaces-tab" shape="rect">Table 6</a>,and properties of state spaces
                           are shown in <a class="xref" href="index.html#state-spaces__properties-state-spaces" shape="rect">Table 7</a>.
                        </p>
                        <div class="tablenoborder"><a name="state-spaces__state-spaces-tab" shape="rect">
                              <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="state-spaces__state-spaces-tab" class="table" frame="border" border="1" rules="all">
                              <caption><span class="tablecap">Table 6. State Spaces</span></caption>
                              <thead class="thead" align="left">
                                 <tr class="row">
                                    <th class="entry" valign="top" width="20%" id="d54e3190" rowspan="1" colspan="1">Name</th>
                                    <th class="entry" valign="top" width="80%" id="d54e3193" rowspan="1" colspan="1">Description</th>
                                 </tr>
                              </thead>
                              <tbody class="tbody">
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e3190" rowspan="1" colspan="1"><samp class="ph codeph">.reg</samp></td>
                                    <td class="entry" valign="top" width="80%" headers="d54e3193" rowspan="1" colspan="1">Registers, fast.</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e3190" rowspan="1" colspan="1"><samp class="ph codeph">.sreg</samp></td>
                                    <td class="entry" valign="top" width="80%" headers="d54e3193" rowspan="1" colspan="1">Special registers. Read-only; pre-defined; platform-specific.</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e3190" rowspan="1" colspan="1"><samp class="ph codeph">.const</samp></td>
                                    <td class="entry" valign="top" width="80%" headers="d54e3193" rowspan="1" colspan="1">Shared, read-only memory.</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e3190" rowspan="1" colspan="1"><samp class="ph codeph">.global</samp></td>
                                    <td class="entry" valign="top" width="80%" headers="d54e3193" rowspan="1" colspan="1">Global memory, shared by all threads.</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e3190" rowspan="1" colspan="1"><samp class="ph codeph">.local</samp></td>
                                    <td class="entry" valign="top" width="80%" headers="d54e3193" rowspan="1" colspan="1">Local memory, private to each thread.</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e3190" rowspan="1" colspan="1"><samp class="ph codeph">.param</samp></td>
                                    <td class="entry" valign="top" width="80%" headers="d54e3193" rowspan="1" colspan="1">
                                       <p class="p">Kernel parameters, defined per-grid; or</p>
                                       <p class="p">Function or local parameters, defined per-thread.</p>
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e3190" rowspan="1" colspan="1"><samp class="ph codeph">.shared</samp></td>
                                    <td class="entry" valign="top" width="80%" headers="d54e3193" rowspan="1" colspan="1">Addressable memory shared between threads in 1 CTA.</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e3190" rowspan="1" colspan="1"><samp class="ph codeph">.tex</samp></td>
                                    <td class="entry" valign="top" width="80%" headers="d54e3193" rowspan="1" colspan="1">Global texture memory (deprecated).</td>
                                 </tr>
                              </tbody>
                           </table>
                        </div>
                        <div class="tablenoborder"><a name="state-spaces__properties-state-spaces" shape="rect">
                              <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="state-spaces__properties-state-spaces" class="table" frame="border" border="1" rules="all">
                              <caption><span class="tablecap">Table 7. Properties of State Spaces</span></caption>
                              <thead class="thead" align="left">
                                 <tr class="row">
                                    <th class="entry" valign="top" width="20.198019801980198%" id="d54e3328" rowspan="1" colspan="1">Name</th>
                                    <th class="entry" valign="top" width="19.801980198019802%" id="d54e3331" rowspan="1" colspan="1">Addressable</th>
                                    <th class="entry" valign="top" width="20.198019801980198%" id="d54e3334" rowspan="1" colspan="1">Initializable</th>
                                    <th class="entry" valign="top" width="19.801980198019802%" id="d54e3337" rowspan="1" colspan="1">Access</th>
                                    <th class="entry" valign="top" width="20%" id="d54e3340" rowspan="1" colspan="1">Sharing</th>
                                 </tr>
                              </thead>
                              <tbody class="tbody">
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3328" rowspan="1" colspan="1"><samp class="ph codeph">.reg</samp></td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3331" rowspan="1" colspan="1">No</td>
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3334" rowspan="1" colspan="1">No</td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3337" rowspan="1" colspan="1">R/W</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e3340" rowspan="1" colspan="1">per-thread</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3328" rowspan="1" colspan="1"><samp class="ph codeph">.sreg</samp></td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3331" rowspan="1" colspan="1">No</td>
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3334" rowspan="1" colspan="1">No</td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3337" rowspan="1" colspan="1">RO</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e3340" rowspan="1" colspan="1">per-CTA</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3328" rowspan="1" colspan="1"><samp class="ph codeph">.const</samp></td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3331" rowspan="1" colspan="1">Yes</td>
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3334" rowspan="1" colspan="1">
                                       Yes<sup class="ph sup">1</sup></td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3337" rowspan="1" colspan="1">RO</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e3340" rowspan="1" colspan="1">per-grid</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3328" rowspan="1" colspan="1"><samp class="ph codeph">.global</samp></td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3331" rowspan="1" colspan="1">Yes</td>
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3334" rowspan="1" colspan="1">
                                       Yes<sup class="ph sup">1</sup></td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3337" rowspan="1" colspan="1">R/W </td>
                                    <td class="entry" valign="top" width="20%" headers="d54e3340" rowspan="1" colspan="1">Context</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3328" rowspan="1" colspan="1"><samp class="ph codeph">.local</samp></td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3331" rowspan="1" colspan="1">Yes </td>
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3334" rowspan="1" colspan="1">No</td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3337" rowspan="1" colspan="1">R/W </td>
                                    <td class="entry" valign="top" width="20%" headers="d54e3340" rowspan="1" colspan="1">per-thread</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3328" rowspan="1" colspan="1"><samp class="ph codeph">.param</samp> (as input to kernel) 
                                       
                                    </td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3331" rowspan="1" colspan="1">
                                       Yes<sup class="ph sup">2</sup></td>
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3334" rowspan="1" colspan="1">No</td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3337" rowspan="1" colspan="1">RO</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e3340" rowspan="1" colspan="1">per-grid</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3328" rowspan="1" colspan="1"><samp class="ph codeph">.param</samp> (used in functions) 
                                       
                                    </td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3331" rowspan="1" colspan="1">
                                       Restricted<sup class="ph sup">3</sup></td>
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3334" rowspan="1" colspan="1">No</td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3337" rowspan="1" colspan="1">R/W</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e3340" rowspan="1" colspan="1">per-thread</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3328" rowspan="1" colspan="1"><samp class="ph codeph">.shared</samp></td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3331" rowspan="1" colspan="1">Yes</td>
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3334" rowspan="1" colspan="1">No</td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3337" rowspan="1" colspan="1">R/W</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e3340" rowspan="1" colspan="1">per-CTA</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3328" rowspan="1" colspan="1"><samp class="ph codeph">.tex</samp></td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3331" rowspan="1" colspan="1">
                                       No<sup class="ph sup">4</sup></td>
                                    <td class="entry" valign="top" width="20.198019801980198%" headers="d54e3334" rowspan="1" colspan="1">Yes, via driver</td>
                                    <td class="entry" valign="top" width="19.801980198019802%" headers="d54e3337" rowspan="1" colspan="1">RO</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e3340" rowspan="1" colspan="1">Context</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" colspan="5" valign="top" headers="d54e3328 d54e3331 d54e3334 d54e3337 d54e3340" rowspan="1">
                                       <p class="p"><strong class="ph b">Notes:</strong></p>
                                       <p class="p" id="state-spaces__zero-by-default"><a name="state-spaces__zero-by-default" shape="rect">
                                             <!-- --></a><sup class="ph sup">1</sup> Variables in <samp class="ph codeph">.const</samp> and
                                          <samp class="ph codeph">.global</samp> state spaces are initialized to zero
                                          by default.
                                          
                                       </p>
                                       <p class="p" id="state-spaces__accessible-via-ld-param"><a name="state-spaces__accessible-via-ld-param" shape="rect">
                                             <!-- --></a><sup class="ph sup">2</sup> Accessible only via the <samp class="ph codeph">ld.param</samp> instruction.
                                          Address may be taken via <samp class="ph codeph">mov</samp> instruction.
                                          
                                       </p>
                                       <p class="p" id="state-spaces__accessible-via-ld-and-st-param"><a name="state-spaces__accessible-via-ld-and-st-param" shape="rect">
                                             <!-- --></a><sup class="ph sup">3</sup> Accessible via <samp class="ph codeph">ld.param</samp> and
                                          <samp class="ph codeph">st.param</samp> instructions. Device function input
                                          and return parameters may have their address taken via
                                          <samp class="ph codeph">mov</samp>; the parameter is then located on the
                                          stack frame and its address is in the <samp class="ph codeph">.local</samp>
                                          state space.
                                          
                                       </p>
                                       <p class="p" id="state-spaces__accessible-via-tex"><a name="state-spaces__accessible-via-tex" shape="rect">
                                             <!-- --></a><sup class="ph sup">4</sup> Accessible only via the <samp class="ph codeph">tex</samp> instruction.
                                          
                                       </p>
                                    </td>
                                 </tr>
                              </tbody>
                           </table>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="register-state-space"><a name="register-state-space" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#register-state-space" name="register-state-space" shape="rect">5.1.1.&nbsp;Register State Space</a></h3>
                        <div class="body conbody">
                           <p class="p">Registers (<samp class="ph codeph">.reg</samp> state space) are fast storage locations. The number of registers is limited, and will vary from platform to platform. When
                              the limit is exceeded, register variables will be spilled to memory, causing changes in performance.  For each architecture,
                              there is a recommended maximum number of registers to use (see the <cite class="cite">CUDA Programming Guide</cite> for details). 
                           </p>
                           <p class="p">Registers may be typed (signed integer, unsigned integer, floating point, predicate) or untyped. Register size is restricted;
                              aside from predicate registers which are 1-bit, scalar registers have a width of 8-, 16-, 32-, or 64-bits, and vector registers
                              have a width of 16-, 32-, 64-, or 128-bits. The most common use of 8-bit registers is with <samp class="ph codeph">ld</samp>, <samp class="ph codeph">st</samp>, and <samp class="ph codeph">cvt</samp> instructions, or as elements of vector tuples. 
                           </p>
                           <p class="p">Registers differ from the other state spaces in that they are not fully addressable, i.e., it is not possible to refer to
                              the address of a register. When compiling to use the <dfn class="term">Application Binary Interface (ABI)</dfn>, register variables are restricted to function scope and may not be declared at module scope. When compiling legacy PTX code
                              (ISA versions prior to 3.0) containing module-scoped <samp class="ph codeph">.reg</samp> variables, the compiler silently disables use of the ABI. Registers may have alignment boundaries required by multi-word
                              loads and stores.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="special-register-state-space"><a name="special-register-state-space" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#special-register-state-space" name="special-register-state-space" shape="rect">5.1.2.&nbsp;Special Register State Space</a></h3>
                        <div class="body conbody">
                           <p class="p">The special register (<samp class="ph codeph">.sreg</samp>) state space holds predefined,
                              platform-specific registers, such as grid, CTA, and thread parameters, clock counters,
                              and performance monitoring registers. All special registers are predefined.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="constant-state-space"><a name="constant-state-space" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#constant-state-space" name="constant-state-space" shape="rect">5.1.3.&nbsp;Constant State Space</a></h3>
                        <div class="body conbody">
                           <p class="p">The constant (<samp class="ph codeph">.const</samp>) state space is a read-only memory initialized by the host. Constant memory is accessed with a ld.const instruction. Constant
                              memory is restricted in size, currently limited to 64 KB which can be used to hold statically-sized constant variables. There
                              is an additional 640 KB of constant memory, organized as ten independent 64 KB regions. The driver may allocate and initialize
                              constant buffers in these regions and pass pointers to the buffers as kernel function parameters. Since the ten regions are
                              not contiguous, the driver must ensure that constant buffers are allocated so that each buffer fits entirely within a 64 KB
                              region and does not span a region boundary.
                           </p>
                           <p class="p">Statically-sized constant variables have an optional variable initializer; constant variables with no explicit initializer
                              are initialized to zero by default. Constant buffers allocated by the driver are initialized by the host, and pointers to
                              such buffers are passed to the kernel as parameters. See the description of kernel parameter attributes in <a class="xref" href="index.html#kernel-function-parameter-attributes" shape="rect">Kernel Function Parameter Attributes</a> for more details on passing pointers to constant buffers as kernel parameters.
                           </p>
                        </div>
                        <div class="topic concept nested3" id="banked-constant-state-space-deprecated"><a name="banked-constant-state-space-deprecated" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#banked-constant-state-space-deprecated" name="banked-constant-state-space-deprecated" shape="rect">5.1.3.1.&nbsp;Banked Constant State Space (deprecated)</a></h3>
                           <div class="body conbody">
                              <p class="p">Previous versions of PTX exposed constant memory as a set of eleven 64 KB banks, with explicit bank numbers required for variable
                                 declaration and during access.
                              </p>
                              <p class="p">Prior to PTX ISA version 2.2, the constant memory was organized into fixed size banks. There were eleven 64 KB banks, and
                                 banks were specified using the <samp class="ph codeph">.const[bank]</samp> modifier, where <dfn class="term">bank</dfn> ranged from 0 to 10. If no bank number was given, bank zero was assumed.
                              </p>
                              <div class="p">By convention, bank zero was used for all statically-sized constant variables. The remaining banks were used to declare <em class="ph i">incomplete</em> constant arrays (as in C, for example), where the size is not known at compile time. For example, the declaration
                                 <pre xml:space="preserve">.extern .const[2] .b32 const_buffer[];</pre>
                                 resulted in <samp class="ph codeph">const_buffer</samp> pointing to the start of constant bank two. This pointer could then be used to access the entire 64 KB constant bank. Multiple
                                 incomplete array variables declared in the same bank were aliased, with each pointing to the start address of the specified
                                 constant bank.
                              </div>
                              <div class="p">To access data in contant banks 1 through 10, the bank number was required in the state space of the load instruction. For
                                 example, an incomplete array in bank 2 was accessed as follows:
                                 <pre xml:space="preserve">.extern .const[2] .b32 const_buffer[];
ld.const[2].b32  %r1, [const_buffer+4]; // load second word</pre>
                                 In PTX ISA version 2.2, we eliminated explicit banks and replaced the incomplete array representation of driver-allocated
                                 constant buffers with kernel parameter attributes that allow pointers to constant buffers to be passed as kernel parameters.
                                 </div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="global-state-space"><a name="global-state-space" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#global-state-space" name="global-state-space" shape="rect">5.1.4.&nbsp;Global State Space</a></h3>
                        <div class="body conbody">
                           <p class="p">The global (<samp class="ph codeph">.global</samp>) state space is memory that is accessible by all
                              threads in a context. It is the mechanism by which different CTAs and different grids
                              can communicate. Use <samp class="ph codeph">ld.global</samp>, <samp class="ph codeph">st.global</samp>, and
                              <samp class="ph codeph">atom.global</samp> to access global variables. 
                           </p>
                           <p class="p">Global variables have an optional variable initializer; global variables with no explicit
                              initializer are initialized to zero by default.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="local-state-space"><a name="local-state-space" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#local-state-space" name="local-state-space" shape="rect">5.1.5.&nbsp;Local State Space</a></h3>
                        <div class="body conbody">
                           <p class="p">The local state space (<samp class="ph codeph">.local</samp>) is private memory for each thread to keep
                              its own data. It is typically standard memory with cache. The size is limited, as it
                              must be allocated on a per-thread basis. Use <samp class="ph codeph">ld.local</samp> and
                              <samp class="ph codeph">st.local</samp> to access local variables.
                           </p>
                           <p class="p">When compiling to use the <dfn class="term">Application Binary Interface (ABI)</dfn>,
                              <samp class="ph codeph">.local</samp> state-space variables must be declared within function scope
                              and are allocated on the stack. In implementations that do not support a stack, all
                              local memory variables are stored at fixed addresses, recursive function calls are not
                              supported, and <samp class="ph codeph">.local</samp> variables may be declared at module scope. When
                              compiling legacy PTX code (ISA versions prior to 3.0) containing module-scoped
                              <samp class="ph codeph">.local</samp> variables, the compiler silently disables use of the
                              ABI.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="parameter-state-space"><a name="parameter-state-space" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#parameter-state-space" name="parameter-state-space" shape="rect">5.1.6.&nbsp;Parameter State Space</a></h3>
                        <div class="body conbody">
                           <p class="p">The parameter (<samp class="ph codeph">.param</samp>) state space is used (1) to pass input arguments
                              from the host to the kernel, (2a) to declare formal input and return parameters for
                              device functions called from within kernel execution, and (2b) to declare locally-scoped
                              byte array variables that serve as function call arguments, typically for passing large
                              structures by value to a function. Kernel function parameters differ from device
                              function parameters in terms of access and sharing (read-only versus read-write,
                              per-kernel versus per-thread). Note that PTX ISA versions 1.x supports only kernel
                              function parameters in .param space; device function parameters were previously
                              restricted to the register state space. The use of parameter state space for device
                              function parameters was introduced in PTX ISA version 2.0 and requires target
                              architecture <samp class="ph codeph">sm_20</samp> or higher.
                           </p>
                           <div class="note note"><span class="notetitle">Note:</span> The location of parameter space is implementation specific. For example,
                              in some implementations kernel parameters reside in global memory. No access protection
                              is provided between parameter and global space in this case. Similarly, function
                              parameters are mapped to parameter passing registers&nbsp;and/or&nbsp; stack locations based on the
                              function calling conventions of the <dfn class="term">Application Binary Interface
                                 (ABI)</dfn>.&nbsp;Therefore, PTX code should make no assumptions about the relative
                              locations or ordering of <samp class="ph codeph">.param</samp> space variables. 
                           </div>
                        </div>
                        <div class="topic concept nested3" id="kernel-function-parameters"><a name="kernel-function-parameters" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#kernel-function-parameters" name="kernel-function-parameters" shape="rect">5.1.6.1.&nbsp;Kernel Function Parameters</a></h3>
                           <div class="body conbody">
                              <div class="section">
                                 <p class="p">Each kernel function definition includes an optional list of parameters. These parameters are addressable, read-only variables
                                    declared in the <samp class="ph codeph">.param</samp> state space. Values passed from the host to the kernel are accessed through these parameter variables using <samp class="ph codeph">ld.param</samp> instructions. The kernel parameter variables are shared across all CTAs within a grid.
                                 </p>
                                 <p class="p">The address of a kernel parameter may be moved into a register using the mov instruction. The resulting address is in the
                                    <samp class="ph codeph">.param</samp> state space and is accessed using <samp class="ph codeph">ld.param</samp> instructions.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Example</h5><pre xml:space="preserve">.entry foo ( .param .b32 N, .param .align 8 .b8 buffer[64] )
{
    .reg .u32 %n;
    .reg .f64 %d;

    ld.param.u32 %n, [N];  
    ld.param.f64 %d, [buffer];
    ...</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Example</h5><pre xml:space="preserve">.entry bar ( .param .b32 len )
{
    .reg .u32 %ptr, %n;

    mov.u32      %ptr, len;
    ld.param.u32 %n, [%ptr];
    ...</pre><p class="p">Kernel function parameters may represent normal data values, or they may hold addresses to objects in constant, global, local,
                                    or shared state spaces. In the case of pointers, the compiler and runtime system need information about which parameters are
                                    pointers, and to which state space they point. Kernel parameter attribute directives are used to provide this information
                                    at the PTX level. See <a class="xref" href="index.html#kernel-function-parameter-attributes" shape="rect">Kernel Function Parameter Attributes</a> for a description of kernel parameter attribute directives.
                                 </p>
                                 <div class="note note"><span class="notetitle">Note:</span> The current implementation does not allow creation of generic pointers to constant variables (<samp class="ph codeph">cvta.const</samp>) in programs that have pointers to constant buffers passed as kernel parameters.
                                 </div>
                              </div>
                           </div>
                        </div>
                        <div class="topic concept nested3" id="kernel-function-parameter-attributes"><a name="kernel-function-parameter-attributes" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#kernel-function-parameter-attributes" name="kernel-function-parameter-attributes" shape="rect">5.1.6.2.&nbsp;Kernel Function Parameter Attributes</a></h3>
                           <div class="body conbody">
                              <p class="p">Kernel function parameters may be declared with an optional .ptr attribute to indicate
                                 that a parameter is a pointer to memory, and also indicate the state space and alignment
                                 of the memory being pointed to. <a class="xref" href="index.html#kernel-parameter-attribute-ptr" shape="rect">Kernel Parameter Attribute: .ptr</a>
                                 describes the <samp class="ph codeph">.ptr</samp> kernel parameter attribute.
                              </p>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="kernel-parameter-attribute-ptr"><a name="kernel-parameter-attribute-ptr" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#kernel-parameter-attribute-ptr" name="kernel-parameter-attribute-ptr" shape="rect">5.1.6.3.&nbsp;Kernel Parameter Attribute: .ptr</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">.ptr</h5>
                                 <p class="p">Kernel parameter alignment attribute.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">.param .type .ptr .space .align N  varname
.param .type .ptr        .align N  varname

.space = { .const, .global, .local, .shared };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Used to specify the state space and, optionally, the alignment of memory pointed to
                                    by a pointer type kernel parameter. The alignment value <em class="ph i">N</em>, if present, must
                                    be a power of two. If no state space is specified, the pointer is assumed to be a
                                    generic address pointing to one of const, global, local, or shared memory. If no
                                    alignment is specified, the memory pointed to is assumed to be aligned to a 4 byte
                                    boundary.
                                 </p>
                                 <p class="p">Spaces between <samp class="ph codeph">.ptr</samp>, <samp class="ph codeph">.space</samp>, and
                                    <samp class="ph codeph">.align</samp> may be eliminated to improve readability. 
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <ul class="ul">
                                    <li class="li">Introduced in PTX ISA version 2.2.</li>
                                    <li class="li">Support for generic addressing of .const space added in PTX ISA version 3.1.</li>
                                 </ul>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <ul class="ul">
                                    <li class="li">Supported on all target architectures.</li>
                                 </ul>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">
.entry foo ( .param .u32 param1,
             .param .u32 .ptr.global.align 16 param2,
             .param .u32 .ptr.const.align 8 param3,
             .param .u32 .ptr.align 16 param4  // generic address
                                               // pointer
) { .. }</pre></div>
                           </div>
                        </div>
                        <div class="topic concept nested3" id="device-function-parameters"><a name="device-function-parameters" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#device-function-parameters" name="device-function-parameters" shape="rect">5.1.6.4.&nbsp;Device Function Parameters</a></h3>
                           <div class="body conbody">
                              <div class="section">
                                 <p class="p">PTX ISA version 2.0 extended the use of parameter space to device function parameters. The most common use is for passing
                                    objects by value that do not fit within a PTX register, such as C structures larger than 8 bytes. In this case, a byte array
                                    in parameter space is used. Typically, the caller will declare a locally-scoped <samp class="ph codeph">.param</samp> byte array variable that represents a flattened C structure or union. This will be passed by value to a callee, which declares
                                    a <samp class="ph codeph">.param</samp> formal parameter having the same size and alignment as the passed argument.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Example</h5><pre xml:space="preserve">// pass object of type struct { double d; int y; };
.func foo ( .reg .b32 N, .param .align 8 .b8 buffer[12] )
{
    .reg .f64 %d;
    .reg .s32 %y;

    ld.param.f64 %d, [buffer];
    ld.param.s32 %y, [buffer+8];
    ...
}

// code snippet from the caller
// struct { double d; int y; } mystruct; is flattened, passed to foo
    ...
    .reg .f64 dbl;
    .reg .s32 x;
    .param .align 8 .b8 mystruct;  
    ...
    st.param.f64 [mystruct+0], dbl;
    st.param.s32 [mystruct+8], x;
    call foo, (4, mystruct);
    ...</pre><p class="p">See the section on function call syntax for more details.</p>
                                 <p class="p">Function input parameters may be read via <samp class="ph codeph">ld.param</samp> and function return parameters may be written using <samp class="ph codeph">st.param</samp>; it is illegal to write to an input parameter or read from a return parameter.
                                 </p>
                                 <p class="p">Aside from passing structures by value, <samp class="ph codeph">.param</samp> space is also required
                                    whenever a formal parameter has its address taken within the called function. In PTX, the
                                    address of a function input parameter may be moved into a register using the
                                    <samp class="ph codeph">mov</samp> instruction. Note that the parameter will be copied to the stack if
                                    necessary, and so the address will be in the <samp class="ph codeph">.local</samp> state space and is
                                    accessed via <samp class="ph codeph">ld.local</samp> and <samp class="ph codeph">st.local</samp> instructions. It is not
                                    possible to use <samp class="ph codeph">mov</samp> to get the address of or a locally-scoped
                                    <samp class="ph codeph">.param</samp> space variable. Starting PTX ISA version 6.0, it is possible to use
                                    <samp class="ph codeph">mov</samp> instruction to get address of return parameter of device function.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Example</h5><pre xml:space="preserve">// pass array of up to eight floating-point values in buffer
.func foo ( .param .b32 N, .param .b32 buffer[32] )
{
    .reg .u32  %n, %r;
    .reg .f32  %f;
    .reg .pred %p;

    ld.param.u32 %n, [N];
    mov.u32      %r, buffer;  // forces buffer to .local state space
Loop:
    setp.eq.u32  %p, %n, 0;
@p: bra          Done;
    ld.local.f32 %f, [%r];
    ... 
    add.u32      %r, %r, 4;
    sub.u32      %n, %n, 1;
    bra          Loop;
Done:
    ...
}</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="shared-state-space"><a name="shared-state-space" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#shared-state-space" name="shared-state-space" shape="rect">5.1.7.&nbsp;Shared State Space</a></h3>
                        <div class="body conbody">
                           <p class="p">The shared (<samp class="ph codeph">.shared</samp>) state space is a per-CTA region of memory for threads in a CTA to share data. An address in shared memory can be read and
                              written by any thread in a CTA. Use <samp class="ph codeph">ld.shared</samp> and <samp class="ph codeph">st.shared</samp> to access shared variables.
                           </p>
                           <p class="p">Shared memory typically has some optimizations to support the sharing. One example is broadcast; where all threads read from
                              the same address. Another is sequential access from sequential threads.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="texture-state-space-deprecated"><a name="texture-state-space-deprecated" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#texture-state-space-deprecated" name="texture-state-space-deprecated" shape="rect">5.1.8.&nbsp;Texture State Space (deprecated)</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">The texture (<samp class="ph codeph">.tex</samp>) state space is global memory accessed via the texture instruction. It is shared by all threads in a context. Texture memory
                                 is read-only and cached, so accesses to texture memory are not coherent with global memory stores to the texture image.
                              </p>
                              <p class="p">The GPU hardware has a fixed number of texture bindings that can be accessed within a single kernel (typically 128). The .tex
                                 directive will bind the named texture memory variable to a hardware texture identifier, where texture identifiers are allocated
                                 sequentially beginning with zero. Multiple names may be bound to the same physical texture identifier. An error is generated
                                 if the maximum number of physical resources is exceeded. The texture name must be of type <samp class="ph codeph">.u32</samp> or <samp class="ph codeph">.u64</samp>.
                              </p>
                              <p class="p">Physical texture resources are allocated on a per-kernel granularity, and <samp class="ph codeph">.tex</samp> variables are required to be defined in the global scope.
                              </p>
                              <p class="p">Texture memory is read-only. A texture's base address is assumed to be aligned to a 16 byte boundary.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Example</h4><pre xml:space="preserve">    .tex .u32 tex_a;         // bound to physical texture 0
    .tex .u32 tex_c, tex_d;  // both bound to physical texture 1
    .tex .u32 tex_d;         // bound to physical texture 2
    .tex .u32 tex_f;         // bound to physical texture 3</pre><div class="note note"><span class="notetitle">Note:</span> Explicit declarations of variables in the texture state space is deprecated, and programs should instead reference texture
                                 memory through variables of type <samp class="ph codeph">.texref</samp>. The <samp class="ph codeph">.tex</samp> directive is retained for backward compatibility, and variables declared in the <samp class="ph codeph">.tex</samp> state space are equivalent to module-scoped <samp class="ph codeph">.texref</samp> variables in the <samp class="ph codeph">.global</samp> state space.
                              </div>
                              <div class="p">For example, a legacy PTX definitions such as
                                 <pre xml:space="preserve">    .tex .u32 tex_a;</pre>
                                 is equivalent to:
                                 <pre xml:space="preserve">    .global .texref tex_a;</pre></div>
                              <p class="p">See <a class="xref" href="index.html#texture-sampler-and-surface-types" shape="rect">Texture Sampler and Surface Types</a> for the description of the <samp class="ph codeph">.texref</samp> type and <a class="xref" href="index.html#texture-instructions" shape="rect">Texture Instructions</a> for its use in texture instructions.
                              </p>
                           </div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="types"><a name="types" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#types" name="types" shape="rect">5.2.&nbsp;Types</a></h3>
                     <div class="body conbody">
                        <p class="p"></p>
                     </div>
                     <div class="topic concept nested2" id="fundamental-types"><a name="fundamental-types" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#fundamental-types" name="fundamental-types" shape="rect">5.2.1.&nbsp;Fundamental Types</a></h3>
                        <div class="body conbody">
                           <p class="p">In PTX, the fundamental types reflect the native data types supported by
                              the target architectures. A fundamental type specifies both a basic type
                              and a size. Register variables are always of a fundamental type, and
                              instructions operate on these types.&nbsp; The same type-size specifiers are
                              used for both variable definitions and for typing instructions, so their
                              names are intentionally short.
                           </p>
                           <p class="p"><a class="xref" href="index.html#fundamental-types__fundamental-type-specifiers" shape="rect">Table 8</a> lists the
                              fundamental type specifiers for each basic type:
                              
                           </p>
                           <div class="tablenoborder"><a name="fundamental-types__fundamental-type-specifiers" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="fundamental-types__fundamental-type-specifiers" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 8. Fundamental Type Specifiers</span></caption>
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="entry" valign="top" width="50%" id="d54e4219" rowspan="1" colspan="1">Basic Type</th>
                                       <th class="entry" valign="top" width="50%" id="d54e4222" rowspan="1" colspan="1">Fundamental Type Specifiers</th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" headers="d54e4219" rowspan="1" colspan="1">Signed integer</td>
                                       <td class="entry" valign="top" width="50%" headers="d54e4222" rowspan="1" colspan="1"><samp class="ph codeph">.s8</samp>, <samp class="ph codeph">.s16</samp>, <samp class="ph codeph">.s32</samp>, <samp class="ph codeph">.s64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" headers="d54e4219" rowspan="1" colspan="1">Unsigned integer</td>
                                       <td class="entry" valign="top" width="50%" headers="d54e4222" rowspan="1" colspan="1"><samp class="ph codeph">.u8</samp>, <samp class="ph codeph">.u16</samp>, <samp class="ph codeph">.u32</samp>, <samp class="ph codeph">.u64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" headers="d54e4219" rowspan="1" colspan="1">Floating-point</td>
                                       <td class="entry" valign="top" width="50%" headers="d54e4222" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp><span class="ph">, <samp class="ph codeph">.f16x2</samp></span>, <samp class="ph codeph">.f32</samp>, <samp class="ph codeph">.f64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" headers="d54e4219" rowspan="1" colspan="1">Bits (untyped)</td>
                                       <td class="entry" valign="top" width="50%" headers="d54e4222" rowspan="1" colspan="1"><samp class="ph codeph">.b8</samp>, <samp class="ph codeph">.b16</samp>, <samp class="ph codeph">.b32</samp>, <samp class="ph codeph">.b64</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" headers="d54e4219" rowspan="1" colspan="1">Predicate</td>
                                       <td class="entry" valign="top" width="50%" headers="d54e4222" rowspan="1" colspan="1"><samp class="ph codeph">.pred</samp></td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                           <p class="p">Most instructions have one or more type specifiers, needed to fully specify instruction behavior. Operand types and sizes
                              are checked against instruction types for compatibility.
                           </p>
                           <p class="p">Two fundamental types are compatible if they have the same basic type and are the same size. Signed and unsigned integer types
                              are compatible if they have the same size. The bit-size type is compatible with any fundamental type having the same size.
                           </p>
                           <p class="p">In principle, all variables (aside from predicates) could be declared using only bit-size types, but typed variables enhance
                              program readability and allow for better operand type checking.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="restricted-use-of-sub-word-sizes"><a name="restricted-use-of-sub-word-sizes" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#restricted-use-of-sub-word-sizes" name="restricted-use-of-sub-word-sizes" shape="rect">5.2.2.&nbsp;Restricted Use of Sub-Word Sizes</a></h3>
                        <div class="body conbody">
                           <p class="p">The <samp class="ph codeph">.u8</samp>, <samp class="ph codeph">.s8</samp>, and <samp class="ph codeph">.b8</samp> instruction
                              types are restricted to <samp class="ph codeph">ld</samp>, <samp class="ph codeph">st</samp>, and
                              <samp class="ph codeph">cvt</samp> instructions. The <samp class="ph codeph">.f16</samp> floating-point type is
                              allowed only in conversions to and from <samp class="ph codeph">.f32</samp>, <samp class="ph codeph">.f64</samp>
                              types, in half precision floating point instructions and texture fetch instructions.
                              The <samp class="ph codeph">.f16x2</samp> floating point type is allowed only in half precision
                              floating point arithmetic instructions and texture fetch instructions.
                           </p>
                           <p class="p">For convenience, <samp class="ph codeph">ld</samp>, <samp class="ph codeph">st</samp>, and <samp class="ph codeph">cvt</samp>
                              instructions permit source and destination data operands to be wider than the
                              instruction-type size, so that narrow values may be loaded, stored, and converted using
                              regular-width registers. For example, 8-bit or 16-bit values may be held directly in
                              32-bit or 64-bit registers when being loaded, stored, or converted to other types and
                              sizes.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="alternate-floating-point-data-formats"><a name="alternate-floating-point-data-formats" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#alternate-floating-point-data-formats" name="alternate-floating-point-data-formats" shape="rect">5.2.3.&nbsp;Alternate Floating-Point Data Formats</a></h3>
                        <div class="body conbody">
                           <p class="p">The fundamental floating-point types supported in PTX have implicit bit representations that
                              indicate the number of bits used to store exponent and mantissa. For example,
                              the <samp class="ph codeph">.f16</samp> type indicates 5 bits reserved for exponent and 10 bits reserved
                              for mantissa. In addition to the floating-point representations assumed by the fundamental
                              types, PTX allows the following alternate floating-point data formats:
                           </p>
                           <dl class="dl">
                              <dt class="dt dlterm"><samp class="ph codeph">bf16</samp> data format:
                              </dt>
                              <dd class="dd">This data format is a 16-bit floating point format with 8 bits for exponent and
                                 7 bits for mantissa. A register variable containing <samp class="ph codeph">bf16</samp> data
                                 must be declared with <samp class="ph codeph">.b16</samp> type.
                              </dd>
                              <dt class="dt dlterm"><samp class="ph codeph">tf32</samp> data format:
                              </dt>
                              <dd class="dd">This data format is a special 32-bit floating point format supported by the matrix
                                 multiply-and-accumulate instructions, with the same range as <samp class="ph codeph">.f32</samp> and
                                 reduced precision (&gt;=10 bits). The internal layout of <samp class="ph codeph">tf32</samp> format is
                                 implementation defined. PTX facilitates conversion from single precision <samp class="ph codeph">.f32</samp>
                                 type to <samp class="ph codeph">tf32</samp> format. A register variable containing <samp class="ph codeph">tf32</samp>
                                 data must be declared with <samp class="ph codeph">.b32</samp> type.
                              </dd>
                           </dl>
                           <p class="p">Alternate data formats cannot be used as fundamental types. They are supported as source
                              or destination formats by certain instructions.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="texture-sampler-and-surface-types"><a name="texture-sampler-and-surface-types" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#texture-sampler-and-surface-types" name="texture-sampler-and-surface-types" shape="rect">5.3.&nbsp;Texture Sampler and Surface Types</a></h3>
                     <div class="body conbody">
                        <p class="p">
                           PTX includes built-in <dfn class="term">opaque</dfn> types for defining texture, sampler, and
                           surface descriptor variables. These types have named fields similar to structures, but
                           all information about layout, field ordering, base address, and overall size is hidden
                           to a PTX program, hence the term <dfn class="term">opaque</dfn>. The use of these opaque types is
                           limited to:
                           
                        </p>
                        <ul class="ul">
                           <li class="li">Variable definition within global (module) scope and in kernel entry parameter
                              lists.
                              
                           </li>
                           <li class="li">Static initialization of module-scope variables using comma-delimited static
                              assignment expressions for the named members of the type.
                              
                           </li>
                           <li class="li">Referencing textures, samplers, or surfaces via texture and surface load/store
                              instructions (<samp class="ph codeph">tex</samp>, <samp class="ph codeph">suld</samp>, <samp class="ph codeph">sust</samp>,
                              <samp class="ph codeph">sured</samp>).
                              
                           </li>
                           <li class="li">
                              Retrieving the value of a named member via query instructions (<samp class="ph codeph">txq</samp>,
                              <samp class="ph codeph">suq</samp>).
                              
                           </li>
                           <li class="li">
                              Creating pointers to opaque variables using <samp class="ph codeph">mov</samp>, e.g.,
                              <samp class="ph codeph">mov.u64 reg, opaque_var;</samp>. The resulting pointer may be stored to
                              and loaded from memory, passed as a parameter to functions, and de-referenced by
                              texture and surface load, store, and query instructions, but the pointer cannot
                              otherwise be treated as an address, i.e., accessing the pointer with
                              <samp class="ph codeph">ld</samp> and <samp class="ph codeph">st</samp> instructions, or performing pointer
                              arithmetic will result in undefined results.
                              
                           </li>
                           <li class="li">Opaque variables may not appear in initializers, e.g., to initialize a pointer to an
                              opaque variable.
                              
                           </li>
                        </ul>
                        <div class="note note"><span class="notetitle">Note:</span><p class="p">
                              Indirect access to textures and surfaces using pointers to opaque
                              variables is supported beginning with PTX ISA version 3.1 and requires target
                              <samp class="ph codeph">sm_20</samp> or later.
                              
                           </p>
                           <p class="p">Indirect access to textures is supported only in unified texture mode (see
                              below).
                              
                           </p>
                        </div>
                        <p class="p">
                           The three built-in types are <samp class="ph codeph">.texref</samp>, <samp class="ph codeph">.samplerref</samp>, and
                           <samp class="ph codeph">.surfref</samp>. For working with textures and samplers, PTX has two modes of
                           operation. In the <dfn class="term">unified mode, </dfn>texture and sampler information is accessed
                           through a single <samp class="ph codeph">.texref</samp> handle. In the <dfn class="term">independent mode</dfn>,
                           texture and sampler information each have their own handle, allowing them to be defined
                           separately and combined at the site of usage in the program. In independent mode, the
                           fields of the <samp class="ph codeph">.texref</samp> type that describe sampler properties are
                           ignored, since these properties are defined by <samp class="ph codeph">.samplerref</samp>
                           variables.
                           
                        </p>
                        <p class="p"><a class="xref" href="index.html#texture-sampler-and-surface-types__opaque-type-fields-in-unified-texture-mode" shape="rect">Table 9</a>
                           and <a class="xref" href="index.html#sampler-properties__opaque-type-fields-in-independent-texture-mode" shape="rect">Table 10</a>
                           list the named members of each type for unified and independent texture modes. These
                           members and their values have precise mappings to methods and values defined in the
                           texture <samp class="ph codeph">HW</samp> class as well as exposed values via the API.
                           
                        </p>
                        <div class="tablenoborder"><a name="texture-sampler-and-surface-types__opaque-type-fields-in-unified-texture-mode" shape="rect">
                              <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="texture-sampler-and-surface-types__opaque-type-fields-in-unified-texture-mode" class="table" frame="border" border="1" rules="all">
                              <caption><span class="tablecap">Table 9. Opaque Type Fields in Unified Texture Mode</span></caption>
                              <thead class="thead" align="left">
                                 <tr class="row">
                                    <th class="entry" valign="top" width="33.33333333333333%" id="d54e4601" rowspan="1" colspan="1">Member</th>
                                    <th class="entry" valign="top" width="33.33333333333333%" id="d54e4604" rowspan="1" colspan="1">.texref values </th>
                                    <th class="entry" valign="top" width="33.33333333333333%" id="d54e4607" rowspan="1" colspan="1">.surfref values</th>
                                 </tr>
                              </thead>
                              <tbody class="tbody">
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">width</samp></td>
                                    <td class="entry" colspan="2" valign="top" headers="d54e4604 d54e4607" rowspan="1">in elements</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">height</samp></td>
                                    <td class="entry" colspan="2" valign="top" headers="d54e4604 d54e4607" rowspan="1">in elements</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">depth</samp></td>
                                    <td class="entry" colspan="2" valign="top" headers="d54e4604 d54e4607" rowspan="1">in elements</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">channel_data_type</samp></td>
                                    <td class="entry" colspan="2" valign="top" headers="d54e4604 d54e4607" rowspan="1"><samp class="ph codeph">enum</samp> type corresponding to source language API
                                       
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">channel_order</samp></td>
                                    <td class="entry" colspan="2" valign="top" headers="d54e4604 d54e4607" rowspan="1"><samp class="ph codeph">enum</samp> type corresponding to source language API
                                       
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">normalized_coords</samp></td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4604" rowspan="1" colspan="1"><samp class="ph codeph">0</samp>, <samp class="ph codeph">1</samp></td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4607" rowspan="1" colspan="1">N/A</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">filter_mode</samp></td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4604" rowspan="1" colspan="1"><samp class="ph codeph">nearest</samp>, <samp class="ph codeph">linear</samp></td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4607" rowspan="1" colspan="1">N/A</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">addr_mode_0</samp>, <samp class="ph codeph">addr_mode_1</samp>, <samp class="ph codeph">addr_mode_2</samp></td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4604" rowspan="1" colspan="1"><samp class="ph codeph">wrap</samp>,<samp class="ph codeph">mirror</samp>, <samp class="ph codeph">clamp_ogl</samp>, <samp class="ph codeph">clamp_to_edge</samp>, <samp class="ph codeph">clamp_to_border</samp></td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4607" rowspan="1" colspan="1">N/A</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">array_size</samp></td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4604" rowspan="1" colspan="1">
                                       as number of textures in a texture array
                                       
                                    </td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4607" rowspan="1" colspan="1">
                                       as number of surfaces in a surface array
                                       
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">num_mipmap_levels</samp></td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4604" rowspan="1" colspan="1">
                                       as number of levels in a mipmapped texture
                                       
                                    </td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4607" rowspan="1" colspan="1">N/A</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">num_samples</samp></td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4604" rowspan="1" colspan="1">
                                       as number of samples in a multi-sample texture
                                       
                                    </td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4607" rowspan="1" colspan="1">N/A</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4601" rowspan="1" colspan="1"><samp class="ph codeph">memory_layout</samp></td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4604" rowspan="1" colspan="1">N/A</td>
                                    <td class="entry" valign="top" width="33.33333333333333%" headers="d54e4607" rowspan="1" colspan="1"><samp class="ph codeph">1</samp> for linear memory layout; <samp class="ph codeph">0</samp>
                                       otherwise
                                    </td>
                                 </tr>
                              </tbody>
                           </table>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="texture-surface-properties"><a name="texture-surface-properties" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#texture-surface-properties" name="texture-surface-properties" shape="rect">Texture and Surface Properties</a></h3>
                        <div class="body conbody">
                           <p class="p">Fields <samp class="ph codeph">width</samp>, <samp class="ph codeph">height</samp>, and <samp class="ph codeph">depth</samp> specify the size of the texture or surface in number of elements in each dimension.
                           </p>
                           <p class="p">The <samp class="ph codeph">channel_data_type</samp> and <samp class="ph codeph">channel_order</samp> fields specify these properties of the texture or surface using enumeration types corresponding to the source language API.
                              For example, see <a class="xref" href="index.html#channel-data-type-and-channel-order-fields" shape="rect">Channel Data Type and Channel Order Fields</a> for the OpenCL enumeration types currently supported in PTX.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="sampler-properties"><a name="sampler-properties" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#sampler-properties" name="sampler-properties" shape="rect">5.3.2.&nbsp;Sampler Properties</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">The <samp class="ph codeph">normalized_coords</samp> field indicates whether the texture or surface
                                 uses normalized coordinates in the range [0.0, 1.0) instead of unnormalized coordinates
                                 in the range [0, N). If no value is specified, the default is set by the runtime system
                                 based on the source language. 
                              </p>
                              <p class="p">The <samp class="ph codeph">filter_mode</samp> field specifies how the values returned by texture reads
                                 are computed based on the input texture coordinates.
                              </p>
                              <p class="p">The <samp class="ph codeph">addr_mode_{0,1,2}</samp> fields define the addressing mode in each
                                 dimension, which determine how out-of-range coordinates are handled.
                              </p>
                              <p class="p">See the <cite class="cite">CUDA C++ Programming Guide</cite> for more details of these properties.
                              </p>
                              <div class="tablenoborder"><a name="sampler-properties__opaque-type-fields-in-independent-texture-mode" shape="rect">
                                    <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="sampler-properties__opaque-type-fields-in-independent-texture-mode" class="table" frame="border" border="1" rules="all">
                                    <caption><span class="tablecap">Table 10. Opaque Type Fields in Independent Texture Mode</span></caption>
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="38.46153846153847%" id="d54e4913" rowspan="1" colspan="1">Member</th>
                                          <th class="entry" valign="top" width="30.76923076923077%" id="d54e4916" rowspan="1" colspan="1">.samplerref values</th>
                                          <th class="entry" valign="top" width="15.384615384615385%" id="d54e4919" rowspan="1" colspan="1">.texref values</th>
                                          <th class="entry" valign="top" width="15.384615384615385%" id="d54e4922" rowspan="1" colspan="1">.surfref values </th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">width</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" colspan="2" valign="top" headers="d54e4919 d54e4922" rowspan="1">in elements </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">height</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" colspan="2" valign="top" headers="d54e4919 d54e4922" rowspan="1">in elements </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">depth</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" colspan="2" valign="top" headers="d54e4919 d54e4922" rowspan="1">in elements</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">channel_data_type</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" colspan="2" valign="top" headers="d54e4919 d54e4922" rowspan="1"><samp class="ph codeph">enum</samp> type corresponding to source language API
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">channel_order</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" colspan="2" valign="top" headers="d54e4919 d54e4922" rowspan="1"><samp class="ph codeph">enum</samp> type corresponding to source language AP
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">normalized_coords</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4919" rowspan="1" colspan="1"><samp class="ph codeph">0</samp>, <samp class="ph codeph">1</samp></td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4922" rowspan="1" colspan="1">N/A</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">force_unnormalized_coords</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1"><samp class="ph codeph">0</samp>, <samp class="ph codeph">1</samp></td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4919" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4922" rowspan="1" colspan="1">N/A</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">filter_mode</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1"><samp class="ph codeph">nearest</samp>, <samp class="ph codeph">linear</samp></td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4919" rowspan="1" colspan="1">ignored</td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4922" rowspan="1" colspan="1">N/A</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">addr_mode_0</samp>, <samp class="ph codeph">addr_mode_1</samp>, <samp class="ph codeph">addr_mode_2</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1"><samp class="ph codeph">wrap</samp>,<samp class="ph codeph">mirror</samp>, <samp class="ph codeph">clamp_ogl</samp>, <samp class="ph codeph">clamp_to_edge</samp>, <samp class="ph codeph">clamp_to_border</samp></td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4919" rowspan="1" colspan="1">N/A</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">array_size</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4919" rowspan="1" colspan="1">as number of textures in a texture array</td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4922" rowspan="1" colspan="1">as number of surfaces in a surface array</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">num_mipmap_levels</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4919" rowspan="1" colspan="1">as number of levels in a mipmapped texture</td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4922" rowspan="1" colspan="1">N/A</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">num_samples</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4919" rowspan="1" colspan="1">as number of samples in a multi-sample texture</td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4922" rowspan="1" colspan="1">N/A</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="38.46153846153847%" headers="d54e4913" rowspan="1" colspan="1"><samp class="ph codeph">memory_layout</samp></td>
                                          <td class="entry" valign="top" width="30.76923076923077%" headers="d54e4916" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4919" rowspan="1" colspan="1">N/A</td>
                                          <td class="entry" valign="top" width="15.384615384615385%" headers="d54e4922" rowspan="1" colspan="1"><samp class="ph codeph">1</samp> for linear memory layout; <samp class="ph codeph">0</samp>
                                             otherwise
                                          </td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <p class="p">In independent texture mode, the sampler properties are carried in an independent
                                 <samp class="ph codeph">.samplerref</samp> variable, and these fields are disabled in the
                                 <samp class="ph codeph">.texref</samp> variables. One additional sampler property,
                                 <samp class="ph codeph">force_unnormalized_coords</samp>, is available in independent texture
                                 mode.
                              </p>
                              <p class="p">The <samp class="ph codeph">force_unnormalized_coords</samp> field is a property of
                                 <samp class="ph codeph">.samplerref</samp> variables that allows the sampler to override the texture
                                 header <samp class="ph codeph">normalized_coords</samp> property. This field is defined only in
                                 independent texture mode. When <samp class="ph codeph">True</samp>, the texture header setting is
                                 overridden and unnormalized coordinates are used; when <samp class="ph codeph">False</samp>, the
                                 texture header setting is used.
                              </p>
                              <p class="p">The <samp class="ph codeph">force_unnormalized_coords</samp> property is used in compiling OpenCL; in
                                 OpenCL, the property of normalized coordinates is carried in sampler headers. To compile
                                 OpenCL to PTX, texture headers are always initialized with
                                 <samp class="ph codeph">normalized_coords</samp> set to True, and the OpenCL sampler-based
                                 <samp class="ph codeph">normalized_coords</samp> flag maps (negated) to the PTX-level
                                 <samp class="ph codeph">force_unnormalized_coords</samp> flag.
                              </p>
                              <p class="p">Variables using these types may be declared at module scope or within kernel entry
                                 parameter lists. At module scope, these variables must be in the
                                 <samp class="ph codeph">.global</samp> state space.&nbsp; As kernel parameters, these variables are
                                 declared in the <samp class="ph codeph">.param</samp> state space.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Example</h4><pre xml:space="preserve">      .global .texref     my_texture_name;
      .global .samplerref my_sampler_name;
      .global .surfref    my_surface_name;</pre><p class="p">When declared at module scope, the types may be initialized using a list of static
                                 expressions assigning values to the named members.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Example</h4><pre xml:space="preserve">      .global .texref tex1;
      .global .samplerref tsamp1 = { addr_mode_0 = clamp_to_border, 
                                     filter_mode = nearest
                                   };</pre></div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="channel-data-type-and-channel-order-fields"><a name="channel-data-type-and-channel-order-fields" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#channel-data-type-and-channel-order-fields" name="channel-data-type-and-channel-order-fields" shape="rect">5.3.3.&nbsp;Channel Data Type and Channel Order Fields</a></h3>
                        <div class="body conbody">
                           <p class="p">
                              The <samp class="ph codeph">channel_data_type</samp> and <samp class="ph codeph">channel_order</samp>
                              fields have enumeration types corresponding to the source language API.
                              Currently, OpenCL is the only source language that defines these fields.
                              <a class="xref" href="index.html#channel-data-type-and-channel-order-fields__opencl-channel-order-definition" shape="rect">Table 12</a>
                              and <a class="xref" href="index.html#channel-data-type-and-channel-order-fields__opencl-channel-data-type-definition" shape="rect">Table 11</a>
                              show the enumeration values defined in OpenCL version 1.0 for channel
                              data type and channel order.
                              
                           </p>
                           <div class="tablenoborder"><a name="channel-data-type-and-channel-order-fields__opencl-channel-data-type-definition" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="channel-data-type-and-channel-order-fields__opencl-channel-data-type-definition" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 11. OpenCL 1.0 Channel Data Type Definition</span></caption>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_SNORM_INT8</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10D0</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_SNORM_INT16</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10D1</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_UNORM_INT8</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10D2</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_UNORM_INT16</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10D3</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_UNORM_SHORT_565</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10D4</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_UNORM_SHORT_555</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10D5</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_UNORM_INT_101010</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10D6</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_SIGNED_INT8</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10D7</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_SIGNED_INT16</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10D8</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_SIGNED_INT32</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10D9</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_UNSIGNED_INT8</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10DA</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_UNSIGNED_INT16</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10DB</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_UNSIGNED_INT32</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10DC</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_HALF_FLOAT</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10DD</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_FLOAT</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10DE</samp></td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                           <div class="tablenoborder"><a name="channel-data-type-and-channel-order-fields__opencl-channel-order-definition" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="channel-data-type-and-channel-order-fields__opencl-channel-order-definition" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 12. OpenCL 1.0 Channel Order Definition</span></caption>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_R</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10B0</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_A</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10B1</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_RG</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10B2</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_RA</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10B3</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_RGB</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10B4</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_RGBA</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10B5</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_BGRA</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10B6</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_ARGB</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10B7</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_INTENSITY</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10B8</samp></td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">CL_LUMINANCE</samp></td>
                                       <td class="entry" valign="top" width="50%" rowspan="1" colspan="1"><samp class="ph codeph">0x10B9</samp></td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="variables"><a name="variables" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#variables" name="variables" shape="rect">5.4.&nbsp;Variables</a></h3>
                     <div class="body conbody">
                        <p class="p">In PTX, a variable declaration describes both the variable's type and its state space.&nbsp;
                           In addition to fundamental types, PTX supports types for simple aggregate objects such
                           as vectors and arrays.
                        </p>
                     </div>
                     <div class="topic concept nested2" id="variable-declarations"><a name="variable-declarations" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#variable-declarations" name="variable-declarations" shape="rect">5.4.1.&nbsp;Variable Declarations</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">All storage for data is specified with variable declarations. Every variable must reside in one of the state spaces enumerated
                                 in the previous section.
                              </p>
                              <p class="p">A variable declaration names the space in which the variable resides, its type and size, its name, an optional array size,
                                 an optional initializer, and an optional fixed address for the variable.
                              </p>
                              <p class="p">Predicate variables may only be declared in the register state space.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">      .global .u32 loc;
      .reg    .s32 i;
      .const  .f32 bias[] = {-1.0, 1.0};
      .global .u8  bg[4] = {0, 0, 0, 0};
      .reg    .v4 .f32 accel;
      .reg    .pred p, q, r;</pre></div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="vectors"><a name="vectors" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#vectors" name="vectors" shape="rect">5.4.2.&nbsp;Vectors</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">Limited-length vector types are supported. Vectors of length 2 and 4 of any non-predicate fundamental type can be declared
                                 by prefixing the type with <samp class="ph codeph">.v2</samp> or <samp class="ph codeph">.v4</samp>. Vectors must be based on a fundamental type, and they may reside in the register space. Vectors cannot exceed 128-bits in
                                 length; for example, <samp class="ph codeph">.v4</samp><samp class="ph codeph">.f64</samp> is not allowed. Three-element vectors may be handled by using a <samp class="ph codeph">.v4</samp> vector, where the fourth element provides padding. This is a common case for three-dimensional grids, textures, etc.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">      .global .v4 .f32 V;   // a length-4 vector of floats
      .shared .v2 .u16 uv;  // a length-2 vector of unsigned ints
      .global .v4 .b8  v;   // a length-4 vector of bytes</pre><p class="p">By default, vector variables are aligned to a multiple of their overall size (vector length times base-type size), to enable
                                 vector load and store instructions which require addresses aligned to a multiple of the access size.
                              </p>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="array-declarations"><a name="array-declarations" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#array-declarations" name="array-declarations" shape="rect">5.4.3.&nbsp;Array Declarations</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">Array declarations are provided to allow the programmer to reserve space. To declare an array, the variable name is followed
                                 with dimensional declarations similar to fixed-size array declarations in C. The size of each dimension is a constant expression.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">      .local  .u16 kernel[19][19];
      .shared .u8  mailbox[128];</pre><p class="p">The size of the array specifies how many elements should be reserved. For the declaration of array <dfn class="term">kernel</dfn> above, 19*19 = 361 halfwords are reserved, for a total of 722 bytes.
                              </p>
                              <p class="p">When declared with an initializer, the first dimension of the array may be omitted. The size of the first array dimension
                                 is determined by the number of elements in the array initializer.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">      .global .u32 index[] = { 0, 1, 2, 3, 4, 5, 6, 7 };
      .global .s32 offset[][2] = { {-1, 0}, {0, -1}, {1, 0}, {0, 1} };</pre><p class="p">Array <dfn class="term">index</dfn> has eight elements, and array <dfn class="term">offset</dfn> is a 4x2 array.
                              </p>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="initializers"><a name="initializers" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#initializers" name="initializers" shape="rect">5.4.4.&nbsp;Initializers</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">Declared variables may specify an initial value using a syntax similar to C/C++, where
                                 the variable name is followed by an equals sign and the initial value or values for the
                                 variable. A scalar takes a single value, while vectors and arrays take nested lists of
                                 values inside of curly braces (the nesting matches the dimensionality of the
                                 declaration).
                              </p>
                              <p class="p">As in C, array initializers may be incomplete, i.e., the number of initializer elements
                                 may be less than the extent of the corresponding array dimension, with remaining array
                                 locations initialized to the default value for the specified array type.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4>
                              <div class="p"><pre xml:space="preserve">      .const  .f32 vals[8] = { 0.33, 0.25, 0.125 };
      .global .s32 x[3][2] = { {1,2}, {3} };</pre>
                                 is equivalent to
                                 <pre xml:space="preserve">      .const  .f32 vals[4] = { 0.33, 0.25, 0.125, 0.0, 0.0 };
      .global .s32 x[3][2] = { {1,2}, {3,0}, {0,0} };</pre></div>
                              <p class="p">Currently, variable initialization is supported only for constant and global state
                                 spaces. Variables in constant and global state spaces with no explicit initializer are
                                 initialized to zero by default. Initializers are not allowed in external variable
                                 declarations.
                              </p>
                              <p class="p">Variable names appearing in initializers represent the address of the variable; this can
                                 be used to statically initialize a pointer to a variable. Initializers may also contain
                                 <dfn class="term">var</dfn>+<dfn class="term">offset</dfn> expressions, where <dfn class="term">offset</dfn> is a byte
                                 offset added to the address of <dfn class="term">var</dfn>. Only variables in
                                 <samp class="ph codeph">.global</samp> or <samp class="ph codeph">.const</samp> state spaces may be used in
                                 initializers. By default, the resulting address is the offset in the variable's state
                                 space (as is the case when taking the address of a variable with a <samp class="ph codeph">mov</samp>
                                 instruction). An operator, <samp class="ph codeph">generic()</samp>, is provided to create a generic
                                 address for variables used in initializers.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4>
                              <div class="p"><pre xml:space="preserve">      .const  .u32 foo = 42;
      .global .u32 bar[] = { 2, 3, 5 };
      .global .u32 p1 = foo;          // offset of foo in .const space
      .global .u32 p2 = generic(foo); // generic address of foo

      // array of generic-address pointers to elements of bar
      .global .u32 parr[] = { generic(bar), generic(bar)+4,
      generic(bar)+8 };</pre></div>
                              <div class="note note"><span class="notetitle">Note:</span> PTX 3.1 redefines the default addressing for global variables in initializers,
                                 from generic addresses to offsets in the global state space. Legacy PTX code is treated as
                                 having an implicit <samp class="ph codeph">generic()</samp> operator for each global variable used in an
                                 initializer. PTX 3.1 code should either include explicit <samp class="ph codeph">generic()</samp> operators
                                 in initializers, use <samp class="ph codeph">cvta.global</samp> to form generic addresses at runtime, or load
                                 from the non-generic address using <samp class="ph codeph">ld.global</samp>.
                              </div>
                              <p class="p">Device function names appearing in initializers represent the address
                                 of the first instruction in the function; this can be used to initialize a table of
                                 function pointers to be used with indirect calls. Beginning in PTX ISA version 3.1,
                                 kernel function names can be used as initializers e.g. to initialize a table of kernel
                                 function pointers, to be used with CUDA Dynamic Parallelism to launch kernels from GPU.
                                 See the <em class="ph i">CUDA Dynamic Parallelism Programming Guide</em> for details.
                                 
                              </p>
                              <p class="p">Labels cannot be used in initializers.</p>
                              <p class="p">Variables that hold addresses of variables or functions should be of type
                                 <samp class="ph codeph">.u32</samp> or <samp class="ph codeph">.u64</samp>.
                              </p>
                              <p class="p">Initializers are allowed for all types except <samp class="ph codeph">.f16</samp><span class="ph">, <samp class="ph codeph">.f16x2</samp></span> and <samp class="ph codeph">.pred</samp>.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">      .global .s32 n = 10;
      .global .f32 blur_kernel[][3]
                     = {{.05,.1,.05},{.1,.4,.1},{.05,.1,.05}};

      .global .u32 foo[] = { 2, 3, 5, 7, 9, 11 };
      .global .u64 ptr = generic(foo);   // generic address of foo[0]
      .global .u64 ptr = generic(foo)+8; // generic address of foo[2]</pre></div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="alignment"><a name="alignment" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#alignment" name="alignment" shape="rect">5.4.5.&nbsp;Alignment</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">Byte alignment of storage for all addressable variables can be specified in the variable
                                 declaration. Alignment is specified using an optional <samp class="ph codeph">.align</samp><dfn class="term">byte-count</dfn> specifier immediately following the state-space specifier. The
                                 variable will be aligned to an address which is an integer multiple of byte-count. The
                                 alignment value byte-count must be a power of two. For arrays, alignment specifies the
                                 address alignment for the starting address of the entire array, not for individual
                                 elements.
                              </p>
                              <p class="p">The default alignment for scalar and array variables is to a multiple of the
                                 base-type size. The default alignment for vector variables is to a multiple of the
                                 overall vector size.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">       // allocate array at 4-byte aligned address.  Elements are bytes.
      .const .align 4 .b8 bar[8] = {0,0,0,0,2,0,0,0};</pre><p class="p">Note that all PTX instructions that access memory require that the address be aligned to
                                 a multiple of the access size. The access size of a memory instruction is the total
                                 number of bytes accessed in memory.  For example, the access size of
                                 <samp class="ph codeph">ld.v4.b32</samp> is 16 bytes, while the access size of
                                 <samp class="ph codeph">atom.f16x2</samp> is 4 bytes.
                              </p>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="parameterized-variable-names"><a name="parameterized-variable-names" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#parameterized-variable-names" name="parameterized-variable-names" shape="rect">5.4.6.&nbsp;Parameterized Variable Names</a></h3>
                        <div class="body conbody">
                           <p class="p">Since PTX supports virtual registers, it is quite common for a compiler frontend to generate a large number of register names.
                              Rather than require explicit declaration of every name, PTX supports a syntax for creating a set of variables having a common
                              prefix string appended with integer suffixes.
                           </p>
                           <div class="p">For example, suppose a program uses a large number, say one hundred, of <samp class="ph codeph">.b32</samp> variables, named <samp class="ph codeph">%r0</samp>, <samp class="ph codeph">%r1</samp>, ..., <samp class="ph codeph">%r99</samp>. These 100 register variables can be declared as follows:
                              <pre xml:space="preserve">      .reg .b32 %r&lt;100&gt;;    // declare %r0, %r1, ..., %r99</pre></div>
                           <p class="p">This shorthand syntax may be used with any of the fundamental types and with any state space, and may be preceded by an alignment
                              specifier. Array variables cannot be declared this way, nor are initializers permitted.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="variable-attributes"><a name="variable-attributes" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#variable-attributes" name="variable-attributes" shape="rect">5.4.7.&nbsp;Variable Attributes</a></h3>
                        <div class="body conbody">
                           <p class="p">Variables may be declared with an optional <samp class="ph codeph">.attribute</samp> directive which
                              allows specifying special attributes of variables. Keyword <samp class="ph codeph">.attribute</samp>
                              is followed by attribute specification inside parenthesis. Multiple attributes are
                              separated by comma.
                           </p>
                           <p class="p"><a class="xref" href="index.html#variable-attribute-directive-attribute" shape="rect">Variable Attribute Directive: .attribute</a> describes the <samp class="ph codeph">.attribute</samp> directive.
                           </p>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="variable-attribute-directive-attribute"><a name="variable-attribute-directive-attribute" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#variable-attribute-directive-attribute" name="variable-attribute-directive-attribute" shape="rect">5.4.8.&nbsp;Variable Attribute Directive: .attribute</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.attribute</h4>
                              <p class="p">Variable attributes</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Used to specify special attributes of a variable.</p>
                              <p class="p">Following attributes are supported.</p>
                              <dl class="dl">
                                 <dt class="dt dlterm"><samp class="ph codeph">.managed</samp></dt>
                                 <dd class="dd"><samp class="ph codeph">.managed</samp> attribute specifies that variable will be
                                    allocated at a location in unified virtual memory environment where host and
                                    other devices in the system can reference the variable directly.  This
                                    attribute can only be used with variables in .global state space.  See the
                                    <em class="ph i">CUDA UVM-Lite Programming Guide</em> for details.
                                    
                                 </dd>
                              </dl>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <ul class="ul">
                                 <li class="li">Introduced in PTX ISA version 4.0.</li>
                              </ul>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">.managed</samp> attribute requires sm_30 or higher.
                                 </li>
                              </ul>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">     .global .attribute(.managed) .s32 g;
     .global .attribute(.managed) .u64 x; </pre></div>
                        </div>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="instruction-operands"><a name="instruction-operands" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#instruction-operands" name="instruction-operands" shape="rect">6.&nbsp;Instruction Operands</a></h2>
                  <div class="topic concept nested1" id="operand-type-information"><a name="operand-type-information" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#operand-type-information" name="operand-type-information" shape="rect">6.1.&nbsp;Operand Type Information</a></h3>
                     <div class="body conbody">
                        <p class="p">All operands in instructions have a known type from their declarations. Each operand type
                           must be compatible with the type determined by the instruction template and instruction
                           type. There is no automatic conversion between types.
                        </p>
                        <p class="p">The bit-size type is compatible with every type having the same size. Integer types of a
                           common size are compatible with each other. Operands having type different from but
                           compatible with the instruction type are silently cast to the instruction type.
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="source-operands"><a name="source-operands" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#source-operands" name="source-operands" shape="rect">6.2.&nbsp;Source Operands</a></h3>
                     <div class="body conbody">
                        <p class="p">The source operands are denoted in the instruction descriptions by the names <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp>, and <samp class="ph codeph">c</samp>. PTX describes a load-store machine, so operands for ALU instructions must all be in variables declared in the <samp class="ph codeph">.reg</samp> register state space. For most operations, the sizes of the operands must be consistent.
                        </p>
                        <p class="p">The <samp class="ph codeph">cvt</samp> (convert) instruction takes a variety of operand types and sizes, as its job is to convert from nearly any data type to any
                           other data type (and size).
                        </p>
                        <p class="p">The <samp class="ph codeph">ld</samp>, <samp class="ph codeph">st</samp>, <samp class="ph codeph">mov</samp>, and <samp class="ph codeph">cvt</samp> instructions copy data from one location to another.&nbsp;Instructions <samp class="ph codeph">ld</samp> and <samp class="ph codeph">st</samp> move data from/to addressable state spaces to/from registers. The <samp class="ph codeph">mov</samp> instruction copies data between registers.
                        </p>
                        <p class="p">Most instructions have an optional predicate guard that controls conditional execution, and a few instructions have additional
                           predicate source operands. Predicate operands are denoted by the names <samp class="ph codeph">p</samp>, <samp class="ph codeph">q</samp>, <samp class="ph codeph">r</samp>, <samp class="ph codeph">s</samp>.
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="destination-operands"><a name="destination-operands" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#destination-operands" name="destination-operands" shape="rect">6.3.&nbsp;Destination Operands</a></h3>
                     <div class="body conbody">
                        <p class="p">PTX instructions that produce a single result store the result in the field denoted by <samp class="ph codeph">d</samp> (for destination) in the instruction descriptions. The result operand is a scalar or vector variable in the register state
                           space.
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="using-addresses-arrays-and-vectors"><a name="using-addresses-arrays-and-vectors" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#using-addresses-arrays-and-vectors" name="using-addresses-arrays-and-vectors" shape="rect">6.4.&nbsp;Using Addresses, Arrays, and Vectors</a></h3>
                     <div class="body conbody">
                        <p class="p">Using scalar variables as operands is straightforward. The interesting capabilities begin with addresses, arrays, and vectors.</p>
                     </div>
                     <div class="topic concept nested2" id="addresses-as-operands"><a name="addresses-as-operands" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#addresses-as-operands" name="addresses-as-operands" shape="rect">6.4.1.&nbsp;Addresses as Operands</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">All the memory instructions take an address operand that specifies the memory location being
                                 accessed. This addressable operand is one of:
                              </p>
                              <dl class="dl">
                                 <dt class="dt dlterm"><samp class="ph codeph">[var]</samp></dt>
                                 <dd class="dd">the name of an addressable variable <samp class="ph codeph">var</samp></dd>
                                 <dt class="dt dlterm"><samp class="ph codeph">[reg]</samp></dt>
                                 <dd class="dd">an integer or bit-size type register <samp class="ph codeph">reg</samp> containing a byte
                                    address
                                 </dd>
                                 <dt class="dt dlterm"><samp class="ph codeph">[reg+immOff]</samp></dt>
                                 <dd class="dd">a sum of register <samp class="ph codeph">reg</samp> containing a byte address plus a
                                    constant integer byte offset (signed, 32-bit)
                                 </dd>
                                 <dt class="dt dlterm"><samp class="ph codeph">[var+immOff]</samp></dt>
                                 <dd class="dd">a sum of address of addressable variable <samp class="ph codeph">var</samp> containing a byte
                                    address plus a constant integer byte offset (signed, 32-bit)
                                 </dd>
                                 <dt class="dt dlterm"><samp class="ph codeph">[immAddr]</samp></dt>
                                 <dd class="dd">an immediate absolute byte address (unsigned, 32-bit)</dd>
                              </dl>
                              <p class="p">The register containing an address may be declared as a bit-size type or integer type.</p>
                              <p class="p">The access size of a memory instruction is the total number of bytes accessed in memory.
                                 For example, the access size of <samp class="ph codeph">ld.v4.b32</samp> is 16 bytes, while the access
                                 size of <samp class="ph codeph">atom.f16x2</samp> is 4 bytes.
                              </p>
                              <p class="p">The address must be naturally aligned to a multiple of the access size. If an address is not properly
                                 aligned, the resulting behavior is undefined. For example, among other things, the access may
                                 proceed by silently masking off low-order address bits to achieve proper rounding, or the
                                 instruction may fault.
                              </p>
                              <p class="p">The address size may be either 32-bit or 64-bit. Addresses are zero-extended to the specified width
                                 as needed, and truncated if the register width exceeds the state space address width for the target
                                 architecture.
                              </p>
                              <p class="p">Address arithmetic is performed using integer arithmetic and logical instructions.
                                 Examples include pointer arithmetic and pointer comparisons. All addresses and address
                                 computations are byte-based; there is no support for C-style pointer arithmetic.
                              </p>
                              <p class="p">The <samp class="ph codeph">mov</samp> instruction can be used to move the address of a variable into a
                                 pointer. The address is an offset in the state space in which the variable is declared.
                                 Load and store operations move data between registers and locations in addressable state
                                 spaces. The syntax is similar to that used in many assembly languages, where scalar
                                 variables are simply named and addresses are de-referenced by enclosing the address
                                 expression in square brackets. Address expressions include variable names, address
                                 registers, address register plus byte offset, and immediate address expressions which
                                 evaluate at compile-time to a constant address.
                              </p>
                              <p class="p">Here are a few examples:</p><pre xml:space="preserve">      .shared .u16 x;
      .reg    .u16 r0;
      .global .v4 .f32 V;
      .reg    .v4 .f32 W;
      .const  .s32 tbl[256];
      .reg    .b32 p;
      .reg    .s32 q;

      ld.shared.u16   r0,[x];
      ld.global.v4.f32 W, [V];
      ld.const.s32    q, [tbl+12];
      mov.u32         p, tbl;</pre></div>
                        </div>
                        <div class="topic concept nested3" id="generic-addressing"><a name="generic-addressing" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#generic-addressing" name="generic-addressing" shape="rect">6.4.1.1.&nbsp;Generic Addressing</a></h3>
                           <div class="body conbody">
                              <div class="section">
                                 <p class="p">If a memory instruction does not specify a state space, the operation is performed using
                                    generic addressing. The state spaces <samp class="ph codeph">const</samp>, <samp class="ph codeph">local</samp> and
                                    <samp class="ph codeph">shared</samp> are modeled as windows within the generic address space. Each
                                    window is defined by a window base and a window size that is equal to the size of the
                                    corresponding state space. A generic address maps to <samp class="ph codeph">global</samp> memory
                                    unless it falls within the window for <samp class="ph codeph">const</samp>, <samp class="ph codeph">local</samp>, or
                                    <samp class="ph codeph">shared</samp> memory. Within each window, a generic address maps to an address
                                    in the underlying state space by subtracting the window base from the generic
                                    address.
                                 </p>
                              </div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="arrays-as-operands"><a name="arrays-as-operands" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#arrays-as-operands" name="arrays-as-operands" shape="rect">6.4.2.&nbsp;Arrays as Operands</a></h3>
                        <div class="body conbody">
                           <p class="p">Arrays of all types can be declared, and the identifier becomes an address constant in the space where the array is declared.
                              The size of the array is a constant in the program.
                           </p>
                           <p class="p">Array elements can be accessed using an explicitly calculated byte address, or by indexing into the array using square-bracket
                              notation. The expression within square brackets is either a constant integer, a register variable, or a simple <dfn class="term">register with constant offset</dfn> expression, where the offset is a constant expression that is either added or subtracted from a register variable. If more
                              complicated indexing is desired, it must be written as an address calculation prior to use. Examples are:
                           </p><pre xml:space="preserve">      ld.global.u32  s, a[0];
      ld.global.u32  s, a[N-1];
      mov.u32        s, a[1];  // move address of a[1] into s</pre></div>
                     </div>
                     <div class="topic concept nested2" id="vectors-as-operands"><a name="vectors-as-operands" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#vectors-as-operands" name="vectors-as-operands" shape="rect">6.4.3.&nbsp;Vectors as Operands</a></h3>
                        <div class="body conbody">
                           <p class="p">Vector operands are supported by a limited subset of instructions, which include <samp class="ph codeph">mov</samp>, <samp class="ph codeph">ld</samp>, <samp class="ph codeph">st</samp>, and <samp class="ph codeph">tex</samp>. Vectors may also be passed as arguments to called functions.
                           </p>
                           <p class="p">Vector elements can be extracted from the vector with the suffixes <samp class="ph codeph">.x</samp>, <samp class="ph codeph">.y</samp>, <samp class="ph codeph">.z</samp> and <samp class="ph codeph">.w</samp>, as well as the typical color fields <samp class="ph codeph">.r</samp>, <samp class="ph codeph">.g</samp>, <samp class="ph codeph">.b</samp> and <samp class="ph codeph">.a</samp>.
                           </p>
                           <p class="p">A brace-enclosed list is used for pattern matching to pull apart vectors.</p><pre xml:space="preserve">      .reg .v4 .f32 V;
      .reg .f32     a, b, c, d;

      mov.v4.f32 {a,b,c,d}, V;</pre><p class="p">Vector loads and stores can be used to implement wide loads and stores, which may improve memory performance. The registers
                              in the load/store operations can be a vector, or a brace-enclosed list of similarly typed scalars. Here are examples:
                           </p><pre xml:space="preserve">      ld.global.v4.f32  {a,b,c,d}, [addr+16];
      ld.global.v2.u32  V2, [addr+8];</pre><p class="p">Elements in a brace-enclosed vector, say {Ra, Rb, Rc, Rd}, correspond to extracted elements as follows:</p><pre xml:space="preserve">      Ra = V.x = V.r
      Rb = V.y = V.g
      Rc = V.z = V.b
      Rd = V.w = V.a</pre></div>
                     </div>
                     <div class="topic concept nested2" id="labels-and-function-names-as-operands"><a name="labels-and-function-names-as-operands" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#labels-and-function-names-as-operands" name="labels-and-function-names-as-operands" shape="rect">6.4.4.&nbsp;Labels and Function Names as Operands</a></h3>
                        <div class="body conbody">
                           <p class="p">Labels and function names can be used only in
                              <samp class="ph codeph">bra</samp>/<samp class="ph codeph">brx.idx</samp> and <samp class="ph codeph">call</samp> instructions
                              respectively.  Function names can be used in <samp class="ph codeph">mov</samp> instruction to get the
                              address of the function into a register, for use in an indirect call.
                           </p>
                           <p class="p">Beginning in PTX ISA version 3.1, the mov instruction may be used to take the address of
                              kernel functions, to be passed to a system call that initiates a kernel launch from the
                              GPU. This feature is part of the support for CUDA Dynamic Parallelism. See the <em class="ph i">CUDA
                                 Dynamic Parallelism Programming Guide</em> for details.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="type-conversion"><a name="type-conversion" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#type-conversion" name="type-conversion" shape="rect">6.5.&nbsp;Type Conversion</a></h3>
                     <div class="body conbody">
                        <p class="p">All operands to all arithmetic, logic, and data movement instruction must be of the same
                           type and size, except for operations where changing the  size&nbsp;and/or&nbsp;type is part of the
                           definition of the instruction. Operands of different sizes or types must be converted
                           prior to the operation.
                        </p>
                     </div>
                     <div class="topic concept nested2" id="scalar-conversions"><a name="scalar-conversions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#scalar-conversions" name="scalar-conversions" shape="rect">6.5.1.&nbsp;Scalar Conversions</a></h3>
                        <div class="body conbody">
                           <p class="p"><a class="xref" href="index.html#scalar-conversions__convert-instruction-precision-and-format" shape="rect">Table 13</a>
                              shows what precision and format the cvt instruction uses given operands
                              of differing types. For example, if a <samp class="ph codeph">cvt.s32.u16</samp>
                              instruction is given a <samp class="ph codeph">u16</samp> source operand and
                              <samp class="ph codeph">s32</samp> as a destination operand, the <samp class="ph codeph">u16</samp>
                              is zero-extended to <samp class="ph codeph">s32</samp>.
                           </p>
                           <p class="p">Conversions to floating-point that are beyond the range of
                              floating-point numbers are represented with the maximum floating-point
                              value (IEEE 754 Inf for <samp class="ph codeph">f32</samp> and <samp class="ph codeph">f64</samp>,
                              and ~131,000 for <samp class="ph codeph">f16</samp>).
                           </p>
                           <div class="tablenoborder"><a name="scalar-conversions__convert-instruction-precision-and-format" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="scalar-conversions__convert-instruction-precision-and-format" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 13. Convert Instruction Precision and Format</span></caption>
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="firstcol" rowspan="2" colspan="2" valign="top" id="d54e6618">&nbsp;</th>
                                       <th class="entry" colspan="11" align="center" valign="top" id="d54e6620" rowspan="1">Destination Format</th>
                                    </tr>
                                    <tr class="row">
                                       <th class="firstcol" valign="top" width="9.23076923076923%" id="d54e6626" rowspan="1" colspan="1">s8</th>
                                       <th class="entry" valign="top" width="6.153846153846154%" id="d54e6629" rowspan="1" colspan="1">s16</th>
                                       <th class="entry" align="center" valign="top" width="7.6923076923076925%" id="d54e6632" rowspan="1" colspan="1">s32</th>
                                       <th class="entry" align="center" valign="top" width="7.6923076923076925%" id="d54e6635" rowspan="1" colspan="1">s64</th>
                                       <th class="entry" align="center" valign="top" width="7.6923076923076925%" id="d54e6638" rowspan="1" colspan="1">u8</th>
                                       <th class="entry" align="center" valign="top" width="7.6923076923076925%" id="d54e6642" rowspan="1" colspan="1">u16</th>
                                       <th class="entry" align="center" valign="top" width="7.6923076923076925%" id="d54e6645" rowspan="1" colspan="1">u32</th>
                                       <th class="entry" align="center" valign="top" width="7.6923076923076925%" id="d54e6648" rowspan="1" colspan="1">u64</th>
                                       <th class="entry" align="center" valign="top" width="7.6923076923076925%" id="d54e6651" rowspan="1" colspan="1">f16</th>
                                       <th class="entry" align="center" valign="top" width="7.6923076923076925%" id="d54e6654" rowspan="1" colspan="1">f32</th>
                                       <th class="entry" align="center" valign="top" width="7.6923076923076925%" id="d54e6657" rowspan="1" colspan="1">f64</th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <th class="firstcol" rowspan="12" valign="middle" width="9.23076923076923%" id="d54e6666" headers="d54e6618 d54e6626" colspan="1"><strong class="ph b">Source Format</strong></th>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="6.153846153846154%" headers="d54e6666 d54e6618 d54e6629" rowspan="1" colspan="1"><strong class="ph b">s8</strong></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6632" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6635" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6638" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6642" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6645" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6648" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6651" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6654" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6657" rowspan="1" colspan="1">s2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">s2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">s2f</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="6.153846153846154%" headers="d54e6666 d54e6618 d54e6629" rowspan="1" colspan="1"><strong class="ph b">s16</strong></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6632" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6635" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6638" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6642" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6645" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6648" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6651" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6654" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6657" rowspan="1" colspan="1">s2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">s2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">s2f</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="6.153846153846154%" headers="d54e6666 d54e6618 d54e6629" rowspan="1" colspan="1"><strong class="ph b">s32</strong></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6632" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6635" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6638" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6642" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6645" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6648" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6651" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6654" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6657" rowspan="1" colspan="1">s2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">s2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">s2f</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="6.153846153846154%" headers="d54e6666 d54e6618 d54e6629" rowspan="1" colspan="1"><strong class="ph b">s64</strong></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6632" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6635" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6638" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6642" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6645" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6648" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6651" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6654" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6657" rowspan="1" colspan="1">s2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">s2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">s2f</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="6.153846153846154%" headers="d54e6666 d54e6618 d54e6629" rowspan="1" colspan="1"><strong class="ph b">u8</strong></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6632" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6635" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6638" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6642" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6645" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6648" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6651" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6654" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6657" rowspan="1" colspan="1">u2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">u2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">u2f</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="6.153846153846154%" headers="d54e6666 d54e6618 d54e6629" rowspan="1" colspan="1"><strong class="ph b">u16</strong></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6632" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6635" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6638" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6642" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6645" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6648" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6651" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6654" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6657" rowspan="1" colspan="1">u2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">u2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">u2f</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="6.153846153846154%" headers="d54e6666 d54e6618 d54e6629" rowspan="1" colspan="1"><strong class="ph b">u32</strong></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6632" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6635" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6638" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6642" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6645" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6648" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6651" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6654" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6657" rowspan="1" colspan="1">u2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">u2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">u2f</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="6.153846153846154%" headers="d54e6666 d54e6618 d54e6629" rowspan="1" colspan="1"><strong class="ph b">u64</strong></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6632" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6635" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6638" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6642" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6645" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6648" rowspan="1" colspan="1">chop<sup class="ph sup">1</sup></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6651" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6654" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6657" rowspan="1" colspan="1">u2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">u2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">u2f</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="6.153846153846154%" headers="d54e6666 d54e6618 d54e6629" rowspan="1" colspan="1"><strong class="ph b">f16</strong></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6632" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6635" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6638" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6642" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6645" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6648" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6651" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6654" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6657" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">f2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">f2f</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="6.153846153846154%" headers="d54e6666 d54e6618 d54e6629" rowspan="1" colspan="1"><strong class="ph b">f32</strong></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6632" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6635" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6638" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6642" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6645" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6648" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6651" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6654" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6657" rowspan="1" colspan="1">f2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">f2f</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="6.153846153846154%" headers="d54e6666 d54e6618 d54e6629" rowspan="1" colspan="1"><strong class="ph b">f64</strong></td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6632" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6635" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6638" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6642" rowspan="1" colspan="1">f2s</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6645" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6648" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6651" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6654" rowspan="1" colspan="1">f2u</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620 d54e6657" rowspan="1" colspan="1">f2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">f2f</td>
                                       <td class="entry" align="center" valign="top" width="7.6923076923076925%" headers="d54e6666 d54e6620" rowspan="1" colspan="1">-</td>
                                    </tr>
                                    <tr class="row">
                                       <th class="firstcol" colspan="2" align="left" valign="middle" id="d54e7177" headers="d54e6618 d54e6626 d54e6629" rowspan="1"><strong class="ph b">Notes</strong></th>
                                       <td class="entry" colspan="11" align="left" valign="top" headers="d54e7177 d54e6620 d54e6632 d54e6635 d54e6638 d54e6642 d54e6645 d54e6648 d54e6651 d54e6654 d54e6657" rowspan="1">
                                          <p class="p">sext = sign-extend; zext = zero-extend; chop = keep only low
                                             bits that fit;
                                          </p>
                                          <p class="p">s2f = signed-to-float; f2s = float-to-signed; u2f = unsigned-to-float;</p>
                                          <p class="p">f2u = float-to-unsigned; f2f = float-to-float.</p>
                                          <p class="p"><sup class="ph sup">1</sup> If the destination register is wider than the
                                             destination format, the result is extended to the destination
                                             register width after chopping. The type of extension (sign or
                                             zero) is based on the destination format. For example,
                                             cvt.s16.u32 targeting a 32-bit register first chops to 16-bit,
                                             then sign-extends to 32-bit.
                                          </p>
                                       </td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="rounding-modifiers"><a name="rounding-modifiers" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#rounding-modifiers" name="rounding-modifiers" shape="rect">6.5.2.&nbsp;Rounding Modifiers</a></h3>
                        <div class="body conbody">
                           <p class="p">Conversion instructions may specify a rounding modifier. In PTX, there are four integer
                              rounding modifiers and four floating-point rounding modifiers. 
                              <a class="xref" href="index.html#rounding-modifiers__floating-point-rounding-modifiers" shape="rect">Table 14</a>
                              and 
                              <a class="xref" href="index.html#rounding-modifiers__integer-rounding-modifiers" shape="rect">Table 15</a>
                              summarize the rounding
                              modifiers.
                              
                           </p>
                           <div class="tablenoborder"><a name="rounding-modifiers__floating-point-rounding-modifiers" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="rounding-modifiers__floating-point-rounding-modifiers" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 14. Floating-Point Rounding Modifiers</span></caption>
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="entry" valign="top" width="20%" id="d54e7235" rowspan="1" colspan="1">Modifier</th>
                                       <th class="entry" valign="top" width="80%" id="d54e7238" rowspan="1" colspan="1">Description</th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20%" headers="d54e7235" rowspan="1" colspan="1"><samp class="ph codeph">.rn</samp></td>
                                       <td class="entry" valign="top" width="80%" headers="d54e7238" rowspan="1" colspan="1">mantissa LSB rounds to nearest even </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20%" headers="d54e7235" rowspan="1" colspan="1"><samp class="ph codeph">.rna</samp></td>
                                       <td class="entry" valign="top" width="80%" headers="d54e7238" rowspan="1" colspan="1">mantissa LSB rounds to nearest, ties away from zero </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20%" headers="d54e7235" rowspan="1" colspan="1"><samp class="ph codeph">.rz</samp></td>
                                       <td class="entry" valign="top" width="80%" headers="d54e7238" rowspan="1" colspan="1">mantissa LSB rounds towards zero </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20%" headers="d54e7235" rowspan="1" colspan="1"><samp class="ph codeph">.rm</samp></td>
                                       <td class="entry" valign="top" width="80%" headers="d54e7238" rowspan="1" colspan="1">mantissa LSB rounds towards negative infinity </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20%" headers="d54e7235" rowspan="1" colspan="1"><samp class="ph codeph">.rp</samp></td>
                                       <td class="entry" valign="top" width="80%" headers="d54e7238" rowspan="1" colspan="1">mantissa LSB rounds towards positive infinity </td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                           <div class="tablenoborder"><a name="rounding-modifiers__integer-rounding-modifiers" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="rounding-modifiers__integer-rounding-modifiers" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 15. Integer Rounding Modifiers</span></caption>
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="entry" valign="top" width="20%" id="d54e7323" rowspan="1" colspan="1">Modifier</th>
                                       <th class="entry" valign="top" width="80%" id="d54e7326" rowspan="1" colspan="1">Description</th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20%" headers="d54e7323" rowspan="1" colspan="1"><samp class="ph codeph">.rni</samp></td>
                                       <td class="entry" valign="top" width="80%" headers="d54e7326" rowspan="1" colspan="1">round to nearest integer, choosing even integer if source is
                                          equidistant between two integers.
                                          
                                       </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20%" headers="d54e7323" rowspan="1" colspan="1"><samp class="ph codeph">.rzi</samp></td>
                                       <td class="entry" valign="top" width="80%" headers="d54e7326" rowspan="1" colspan="1">round to nearest integer in the direction of zero</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20%" headers="d54e7323" rowspan="1" colspan="1"><samp class="ph codeph">.rmi</samp></td>
                                       <td class="entry" valign="top" width="80%" headers="d54e7326" rowspan="1" colspan="1">round to nearest integer in direction of negative infinity
                                          
                                       </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="20%" headers="d54e7323" rowspan="1" colspan="1"><samp class="ph codeph">.rpi</samp></td>
                                       <td class="entry" valign="top" width="80%" headers="d54e7326" rowspan="1" colspan="1">round to nearest integer in direction of positive infinity
                                          
                                       </td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="operand-costs"><a name="operand-costs" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#operand-costs" name="operand-costs" shape="rect">6.6.&nbsp;Operand Costs</a></h3>
                     <div class="body conbody">
                        <p class="p">
                           Operands from different state spaces affect the speed of an operation.
                           Registers are fastest, while global memory is slowest. Much of the delay
                           to memory can be hidden in a number of ways. The first is to have
                           multiple threads of execution so that the hardware can issue a memory
                           operation and then switch to other execution. Another way to hide latency
                           is to issue the load instructions as early as possible, as execution is
                           not blocked until the desired result is used in a subsequent (in time)
                           instruction. The register in a store operation is available much more
                           quickly. <a class="xref" href="index.html#operand-costs__cost-estimates-for-sccessing-state-spaces" shape="rect">Table 16</a>
                           gives estimates of the costs of using different kinds of memory.
                           
                        </p>
                        <div class="tablenoborder"><a name="operand-costs__cost-estimates-for-sccessing-state-spaces" shape="rect">
                              <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="operand-costs__cost-estimates-for-sccessing-state-spaces" class="table" frame="border" border="1" rules="all">
                              <caption><span class="tablecap">Table 16. Cost Estimates for Accessing State-Spaces</span></caption>
                              <thead class="thead" align="left">
                                 <tr class="row">
                                    <th class="entry" valign="top" width="20%" id="d54e7416" rowspan="1" colspan="1">Space</th>
                                    <th class="entry" valign="top" width="20%" id="d54e7419" rowspan="1" colspan="1">Time</th>
                                    <th class="entry" valign="top" width="60%" id="d54e7422" rowspan="1" colspan="1">Notes</th>
                                 </tr>
                              </thead>
                              <tbody class="tbody">
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e7416" rowspan="1" colspan="1">Register</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e7419" rowspan="1" colspan="1">0</td>
                                    <td class="entry" valign="top" width="60%" headers="d54e7422" rowspan="1" colspan="1">&nbsp;</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e7416" rowspan="1" colspan="1">Shared</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e7419" rowspan="1" colspan="1">0</td>
                                    <td class="entry" valign="top" width="60%" headers="d54e7422" rowspan="1" colspan="1">&nbsp;</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e7416" rowspan="1" colspan="1">Constant</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e7419" rowspan="1" colspan="1">0</td>
                                    <td class="entry" valign="top" width="60%" headers="d54e7422" rowspan="1" colspan="1">Amortized cost is low, first access is high</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e7416" rowspan="1" colspan="1">Local</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e7419" rowspan="1" colspan="1">&gt; 100 clocks</td>
                                    <td class="entry" valign="top" width="60%" headers="d54e7422" rowspan="1" colspan="1">&nbsp;</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e7416" rowspan="1" colspan="1">Parameter</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e7419" rowspan="1" colspan="1">0</td>
                                    <td class="entry" valign="top" width="60%" headers="d54e7422" rowspan="1" colspan="1">&nbsp;</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e7416" rowspan="1" colspan="1">Immediate</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e7419" rowspan="1" colspan="1">0</td>
                                    <td class="entry" valign="top" width="60%" headers="d54e7422" rowspan="1" colspan="1">&nbsp;</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e7416" rowspan="1" colspan="1">Global</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e7419" rowspan="1" colspan="1">&gt; 100 clocks</td>
                                    <td class="entry" valign="top" width="60%" headers="d54e7422" rowspan="1" colspan="1">&nbsp;</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e7416" rowspan="1" colspan="1">Texture</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e7419" rowspan="1" colspan="1">&gt; 100 clocks</td>
                                    <td class="entry" valign="top" width="60%" headers="d54e7422" rowspan="1" colspan="1">&nbsp;</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e7416" rowspan="1" colspan="1">Surface</td>
                                    <td class="entry" valign="top" width="20%" headers="d54e7419" rowspan="1" colspan="1">&gt; 100 clocks</td>
                                    <td class="entry" valign="top" width="60%" headers="d54e7422" rowspan="1" colspan="1">&nbsp;</td>
                                 </tr>
                              </tbody>
                           </table>
                        </div>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="abstracting-abi"><a name="abstracting-abi" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#abstracting-abi" name="abstracting-abi" shape="rect">7.&nbsp;Abstracting the ABI</a></h2>
                  <div class="body conbody">
                     <p class="p">Rather than expose details of a particular calling convention, stack layout, and Application
                        Binary Interface (ABI), PTX provides a slightly higher-level abstraction and supports
                        multiple ABI implementations. In this section, we describe the features of PTX needed to
                        achieve this hiding of the ABI. These include syntax for function definitions, function
                        calls, parameter passing, support for variadic functions (<samp class="ph codeph">varargs</samp>), and
                        memory allocated on the stack (<samp class="ph codeph">alloca</samp>).
                     </p>
                     <p class="p">Refer to <em class="ph i">PTX Writers Guide to Interoperability</em> for details on generating PTX
                        compliant with Application Binary Interface (ABI) for the CUDA<sup>®</sup>
                        architeture.
                     </p>
                  </div>
                  <div class="topic concept nested1" id="function-declarations-and-definitions"><a name="function-declarations-and-definitions" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#function-declarations-and-definitions" name="function-declarations-and-definitions" shape="rect">7.1.&nbsp;Function Declarations and Definitions</a></h3>
                     <div class="body conbody">
                        <div class="section">
                           <p class="p">In PTX, functions are declared and defined using the <samp class="ph codeph">.func</samp> directive. A
                              function <dfn class="term">declaration</dfn> specifies an optional list of return parameters, the
                              function name, and an optional list of input parameters; together these specify the
                              function's interface, or prototype. A function <dfn class="term">definition</dfn> specifies both the
                              interface and the body of the function. A function must be declared or defined prior to
                              being called.
                           </p>
                           <p class="p">The simplest function has no parameters or return values, and is represented in PTX as
                              follows:
                              
                           </p>
                           <div class="p"><pre xml:space="preserve">.func foo
{
    ...
    ret;
}

    ...
    call foo;
    ...
</pre></div>
                           <p class="p">Here, execution of the call instruction transfers control to <samp class="ph codeph">foo</samp>,
                              implicitly saving the return address. Execution of the ret instruction within
                              <samp class="ph codeph">foo</samp> transfers control to the instruction following the call.
                           </p>
                           <p class="p">Scalar and vector base-type input and return parameters may be represented simply as
                              register variables. At the call, arguments may be register variables or constants, and
                              return values may be placed directly into register variables. The arguments and return
                              variables at the call must have type and size that match the callee's corresponding formal
                              parameters.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Example</h3><pre xml:space="preserve">.func (.reg .u32 %res) inc_ptr ( .reg .u32 %ptr, .reg .u32 %inc )
{
    add.u32 %res, %ptr, %inc;
    ret;
}

    ...
    call (%r1), inc_ptr, (%r1,4);
    ...</pre><p class="p">When using the ABI, <samp class="ph codeph">.reg</samp> state space parameters must be at least 32-bits in
                              size. Subword scalar objects in the source language should be promoted to 32-bit registers in
                              PTX, or use <samp class="ph codeph">.param</samp> state space byte arrays described next.
                           </p>
                           <div class="p">Objects such as C structures and unions are flattened into registers or byte arrays in PTX and
                              are represented using <samp class="ph codeph">.param</samp> space memory. For example, consider the following
                              C structure, passed by value to a function:
                              <pre xml:space="preserve"><span xmlns:xslthl="http://xslthl.sf.net" class="xslthl-keyword">struct</span> {
    <span xmlns:xslthl="http://xslthl.sf.net" class="xslthl-keyword">double</span> dbl;
    <span xmlns:xslthl="http://xslthl.sf.net" class="xslthl-keyword">char</span>   c[4];
};</pre></div>
                           <p class="p">In PTX, this structure will be flattened into a byte array. Since memory accesses are
                              required to be aligned to a multiple of the access size, the structure in this example will
                              be a 12 byte array with 8 byte alignment so that accesses to the <samp class="ph codeph">.f64</samp>
                              field are aligned. The <samp class="ph codeph">.param</samp> state space is used to pass the structure by value:
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Example</h3><pre xml:space="preserve">.func (.reg .s32 out) bar (.reg .s32 x, .param .align 8 .b8 y[12])
{
    .reg .f64 f1;
    .reg .b32 c1, c2, c3, c4;
    ...
    ld.param.f64 f1, [y+0];
    ld.param.b8  c1, [y+8];
    ld.param.b8  c2, [y+9];
    ld.param.b8  c3, [y+10];
    ld.param.b8  c4, [y+11];
    ...
    ... // computation using x,f1,c1,c2,c3,c4;
}

{
     .param .b8 .align 8 py[12];
     ...
     st.param.b64 [py+ 0], %rd;
     st.param.b8  [py+ 8], %rc1;
     st.param.b8  [py+ 9], %rc2;
     st.param.b8  [py+10], %rc1;
     st.param.b8  [py+11], %rc2;
     // scalar args in .reg space, byte array in .param space
     call (%out), bar, (%x, py);
     ...
</pre><p class="p">In this example, note that <samp class="ph codeph">.param</samp> space variables are used in two ways.  First, a
                              <samp class="ph codeph">.param</samp> variable <samp class="ph codeph">y</samp> is used in function definition bar to
                              represent a formal parameter. Second, a <samp class="ph codeph">.param</samp> variable <samp class="ph codeph">py</samp> is
                              declared in the body of the calling function and used to set up the structure being passed to
                              bar.
                           </p>
                           <p class="p">The following is a conceptual way to think about the <samp class="ph codeph">.param</samp> state space use in
                              device functions.
                           </p>
                           <div class="p">For a caller,
                              
                              <ul class="ul">
                                 <li class="li">The <samp class="ph codeph">.param</samp> state space is used to set values that will passed to a
                                    called function&nbsp;and/or&nbsp;to receive return values from a called function.
                                    Typically, a <samp class="ph codeph">.param</samp> byte array is used to collect together fields of a
                                    structure being passed by value.
                                 </li>
                              </ul>
                              
                              For a callee,
                              
                              <ul class="ul">
                                 <li class="li">The <samp class="ph codeph">.param</samp> state space is used to receive parameter
                                    values&nbsp;and/or&nbsp;pass return values back to the caller.
                                 </li>
                              </ul>
                           </div>
                           <p class="p">The following restrictions apply to parameter passing.</p>
                           <div class="p">For a caller,
                              
                              <ul class="ul">
                                 <li class="li">Arguments may be <samp class="ph codeph">.param</samp> variables, <samp class="ph codeph">.reg</samp> variables, or
                                    constants.
                                 </li>
                                 <li class="li">In the case of <samp class="ph codeph">.param</samp> space formal parameters that are byte arrays,
                                    the argument must also be a <samp class="ph codeph">.param</samp> space byte array with matching
                                    type, size, and alignment. A <samp class="ph codeph">.param</samp> argument must be declared within
                                    the local scope of the caller.
                                 </li>
                                 <li class="li">In the case of <samp class="ph codeph">.param</samp> space formal parameters that are base-type
                                    scalar or vector variables, the corresponding argument may be either a
                                    <samp class="ph codeph">.param</samp> or <samp class="ph codeph">.reg</samp> space variable with matching type and
                                    size, or a constant that can be represented in the type of the formal parameter.
                                 </li>
                                 <li class="li">In the case of <samp class="ph codeph">.reg</samp> space formal parameters, the corresponding
                                    argument may be either a <samp class="ph codeph">.param</samp> or <samp class="ph codeph">.reg</samp> space
                                    variable of matching type and size, or a constant that can be represented in the type
                                    of the formal parameter.
                                 </li>
                                 <li class="li">In the case of <samp class="ph codeph">.reg</samp> space formal parameters, the register must be at
                                    least 32-bits in size.
                                 </li>
                                 <li class="li">All <samp class="ph codeph">st.param</samp> instructions used for passing arguments to function call
                                    must immediately precede the corresponding <samp class="ph codeph">call</samp> instruction and
                                    <samp class="ph codeph">ld.param</samp> instruction used for collecting return value must immediately
                                    follow the <samp class="ph codeph">call</samp> instruction without any control flow alteration.
                                    <samp class="ph codeph">st.param</samp> and <samp class="ph codeph">ld.param</samp> instructions used for argument
                                    passing cannot be predicated.  This enables compiler optimization and ensures that the
                                    <samp class="ph codeph">.param</samp> variable does not consume extra space in the caller's frame
                                    beyond that needed by the ABI. The <samp class="ph codeph">.param</samp> variable simply allows a
                                    mapping to be made at the call site between data that may be in multiple locations
                                    (e.g., structure being manipulated by caller is located in registers and memory) to
                                    something that can be passed as a parameter or return value to the callee.
                                 </li>
                              </ul>
                              
                              For a callee,
                              
                              <ul class="ul">
                                 <li class="li">Input and return parameters may be <samp class="ph codeph">.param</samp> variables or
                                    <samp class="ph codeph">.reg</samp> variables.
                                 </li>
                                 <li class="li">Parameters in <samp class="ph codeph">.param</samp> memory must be aligned to a multiple of 1, 2, 4,
                                    8, or 16 bytes.
                                 </li>
                                 <li class="li">Parameters in the <samp class="ph codeph">.reg</samp> state space must be at least 32-bits in
                                    size.
                                 </li>
                                 <li class="li">The <samp class="ph codeph">.reg</samp> state space can be used to receive and return base-type
                                    scalar and vector values, including sub-word size objects when compiling in non-ABI
                                    mode. Supporting the <samp class="ph codeph">.reg</samp> state space provides legacy support.
                                 </li>
                              </ul>
                           </div>
                           <p class="p">Note that the choice of <samp class="ph codeph">.reg</samp> or <samp class="ph codeph">.param</samp> state space for
                              parameter passing has no impact on whether the parameter is ultimately passed in physical
                              registers or on the stack. The mapping of parameters to physical registers and stack
                              locations depends on the ABI definition and the order, size, and alignment of
                              parameters.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="changes-from-ptx-isa-version-1-x"><a name="changes-from-ptx-isa-version-1-x" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#changes-from-ptx-isa-version-1-x" name="changes-from-ptx-isa-version-1-x" shape="rect">7.1.1.&nbsp;Changes from PTX ISA Version 1.x</a></h3>
                        <div class="body conbody">
                           <p class="p">In PTX ISA version 1.x, formal parameters were restricted to .reg state space, and there was no support for array parameters.
                              Objects such as C structures were flattened and passed or returned using multiple registers. PTX ISA version 1.x supports
                              multiple return values for this purpose.
                           </p>
                           <p class="p">Beginning with PTX ISA version 2.0, formal parameters may be in either <samp class="ph codeph">.reg</samp> or <samp class="ph codeph">.param</samp> state space, and <samp class="ph codeph">.param</samp> space parameters support arrays. For targets <samp class="ph codeph">sm_20</samp> or higher, PTX restricts functions to a single return value, and a <samp class="ph codeph">.param</samp> byte array should be used to return objects that do not fit into a register. PTX continues to support multiple return registers
                              for <samp class="ph codeph">sm_1x</samp> targets.
                           </p>
                           <div class="note note"><span class="notetitle">Note:</span> PTX implements a stack-based ABI only for targets <samp class="ph codeph">sm_20</samp> or higher.
                           </div>
                           <p class="p">PTX ISA versions prior to 3.0 permitted variables in <samp class="ph codeph">.reg</samp> and <samp class="ph codeph">.local</samp> state spaces to be defined at module scope. When compiling to use the ABI, PTX ISA version 3.0 and later disallows module-scoped
                              <samp class="ph codeph">.reg</samp> and <samp class="ph codeph">.local</samp> variables and restricts their use to within function scope. When compiling without use of the ABI, module-scoped <samp class="ph codeph">.reg</samp> and <samp class="ph codeph">.local</samp> variables are supported as before. When compiling legacy PTX code (ISA versions prior to 3.0) containing module-scoped <samp class="ph codeph">.reg</samp> or <samp class="ph codeph">.local</samp> variables, the compiler silently disables use of the ABI.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="variadic-functions"><a name="variadic-functions" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#variadic-functions" name="variadic-functions" shape="rect">7.2.&nbsp;Variadic Functions</a></h3>
                     <div class="body conbody">
                        <div class="note note"><span class="notetitle">Note:</span><strong class="ph b">Support for variadic functions which was unimplemented has been removed from the spec.</strong></div>
                        <p class="p">PTX version 6.0 supports passing unsized array parameter to a function which can be
                           used to implement variadic functions.
                        </p>
                        <p class="p">Refer to <a class="xref" href="index.html#kernel-and-function-directives-func" shape="rect">Kernel and Function Directives: .func</a> for details
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="alloca"><a name="alloca" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#alloca" name="alloca" shape="rect">7.3.&nbsp;Alloca</a></h3>
                     <div class="body conbody">
                        <div class="note note"><span class="notetitle">Note:</span><strong class="ph b">The current version of PTX does not support alloca.</strong></div>
                        <div class="p">PTX provides another built-in function for allocating storage at runtime on the per-thread local memory stack. To allocate
                           memory, a function simply calls the built-in function <samp class="ph codeph">%alloca</samp>, defined as follows:
                           		<pre xml:space="preserve">.func ( .reg .u32 ptr ) %alloca ( .reg .u32 size );</pre></div>
                        <p class="p">The resulting pointer is to the base address in local memory of the allocated memory. The array is then accessed with <samp class="ph codeph">ld.local</samp> and <samp class="ph codeph">st.local</samp> instructions.
                        </p>
                        <p class="p">If a particular alignment is required, it is the responsibility of the user program to allocate additional space and adjust
                           the base pointer to achieve the desired alignment. The built-in <samp class="ph codeph">%alloca</samp> function is guaranteed only to return a 4-byte aligned pointer.
                        </p>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="memory-consistency-model"><a name="memory-consistency-model" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#memory-consistency-model" name="memory-consistency-model" shape="rect">8.&nbsp;Memory Consistency Model</a></h2>
                  <div class="body conbody">
                     <p class="p">In multi-threaded executions, the side-effects of memory operations performed by each thread
                        become visible to other threads in a partial and non-identical order. This means that any two
                        operations may appear to happen in no order, or in different orders, to different threads. The
                        axioms introduced by the memory consistency model specify exactly which contradictions are
                        forbidden between the orders observed by different threads.
                     </p>
                     <p class="p">In the absence of any constraint, each read operation returns the value committed by some write
                        operation to the same memory location, including the initial write to that memory location. The
                        memory consistency model effectively constrains the set of such candidate writes from which a
                        read operation can return a value.
                     </p>
                  </div>
                  <div class="topic concept nested1" id="scope-and-applicability"><a name="scope-and-applicability" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#scope-and-applicability" name="scope-and-applicability" shape="rect">8.1.&nbsp;Scope and applicability of the model</a></h3>
                     <div class="body conbody">
                        <p class="p">The constraints specified under this model apply to PTX programs with any PTX ISA version
                           number, running on <samp class="ph codeph">sm_70</samp> or later architectures.
                        </p>
                        <p class="p">The memory consistency model does not apply to texture and surface accesses.</p>
                     </div>
                     <div class="topic concept nested2" id="limitations-system-scope-atomicity"><a name="limitations-system-scope-atomicity" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#limitations-system-scope-atomicity" name="limitations-system-scope-atomicity" shape="rect">8.1.1.&nbsp;Limitations on atomicity at system scope</a></h3>
                        <div class="body conbody">
                           <p class="p">When communicating with the host CPU, the 64-bit strong operations with system scope may
                              not be performed atomically on some systems. For more details on atomicity guarantees to
                              host memory, see the <cite class="cite">CUDA Programming Guide</cite>.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="memory-operations"><a name="memory-operations" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#memory-operations" name="memory-operations" shape="rect">8.2.&nbsp;Memory operations</a></h3>
                     <div class="body conbody">
                        <p class="p">The fundamental storage unit in the PTX memory model is a byte, consisting of 8 bits. Each state
                           space available to a PTX program is a sequence of contiguous bytes in memory. Every byte in a PTX
                           state space has a unique address relative to all threads that have access to the same state space.
                        </p>
                        <p class="p">Each PTX memory instruction specifies a memory address and a data-type. The memory address
                           and the data-type together define a memory location, which is the range of bytes starting from the
                           address and extended upto the size of the data-type in bytes.
                        </p>
                        <p class="p">Each PTX memory instruction also specifies the operation --- either a read, a write or an atomic
                           read-modify-write --- to be performed on all the bytes in the corresponding memory location.
                        </p>
                     </div>
                     <div class="topic concept nested2" id="overlap"><a name="overlap" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#overlap" name="overlap" shape="rect">8.2.1.&nbsp;Overlap</a></h3>
                        <div class="body conbody">
                           <p class="p">Two memory locations are said to overlap when the starting address of one location is within the
                              range of bytes constituting the other location. Two memory operations are said to overlap when
                              the corresponding memory locations overlap. The overlap is said to be complete when both
                              memory locations are identical, and it is said to be partial otherwise.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="vector-data-types"><a name="vector-data-types" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#vector-data-types" name="vector-data-types" shape="rect">8.2.2.&nbsp;Vector Data-types</a></h3>
                        <div class="body conbody">
                           <p class="p">The memory consistency model relates operations executed on memory locations with scalar
                              data-types, which have a maximum size and alignment of 64 bits. Memory operations with a vector
                              data-type are modelled as a set of equivalent memory operations with a scalar data-type, executed
                              in an unspecified order on the elements in the vector.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="packed-data-types"><a name="packed-data-types" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#packed-data-types" name="packed-data-types" shape="rect">8.2.3.&nbsp;Packed Data-types</a></h3>
                        <div class="body conbody">
                           <p class="p">The packed data-type <samp class="ph codeph">.f16x2</samp> consists of two <samp class="ph codeph">.f16</samp> values
                              accessed in adjacent memory locations. Memory operations on the packed data-type
                              <samp class="ph codeph">.f16x2</samp> are modelled as a pair of equivalent memory operations with a
                              scalar data-type <samp class="ph codeph">.f16</samp>, executed in an unspecified order on each element
                              of the packed data.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="initialization"><a name="initialization" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#initialization" name="initialization" shape="rect">8.2.4.&nbsp;Initialization</a></h3>
                        <div class="body conbody">
                           <p class="p">Each byte in memory is initialized by a hypothetical write <dfn class="term">W0</dfn> executed before
                              starting any thread in the program. If the byte is included in a program variable, and
                              that variable has an initial value, then <dfn class="term">W0</dfn> writes the corresponding initial
                              value for that byte; else <dfn class="term">W0</dfn> is assumed to have written an unknown but
                              constant value to the byte.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="memory-consistency-state-spaces"><a name="memory-consistency-state-spaces" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#memory-consistency-state-spaces" name="memory-consistency-state-spaces" shape="rect">8.3.&nbsp;State spaces</a></h3>
                     <div class="body conbody">
                        <p class="p">The relations defined in the memory consistency model are independent of state spaces. In
                           particular, causality order closes over all memory operations across all the state spaces.
                           But the side-effect of a memory operation in one state space can be observed directly only
                           by operations that also have access to the same state space. This further constrains the
                           synchronizing effect of a memory operation in addition to scope. For example, the
                           synchronizing effect of the PTX instruction <samp class="ph codeph">ld.relaxed.shared.sys</samp> is
                           identical to that of <samp class="ph codeph">ld.relaxed.shared.cta</samp>, since no thread outside the
                           same CTA can execute an operation that accesses the same memory location.
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="operation-types"><a name="operation-types" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#operation-types" name="operation-types" shape="rect">8.4.&nbsp;Operation types</a></h3>
                     <div class="body conbody">
                        <p class="p">For simplicity, the rest of the document refers to the following operation types, instead of
                           mentioning specific instructions that give rise to them.
                        </p>
                        <div class="tablenoborder"><a name="operation-types__operation-types-tab" shape="rect">
                              <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="operation-types__operation-types-tab" class="table" frame="border" border="1" rules="all">
                              <caption><span class="tablecap">Table 17. Operation Types</span></caption>
                              <thead class="thead" align="left">
                                 <tr class="row">
                                    <th class="entry" valign="top" width="20%" id="d54e8139" rowspan="1" colspan="1">Operation type</th>
                                    <th class="entry" valign="top" width="80%" id="d54e8142" rowspan="1" colspan="1">Instruction/Operation</th>
                                 </tr>
                              </thead>
                              <tbody class="tbody">
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8139" rowspan="1" colspan="1">
                                       atomic operation
                                       
                                    </td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8142" rowspan="1" colspan="1"><samp class="ph codeph">atom</samp> or <samp class="ph codeph">red</samp> instruction.
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8139" rowspan="1" colspan="1">
                                       read operation
                                       
                                    </td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8142" rowspan="1" colspan="1">All variants of <samp class="ph codeph">ld</samp> instruction and <samp class="ph codeph">atom</samp>
                                       instruction (but not <samp class="ph codeph">red</samp> instruction).
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8139" rowspan="1" colspan="1">
                                       write operation
                                       
                                    </td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8142" rowspan="1" colspan="1">All variants of <samp class="ph codeph">st</samp> instruction, and <dfn class="term">atomic</dfn> operations if they
                                       result in a write.
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8139" rowspan="1" colspan="1">
                                       memory operation
                                       
                                    </td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8142" rowspan="1" colspan="1">A <dfn class="term">read</dfn> or <dfn class="term">write</dfn> operation.
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8139" rowspan="1" colspan="1">
                                       volatile operation 
                                       
                                    </td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8142" rowspan="1" colspan="1">An instruction with <samp class="ph codeph">.volatile</samp> qualifier.
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8139" rowspan="1" colspan="1">
                                       acquire operation 
                                       
                                    </td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8142" rowspan="1" colspan="1">
                                       <p class="p">A <dfn class="term">memory</dfn> operation with <samp class="ph codeph">.acquire</samp> or <samp class="ph codeph">.acq_rel</samp>
                                          qualifier.
                                       </p>
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8139" rowspan="1" colspan="1">
                                       release operation
                                       
                                    </td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8142" rowspan="1" colspan="1">A <dfn class="term">memory</dfn> operation with <samp class="ph codeph">.release</samp> or <samp class="ph codeph">.acq_rel</samp>
                                       qualifier.
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8139" rowspan="1" colspan="1">
                                       fence operation
                                       
                                    </td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8142" rowspan="1" colspan="1">A <samp class="ph codeph">membar</samp>, <samp class="ph codeph">fence.sc</samp> or
                                       <samp class="ph codeph">fence.acq_rel</samp> instruction.
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8139" rowspan="1" colspan="1">
                                       strong operation
                                       
                                    </td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8142" rowspan="1" colspan="1">A <dfn class="term">fence</dfn> operation, or a <dfn class="term">memory</dfn> operation with a <samp class="ph codeph">.relaxed</samp>, <samp class="ph codeph">.acquire</samp>,
                                       <samp class="ph codeph">.release</samp>, <samp class="ph codeph">.acq_rel</samp> or <samp class="ph codeph">.volatile</samp>
                                       qualifier.
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8139" rowspan="1" colspan="1">
                                       weak operation
                                       
                                    </td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8142" rowspan="1" colspan="1">An <samp class="ph codeph">ld</samp> or <samp class="ph codeph">st</samp> instruction with a
                                       <samp class="ph codeph">.weak</samp> qualifier.
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8139" rowspan="1" colspan="1">
                                       synchronizing operation
                                       
                                    </td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8142" rowspan="1" colspan="1">A <samp class="ph codeph">bar</samp> instruction, <dfn class="term">fence</dfn> operation,
                                       <dfn class="term">release</dfn> operation or <dfn class="term">acquire</dfn> operation.
                                    </td>
                                 </tr>
                              </tbody>
                           </table>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="scope"><a name="scope" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#scope" name="scope" shape="rect">8.5.&nbsp;Scope</a></h3>
                     <div class="body conbody">
                        <p class="p">Each <dfn class="term">strong</dfn> operation must specify a
                           <dfn class="term">scope</dfn>, which is the set of threads that may interact directly with that
                           operation and establish any of the relations described in the memory consistency model.
                           There are three scopes:
                        </p>
                        <div class="tablenoborder"><a name="scope__scopes-tab" shape="rect">
                              <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="scope__scopes-tab" class="table" frame="border" border="1" rules="all">
                              <caption><span class="tablecap">Table 18. Scopes</span></caption>
                              <thead class="thead" align="left">
                                 <tr class="row">
                                    <th class="entry" valign="top" width="20%" id="d54e8387" rowspan="1" colspan="1">Scope</th>
                                    <th class="entry" valign="top" width="80%" id="d54e8390" rowspan="1" colspan="1">Description</th>
                                 </tr>
                              </thead>
                              <tbody class="tbody">
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8387" rowspan="1" colspan="1"><samp class="ph codeph">.cta</samp></td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8390" rowspan="1" colspan="1">The set of all threads executing in the same CTA as the current thread.</td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8387" rowspan="1" colspan="1"><samp class="ph codeph">.gpu</samp></td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8390" rowspan="1" colspan="1">The set of all threads in the current program executing on the same compute
                                       device as the current thread. This also includes other kernel grids invoked by the
                                       host program on the same compute device.
                                    </td>
                                 </tr>
                                 <tr class="row">
                                    <td class="entry" valign="top" width="20%" headers="d54e8387" rowspan="1" colspan="1"><samp class="ph codeph">.sys</samp></td>
                                    <td class="entry" valign="top" width="80%" headers="d54e8390" rowspan="1" colspan="1">The set of all threads in the current program, including all kernel grids invoked
                                       by the host program on all compute devices, and all threads constituting the host
                                       program itself.
                                    </td>
                                 </tr>
                              </tbody>
                           </table>
                        </div>
                        <p class="p">Note that the warp is not a <dfn class="term">scope</dfn>; the CTA is the smallest collection of threads
                           that qualifies as a <dfn class="term">scope</dfn> in the memory consistency model.
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="morally-strong-operations"><a name="morally-strong-operations" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#morally-strong-operations" name="morally-strong-operations" shape="rect">8.6.&nbsp;Morally strong operations</a></h3>
                     <div class="body conbody">
                        <p class="p">Two operations are said to be <dfn class="term">morally strong</dfn> relative to each other if
                           they satisfy both the following conditions:
                        </p>
                        <ol class="ol">
                           <li class="li">The operations are related in <dfn class="term">program order</dfn>
                              (i.e, they are both executed by the same thread), or
                              each operation is <dfn class="term">strong</dfn> and specifies a <dfn class="term">scope</dfn> that
                              includes the thread executing the other operation.
                           </li>
                           <li class="li">If both are memory operations, then they overlap completely.</li>
                        </ol>
                        <p class="p">Most (but not all) of the axioms in the memory consistency model depend on relations between
                           <dfn class="term">morally strong</dfn> operations.
                        </p>
                     </div>
                     <div class="topic concept nested2" id="conflict-and-data-races"><a name="conflict-and-data-races" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#conflict-and-data-races" name="conflict-and-data-races" shape="rect">8.6.1.&nbsp;Conflict and Data-races</a></h3>
                        <div class="body conbody">
                           <p class="p">Two <dfn class="term">overlapping</dfn> memory operations are said to <dfn class="term">conflict</dfn> when at
                              least one of them is a <dfn class="term">write</dfn>.
                           </p>
                           <p class="p">Two <dfn class="term">conflicting</dfn> memory operations are said to be in a <dfn class="term">data-race</dfn>
                              if they are not related in <dfn class="term">causality order</dfn> and they are not <dfn class="term">morally
                                 strong</dfn>.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="mixed-size-limitations"><a name="mixed-size-limitations" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#mixed-size-limitations" name="mixed-size-limitations" shape="rect">8.6.2.&nbsp;Limitations on Mixed-size Data-races</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">A <dfn class="term">data-race</dfn> between operations that <dfn class="term">overlap</dfn> completely is called
                                 a <dfn class="term">uniform-size data-race</dfn>, while a <dfn class="term">data-race</dfn> between operations
                                 that <dfn class="term">overlap</dfn> partially is called a <dfn class="term">mixed-size data-race</dfn>.
                              </p>
                              <p class="p">The axioms in the memory consistency model do not apply if a PTX program contains one or more
                                 <dfn class="term">mixed-size data-races</dfn>. But these axioms are sufficient to describe the behavior of a PTX program
                                 with only <dfn class="term">uniform-size data-races</dfn>.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Atomicity of mixed-size RMW operations</h4>
                              <p class="p">In any program with or without <dfn class="term">mixed-size data-races</dfn>, the following
                                 property holds for every pair of <dfn class="term">overlapping atomic</dfn> operations
                                 A1 and A2 such that each specifies a <dfn class="term">scope</dfn> that
                                 includes the other: Either the <dfn class="term">read-modify-write</dfn> operation specified by
                                 A1 is performed completely before A2 is initiated, or vice
                                 versa. This property holds irrespective of whether the two operations A1
                                 and A2 overlap partially or completely.
                              </p>
                           </div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="release-acquire-patterns"><a name="release-acquire-patterns" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#release-acquire-patterns" name="release-acquire-patterns" shape="rect">8.7.&nbsp;Release and Acquire Patterns</a></h3>
                     <div class="body conbody">
                        <p class="p">Some sequences of instructions give rise to patterns that participate in memory
                           synchronization as described later. The <dfn class="term">release</dfn> pattern makes prior
                           operations from the current thread<sup class="ph sup">1</sup> visible to some operations from other
                           threads. The <dfn class="term">acquire</dfn> pattern makes some operations from other threads visible
                           to later operations from the current thread.
                        </p>
                        <p class="p">A <dfn class="term">release</dfn> pattern on a location M consists of one of the following:
                        </p>
                        <ol class="ol">
                           <li class="li">
                              <p class="p">A <dfn class="term">release</dfn> operation on M
                              </p>
                              <p class="p">E.g.: <samp class="ph codeph">st.release [M];</samp> or <samp class="ph codeph">atom.acq_rel [M];</samp></p>
                           </li>
                           <li class="li">
                              <p class="p">Or a <dfn class="term">release</dfn> operation on M followed by a <dfn class="term">strong</dfn> write on M
                                 in <dfn class="term">program order</dfn></p>
                              <p class="p">E.g.: <samp class="ph codeph">st.release [M]</samp>; <samp class="ph codeph">st.relaxed [M];</samp></p>
                           </li>
                           <li class="li">
                              <p class="p">Or a <dfn class="term">fence</dfn> followed by a <dfn class="term">strong</dfn> write on M in <dfn class="term">program
                                    order</dfn></p>
                              <p class="p">E.g.: <samp class="ph codeph">fence; st.relaxed [M];</samp></p>
                           </li>
                        </ol>
                        <p class="p">Any <dfn class="term">memory synchronization</dfn> established by a <dfn class="term">release</dfn> pattern only
                           affects operations occurring in <dfn class="term">program order</dfn> before the first instruction in
                           that pattern.
                        </p>
                        <p class="p">An <dfn class="term">acquire</dfn> pattern on a location M consists of one of the following:
                        </p>
                        <ol class="ol">
                           <li class="li">
                              <p class="p">An <dfn class="term">acquire</dfn> operation on M
                              </p>
                              <p class="p">E.g.: <samp class="ph codeph">ld.acquire [M];</samp> or <samp class="ph codeph">atom.acq_rel [M];</samp></p>
                           </li>
                           <li class="li">
                              <p class="p">Or a <dfn class="term">strong</dfn> read on M followed by an <dfn class="term">acquire</dfn> operation on M
                                 in <dfn class="term">program order</dfn></p>
                              <p class="p">E.g.: <samp class="ph codeph">ld.relaxed [M]; ld.acquire [M];</samp></p>
                           </li>
                           <li class="li">
                              <p class="p">Or a <dfn class="term">strong</dfn> read on M followed by a <dfn class="term">fence</dfn> in <dfn class="term">program
                                    order</dfn></p>
                              <p class="p">E.g.: <samp class="ph codeph">ld.relaxed [M]; fence;</samp></p>
                           </li>
                        </ol>
                        <p class="p">Any <dfn class="term">memory synchronization</dfn> established by an <dfn class="term">acquire</dfn> pattern only
                           affects operations occurring in <dfn class="term">program order</dfn> after the last instruction in
                           that pattern.
                        </p>
                        <p class="p"><sup class="ph sup">1</sup> For both <dfn class="term">release</dfn> and <dfn class="term">acquire</dfn> patterns, this effect
                           is further extended to operations in other threads through the transitive nature of
                           <dfn class="term">causality order</dfn>.
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="ordering-memory-operations"><a name="ordering-memory-operations" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#ordering-memory-operations" name="ordering-memory-operations" shape="rect">8.8.&nbsp;Ordering of memory operations</a></h3>
                     <div class="body conbody">
                        <p class="p">The sequence of operations performed by each thread is captured as <dfn class="term">program order</dfn>
                           while <dfn class="term">memory synchronization</dfn> across threads is captured as <dfn class="term">causality order</dfn>.
                           The visibility of the side-effects of memory operations to other memory operations is
                           captured as <dfn class="term">communication order</dfn>. The memory consistency model defines
                           contradictions that are disallowed between communication order on the one hand, and
                           <dfn class="term">causality order</dfn> and <dfn class="term">program order</dfn> on the other.
                        </p>
                     </div>
                     <div class="topic concept nested2" id="program-order"><a name="program-order" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#program-order" name="program-order" shape="rect">8.8.1.&nbsp;Program Order</a></h3>
                        <div class="body conbody">
                           <p class="p">The <dfn class="term">program order</dfn> relates all operations performed by a thread to the order in
                              which a sequential processor will execute instructions in the corresponding PTX source. It
                              is a transitive relation that forms a total order over the operations performed by the
                              thread, but does not relate operations from different threads.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="observation-order"><a name="observation-order" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#observation-order" name="observation-order" shape="rect">8.8.2.&nbsp;Observation Order</a></h3>
                        <div class="body conbody">
                           <p class="p"><dfn class="term">Observation order</dfn> relates a write W to a read R through an optional sequence
                              of atomic read-modify-write operations.
                           </p>
                           <p class="p">A write W precedes a read R in <dfn class="term">observation order</dfn> if:
                           </p>
                           <ol class="ol">
                              <li class="li">R and W are <dfn class="term">morally strong</dfn> and R
                                 reads the value written by W, or
                              </li>
                              <li class="li"> For some atomic operation Z, W precedes Z and
                                 Z precedes R in <dfn class="term">observation order</dfn>.
                              </li>
                           </ol>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="fence-sc-order"><a name="fence-sc-order" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#fence-sc-order" name="fence-sc-order" shape="rect">8.8.3.&nbsp;Fence-SC Order</a></h3>
                        <div class="body conbody">
                           <p class="p">The <dfn class="term">Fence-SC</dfn> order is an acyclic partial order, determined at runtime, that
                              relates every pair of <dfn class="term">morally strong fence.sc</dfn> operations.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="memory-synchronization"><a name="memory-synchronization" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#memory-synchronization" name="memory-synchronization" shape="rect">8.8.4.&nbsp;Memory synchronization</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">Synchronizing operations performed by different threads synchronize with each other at
                                 runtime as described here. The effect of such synchronization is to establish
                                 <dfn class="term">causality order</dfn> across threads.
                              </p>
                              <ol class="ol">
                                 <li class="li">A <dfn class="term">fence.sc</dfn> operation X <dfn class="term">synchronizes</dfn> with a
                                    <dfn class="term">fence.sc</dfn> operation Y if X precedes Y
                                    in the <dfn class="term">Fence-SC</dfn> order.
                                 </li>
                                 <li class="li">A <dfn class="term">bar.sync</dfn> or <dfn class="term">bar.red</dfn> or <dfn class="term">bar.arrive</dfn> operation
                                    <dfn class="term">synchronizes</dfn> with a <dfn class="term">bar.sync</dfn> or <dfn class="term">bar.red</dfn> operation executed
                                    on the same barrier.
                                 </li>
                                 <li class="li">A <dfn class="term">release</dfn> pattern X <dfn class="term">synchronizes</dfn> with an
                                    <dfn class="term">acquire</dfn> pattern Y, if a <dfn class="term">write</dfn> operation in
                                    X precedes a <dfn class="term">read</dfn> operation in Y in
                                    <dfn class="term">observation order</dfn>, and the first operation in X and the last
                                    operation in Y are <dfn class="term">morally strong</dfn>.
                                 </li>
                              </ol>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">API synchronization</h4>
                              <p class="p">A <dfn class="term">synchronizes</dfn> relation can also be established by certain CUDA APIs.
                              </p>
                              <ol class="ol">
                                 <li class="li">Completion of a task enqueued in a CUDA stream <dfn class="term">synchronizes</dfn>
                                    with the start of the following task in the same stream, if any.
                                 </li>
                                 <li class="li">For purposes of the above, recording or waiting on a CUDA event in a stream, or
                                    causing a cross-stream barrier to be inserted due to <samp class="ph codeph">cudaStreamLegacy</samp>,
                                    enqueues tasks in the associated streams even if there are no direct side effects.
                                    An event record task <dfn class="term">synchronizes</dfn> with matching event wait tasks, and
                                    a barrier arrival task <dfn class="term">synchronizes</dfn> with matching barrier wait tasks.
                                 </li>
                                 <li class="li">Start of a CUDA kernel <dfn class="term">synchronizes</dfn> with start of all threads in the
                                    kernel. End of all threads in a kernel <dfn class="term">synchronize</dfn> with end of the
                                    kernel.
                                 </li>
                                 <li class="li">Start of a CUDA graph <dfn class="term">synchronizes</dfn> with start of all source nodes in the
                                    graph. Completion of all sink nodes in a CUDA graph <dfn class="term">synchronizes</dfn> with
                                    completion of the graph. Completion of a graph node <dfn class="term">synchronizes</dfn> with
                                    start of all nodes with a direct dependency.
                                 </li>
                                 <li class="li">Start of a CUDA API call to enqueue a task <dfn class="term">synchronizes</dfn> with start of the
                                    task.
                                 </li>
                                 <li class="li">Completion of the last task queued to a stream, if any, <dfn class="term">synchronizes</dfn> with
                                    return from <samp class="ph codeph">cudaStreamSynchronize</samp>. Completion of the most recently
                                    queued matching event record task, if any, <dfn class="term">synchronizes</dfn> with return from
                                    <samp class="ph codeph">cudaEventSynchronize</samp>. Synchronizing a CUDA device or context behaves
                                    as if synchronizing all streams in the context, including ones that have been
                                    destroyed.
                                 </li>
                                 <li class="li">Returning <samp class="ph codeph">cudaSuccess</samp> from an API to query a CUDA handle,
                                    such as a stream or event, behaves the same as return from the matching
                                    synchronization API.
                                 </li>
                              </ol>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="causality-order"><a name="causality-order" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#causality-order" name="causality-order" shape="rect">8.8.5.&nbsp;Causality Order</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p"><dfn class="term">Causality order</dfn> captures how memory operations become visible across threads through
                                 synchronizing operations. The axiom “Causality” uses this order to constrain the set of
                                 write operations from which a read operation may read a value.
                              </p>
                              <p class="p">Relations in the <dfn class="term">causality order</dfn> primarily consist of relations in
                                 <dfn class="term">Base causality order</dfn><sup class="ph sup">1</sup> , which is a transitive order, determined at
                                 runtime.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Base causality order</h4>
                              <p class="p">An operation X precedes an operation Y in <dfn class="term">base causality order</dfn> if:
                              </p>
                              <ol class="ol">
                                 <li class="li">X <dfn class="term">synchronizes</dfn> with Y, or
                                 </li>
                                 <li class="li">For some operation Z,
                                    
                                    <ol class="ol" type="a">
                                       <li class="li">X precedes Z in <dfn class="term">program order</dfn> and Z
                                          precedes Y in <dfn class="term">base causality order</dfn>, or
                                       </li>
                                       <li class="li">X precedes Z in <dfn class="term">base causality
                                             order</dfn> and Z precedes Y in
                                          <dfn class="term">program order</dfn>, or
                                       </li>
                                       <li class="li">X precedes Z in <dfn class="term">base causality
                                             order</dfn> and Z precedes Y in
                                          <dfn class="term">base causality order</dfn>.
                                       </li>
                                    </ol>
                                 </li>
                              </ol>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Causality order</h4>
                              <p class="p"><dfn class="term">Causality order</dfn> combines <dfn class="term">base causality order</dfn> with some non-transitive relations as follows:
                              </p>
                              <p class="p">An operation X precedes an operation Y in <dfn class="term">causality order</dfn> if:
                              </p>
                              <ol class="ol">
                                 <li class="li"> X precedes Y in <dfn class="term">base causality order</dfn>, or
                                 </li>
                                 <li class="li">For some operation Z, X precedes Z in observation order, and:
                                    
                                    <ol class="ol" type="a">
                                       <li class="li">Z precedes Y in <dfn class="term">base causality order</dfn>, or
                                       </li>
                                       <li class="li">Z precedes Y in <dfn class="term">program order</dfn>, and
                                          Z and Y <dfn class="term">overlap</dfn>.
                                       </li>
                                    </ol>
                                 </li>
                              </ol>
                           </div>
                           <div class="section">
                              <p class="p"><sup class="ph sup">1 </sup>The transitivity of <dfn class="term">base causality order</dfn> accounts for the
                                 “cumulativity” of synchronizing operations.
                              </p>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="coherence-order"><a name="coherence-order" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#coherence-order" name="coherence-order" shape="rect">8.8.6.&nbsp;Coherence Order</a></h3>
                        <div class="body conbody">
                           <p class="p">There exists a partial transitive order that relates <dfn class="term">overlapping</dfn> write
                              operations, determined at runtime, called the <dfn class="term">coherence order</dfn><sup class="ph sup">1</sup>.
                              Two <dfn class="term">overlapping</dfn> write operations are related in <dfn class="term">coherence order</dfn>
                              if they are <dfn class="term">morally strong</dfn> or if they are related in <dfn class="term">causality order</dfn>.
                              Two <dfn class="term">overlapping</dfn> writes are unrelated in <dfn class="term">coherence order</dfn>
                              if they are in a <dfn class="term">data-race</dfn>, which gives rise to the partial
                              nature of <dfn class="term">coherence order</dfn>.
                           </p>
                           <p class="p"><sup class="ph sup">1 </sup><dfn class="term">Coherence order</dfn> cannot be observed directly since it consists
                              entirely of write operations. It may be observed indirectly by its use in constraining the
                              set of candidate writes that a read operation may read from.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="communication-order"><a name="communication-order" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#communication-order" name="communication-order" shape="rect">8.8.7.&nbsp;Communication Order</a></h3>
                        <div class="body conbody">
                           <p class="p">The <dfn class="term">communication order</dfn> is a non-transitive order, determined at runtime, that
                              relates write
                              operations to other <dfn class="term">overlapping</dfn> memory operations.
                           </p>
                           <ol class="ol">
                              <li class="li">A write W precedes an <dfn class="term">overlapping</dfn> read R in <dfn class="term">communication
                                    order</dfn> if R returns the value of any byte that was written by W.
                              </li>
                              <li class="li"> A write W precedes a write W’ in <dfn class="term">communication order</dfn> if W precedes W’ in
                                 <dfn class="term">coherence order</dfn>.
                              </li>
                              <li class="li">A read R precedes an <dfn class="term">overlapping</dfn> write W in <dfn class="term">communication order</dfn>
                                 if, for any byte accessed by both R and W, R returns the value written by a write W’
                                 that precedes W in <dfn class="term">coherence order</dfn>.
                              </li>
                           </ol>
                           <p class="p"><dfn class="term">Communication order</dfn> captures the visibility of memory operations --- when a
                              memory operation X1 precedes a memory operation X2 in <dfn class="term">communication order</dfn>, X1
                              is said to be visible to X2.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="axioms"><a name="axioms" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#axioms" name="axioms" shape="rect">8.9.&nbsp;Axioms</a></h3>
                     <div class="body conbody"></div>
                     <div class="topic concept nested2" id="coherence-axiom"><a name="coherence-axiom" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#coherence-axiom" name="coherence-axiom" shape="rect">8.9.1.&nbsp;Coherence</a></h3>
                        <div class="body conbody">
                           <p class="p">If a write W precedes an <dfn class="term">overlapping</dfn> write W’ in <dfn class="term">causality order</dfn>, then W must precede W’ in
                              <dfn class="term">coherence order</dfn>.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="fence-sc-axiom"><a name="fence-sc-axiom" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#fence-sc-axiom" name="fence-sc-axiom" shape="rect">8.9.2.&nbsp;Fence-SC</a></h3>
                        <div class="body conbody">
                           <p class="p"><dfn class="term">Fence-SC</dfn> order cannot contradict <dfn class="term">causality order</dfn>. For a pair of
                              <dfn class="term">morally strong</dfn><dfn class="term"> fence.sc</dfn> operations F1 and F2, if F1 precedes F2
                              in <dfn class="term">causality order</dfn>, then F1 must precede F2 in <dfn class="term">Fence-SC</dfn>
                              order.
                           </p>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="atomicity-axiom"><a name="atomicity-axiom" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#atomicity-axiom" name="atomicity-axiom" shape="rect">8.9.3.&nbsp;Atomicity</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <h4 class="title sectiontitle">Single-Copy Atomicity</h4>
                              <p class="p">Conflicting <dfn class="term">morally strong</dfn> operations are performed with <dfn class="term">single-copy atomicity</dfn>.
                                 When a read R and a write W are <dfn class="term">morally strong</dfn>, then the following two
                                 communications cannot both exist in the same execution, for the set of bytes accessed by
                                 both R and W:
                              </p>
                              <ol class="ol">
                                 <li class="li">R reads any byte from W.</li>
                                 <li class="li">R reads any byte from any write W’ which precedes W in <dfn class="term">coherence order</dfn>.
                                 </li>
                              </ol>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Atomicity of read-modify-write (RMW) operations</h4>
                              <p class="p">When an <dfn class="term">atomic</dfn> operation A and a write W <dfn class="term">overlap</dfn> and are <dfn class="term">morally strong</dfn>,
                                 then the following two communications cannot both exist in the same execution, for the set
                                 of bytes accessed by both A and W:
                              </p>
                              <ol class="ol">
                                 <li class="li">A reads any byte from a write W’ that precedes W in <dfn class="term">coherence order</dfn>.
                                 </li>
                                 <li class="li">A follows W in <dfn class="term">coherence order</dfn>.
                                 </li>
                              </ol>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="no-thin-air-axiom"><a name="no-thin-air-axiom" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#no-thin-air-axiom" name="no-thin-air-axiom" shape="rect">8.9.4.&nbsp;No Thin Air</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">Values may not appear "out of thin air": an execution cannot speculatively produce a value in such
                                 a way that the speculation becomes self-satisfying through chains of instruction dependencies and
                                 inter-thread communication. This matches both programmer intuition and hardware reality, but is
                                 necessary to state explicitly when performing formal analysis.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Litmus Test: Load Buffering</h4>
                              <div class="tablenoborder"><a name="no-thin-air-axiom__load-buffer-example" shape="rect">
                                    <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="no-thin-air-axiom__load-buffer-example" class="table" frame="border" border="1" rules="all">
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" colspan="2" align="center" valign="top" rowspan="1"><pre xml:space="preserve">.global .u32 x = 0;
.global .u32 y = 0;</pre></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1">T1</td>
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1">T2</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1"><pre xml:space="preserve">
A1: ld.global.u32 %r0, [x];
B1: st.global.u32 [y], %r0;</pre></td>
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1"><pre xml:space="preserve">
A2: ld.global.u32 %r1, [y];
B2: st.global.u32 [x], %r1;</pre></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" colspan="2" align="center" valign="top" rowspan="1"><pre xml:space="preserve">FINAL STATE: x == 0 AND y == 0</pre></td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <p class="p">The litmus test known as "LB" (Load Buffering) checks such forbidden values that may arise out of
                                 thin air. Two threads T1 and T2 each read from a first variable and copy the observed result into a
                                 second variable, with the first and second variable exchanged between the threads. If each variable
                                 is initially zero, the final result shall also be zero. If A1 reads from B2 and A2 reads from B1, then
                                 values passing through the memory operations in this example form a cycle: A1-&gt;B1-&gt;A2-&gt;B2-&gt;A1.
                                 Only the values x == 0 and y == 0 are allowed to satisfy this cycle. If any of the memory operations
                                 in this example were to speculatively associate a different value with the corresponding memory
                                 location, then such a speculation would become self-fulfilling, and hence forbidden.
                              </p>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="sc-per-loc-axiom"><a name="sc-per-loc-axiom" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#sc-per-loc-axiom" name="sc-per-loc-axiom" shape="rect">8.9.5.&nbsp;Sequential Consistency Per Location</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">Within any set of <dfn class="term">overlapping</dfn> memory operations that are pairwise
                                 <dfn class="term">morally strong</dfn>, <dfn class="term">communication order</dfn> cannot contradict
                                 <dfn class="term">program order</dfn>, i.e., a concatenation of <dfn class="term">program order</dfn> between
                                 <dfn class="term">overlapping</dfn> operations and <dfn class="term">morally strong</dfn> relations in
                                 <dfn class="term">communication order</dfn> cannot result in a cycle. This ensures that each program
                                 slice of <dfn class="term">overlapping</dfn> pairwise morally <dfn class="term">strong operations</dfn> is
                                 strictly <dfn class="term">sequentially-consistent</dfn>.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Litmus Test: CoRR</h4>
                              <div class="tablenoborder"><a name="sc-per-loc-axiom__corr-example" shape="rect">
                                    <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="sc-per-loc-axiom__corr-example" class="table" frame="border" border="1" rules="all">
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" colspan="2" align="center" valign="top" rowspan="1"><pre xml:space="preserve">.global .u32 x = 0;</pre></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1">T1</td>
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1">T2</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1"><pre xml:space="preserve">
W1: st.global.relaxed.sys.u32 [x], 1;</pre></td>
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1"><pre xml:space="preserve">
R1: ld.global.relaxed.u32 %r0, [x];
R2: ld.global.relaxed.u32 %r1, [x];</pre></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" colspan="2" align="center" valign="top" rowspan="1"><pre xml:space="preserve">IF %r0 == 1 THEN %r1 == 1</pre></td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <p class="p">The litmus test "CoRR" (Coherent Read-Read), demonstrates one consequence of this
                                 guarantee. A thread T1 executes a write W1 on a location x, and a thread T2 executes two
                                 (or an infinite sequence of) reads R1 and R2 on the same location x. No other writes are
                                 executed on x, except the one modelling the initial value. The operations W1, R1 and R2
                                 are pairwise <dfn class="term">morally strong</dfn>. If R1 reads from W1, then the subsequent read
                                 R2 must also observe the same value. If R2 observed the initial value of x instead, then
                                 this would form a sequence of <dfn class="term">morally-strong</dfn> relations R2-&gt;W1-&gt;R1 in
                                 <dfn class="term">communication order</dfn> that contradicts the <dfn class="term">program order</dfn> R1-&gt;R2
                                 in thread T2. Hence R2 cannot read the initial value of x in such an execution.
                              </p>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="causality-axiom"><a name="causality-axiom" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#causality-axiom" name="causality-axiom" shape="rect">8.9.6.&nbsp;Causality</a></h3>
                        <div class="body conbody">
                           <div class="section">
                              <p class="p">Relations in <dfn class="term">communication order</dfn> cannot contradict <dfn class="term">causality order</dfn>.
                                 This constrains the set of candidate write operations that a read operation may read from:
                              </p>
                              <ol class="ol">
                                 <li class="li"> If a read R precedes an <dfn class="term">overlapping</dfn> write W in <dfn class="term">causality order</dfn>,
                                    then R cannot read from W.
                                 </li>
                                 <li class="li"> If a write W precedes an <dfn class="term">overlapping</dfn> read R in <dfn class="term">causality order</dfn>,
                                    then for any byte accessed by both R and W, R cannot read from any
                                    write W’ that precedes W in <dfn class="term">coherence order</dfn>.
                                 </li>
                              </ol>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Litmus Test: Message Passing</h4>
                              <div class="tablenoborder"><a name="causality-axiom__mp-example" shape="rect">
                                    <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="causality-axiom__mp-example" class="table" frame="border" border="1" rules="all">
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" colspan="2" align="center" valign="top" rowspan="1"><pre xml:space="preserve">.global .u32 data = 0;
.global .u32 flag = 0;</pre></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1">T1</td>
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1">T2</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" align="left" valign="top" width="50%" rowspan="1" colspan="1"><pre xml:space="preserve">
W1: st.global.u32 [data], 1;
F1: fence.sys;
W2: st.global.relaxed.sys.u32 [flag], 1;</pre></td>
                                          <td class="entry" align="left" valign="top" width="50%" rowspan="1" colspan="1"><pre xml:space="preserve">
R1: ld.global.relaxed.sys.u32 %r0, [flag];
F2: fence.sys;
R2: ld.global.u32 %r1, [data];</pre></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" colspan="2" align="center" valign="top" rowspan="1"><pre xml:space="preserve">IF %r0 == 1 THEN %r1 == 1</pre></td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <p class="p">The litmus test known as "MP" (Message Passing) represents the essence of typical synchronization
                                 algorithms. A vast majority of useful programs can be reduced to sequenced applications of this
                                 pattern.
                              </p>
                              <p class="p">Thread T1 first writes to a data variable and then to a flag variable while a second
                                 thread T2 first reads from the flag variable and then from the data variable. The
                                 operations on the flag are <dfn class="term">morally strong</dfn> and the memory operations in each
                                 thread are separated by a <dfn class="term">fence</dfn>, and these <dfn class="term">fences</dfn> are
                                 <dfn class="term">morally strong</dfn>.
                              </p>
                              <p class="p">If R1 observes W2, then the release pattern “F1; W2” <dfn class="term">synchronizes</dfn> with the
                                 <dfn class="term">acquire pattern</dfn> “R1; F2”. This establishes the <dfn class="term">causality order</dfn>
                                 W1 -&gt; F1 -&gt; W2 -&gt; R1 -&gt; F2 -&gt; R2. Then axiom <dfn class="term">causality</dfn> guarantees that R2
                                 cannot read from any write that precedes W1 in <dfn class="term">coherence order</dfn>. In the
                                 absence of any other writes in this example, R2 must read from W1.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Litmus Test: Store Buffering</h4>
                              <p class="p">The litmus test known as "SB" (Store Buffering) demonstrates the <dfn class="term">sequential consistency</dfn>
                                 enforced by the <samp class="ph codeph">fence.sc</samp>. A thread T1 writes to a first variable, and
                                 then reads the value of a second variable, while a second thread T2 writes to the second
                                 variable and then reads the value of the first variable. The memory operations in each
                                 thread are separated by <samp class="ph codeph">fence.</samp>sc instructions, and these
                                 <dfn class="term">fences</dfn> are <dfn class="term">morally strong</dfn>.
                              </p>
                              <div class="tablenoborder"><a name="causality-axiom__sb-example" shape="rect">
                                    <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="causality-axiom__sb-example" class="table" frame="border" border="1" rules="all">
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" colspan="2" align="center" valign="top" rowspan="1"><pre xml:space="preserve">.global .u32 x = 0;
.global .u32 y = 0;</pre></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1">T1</td>
                                          <td class="entry" align="center" valign="top" width="50%" rowspan="1" colspan="1">T2</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" align="left" valign="top" width="50%" rowspan="1" colspan="1"><pre xml:space="preserve">
W1: st.global.u32 [x], 1;
F1: fence.sc.sys;
R1: ld.global.u32 %r0, [y];</pre></td>
                                          <td class="entry" align="left" valign="top" width="50%" rowspan="1" colspan="1"><pre xml:space="preserve">
W2: st.global.u32 [y], 1;
F2: fence.sc.sys;
R2: ld.global.u32 %r1, [x];</pre></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" colspan="2" align="center" valign="top" rowspan="1"><pre xml:space="preserve">%r0 == 1 OR %r1 == 1</pre></td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <p class="p">In any execution, either F1 precedes F2 in <dfn class="term">Fence-SC</dfn> order, or vice versa. If F1
                                 precedes F2 in <dfn class="term">Fence-SC</dfn> order, then F1 <dfn class="term">synchronizes</dfn> with F2. This
                                 establishes the <dfn class="term">causality order</dfn> in W1 -&gt; F1 -&gt; F2 -&gt; R2. Axiom
                                 <dfn class="term">causality</dfn> ensures that R2 cannot read from any write that precedes W1 in
                                 <dfn class="term">coherence order</dfn>. In the absence of any other write to that variable, R2 must
                                 read from W1. Similarly, in the case where F2 precedes F1 in <dfn class="term">Fence-SC</dfn> order, R1
                                 must read from W2.  If each <samp class="ph codeph">fence.sc</samp> in this example were replaced by a
                                 <samp class="ph codeph">fence.acq_rel</samp> instruction, then this outcome is not guaranteed. There may
                                 be an execution where the write from each thread remains unobserved from the other thread,
                                 i.e., an execution is possible, where both R1 and R2 return the initial value “0” for
                                 variables y and x respectively.
                              </p>
                           </div>
                        </div>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="instruction-set"><a name="instruction-set" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#instruction-set" name="instruction-set" shape="rect">9.&nbsp;Instruction Set</a></h2>
                  <div class="topic concept nested1" id="format-and-semantics-of-instruction-descriptions"><a name="format-and-semantics-of-instruction-descriptions" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#format-and-semantics-of-instruction-descriptions" name="format-and-semantics-of-instruction-descriptions" shape="rect">9.1.&nbsp;Format and Semantics of Instruction Descriptions</a></h3>
                     <div class="body conbody">
                        <p class="p">This section describes each PTX instruction.  In addition to the name and the format of the instruction, the semantics are
                           described, followed by some examples that attempt to show several possible instantiations of the instruction.
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="ptx-instructions"><a name="ptx-instructions" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#ptx-instructions" name="ptx-instructions" shape="rect">9.2.&nbsp;PTX Instructions</a></h3>
                     <div class="body conbody">
                        <div class="p">PTX instructions generally have from zero to four operands, plus an optional guard predicate appearing after an <samp class="ph codeph">@</samp> symbol to the left of the <samp class="ph codeph">opcode</samp>:
                           		
                           <ul class="ul">
                              <li class="li"><samp class="ph codeph">@p   opcode;</samp></li>
                              <li class="li"><samp class="ph codeph">@p   opcode a;</samp></li>
                              <li class="li"><samp class="ph codeph">@p   opcode d, a;</samp></li>
                              <li class="li"><samp class="ph codeph">@p   opcode d, a, b;</samp></li>
                              <li class="li"><samp class="ph codeph">@p   opcode d, a, b, c;</samp></li>
                           </ul>
                        </div>
                        <p class="p">For instructions that create a result value, the <samp class="ph codeph">d</samp> operand is the destination operand, while <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp>, and <samp class="ph codeph">c</samp> are source operands.
                        </p>
                        <p class="p">The <samp class="ph codeph">setp</samp> instruction writes two destination registers. We use a <samp class="ph codeph">|</samp> symbol to separate multiple destination registers. 
                        </p><pre xml:space="preserve">    setp.lt.s32  p|q, a, b;  // p = (a &lt; b); q = !(a &lt; b);</pre><p class="p">For some instructions the destination operand is optional. A <dfn class="term">bit bucket</dfn> operand denoted with an underscore (<samp class="ph codeph">_</samp>) may be used in place of a destination register. 
                        </p>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="predicated-execution"><a name="predicated-execution" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#predicated-execution" name="predicated-execution" shape="rect">9.3.&nbsp;Predicated Execution</a></h3>
                     <div class="body conbody">
                        <div class="p">In PTX, predicate registers are virtual and have <samp class="ph codeph">.pred</samp> as the type specifier. So, predicate registers can be declared as
                           <pre xml:space="preserve">      .reg .pred p, q, r;</pre></div>
                        <p class="p">All instructions have an optional <dfn class="term">guard predicate</dfn> which controls conditional execution of the instruction. The syntax to specify conditional execution is to prefix an instruction
                           with <samp class="ph codeph">@{!}p</samp>, where <samp class="ph codeph">p</samp> is a predicate variable, optionally negated. Instructions without a guard predicate are executed unconditionally. 
                        </p>
                        <p class="p">Predicates are most commonly set as the result of a comparison performed by the setp instruction. </p>
                        <div class="p">As an example, consider the high-level code
                           <pre xml:space="preserve">      <span xmlns:xslthl="http://xslthl.sf.net" class="xslthl-keyword">if</span> (i &lt; n)
          j = j + 1;</pre></div>
                        <div class="p">This can be written in PTX as
                           		<pre xml:space="preserve">      setp.lt.s32  p, i, n;    // p = (i &lt; n)
@p    add.s32      j, j, 1;    // if i &lt; n, add 1 to j</pre></div>
                        <div class="p">To get a conditional branch or conditional function call, use a predicate to control the execution of the branch or call instructions.
                           To implement the above example as a true conditional branch, the following PTX instruction sequence might be used:
                           		<pre xml:space="preserve">      setp.lt.s32  p, i, n;    // compare i to n
@!p   bra  L1;                 // if False, branch over
      add.s32      j, j, 1;		
L1:  	...</pre></div>
                     </div>
                     <div class="topic concept nested2" id="comparisons"><a name="comparisons" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#comparisons" name="comparisons" shape="rect">9.3.1.&nbsp;Comparisons</a></h3>
                        <div class="topic concept nested3" id="integer-and-bit-size-comparisons"><a name="integer-and-bit-size-comparisons" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-and-bit-size-comparisons" name="integer-and-bit-size-comparisons" shape="rect">9.3.1.1.&nbsp;Integer and Bit-Size Comparisons</a></h3>
                           <div class="body conbody">
                              <p class="p">
                                 The signed integer comparisons are the traditional <samp class="ph codeph">eq</samp>
                                 (equal), <samp class="ph codeph">ne</samp> (not-equal), <samp class="ph codeph">lt</samp>
                                 (less-than), <samp class="ph codeph">le</samp> (less-than-or-equal),
                                 <samp class="ph codeph">gt</samp> (greater-than), and <samp class="ph codeph">ge</samp>
                                 (greater-than-or-equal). The unsigned comparisons are
                                 <samp class="ph codeph">eq</samp>, <samp class="ph codeph">ne</samp>, <samp class="ph codeph">lo</samp> (lower),
                                 <samp class="ph codeph">ls</samp> (lower-or-same), <samp class="ph codeph">hi</samp> (higher), and
                                 <samp class="ph codeph">hs</samp> (higher-or-same). The bit-size comparisons are
                                 <samp class="ph codeph">eq</samp> and <samp class="ph codeph">ne</samp>; ordering comparisons are not
                                 defined for bit-size types. 
                                 
                              </p>
                              <p class="p"><a class="xref" href="index.html#integer-and-bit-size-comparisons__operators-for-signed-integer-unsigned-integer-and-bit-size-types" shape="rect">Table 19</a>
                                 shows the operators for signed integer, unsigned integer, and bit-size
                                 types.
                                 
                              </p>
                              <div class="tablenoborder"><a name="integer-and-bit-size-comparisons__operators-for-signed-integer-unsigned-integer-and-bit-size-types" shape="rect">
                                    <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="integer-and-bit-size-comparisons__operators-for-signed-integer-unsigned-integer-and-bit-size-types" class="table" frame="border" border="1" rules="all">
                                    <caption><span class="tablecap">Table 19. Operators for Signed Integer, Unsigned Integer, and Bit-Size Types</span></caption>
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="25%" id="d54e10099" rowspan="1" colspan="1">Meaning</th>
                                          <th class="entry" valign="top" width="25%" id="d54e10102" rowspan="1" colspan="1">Signed Operator</th>
                                          <th class="entry" valign="top" width="25%" id="d54e10105" rowspan="1" colspan="1">Unsigned Operator</th>
                                          <th class="entry" valign="top" width="25%" id="d54e10108" rowspan="1" colspan="1">Bit-Size Operator</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e10099" rowspan="1" colspan="1"><samp class="ph codeph">a == b</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10102" rowspan="1" colspan="1"><samp class="ph codeph">eq</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10105" rowspan="1" colspan="1"><samp class="ph codeph">eq</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10108" rowspan="1" colspan="1"><samp class="ph codeph">eq</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e10099" rowspan="1" colspan="1"><samp class="ph codeph">a != b</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10102" rowspan="1" colspan="1"><samp class="ph codeph">ne</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10105" rowspan="1" colspan="1"><samp class="ph codeph">ne</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10108" rowspan="1" colspan="1"><samp class="ph codeph">ne</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e10099" rowspan="1" colspan="1"><samp class="ph codeph">a &lt; b</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10102" rowspan="1" colspan="1"><samp class="ph codeph">lt</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10105" rowspan="1" colspan="1"><samp class="ph codeph">lo</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10108" rowspan="1" colspan="1">n/a</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e10099" rowspan="1" colspan="1"><samp class="ph codeph">a &lt;= b</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10102" rowspan="1" colspan="1"><samp class="ph codeph">le</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10105" rowspan="1" colspan="1"><samp class="ph codeph">ls</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10108" rowspan="1" colspan="1">n/a</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e10099" rowspan="1" colspan="1"><samp class="ph codeph">a &gt; b</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10102" rowspan="1" colspan="1"><samp class="ph codeph">gt</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10105" rowspan="1" colspan="1"><samp class="ph codeph">hi</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10108" rowspan="1" colspan="1">n/a</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e10099" rowspan="1" colspan="1"><samp class="ph codeph">a &gt;= b</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10102" rowspan="1" colspan="1"><samp class="ph codeph">ge</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10105" rowspan="1" colspan="1"><samp class="ph codeph">hs</samp></td>
                                          <td class="entry" valign="top" width="25%" headers="d54e10108" rowspan="1" colspan="1">n/a</td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                           </div>
                        </div>
                        <div class="topic concept nested3" id="floating-point-comparisons"><a name="floating-point-comparisons" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-comparisons" name="floating-point-comparisons" shape="rect">9.3.1.2.&nbsp;Floating Point Comparisons</a></h3>
                           <div class="body conbody">
                              <p class="p">
                                 The ordered floating-point comparisons are <samp class="ph codeph">eq</samp>,
                                 <samp class="ph codeph">ne</samp>, <samp class="ph codeph">lt</samp>, <samp class="ph codeph">le</samp>,
                                 <samp class="ph codeph">gt</samp>, and <samp class="ph codeph">ge</samp>. If either operand is
                                 <samp class="ph codeph">NaN</samp>, the result is <samp class="ph codeph">False</samp>. <a class="xref" href="index.html#floating-point-comparisons__floating-point-operators" shape="rect">Table 20</a>
                                 lists the floating-point comparison operators.
                                 
                              </p>
                              <div class="tablenoborder"><a name="floating-point-comparisons__floating-point-operators" shape="rect">
                                    <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="floating-point-comparisons__floating-point-operators" class="table" frame="border" border="1" rules="all">
                                    <caption><span class="tablecap">Table 20. Floating-Point Comparison Operators</span></caption>
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="60%" id="d54e10325" rowspan="1" colspan="1">Meaning</th>
                                          <th class="entry" valign="top" width="40%" id="d54e10328" rowspan="1" colspan="1">Floating-Point Operator</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10325" rowspan="1" colspan="1"><samp class="ph codeph">a == b &amp;&amp; !isNaN(a) &amp;&amp; !isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10328" rowspan="1" colspan="1"><samp class="ph codeph">eq</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10325" rowspan="1" colspan="1"><samp class="ph codeph">a != b &amp;&amp; !isNaN(a) &amp;&amp; !isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10328" rowspan="1" colspan="1"><samp class="ph codeph">ne</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10325" rowspan="1" colspan="1"><samp class="ph codeph">a &lt; b &amp;&amp; !isNaN(a) &amp;&amp; !isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10328" rowspan="1" colspan="1"><samp class="ph codeph">lt</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10325" rowspan="1" colspan="1"><samp class="ph codeph">a &lt;= b &amp;&amp; !isNaN(a) &amp;&amp; !isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10328" rowspan="1" colspan="1"><samp class="ph codeph">le</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10325" rowspan="1" colspan="1"><samp class="ph codeph">a &gt; b &amp;&amp; !isNaN(a) &amp;&amp; !isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10328" rowspan="1" colspan="1"><samp class="ph codeph">gt</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10325" rowspan="1" colspan="1"><samp class="ph codeph">a &gt;= b &amp;&amp; !isNaN(a) &amp;&amp; !isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10328" rowspan="1" colspan="1"><samp class="ph codeph">ge</samp></td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <p class="p">
                                 To aid comparison operations in the presence of <samp class="ph codeph">NaN</samp>
                                 values, unordered floating-point comparisons are provided:
                                 <samp class="ph codeph">equ</samp>, <samp class="ph codeph">neu</samp>, <samp class="ph codeph">ltu</samp>,
                                 <samp class="ph codeph">leu</samp>, <samp class="ph codeph">gtu</samp>, and <samp class="ph codeph">geu</samp>. If
                                 both operands are numeric values (not <samp class="ph codeph">NaN</samp>), then the
                                 comparison has the same result as its ordered counterpart. If either
                                 operand is <samp class="ph codeph">NaN</samp>, then the result of the comparison is
                                 <samp class="ph codeph">True</samp>.
                                 
                              </p>
                              <p class="p"><a class="xref" href="index.html#floating-point-comparisons__floating-point-operators-nan" shape="rect">Table 21</a>
                                 lists the floating-point comparison operators accepting
                                 <samp class="ph codeph">NaN</samp> values.
                                 
                              </p>
                              <div class="tablenoborder"><a name="floating-point-comparisons__floating-point-operators-nan" shape="rect">
                                    <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="floating-point-comparisons__floating-point-operators-nan" class="table" frame="border" border="1" rules="all">
                                    <caption><span class="tablecap">Table 21.  Floating-Point Comparison Operators Accepting NaN</span></caption>
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="60%" id="d54e10487" rowspan="1" colspan="1">Meaning</th>
                                          <th class="entry" valign="top" width="40%" id="d54e10490" rowspan="1" colspan="1">Floating-Point Operator</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10487" rowspan="1" colspan="1"><samp class="ph codeph">a == b || isNaN(a) || isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10490" rowspan="1" colspan="1"><samp class="ph codeph">equ</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10487" rowspan="1" colspan="1"><samp class="ph codeph">a != b || isNaN(a) || isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10490" rowspan="1" colspan="1"><samp class="ph codeph">neu</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10487" rowspan="1" colspan="1"><samp class="ph codeph">a &lt; b || isNaN(a) || isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10490" rowspan="1" colspan="1"><samp class="ph codeph">ltu</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10487" rowspan="1" colspan="1"><samp class="ph codeph">a &lt;= b || isNaN(a) || isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10490" rowspan="1" colspan="1"><samp class="ph codeph">leu</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10487" rowspan="1" colspan="1"><samp class="ph codeph">a &gt; b || isNaN(a) || isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10490" rowspan="1" colspan="1"><samp class="ph codeph">gtu</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10487" rowspan="1" colspan="1"><samp class="ph codeph">a &gt;= b || isNaN(a) || isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10490" rowspan="1" colspan="1"><samp class="ph codeph">geu</samp></td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <p class="p">
                                 To test for <samp class="ph codeph">NaN</samp> values, two operators
                                 <samp class="ph codeph">num</samp> (<samp class="ph codeph">numeric</samp>) and <samp class="ph codeph">nan</samp>
                                 (<samp class="ph codeph">isNaN</samp>) are provided. <samp class="ph codeph">num</samp> returns
                                 <samp class="ph codeph">True</samp> if both operands are numeric values (not
                                 <samp class="ph codeph">NaN</samp>), and <samp class="ph codeph">nan</samp> returns
                                 <samp class="ph codeph">True</samp> if either operand is <samp class="ph codeph">NaN</samp>. <a class="xref" href="index.html#floating-point-comparisons__floating-point-operators-testing-nan" shape="rect">Table 22</a>
                                 lists the floating-point comparison operators testing for <samp class="ph codeph">NaN</samp> values.
                                 
                              </p>
                              <div class="tablenoborder"><a name="floating-point-comparisons__floating-point-operators-testing-nan" shape="rect">
                                    <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="floating-point-comparisons__floating-point-operators-testing-nan" class="table" frame="border" border="1" rules="all">
                                    <caption><span class="tablecap">Table 22.  Floating-Point Comparison Operators Testing for NaN</span></caption>
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="60%" id="d54e10651" rowspan="1" colspan="1">Meaning</th>
                                          <th class="entry" valign="top" width="40%" id="d54e10654" rowspan="1" colspan="1">Floating-Point Operator</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10651" rowspan="1" colspan="1"><samp class="ph codeph">!isNaN(a) &amp;&amp; !isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10654" rowspan="1" colspan="1"><samp class="ph codeph">num</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="60%" headers="d54e10651" rowspan="1" colspan="1"><samp class="ph codeph">isNaN(a) || isNaN(b)</samp></td>
                                          <td class="entry" valign="top" width="40%" headers="d54e10654" rowspan="1" colspan="1"><samp class="ph codeph">nan</samp></td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="manipulating-predicates"><a name="manipulating-predicates" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#manipulating-predicates" name="manipulating-predicates" shape="rect">9.3.2.&nbsp;Manipulating Predicates</a></h3>
                        <div class="body conbody">
                           <p class="p">Predicate values may be computed and manipulated using the following instructions: <samp class="ph codeph">and</samp>, <samp class="ph codeph">or</samp>, <samp class="ph codeph">xor</samp>, <samp class="ph codeph">not</samp>, and <samp class="ph codeph">mov</samp>. 
                           </p>
                           <div class="p">There is no direct conversion between predicates and integer values, and no direct way to load or store predicate register
                              values. However, <samp class="ph codeph">setp</samp> can be used to generate a predicate from an integer, and the predicate-based select (<samp class="ph codeph">selp</samp>) instruction can be used to generate an integer value based on the value of a predicate; for example:
                              			<pre xml:space="preserve">      selp.u32 %r1,1,0,%p; 	// convert predicate to 32-bit value </pre></div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="type-information-for-instructions-and-operands"><a name="type-information-for-instructions-and-operands" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#type-information-for-instructions-and-operands" name="type-information-for-instructions-and-operands" shape="rect">9.4.&nbsp;Type Information for Instructions and Operands</a></h3>
                     <div class="body conbody">
                        <div class="section">
                           <p class="p">Typed instructions must have a type-size modifier. For example, the
                              add instruction requires type and size information to properly perform
                              the addition operation (signed, unsigned, float, different sizes), and
                              this information must be specified as a suffix to the opcode. 
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Example</h3><pre xml:space="preserve">      .reg .u16 d, a, b;

      add.u16 d, a, b;    // perform a 16-bit unsigned add</pre><p class="p">Some instructions require multiple type-size modifiers, most notably
                              the data conversion instruction <samp class="ph codeph">cvt</samp>. It requires
                              separate type-size modifiers for the result and source, and these are
                              placed in the same order as the operands. For example:
                              
                           </p><pre xml:space="preserve">      .reg .u16 a;
      .reg .f32 d;

      cvt.f32.u16 d, a;   // convert 16-bit unsigned to 32-bit float</pre><p class="p">In general, an operand's type must agree with the corresponding
                              instruction-type modifier. The rules for operand and instruction type
                              conformance are as follows:
                              
                           </p>
                           <ul class="ul">
                              <li class="li">Bit-size types agree with any type of the same size. </li>
                              <li class="li">Signed and unsigned integer types agree provided they have the same
                                 size, and integer operands are silently cast to the instruction type
                                 if needed. For example, an unsigned integer operand used in a signed
                                 integer instruction will be treated as a signed integer by the
                                 instruction. 
                              </li>
                              <li class="li">Floating-point types agree only if they have the same size; i.e.,
                                 they must match exactly. 
                              </li>
                           </ul>
                           <p class="p"><a class="xref" href="index.html#type-information-for-instructions-and-operands__type-checking-rules" shape="rect">Table 23</a>
                              summarizes these type checking rules.
                           </p>
                           <div class="tablenoborder"><a name="type-information-for-instructions-and-operands__type-checking-rules" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="type-information-for-instructions-and-operands__type-checking-rules" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 23. Type Checking Rules</span></caption>
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="firstcol" rowspan="2" colspan="2" valign="top" id="d54e10812">&nbsp;</th>
                                       <th class="entry" colspan="4" align="center" valign="top" id="d54e10814" rowspan="1">Operand Type</th>
                                    </tr>
                                    <tr class="row">
                                       <th class="firstcol" valign="top" width="30.76923076923077%" id="d54e10820" rowspan="1" colspan="1"><strong class="ph b">.bX</strong></th>
                                       <th class="entry" valign="top" width="7.6923076923076925%" id="d54e10824" rowspan="1" colspan="1"><strong class="ph b">.sX</strong></th>
                                       <th class="entry" align="center" valign="top" width="15.384615384615385%" id="d54e10828" rowspan="1" colspan="1"><strong class="ph b">.uX</strong></th>
                                       <th class="entry" align="center" valign="top" width="15.384615384615385%" id="d54e10832" rowspan="1" colspan="1"><strong class="ph b">.fX</strong></th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <th class="firstcol" rowspan="5" valign="middle" width="30.76923076923077%" id="d54e10842" headers="d54e10812 d54e10820" colspan="1"><strong class="ph b">Instruction Type</strong></th>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="7.6923076923076925%" headers="d54e10842 d54e10812 d54e10824" rowspan="1" colspan="1"><strong class="ph b">.bX</strong></td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814 d54e10828" rowspan="1" colspan="1">okay</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814 d54e10832" rowspan="1" colspan="1">okay</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814" rowspan="1" colspan="1">okay</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814" rowspan="1" colspan="1">okay</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="7.6923076923076925%" headers="d54e10842 d54e10812 d54e10824" rowspan="1" colspan="1"><strong class="ph b">.sX</strong></td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814 d54e10828" rowspan="1" colspan="1">okay</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814 d54e10832" rowspan="1" colspan="1">okay</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814" rowspan="1" colspan="1">okay</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814" rowspan="1" colspan="1">invalid</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="7.6923076923076925%" headers="d54e10842 d54e10812 d54e10824" rowspan="1" colspan="1"><strong class="ph b">.uX</strong></td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814 d54e10828" rowspan="1" colspan="1">okay</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814 d54e10832" rowspan="1" colspan="1">okay</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814" rowspan="1" colspan="1">okay</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814" rowspan="1" colspan="1">invalid</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="7.6923076923076925%" headers="d54e10842 d54e10812 d54e10824" rowspan="1" colspan="1"><strong class="ph b">.fX</strong></td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814 d54e10828" rowspan="1" colspan="1">okay</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814 d54e10832" rowspan="1" colspan="1">invalid</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814" rowspan="1" colspan="1">invalid</td>
                                       <td class="entry" align="center" valign="top" width="15.384615384615385%" headers="d54e10842 d54e10814" rowspan="1" colspan="1">okay</td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                           <div class="note note"><span class="notetitle">Note:</span> Some operands have their type and size defined independently from the instruction
                              type-size. For example, the shift amount operand for left and right shift instructions
                              always has type <samp class="ph codeph">.u32</samp>, while the remaining operands have their type and
                              size determined by the instruction type.
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Example</h3><pre xml:space="preserve">// 64-bit arithmetic right shift; shift amount 'b' is .u32
    shr.s64 d,a,b;</pre></div>
                     </div>
                     <div class="topic concept nested2" id="operand-size-exceeding-instruction-type-size"><a name="operand-size-exceeding-instruction-type-size" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#operand-size-exceeding-instruction-type-size" name="operand-size-exceeding-instruction-type-size" shape="rect">9.4.1.&nbsp;Operand Size Exceeding Instruction-Type Size</a></h3>
                        <div class="body conbody">
                           <p class="p">
                              For convenience, <samp class="ph codeph">ld</samp>, <samp class="ph codeph">st</samp>, and <samp class="ph codeph">cvt</samp>
                              instructions permit source and destination data operands to be wider than the
                              instruction-type size, so that narrow values may be loaded, stored, and converted using
                              regular-width registers. For example, 8-bit or 16-bit values may be held directly in
                              32-bit or 64-bit registers when being loaded, stored, or converted to other types and
                              sizes. The operand type checking rules are relaxed for bit-size and integer (signed and
                              unsigned) instruction types; floating-point instruction types still require that the
                              operand type-size matches exactly, unless the operand is of bit-size type.
                              
                           </p>
                           <p class="p">When a source operand has a size that exceeds the instruction-type size, the source data
                              is truncated (<dfn class="term">chopped</dfn>) to the appropriate number of bits specified by the
                              instruction type-size.
                              
                           </p>
                           <p class="p"><a class="xref" href="index.html#operand-size-exceeding-instruction-type-size__relaxed-type-checking-rules-source-operands" shape="rect">Table 24</a>
                              summarizes the relaxed type-checking rules for source operands. Note that
                              some combinations may still be invalid for a particular instruction; for
                              example, the <samp class="ph codeph">cvt</samp> instruction does not support
                              <samp class="ph codeph">.bX</samp> instruction types, so those rows are invalid for
                              <samp class="ph codeph">cvt</samp>.
                           </p>
                           <div class="tablenoborder"><a name="operand-size-exceeding-instruction-type-size__relaxed-type-checking-rules-source-operands" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="operand-size-exceeding-instruction-type-size__relaxed-type-checking-rules-source-operands" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 24. Relaxed Type-checking Rules for Source Operands </span></caption>
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="firstcol" rowspan="2" colspan="2" valign="top" id="d54e11031">&nbsp;</th>
                                       <th class="entry" colspan="15" align="center" valign="top" id="d54e11033" rowspan="1">Source Operand Type</th>
                                    </tr>
                                    <tr class="row">
                                       <th class="firstcol" valign="top" width="12.08791208791209%" id="d54e11039" rowspan="1" colspan="1">b8</th>
                                       <th class="entry" valign="top" width="5.4945054945054945%" id="d54e11042" rowspan="1" colspan="1">b16</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11045" rowspan="1" colspan="1">b32</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11048" rowspan="1" colspan="1">b64</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11051" rowspan="1" colspan="1">s8</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11055" rowspan="1" colspan="1">s16</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11058" rowspan="1" colspan="1">s32</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11061" rowspan="1" colspan="1">s64</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11064" rowspan="1" colspan="1">u8</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11067" rowspan="1" colspan="1">u16</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11070" rowspan="1" colspan="1">u32</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11074" rowspan="1" colspan="1">u64</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11077" rowspan="1" colspan="1">f16</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11080" rowspan="1" colspan="1">f32</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e11083" rowspan="1" colspan="1">f64</th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <th class="firstcol" rowspan="16" valign="middle" width="12.08791208791209%" id="d54e11092" headers="d54e11031 d54e11039" colspan="1"><strong class="ph b">Instruction Type</strong></th>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">b8</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">chop</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">b16</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">chop</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">b32</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">chop</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">b64</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">-</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">s8</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">s16</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">s32</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">s64</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">u8</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">u16</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">u32</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">u64</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">f16</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">f32</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">chop</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11031 d54e11042" rowspan="1" colspan="1"><strong class="ph b">f64</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11045" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11048" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11051" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11055" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11058" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11061" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11064" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11067" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11070" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11074" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11077" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11080" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033 d54e11083" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e11092 d54e11033" rowspan="1" colspan="1">-</td>
                                    </tr>
                                    <tr class="row">
                                       <th class="firstcol" colspan="2" align="left" valign="middle" id="d54e11911" headers="d54e11031 d54e11039 d54e11042" rowspan="1"><strong class="ph b">Notes</strong></th>
                                       <td class="entry" colspan="15" align="left" valign="top" headers="d54e11911 d54e11033 d54e11045 d54e11048 d54e11051 d54e11055 d54e11058 d54e11061 d54e11064 d54e11067 d54e11070 d54e11074 d54e11077 d54e11080 d54e11083" rowspan="1">
                                          <p class="p">chop = keep only low bits that fit; "-" = allowed, but no
                                             conversion needed;
                                          </p>
                                          <p class="p">inv = invalid, parse error.</p>
                                          <ol class="ol">
                                             <li class="li">Source register size must be of equal or greater size
                                                than the instruction-type size.
                                             </li>
                                             <li class="li">Bit-size source registers may be used with any
                                                appropriately-sized instruction type. The data are
                                                truncated ("chopped") to the instruction-type size and
                                                interpreted according to the instruction type.
                                             </li>
                                             <li class="li">Integer source registers may be used with any
                                                appropriately-sized bit-size or integer instruction type.
                                                The data are truncated to the instruction-type size and
                                                interpreted according to the instruction type.
                                             </li>
                                             <li class="li">Floating-point source registers can only be used with
                                                bit-size or floating-point instruction types. When used with
                                                a narrower bit-size instruction type, the data are truncated.
                                                When used with a floating-point instruction type, the size
                                                must match exactly.
                                             </li>
                                          </ol>
                                       </td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                           <p class="p">When a destination operand has a size that exceeds the
                              instruction-type size, the destination data is zero- or sign-extended
                              to the size of the destination register. If the corresponding
                              instruction type is signed integer, the data is sign-extended;
                              otherwise, the data is zero-extended.  
                           </p>
                           <p class="p"><a class="xref" href="index.html#operand-size-exceeding-instruction-type-size__relaxed-type-checking-rules-destination-operands" shape="rect">Table 25</a>
                              summarizes the relaxed type-checking rules for destination operands.
                           </p>
                           <div class="tablenoborder"><a name="operand-size-exceeding-instruction-type-size__relaxed-type-checking-rules-destination-operands" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="operand-size-exceeding-instruction-type-size__relaxed-type-checking-rules-destination-operands" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 25. Relaxed Type-checking Rules for Destination Operands </span></caption>
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="firstcol" rowspan="2" colspan="2" valign="top" id="d54e12000">&nbsp;</th>
                                       <th class="entry" colspan="15" align="center" valign="top" id="d54e12002" rowspan="1">Destination Operand Type</th>
                                    </tr>
                                    <tr class="row">
                                       <th class="firstcol" valign="top" width="12.08791208791209%" id="d54e12008" rowspan="1" colspan="1">b8</th>
                                       <th class="entry" valign="top" width="5.4945054945054945%" id="d54e12011" rowspan="1" colspan="1">b16</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12014" rowspan="1" colspan="1">b32</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12017" rowspan="1" colspan="1">b64</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12020" rowspan="1" colspan="1">s8</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12024" rowspan="1" colspan="1">s16</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12027" rowspan="1" colspan="1">s32</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12030" rowspan="1" colspan="1">s64</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12033" rowspan="1" colspan="1">u8</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12036" rowspan="1" colspan="1">u16</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12039" rowspan="1" colspan="1">u32</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12043" rowspan="1" colspan="1">u64</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12046" rowspan="1" colspan="1">f16</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12049" rowspan="1" colspan="1">f32</th>
                                       <th class="entry" align="center" valign="top" width="5.4945054945054945%" id="d54e12052" rowspan="1" colspan="1">f64</th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <th class="firstcol" rowspan="16" valign="middle" width="12.08791208791209%" id="d54e12061" headers="d54e12000 d54e12008" colspan="1"><strong class="ph b">Instruction Type</strong></th>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">b8</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">zext</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">b16</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">zext</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">b32</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">zext</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">b64</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">-</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">s8</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">s16</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">s32</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">sext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">s64</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">u8</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">u16</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">u32</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">u64</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">f16</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">f32</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">zext</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12000 d54e12011" rowspan="1" colspan="1"><strong class="ph b">f64</strong></td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12014" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12017" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12020" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12024" rowspan="1" colspan="1">-</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12027" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12030" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12033" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12036" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12039" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12043" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12046" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12049" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002 d54e12052" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">inv</td>
                                       <td class="entry" align="center" valign="top" width="5.4945054945054945%" headers="d54e12061 d54e12002" rowspan="1" colspan="1">-</td>
                                    </tr>
                                    <tr class="row">
                                       <th class="firstcol" colspan="2" align="left" valign="middle" id="d54e12880" headers="d54e12000 d54e12008 d54e12011" rowspan="1"><strong class="ph b">Notes</strong></th>
                                       <td class="entry" colspan="15" align="left" valign="top" headers="d54e12880 d54e12002 d54e12014 d54e12017 d54e12020 d54e12024 d54e12027 d54e12030 d54e12033 d54e12036 d54e12039 d54e12043 d54e12046 d54e12049 d54e12052" rowspan="1">
                                          <p class="p">sext = sign-extend; zext = zero-extend; "-" = allowed, but no
                                             conversion needed;
                                          </p>
                                          <p class="p">inv = invalid, parse error.</p>
                                          <ol class="ol">
                                             <li class="li">Destination register size must be of equal or greater size
                                                than the instruction-type size.
                                             </li>
                                             <li class="li">Bit-size destination registers may be used with any
                                                appropriately-sized instruction type. The data are
                                                sign-extended to the destination register width for signed
                                                integer instruction types, and are zero-extended to the
                                                destination register width otherwise.
                                             </li>
                                             <li class="li">Integer destination registers may be used with any
                                                appropriately-sized bit-size or integer instruction type. The
                                                data are sign-extended to the destination register width for
                                                signed integer instruction types, and are zero-extended to
                                                the destination register width for bit-size an d unsigned
                                                integer instruction types.
                                             </li>
                                             <li class="li">Floating-point destination registers can only be used with
                                                bit-size or floating-point instruction types. When used with
                                                a narrower bit-size instruction type, the data are
                                                zero-extended. When used with a floating-point instruction
                                                type, the size must match exactly.
                                             </li>
                                          </ol>
                                       </td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="divergence-of-threads-in-control-constructs"><a name="divergence-of-threads-in-control-constructs" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#divergence-of-threads-in-control-constructs" name="divergence-of-threads-in-control-constructs" shape="rect">9.5.&nbsp;Divergence of Threads in Control Constructs</a></h3>
                     <div class="body conbody">
                        <div class="section">
                           <p class="p">Threads in a CTA execute together, at least in appearance, until they come to a conditional control construct such as a conditional
                              branch, conditional function call, or conditional return. If threads execute down different control flow paths, the threads
                              are called <dfn class="term">divergent</dfn>. If all of the threads act in unison and follow a single control flow path, the threads are called <dfn class="term">uniform</dfn>. Both situations occur often in programs.
                           </p>
                           <p class="p">A CTA with divergent threads may have lower performance than a CTA with uniformly executing threads, so it is important to
                              have divergent threads re-converge as soon as possible. All control constructs are assumed to be divergent points unless the
                              control-flow instruction is marked as uniform, using the <samp class="ph codeph">.uni</samp> suffix. For divergent control flow, the optimizing code generator automatically determines points of re-convergence. Therefore,
                              a compiler or code author targeting PTX can ignore the issue of divergent threads, but has the opportunity to improve performance
                              by marking branch points as uniform when the compiler or author can guarantee that the branch point is non-divergent.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="semantics"><a name="semantics" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#semantics" name="semantics" shape="rect">9.6.&nbsp;Semantics</a></h3>
                     <div class="body conbody">
                        <p class="p">The goal of the semantic description of an instruction is to describe the results in all cases in as simple language as possible.
                           The semantics are described using C, until C is not expressive enough.
                        </p>
                     </div>
                     <div class="topic concept nested2" id="machine-specific-semantics-of-16-bit-code"><a name="machine-specific-semantics-of-16-bit-code" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#machine-specific-semantics-of-16-bit-code" name="machine-specific-semantics-of-16-bit-code" shape="rect">9.6.1.&nbsp;Machine-Specific Semantics of 16-bit Code</a></h3>
                        <div class="body conbody">
                           <p class="p">A PTX program may execute on a GPU with either a 16-bit or a 32-bit data path. When executing on a 32-bit data path, 16-bit
                              registers in PTX are mapped to 32-bit physical registers, and 16-bit computations are <dfn class="term">promoted</dfn> to 32-bit computations.  This can lead to computational differences between code run on a 16-bit machine versus the same
                              code run on a 32-bit machine, since the promoted computation may have bits in the high-order half-word of registers that are
                              not present in 16-bit physical registers.  These extra precision bits can become visible at the application level, for example,
                              by a right-shift instruction. 
                           </p>
                           <p class="p">At the PTX language level, one solution would be to define semantics for 16-bit code that is consistent with execution on
                              a 16-bit data path. This approach introduces a performance penalty for 16-bit code executing on a 32-bit data path, since
                              the translated code would require many additional masking instructions to suppress extra precision bits in the high-order
                              half-word of 32-bit registers. 
                           </p>
                           <p class="p">Rather than introduce a performance penalty for 16-bit code running on 32-bit GPUs, the semantics of 16-bit instructions in
                              PTX is machine-specific. A compiler or programmer may chose to enforce portable, machine-independent 16-bit semantics by adding
                              explicit conversions to 16-bit values at appropriate points in the program to guarantee portability of the code. However,
                              for many performance-critical applications, this is not desirable, and for many applications the difference in execution is
                              preferable to limiting performance. 
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="instructions"><a name="instructions" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#instructions" name="instructions" shape="rect">9.7.&nbsp;Instructions</a></h3>
                     <div class="body conbody">
                        <p class="p"> All PTX instructions may be predicated. In the following descriptions, the optional guard predicate is omitted from the syntax.</p>
                     </div>
                     <div class="topic concept nested2" id="integer-arithmetic-instructions"><a name="integer-arithmetic-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions" name="integer-arithmetic-instructions" shape="rect">9.7.1.&nbsp;Integer Arithmetic Instructions</a></h3>
                        <div class="body conbody">
                           <p class="p">Integer arithmetic instructions operate on the integer types in register and constant immediate forms. The integer arithmetic
                              instructions are: 
                           </p>
                           <ul class="ul">
                              <li class="li"><samp class="ph codeph">add</samp></li>
                              <li class="li"><samp class="ph codeph">sub</samp></li>
                              <li class="li"><samp class="ph codeph">mul</samp></li>
                              <li class="li"><samp class="ph codeph">mad</samp></li>
                              <li class="li"><samp class="ph codeph">mul24</samp></li>
                              <li class="li"><samp class="ph codeph">mad24</samp></li>
                              <li class="li"><samp class="ph codeph">sad</samp></li>
                              <li class="li"><samp class="ph codeph">div</samp></li>
                              <li class="li"><samp class="ph codeph">rem</samp></li>
                              <li class="li"><samp class="ph codeph">abs</samp></li>
                              <li class="li"><samp class="ph codeph">neg</samp></li>
                              <li class="li"><samp class="ph codeph">min</samp></li>
                              <li class="li"><samp class="ph codeph">max</samp></li>
                              <li class="li"><samp class="ph codeph">popc</samp></li>
                              <li class="li"><samp class="ph codeph">clz</samp></li>
                              <li class="li"><samp class="ph codeph">bfind</samp></li>
                              <li class="li"><samp class="ph codeph">fns</samp></li>
                              <li class="li"><samp class="ph codeph">brev</samp></li>
                              <li class="li"><samp class="ph codeph">bfe</samp></li>
                              <li class="li"><samp class="ph codeph">bfi</samp></li>
                              <li class="li"><samp class="ph codeph">dp4a</samp></li>
                              <li class="li"><samp class="ph codeph">dp2a</samp></li>
                           </ul>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-add"><a name="integer-arithmetic-instructions-add" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-add" name="integer-arithmetic-instructions-add" shape="rect">9.7.1.1.&nbsp;Integer Arithmetic Instructions: add</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">add</h5>
                                 <p class="p">Add two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">add.type       d, a, b;
add{.sat}.s32  d, a, b;     // .sat applies only to .s32

.type = { .u16, .u32, .u64,
          .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs addition and writes the resulting value into a destination register.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a + b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 Saturation modifier: 
                                 <dl class="dl">
                                    <dt class="dt dlterm">.sat</dt>
                                    <dd class="dd">limits result to <samp class="ph codeph">MININT..MAXINT</samp> (no overflow) for the size
                                       of the operation. Applies only to <samp class="ph codeph">.s32</samp> type.
                                    </dd>
                                 </dl>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">@p  add.u32     x,y,z;
    add.sat.s32 c,c,1;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-sub"><a name="integer-arithmetic-instructions-sub" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-sub" name="integer-arithmetic-instructions-sub" shape="rect">9.7.1.2.&nbsp;Integer Arithmetic Instructions: sub</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">sub</h5>
                                 <p class="p">Subtract one value from another.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">sub.type       d, a, b;
sub{.sat}.s32  d, a, b;     // .sat applies only to .s32

.type = { .u16, .u32, .u64,
          .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs subtraction and writes the resulting value into a destination register.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a - b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p">Saturation modifier:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.sat</samp></dt>
                                       <dd class="dd">limits result to <samp class="ph codeph">MININT..MAXINT</samp> (no overflow) for the size
                                          of the operation. Applies only to <samp class="ph codeph">.s32</samp> type.
                                       </dd>
                                    </dl>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    sub.s32 c,a,b;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-mul"><a name="integer-arithmetic-instructions-mul" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-mul" name="integer-arithmetic-instructions-mul" shape="rect">9.7.1.3.&nbsp;Integer Arithmetic Instructions: mul</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">mul</h5>
                                 <p class="p">Multiply two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">mul{.hi,.lo,.wide}.type  d, a, b;

.type = { .u16, .u32, .u64,
          .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute the product of two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">t = a * b;
n = bitwidth of type;
d = t;            // for .wide 
d = t&lt;2n-1..n&gt;;   // for .hi variant
d = t&lt;n-1..0&gt;;    // for .lo variant</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">The type of the operation represents the types of the <samp class="ph codeph">a</samp> and
                                    <samp class="ph codeph">b</samp> operands. If <samp class="ph codeph">.hi</samp> or <samp class="ph codeph">.lo</samp> is
                                    specified, then <samp class="ph codeph">d</samp> is the same size as <samp class="ph codeph">a</samp> and
                                    <samp class="ph codeph">b</samp>, and either the upper or lower half of the result is written to
                                    the destination register. If <samp class="ph codeph">.wide</samp> is specified, then
                                    <samp class="ph codeph">d</samp> is twice as wide as <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> to
                                    receive the full result of the multiplication.
                                 </p>
                                 <p class="p">The <samp class="ph codeph">.wide</samp> suffix is supported only for 16- and 32-bit integer
                                    types.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    mul.wide.s16 fa,fxs,fys;   // 16*16 bits yields 32 bits
    mul.lo.s16 fa,fxs,fys;     // 16*16 bits, save only the low 16 bits
    mul.wide.s32 z,x,y;        // 32*32 bits, creates 64 bit result</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-mad"><a name="integer-arithmetic-instructions-mad" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-mad" name="integer-arithmetic-instructions-mad" shape="rect">9.7.1.4.&nbsp;Integer Arithmetic Instructions: mad</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">mad</h5>
                                 <p class="p">Multiply two values, optionally extract the high or low half of the intermediate
                                    result, and add a third value.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">mad{.hi,.lo,.wide}.type  d, a, b, c;
mad.hi.sat.s32           d, a, b, c;

.type = { .u16, .u32, .u64,
          .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Multiplies two values, optionally extracts the high or low half of the intermediate
                                    result, and adds a third value. Writes the result into a destination register.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">t = a * b;
n = bitwidth of type;
d = t + c;           // for .wide
d = t&lt;2n-1..n&gt; + c;  // for .hi variant
d = t&lt;n-1..0&gt; + c;   // for .lo variant</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">The type of the operation represents the types of the <samp class="ph codeph">a</samp> and
                                    <samp class="ph codeph">b</samp> operands. If .hi or .lo is specified, then <samp class="ph codeph">d</samp> and
                                    <samp class="ph codeph">c</samp> are the same size as <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp>,
                                    and either the upper or lower half of the result is written to the destination
                                    register. If <samp class="ph codeph">.wide</samp> is specified, then <samp class="ph codeph">d</samp> and
                                    <samp class="ph codeph">c</samp> are twice as wide as <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> to
                                    receive the result of the multiplication.
                                 </p>
                                 <p class="p">The <samp class="ph codeph">.wide</samp> suffix is supported only for 16-bit and 32-bit integer
                                    types.
                                 </p>
                                 <p class="p">Saturation modifier:</p>
                                 <dl class="dl">
                                    <dt class="dt dlterm"><samp class="ph codeph">.sat</samp></dt>
                                    <dd class="dd">
                                       <p class="p">limits result to <samp class="ph codeph">MININT..MAXINT</samp> (no overflow) for the
                                          size of the operation.
                                       </p>
                                       <p class="p">Applies only to <samp class="ph codeph">.s32</samp> type in <samp class="ph codeph">.hi</samp>
                                          mode.
                                       </p>
                                    </dd>
                                 </dl>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">@p  mad.lo.s32 d,a,b,c;
    mad.lo.s32 r,p,q,r;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-mul24"><a name="integer-arithmetic-instructions-mul24" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-mul24" name="integer-arithmetic-instructions-mul24" shape="rect">9.7.1.5.&nbsp;Integer Arithmetic Instructions: mul24</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">mul24</h5>
                                 <p class="p">Multiply two 24-bit integer values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">mul24{.hi,.lo}.type  d, a, b;

.type = { .u32, .s32 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute the product of two 24-bit integer values held in 32-bit source registers, and
                                    return either the high or low 32-bits of the 48-bit result.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">t = a * b;
d = t&lt;47..16&gt;;    // for .hi variant
d = t&lt;31..0&gt;;     // for .lo variant</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Integer multiplication yields a result that is twice the size of the input operands,
                                    i.e., 48-bits.
                                 </p>
                                 <p class="p"><samp class="ph codeph">mul24.hi</samp> performs a 24x24-bit multiply and returns the high 32 bits
                                    of the 48-bit result.
                                 </p>
                                 <p class="p"><samp class="ph codeph">mul24.lo</samp> performs a 24x24-bit multiply and returns the low 32 bits
                                    of the 48-bit result.
                                 </p>
                                 <p class="p">All operands are of the same type and size.</p>
                                 <p class="p"><samp class="ph codeph">mul24.hi</samp> may be less efficient on machines without hardware support
                                    for 24-bit multiply.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    mul24.lo.s32 d,a,b;   // low 32-bits of 24x24-bit signed multiply.</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-mad24"><a name="integer-arithmetic-instructions-mad24" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-mad24" name="integer-arithmetic-instructions-mad24" shape="rect">9.7.1.6.&nbsp;Integer Arithmetic Instructions: mad24</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">mad24</h5>
                                 <p class="p">Multiply two 24-bit integer values and add a third value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">mad24{.hi,.lo}.type  d, a, b, c;
mad24.hi.sat.s32     d, a, b, c;

.type = { .u32, .s32 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute the product of two 24-bit integer values held in 32-bit source registers, and
                                    add a third, 32-bit value to either the high or low 32-bits of the 48-bit result.
                                    Return either the high or low 32-bits of the 48-bit result.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">t = a * b;
d = t&lt;47..16&gt; + c;   // for .hi variant
d = t&lt;31..0&gt; + c;    // for .lo variant</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Integer multiplication yields a result that is twice the size of the input operands,
                                    i.e., 48-bits.
                                 </p>
                                 <p class="p"><samp class="ph codeph">mad24.hi</samp> performs a 24x24-bit multiply and adds the high 32 bits of
                                    the 48-bit result to a third value.
                                 </p>
                                 <p class="p"><samp class="ph codeph">mad24.lo</samp> performs a 24x24-bit multiply and adds the low 32 bits of
                                    the 48-bit result to a third value.
                                 </p>
                                 <p class="p">All operands are of the same type and size.</p>
                                 <div class="p">Saturation modifier:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.sat</samp></dt>
                                       <dd class="dd">limits result of 32-bit signed addition to <samp class="ph codeph">MININT..MAXINT</samp>
                                          (no overflow). Applies only to <samp class="ph codeph">.s32</samp> type in .hi mode.
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p"><samp class="ph codeph">mad24.hi</samp> may be less efficient on machines without hardware support
                                    for 24-bit multiply.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">mad24.lo.s32 d,a,b,c;   // low 32-bits of 24x24-bit signed multiply.</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-sad"><a name="integer-arithmetic-instructions-sad" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-sad" name="integer-arithmetic-instructions-sad" shape="rect">9.7.1.7.&nbsp;Integer Arithmetic Instructions: sad</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">sad</h5>
                                 <p class="p">Sum of absolute differences.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">sad.type  d, a, b, c;

.type = { .u16, .u32, .u64,
          .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Adds the absolute value of <samp class="ph codeph">a-b</samp> to <samp class="ph codeph">c</samp> and writes the
                                    resulting value into <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = c + ((a&lt;b) ? b-a : a-b);</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    sad.s32  d,a,b,c;
    sad.u32  d,a,b,d;  // running sum</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-div"><a name="integer-arithmetic-instructions-div" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-div" name="integer-arithmetic-instructions-div" shape="rect">9.7.1.8.&nbsp;Integer Arithmetic Instructions: div</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">div</h5>
                                 <p class="p">Divide one value by another.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">div.type  d, a, b;

.type = { .u16, .u32, .u64,
          .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Divides <samp class="ph codeph">a</samp> by <samp class="ph codeph">b</samp>, stores result in
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a / b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Division by zero yields an unspecified, machine-specific value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    div.s32  b,n,i;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-rem"><a name="integer-arithmetic-instructions-rem" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-rem" name="integer-arithmetic-instructions-rem" shape="rect">9.7.1.9.&nbsp;Integer Arithmetic Instructions: rem</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">rem</h5>
                                 <p class="p">The remainder of integer division.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">rem.type  d, a, b;

.type = { .u16, .u32, .u64,
          .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Divides <samp class="ph codeph">a</samp> by <samp class="ph codeph">b</samp>, store the remainder in
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a % b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">The behavior for negative numbers is machine-dependent and depends on whether divide
                                    rounds towards zero or negative infinity.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    rem.s32  x,x,8;    // x = x%8;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-abs"><a name="integer-arithmetic-instructions-abs" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-abs" name="integer-arithmetic-instructions-abs" shape="rect">9.7.1.10.&nbsp;Integer Arithmetic Instructions: abs</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">abs</h5>
                                 <p class="p">Absolute value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">abs.type  d, a;

.type = { .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Take the absolute value of <samp class="ph codeph">a</samp> and store it in <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = |a|;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Only for signed integers.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    abs.s32  r0,a;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-neg"><a name="integer-arithmetic-instructions-neg" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-neg" name="integer-arithmetic-instructions-neg" shape="rect">9.7.1.11.&nbsp;Integer Arithmetic Instructions: neg</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">neg</h5>
                                 <p class="p">Arithmetic negate.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">neg.type  d, a;

.type = { .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Negate the sign of <strong class="ph b">a</strong> and store the result in <strong class="ph b">d</strong>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = -a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Only for signed integers.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    neg.s32  r0,a;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-min"><a name="integer-arithmetic-instructions-min" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-min" name="integer-arithmetic-instructions-min" shape="rect">9.7.1.12.&nbsp;Integer Arithmetic Instructions: min</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">min</h5>
                                 <p class="p">Find the minimum of two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">min.type  d, a, b;

.type = { .u16, .u32, .u64,
          .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Store the minimum of <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> in
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = (a &lt; b) ? a : b; // Integer (signed and unsigned)</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Signed and unsigned differ.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    min.s32  r0,a,b;
@p  min.u16  h,i,j;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-max"><a name="integer-arithmetic-instructions-max" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-max" name="integer-arithmetic-instructions-max" shape="rect">9.7.1.13.&nbsp;Integer Arithmetic Instructions: max</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">max</h5>
                                 <p class="p">Find the maximum of two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">max.type  d, a, b;

.type = { .u16, .u32, .u64,
          .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Store the maximum of <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> in
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = (a &gt; b) ? a : b; // Integer (signed and unsigned)</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Signed and unsigned differ.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    max.u32  d,a,b;
    max.s32  q,q,0;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-popc"><a name="integer-arithmetic-instructions-popc" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-popc" name="integer-arithmetic-instructions-popc" shape="rect">9.7.1.14.&nbsp;Integer Arithmetic Instructions: popc</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">popc</h5>
                                 <p class="p">Population count.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">popc.type  d, a;

.type = { .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Count the number of one bits in <samp class="ph codeph">a</samp> and place the resulting
                                    <dfn class="term">population count</dfn> in 32-bit destination register <samp class="ph codeph">d</samp>.
                                    Operand <samp class="ph codeph">a</samp> has the instruction type and destination
                                    <samp class="ph codeph">d</samp> has type <samp class="ph codeph">.u32</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">.u32  d = 0;
while (a != 0) {
   if (a &amp; 0x1)  d++;
   a = a &gt;&gt; 1;
}   </pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">popc</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    popc.b32  d, a;
    popc.b64  cnt, X;  // cnt is .u32</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-clz"><a name="integer-arithmetic-instructions-clz" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-clz" name="integer-arithmetic-instructions-clz" shape="rect">9.7.1.15.&nbsp;Integer Arithmetic Instructions: clz</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">clz</h5>
                                 <p class="p">Count leading zeros.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">clz.type  d, a;

.type = { .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Count the number of leading zeros in <samp class="ph codeph">a</samp> starting with the
                                    most-significant bit and place the result in 32-bit destination register
                                    <samp class="ph codeph">d</samp>.&nbsp;Operand <samp class="ph codeph">a</samp> has the instruction type, and
                                    destination <samp class="ph codeph">d</samp> has type <samp class="ph codeph">.u32</samp>. For
                                    <samp class="ph codeph">.b32</samp> type, the number of leading zeros is between 0 and 32,
                                    inclusively. For<samp class="ph codeph">.b64</samp> type, the number of leading zeros is between 0
                                    and 64, inclusively.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">.u32  d = 0;
if (.type == .b32)   { max = 32; mask = 0x80000000; }
else                 { max = 64; mask = 0x8000000000000000; }

while (d &lt; max &amp;&amp; (a&amp;mask == 0) ) {
    d++;
    a = a &lt;&lt; 1;
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">clz</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    clz.b32  d, a;
    clz.b64  cnt, X;  // cnt is .u32</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-bfind"><a name="integer-arithmetic-instructions-bfind" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-bfind" name="integer-arithmetic-instructions-bfind" shape="rect">9.7.1.16.&nbsp;Integer Arithmetic Instructions: bfind</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">bfind</h5>
                                 <p class="p">Find most significant non-sign bit.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre class="pre" xml:space="preserve">bfind.type           d, a;
bfind.shiftamt.type  d, a;

.type = { .u32, .u64,
          .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Find the bit position of the most significant non-sign bit in <samp class="ph codeph">a</samp> and
                                    place the result in <samp class="ph codeph">d</samp>. Operand <samp class="ph codeph">a</samp> has the
                                    instruction type, and destination <samp class="ph codeph">d</samp> has type <samp class="ph codeph">.u32</samp>.
                                    For unsigned integers, <samp class="ph codeph">bfind</samp> returns the bit position of the most
                                    significant <samp class="ph codeph">1</samp>. For signed integers, <samp class="ph codeph">bfind</samp> returns
                                    the bit position of the most significant <samp class="ph codeph">0</samp> for negative inputs and
                                    the most significant <samp class="ph codeph">1</samp> for non-negative inputs.
                                 </p>
                                 <p class="p">If <samp class="ph codeph">.shiftamt</samp> is specified, <samp class="ph codeph">bfind</samp> returns the shift
                                    amount needed to left-shift the found bit into the most-significant bit
                                    position.
                                 </p>
                                 <p class="p"><samp class="ph codeph">bfind</samp> returns <samp class="ph codeph">0xffffffff</samp> if no non-sign bit is
                                    found.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">msb = (.type==.u32 || .type==.s32) ? 31 : 63;
// negate negative signed inputs
if ( (.type==.s32 || .type==.s64) &amp;&amp; (a &amp; (1&lt;&lt;msb)) ) {
    a = ~a;
}
.u32  d = 0xffffffff;
for (.s32 i=msb; i&gt;=0; i--) {
    if (a &amp; (1&lt;&lt;i))  { d = i; break; }
}
if (.shiftamt &amp;&amp; d != 0xffffffff)  { d = msb - d; }</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">bfind</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    bfind.u32  d, a;
    bfind.shiftamt.s64  cnt, X;  // cnt is .u32</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-fns"><a name="integer-arithmetic-instructions-fns" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-fns" name="integer-arithmetic-instructions-fns" shape="rect">9.7.1.17.&nbsp;Integer Arithmetic Instructions: fns</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">fns</h5>
                                 <p class="p">Find the n-th set bit</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">fns.b32 d, mask, base, offset;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Given a 32-bit value <samp class="ph codeph">mask</samp> and an integer value
                                    <samp class="ph codeph">base</samp> (between 0 and 31), find the n-th (given by offset) set bit in
                                    <samp class="ph codeph">mask</samp> from the <samp class="ph codeph">base</samp> bit, and store the bit position
                                    in <samp class="ph codeph">d</samp>. If not found, store 0xffffffff in <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">mask</samp> has a 32-bit type. Operand <samp class="ph codeph">base</samp> has
                                    <samp class="ph codeph">.b32</samp>, <samp class="ph codeph">.u32</samp> or <samp class="ph codeph">.s32</samp> type. Operand
                                    offset has <samp class="ph codeph">.s32</samp> type. Destination <samp class="ph codeph">d</samp> has type
                                    <samp class="ph codeph">.b32.</samp></p>
                                 <p class="p">Operand <samp class="ph codeph">base</samp> must be &lt;= 31, otherwise behavior is undefined.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = 0xffffffff;
if (offset == 0) {
    if (mask[base] == 1) {
        d = base;
    }
} else {
    pos = base;
    count = |offset| - 1;
    inc = (offset &gt; 0) ? 1 : -1;

    while ((pos &gt;= 0) &amp;&amp; (pos &lt; 32)) {
        if (mask[pos] == 1) {
            if (count == 0) {
              d = pos;
              break;
           } else {
               count = count – 1;
           }
        }
        pos = pos + inc;
    }
} </pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 6.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">fns</samp> requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    fns.b32 d, 0xaaaaaaaa, 3, 1;   // d = 3
    fns.b32 d, 0xaaaaaaaa, 3, -1;  // d = 3
    fns.b32 d, 0xaaaaaaaa, 2, 1;   // d = 3
    fns.b32 d, 0xaaaaaaaa, 2, -1;  // d = 1</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-brev"><a name="integer-arithmetic-instructions-brev" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-brev" name="integer-arithmetic-instructions-brev" shape="rect">9.7.1.18.&nbsp;Integer Arithmetic Instructions: brev</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">brev</h5>
                                 <p class="p">Bit reverse.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">brev.type  d, a;

.type = { .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Perform bitwise reversal of input.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">msb = (.type==.b32) ? 31 : 63;

for (i=0; i&lt;=msb; i++) {
    d[i] = a[msb-i];
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">brev</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    brev.b32  d, a;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-bfe"><a name="integer-arithmetic-instructions-bfe" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-bfe" name="integer-arithmetic-instructions-bfe" shape="rect">9.7.1.19.&nbsp;Integer Arithmetic Instructions: bfe</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">bfe</h5>
                                 <p class="p">Bit Field Extract.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">bfe.type  d, a, b, c;

.type = { .u32, .u64,
          .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Extract bit field from <samp class="ph codeph">a</samp> and place the zero or sign-extended result
                                    in <samp class="ph codeph">d</samp>. Source <samp class="ph codeph">b</samp> gives the bit field starting bit
                                    position, and source <samp class="ph codeph">c</samp> gives the bit field length in bits.
                                 </p>
                                 <p class="p">Operands <samp class="ph codeph">a</samp> and <samp class="ph codeph">d</samp> have the same type as the
                                    instruction type. Operands <samp class="ph codeph">b</samp> and <samp class="ph codeph">c</samp> are type
                                    <samp class="ph codeph">.u32</samp>, but are restricted to the 8-bit value range
                                    <samp class="ph codeph">0..255</samp>.
                                 </p>
                                 <div class="p">The sign bit of the extracted field is defined as:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.u32</samp>, <samp class="ph codeph">.u64</samp>:
                                       </dt>
                                       <dd class="dd">zero</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.s32</samp>, <samp class="ph codeph">.s64</samp>:
                                       </dt>
                                       <dd class="dd"><samp class="ph codeph">msb</samp> of input a if the extracted field extends beyond the
                                          <samp class="ph codeph">msb</samp> of a <samp class="ph codeph">msb</samp> of extracted field,
                                          otherwise
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">If the bit field length is zero, the result is zero.</p>
                                 <p class="p">The destination <samp class="ph codeph">d</samp> is padded with the sign bit of the extracted
                                    field. If the start position is beyond the <samp class="ph codeph">msb</samp> of the input, the
                                    destination <samp class="ph codeph">d</samp> is filled with the replicated sign bit of the
                                    extracted field.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">msb = (.type==.u32 || .type==.s32) ? 31 : 63;
pos = b &amp; 0xff;  // pos restricted to 0..255 range
len = c &amp; 0xff;  // len restricted to 0..255 range

if (.type==.u32 || .type==.u64 || len==0)
    sbit = 0;
else
    sbit = a[min(pos+len-1,msb)];

d = 0;
for (i=0; i&lt;=msb; i++) {
    d[i] = (i&lt;len &amp;&amp; pos+i&lt;=msb) ? a[pos+i] : sbit;
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">bfe</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    bfe.b32  d,a,start,len;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-bfi"><a name="integer-arithmetic-instructions-bfi" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-bfi" name="integer-arithmetic-instructions-bfi" shape="rect">9.7.1.20.&nbsp;Integer Arithmetic Instructions: bfi</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">bfi</h5>
                                 <p class="p">Bit Field Insert.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">bfi.type  f, a, b, c, d;

.type = { .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Align and insert a bit field from <samp class="ph codeph">a</samp> into <samp class="ph codeph">b</samp>, and
                                    place the result in <samp class="ph codeph">f</samp>. Source <samp class="ph codeph">c</samp> gives the starting
                                    bit position for the insertion, and source <samp class="ph codeph">d</samp> gives the bit field
                                    length in bits.
                                 </p>
                                 <p class="p">Operands <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp>, and <samp class="ph codeph">f</samp> have the same
                                    type as the instruction type.  Operands <samp class="ph codeph">c</samp> and <samp class="ph codeph">d</samp>
                                    are type <samp class="ph codeph">.u32</samp>, but are restricted to the 8-bit value range
                                    <samp class="ph codeph">0..255</samp>.
                                 </p>
                                 <p class="p">If the bit field length is zero, the result is <samp class="ph codeph">b</samp>.
                                 </p>
                                 <p class="p">If the start position is beyond the msb of the input, the result is
                                    <samp class="ph codeph">b</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">msb = (.type==.b32) ? 31 : 63;
pos = c &amp; 0xff;  // pos restricted to 0..255 range
len = d &amp; 0xff;  // len restricted to 0..255 range

f = b;
for (i=0; i&lt;len &amp;&amp; pos+i&lt;=msb; i++) {
    f[pos+i] = a[i];
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">bfi</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    bfi.b32  d,a,b,start,len;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-dp4a"><a name="integer-arithmetic-instructions-dp4a" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-dp4a" name="integer-arithmetic-instructions-dp4a" shape="rect">9.7.1.21.&nbsp;Integer Arithmetic Instructions: dp4a</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">dp4a</h5>
                                 <p class="p">Four-way byte dot product-accumulate.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">dp4a.atype.btype  d, a, b, c;

.atype = .btype = { .u32, .s32 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Four-way byte dot product which is accumulated in 32-bit result.</p>
                                 <p class="p">Operand <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> are 32-bit inputs which hold 4 byte
                                    inputs in packed form for dot product.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">c</samp> has type <samp class="ph codeph">.u32</samp> if both
                                    <samp class="ph codeph">.atype</samp> and <samp class="ph codeph">.btype</samp> are <samp class="ph codeph">.u32</samp> else
                                    operand <samp class="ph codeph">c</samp> has type <samp class="ph codeph">.s32</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = c;

// Extract 4 bytes from a 32bit input and sign or zero extend
// based on input type.
Va = extractAndSignOrZeroExt_4(a, .atype);
Vb = extractAndSignOrZeroExt_4(b, .btype);

for (i = 0; i &lt; 4; ++i) {
    d += Va[i] * Vb[i]; 
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 5.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_61</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">dp4a.u32.u32           d0, a0, b0, c0;
dp4a.u32.s32           d1, a1, b1, c1;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="integer-arithmetic-instructions-dp2a"><a name="integer-arithmetic-instructions-dp2a" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#integer-arithmetic-instructions-dp2a" name="integer-arithmetic-instructions-dp2a" shape="rect">9.7.1.22.&nbsp;Integer Arithmetic Instructions: dp2a</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">dp2a</h5>
                                 <p class="p">Two-way dot product-accumulate.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">dp2a.mode.atype.btype  d, a, b, c;

.atype = .btype = { .u32, .s32 };
.mode = { .lo, .hi };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Two-way 16-bit to 8-bit dot product which is accumulated in 32-bit result.</p>
                                 <p class="p">Operand <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> are 32-bit inputs. Operand
                                    <samp class="ph codeph">a</samp> holds two 16-bits inputs in packed form and operand
                                    <samp class="ph codeph">b</samp> holds 4 byte inputs in packed form for dot product.
                                 </p>
                                 <p class="p">Depending on the <samp class="ph codeph">.mode</samp> specified, either lower half or upper half of
                                    operand <samp class="ph codeph">b</samp> will be used for dot product.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">c</samp> has type <samp class="ph codeph">.u32</samp> if both <samp class="ph codeph">.atype</samp>
                                    and <samp class="ph codeph">.btype</samp> are <samp class="ph codeph">.u32</samp> else operand <samp class="ph codeph">c</samp>
                                    has type <samp class="ph codeph">.s32</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = c;
// Extract two 16-bit values from a 32-bit input and sign or zero extend
// based on input type.
Va = extractAndSignOrZeroExt_2(a, .atype); 

// Extract four 8-bit values from a 32-bit input and sign or zer extend
// based on input type.
Vb = extractAndSignOrZeroExt_4(b, .btype);

b_select = (.mode == .lo) ? 0 : 2;

for (i = 0; i &lt; 2; ++i) {
    d += Va[i] * Vb[b_select + i];
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 5.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_61</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    dp2a.lo.u32.u32           d0, a0, b0, c0;
    dp2a.hi.u32.s32           d1, a1, b1, c1;</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="extended-precision-integer-arithmetic-instructions"><a name="extended-precision-integer-arithmetic-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#extended-precision-integer-arithmetic-instructions" name="extended-precision-integer-arithmetic-instructions" shape="rect">9.7.2.&nbsp;Extended-Precision Integer Arithmetic Instructions</a></h3>
                        <div class="body conbody">
                           <p class="p">Instructions <samp class="ph codeph">add.cc</samp>, <samp class="ph codeph">addc</samp>, <samp class="ph codeph">sub.cc</samp>, <samp class="ph codeph">subc</samp>, <samp class="ph codeph">mad.cc</samp> and <samp class="ph codeph">madc</samp> reference an implicitly specified condition code register (<samp class="ph codeph">CC</samp>) having a single carry flag bit (<samp class="ph codeph">CC.CF</samp>) holding carry-in/carry-out or borrow-in/borrow-out. These instructions support extended-precision integer addition, subtraction,
                              and multiplication. No other instructions access the condition code, and there is no support for setting, clearing, or testing
                              the condition code. The condition code register is not preserved across calls and is mainly intended for use in straight-line
                              code sequences for computing extended-precision integer addition, subtraction, and multiplication. 
                           </p>
                           <div class="p">The extended-precision arithmetic instructions are:
                              		
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">add.cc</samp>, <samp class="ph codeph">addc</samp></li>
                                 <li class="li"><samp class="ph codeph">sub.cc</samp>, <samp class="ph codeph">subc</samp></li>
                                 <li class="li"><samp class="ph codeph">mad.cc</samp>, <samp class="ph codeph">madc</samp></li>
                              </ul>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="extended-precision-arithmetic-instructions-add-cc"><a name="extended-precision-arithmetic-instructions-add-cc" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#extended-precision-arithmetic-instructions-add-cc" name="extended-precision-arithmetic-instructions-add-cc" shape="rect">9.7.2.1.&nbsp;Extended-Precision Arithmetic Instructions: add.cc</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">add.cc</h5>
                                 <p class="p">Add two values with carry-out.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">add.cc.type  d, a, b;

.type = { .u32, .s32, .u64, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs integer addition and writes the carry-out value into the condition
                                    code register.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a + b;</pre><p class="p">carry-out written to <samp class="ph codeph">CC.CF</samp></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">No integer rounding modifiers.</p>
                                 <p class="p">No saturation.</p>
                                 <p class="p">Behavior is the same for unsigned and signed integers.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">32-bit <samp class="ph codeph">add.cc</samp> introduced in PTX ISA version 1.2.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">add.cc</samp> introduced in PTX ISA version 4.3.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">32-bit <samp class="ph codeph">add.cc</samp> is supported on all target architectures.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">add.cc</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">@p  add.cc.u32   x1,y1,z1;   // extended-precision addition of
@p  addc.cc.u32  x2,y2,z2;   // two 128-bit values
@p  addc.cc.u32  x3,y3,z3;
@p  addc.u32     x4,y4,z4;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="extended-precision-arithmetic-instructions-addc"><a name="extended-precision-arithmetic-instructions-addc" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#extended-precision-arithmetic-instructions-addc" name="extended-precision-arithmetic-instructions-addc" shape="rect">9.7.2.2.&nbsp;Extended-Precision Arithmetic Instructions: addc</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">addc</h5>
                                 <p class="p">Add two values with carry-in and optional carry-out.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">addc{.cc}.type  d, a, b;

.type = { .u32, .s32, .u64, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs integer addition with carry-in and optionally writes the carry-out
                                    value into the condition code register.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a + b + CC.CF;</pre><p class="p">if <samp class="ph codeph">.cc</samp> specified, carry-out written to <samp class="ph codeph">CC.CF</samp></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">No integer rounding modifiers.</p>
                                 <p class="p">No saturation.</p>
                                 <p class="p">Behavior is the same for unsigned and signed integers.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">32-bit <samp class="ph codeph">addc</samp> introduced in PTX ISA version 1.2.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">addc</samp> introduced in PTX ISA version 4.3.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">32-bit <samp class="ph codeph">addc</samp> is supported on all target architectures.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">addc</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">@p  add.cc.u32   x1,y1,z1;   // extended-precision addition of
@p  addc.cc.u32  x2,y2,z2;   // two 128-bit values
@p  addc.cc.u32  x3,y3,z3;
@p  addc.u32     x4,y4,z4;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="extended-precision-arithmetic-instructions-sub-cc"><a name="extended-precision-arithmetic-instructions-sub-cc" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#extended-precision-arithmetic-instructions-sub-cc" name="extended-precision-arithmetic-instructions-sub-cc" shape="rect">9.7.2.3.&nbsp;Extended-Precision Arithmetic Instructions: sub.cc</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">sub.cc</h5>
                                 <p class="p">Subtract one value from another, with borrow-out.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">sub.cc.type  d, a, b;

.type = { .u32, .s32, .u64, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs integer subtraction and writes the borrow-out value into the
                                    condition code register.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a - b;</pre><p class="p">borrow-out written to <samp class="ph codeph">CC.CF</samp></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">No integer rounding modifiers.</p>
                                 <p class="p">No saturation.</p>
                                 <p class="p">Behavior is the same for unsigned and signed integers.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">32-bit <samp class="ph codeph">sub.cc</samp> introduced in PTX ISA version 1.2.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">sub.cc</samp> introduced in PTX ISA version 4.3.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">32-bit <samp class="ph codeph">sub.cc</samp> is supported on all target architectures.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">sub.cc</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">@p  sub.cc.u32   x1,y1,z1;   // extended-precision subtraction
@p  subc.cc.u32  x2,y2,z2;   // of two 128-bit values
@p  subc.cc.u32  x3,y3,z3;
@p  subc.u32     x4,y4,z4;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="extended-precision-arithmetic-instructions-subc"><a name="extended-precision-arithmetic-instructions-subc" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#extended-precision-arithmetic-instructions-subc" name="extended-precision-arithmetic-instructions-subc" shape="rect">9.7.2.4.&nbsp;Extended-Precision Arithmetic Instructions: subc</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">subc</h5>
                                 <p class="p">Subtract one value from another, with borrow-in and optional borrow-out.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">subc{.cc}.type  d, a, b;

.type = { .u32, .s32, .u64, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs integer subtraction with borrow-in and optionally writes the
                                    borrow-out value into the condition code register.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a  - (b + CC.CF);</pre><p class="p">if <samp class="ph codeph">.cc</samp> specified, borrow-out written to <samp class="ph codeph">CC.CF</samp></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">No integer rounding modifiers.</p>
                                 <p class="p">No saturation.</p>
                                 <p class="p">Behavior is the same for unsigned and signed integers.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">32-bit <samp class="ph codeph">subc</samp> introduced in PTX ISA version 1.2.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">subc</samp> introduced in PTX ISA version 4.3.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">32-bit <samp class="ph codeph">subc</samp> is supported on all target architectures.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">subc</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">@p  sub.cc.u32   x1,y1,z1;   // extended-precision subtraction
@p  subc.cc.u32  x2,y2,z2;   // of two 128-bit values
@p  subc.cc.u32  x3,y3,z3;
@p  subc.u32     x4,y4,z4;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="extended-precision-arithmetic-instructions-mad-cc"><a name="extended-precision-arithmetic-instructions-mad-cc" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#extended-precision-arithmetic-instructions-mad-cc" name="extended-precision-arithmetic-instructions-mad-cc" shape="rect">9.7.2.5.&nbsp;Extended-Precision Arithmetic Instructions: mad.cc</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">mad.cc</h5>
                                 <p class="p">Multiply two values, extract high or low half of result, and add a third value with
                                    carry-out.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">mad{.hi,.lo}.cc.type  d, a, b, c;

.type = { .u32, .s32, .u64, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Multiplies two values, extracts either the high or low part of the result, and
                                    adds a third value. Writes the result to the destination register and the
                                    carry-out from the addition into the condition code register.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">t = a * b;
d = t&lt;63..32&gt; + c;    // for .hi variant
d = t&lt;31..0&gt; + c;     // for .lo variant</pre><p class="p">carry-out from addition is written to <samp class="ph codeph">CC.CF</samp></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Generally used in combination with <samp class="ph codeph">madc</samp> and <samp class="ph codeph">addc</samp> to
                                    implement extended-precision multi-word multiplication. See <samp class="ph codeph">madc</samp>
                                    for an example.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">32-bit <samp class="ph codeph">mad.cc</samp> introduced in PTX ISA version 3.0.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">mad.cc</samp> introduced in PTX ISA version 4.3.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires target <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">@p  mad.lo.cc.u32 d,a,b,c;
    mad.lo.cc.u32 r,p,q,r;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="extended-precision-arithmetic-instructions-madc"><a name="extended-precision-arithmetic-instructions-madc" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#extended-precision-arithmetic-instructions-madc" name="extended-precision-arithmetic-instructions-madc" shape="rect">9.7.2.6.&nbsp;Extended-Precision Arithmetic Instructions: madc</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">madc</h5>
                                 <p class="p">Multiply two values, extract high or low half of result, and add a third value with
                                    carry-in and optional carry-out.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">madc{.hi,.lo}{.cc}.type  d, a, b, c;

.type = { .u32, .s32, .u64, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Multiplies two values, extracts either the high or low part of the result, and
                                    adds a third value along with carry-in. Writes the result to the destination
                                    register and optionally writes the carry-out from the addition into the condition
                                    code register.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">t = a * b;
d = t&lt;63..32&gt; + c + CC.CF;     // for .hi variant
d = t&lt;31..0&gt; + c + CC.CF;      // for .lo variant</pre><p class="p">if <samp class="ph codeph">.cc</samp> specified, carry-out from addition is written to
                                    <samp class="ph codeph">CC.CF</samp></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Generally used in combination with <samp class="ph codeph">mad.cc</samp> and <samp class="ph codeph">addc</samp>
                                    to implement extended-precision multi-word multiplication. See example below.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">32-bit <samp class="ph codeph">madc</samp> introduced in PTX ISA version 3.0.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">madc</samp> introduced in PTX ISA version 4.3.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires target <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">// extended-precision multiply:  [r3,r2,r1,r0] = [r5,r4] * [r7,r6]
mul.lo.u32     r0,r4,r6;      // r0=(r4*r6).[31:0], no carry-out
mul.hi.u32     r1,r4,r6;      // r1=(r4*r6).[63:32], no carry-out
mad.lo.cc.u32  r1,r5,r6,r1;   // r1+=(r5*r6).[31:0], may carry-out
madc.hi.u32    r2,r5,r6,0;    // r2 =(r5*r6).[63:32]+carry-in,
                              // no carry-out
mad.lo.cc.u32   r1,r4,r7,r1;  // r1+=(r4*r7).[31:0], may carry-out
madc.hi.cc.u32  r2,r4,r7,r2;  // r2+=(r4*r7).[63:32]+carry-in,
                              // may carry-out
addc.u32        r3,0,0;       // r3 = carry-in, no carry-out
mad.lo.cc.u32   r2,r5,r7,r2;  // r2+=(r5*r7).[31:0], may carry-out
madc.hi.u32     r3,r5,r7,r3;  // r3+=(r5*r7).[63:32]+carry-in
</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="floating-point-instructions"><a name="floating-point-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions" name="floating-point-instructions" shape="rect">9.7.3.&nbsp;Floating-Point Instructions</a></h3>
                        <div class="body conbody">
                           <p class="p">Floating-point instructions operate on <samp class="ph codeph">.f32</samp> and
                              <samp class="ph codeph">.f64</samp> register operands and constant immediate values.
                              The floating-point instructions are:
                           </p>
                           <ul class="ul">
                              <li class="li"><samp class="ph codeph">testp</samp></li>
                              <li class="li"><samp class="ph codeph">copysign</samp></li>
                              <li class="li"><samp class="ph codeph">add</samp></li>
                              <li class="li"><samp class="ph codeph">sub</samp></li>
                              <li class="li"><samp class="ph codeph">mul</samp></li>
                              <li class="li"><samp class="ph codeph">fma</samp></li>
                              <li class="li"><samp class="ph codeph">mad</samp></li>
                              <li class="li"><samp class="ph codeph">div</samp></li>
                              <li class="li"><samp class="ph codeph">abs</samp></li>
                              <li class="li"><samp class="ph codeph">neg</samp></li>
                              <li class="li"><samp class="ph codeph">min</samp></li>
                              <li class="li"><samp class="ph codeph">max</samp></li>
                              <li class="li"><samp class="ph codeph">rcp</samp></li>
                              <li class="li"><samp class="ph codeph">sqrt</samp></li>
                              <li class="li"><samp class="ph codeph">rsqrt</samp></li>
                              <li class="li"><samp class="ph codeph">sin</samp></li>
                              <li class="li"><samp class="ph codeph">cos</samp></li>
                              <li class="li"><samp class="ph codeph">lg2</samp></li>
                              <li class="li"><samp class="ph codeph">ex2</samp></li>
                              <li class="li"><samp class="ph codeph">tanh</samp></li>
                           </ul>
                           <p class="p">Instructions that support rounding modifiers are IEEE-754 compliant.
                              Double-precision instructions support subnormal inputs and results.
                              Single-precision instructions support subnormal inputs and results by
                              default for <samp class="ph codeph">sm_20</samp> and subsequent targets, and flush
                              subnormal inputs and results to sign-preserving zero for
                              <samp class="ph codeph">sm_1x</samp> targets. The optional <samp class="ph codeph">.ftz</samp>
                              modifier on single-precision instructions provides backward compatibility
                              with <samp class="ph codeph">sm_1x</samp> targets by flushing subnormal inputs and
                              results to sign-preserving zero regardless of the target architecture.
                              
                           </p>
                           <p class="p">Single-precision <samp class="ph codeph">add</samp>, <samp class="ph codeph">sub</samp>,
                              <samp class="ph codeph">mul</samp>, and <samp class="ph codeph">mad</samp> support saturation of
                              results to the range [0.0, 1.0], with <samp class="ph codeph">NaN</samp>s being flushed
                              to positive zero. <samp class="ph codeph">NaN</samp> payloads are supported for
                              double-precision instructions (except for
                              <samp class="ph codeph">rcp.approx.ftz.f64</samp> and <samp class="ph codeph">rsqrt.approx.ftz.f64</samp>, which maps
                              input <samp class="ph codeph">NaN</samp>s to a canonical <samp class="ph codeph">NaN</samp>).
                              Single-precision instructions return an unspecified <samp class="ph codeph">NaN</samp>.
                              Note that future implementations may support <samp class="ph codeph">NaN</samp>
                              payloads for single-precision instructions, so PTX programs should not
                              rely on the specific single-precision <samp class="ph codeph">NaN</samp>s being
                              generated. 
                           </p>
                           <p class="p"><a class="xref" href="index.html#floating-point-instructions__summary-of-floating-point-instructions" shape="rect">Table 26</a>
                              summarizes floating-point instructions in PTX.
                           </p>
                           <div class="tablenoborder"><a name="floating-point-instructions__summary-of-floating-point-instructions" shape="rect">
                                 <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="floating-point-instructions__summary-of-floating-point-instructions" class="table" frame="border" border="1" rules="all">
                                 <caption><span class="tablecap">Table 26. Summary of Floating-Point Instructions</span></caption>
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="entry" valign="top" width="36.84210526315789%" id="d54e16416" rowspan="1" colspan="1">Instruction</th>
                                       <th class="entry" align="center" valign="top" width="5.263157894736842%" id="d54e16419" rowspan="1" colspan="1">.rn</th>
                                       <th class="entry" align="center" valign="top" width="5.263157894736842%" id="d54e16422" rowspan="1" colspan="1">.rz</th>
                                       <th class="entry" align="center" valign="top" width="5.263157894736842%" id="d54e16425" rowspan="1" colspan="1">.rm</th>
                                       <th class="entry" align="center" valign="top" width="5.263157894736842%" id="d54e16428" rowspan="1" colspan="1">.rp</th>
                                       <th class="entry" align="center" valign="top" width="5.263157894736842%" id="d54e16432" rowspan="1" colspan="1">.ftz</th>
                                       <th class="entry" align="center" valign="top" width="5.263157894736842%" id="d54e16435" rowspan="1" colspan="1">.sat</th>
                                       <th class="entry" valign="top" width="31.57894736842105%" id="d54e16438" rowspan="1" colspan="1">Notes</th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">{add,sub,mul}.rnd.f32</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">x</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">If no rounding modifier is specified, default is
                                          <samp class="ph codeph">.rn</samp> and instructions may be folded into a
                                          multiply-add.
                                       </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">{add,sub,mul}.rnd.f64</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">If no rounding modifier is specified, default is
                                          <samp class="ph codeph">.rn</samp> and instructions may be folded into a
                                          multiply-add.
                                       </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">mad.f32</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">x</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">
                                          <p class="p"><samp class="ph codeph">.target sm_1x</samp></p>
                                          <p class="p">No rounding modifier.</p>
                                       </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">{mad,fma}.rnd.f32</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">x</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">
                                          <p class="p"><samp class="ph codeph">.target sm_20</samp> or higher
                                          </p>
                                          <p class="p"><samp class="ph codeph">mad.f32</samp> and <samp class="ph codeph">fma.f32</samp> are
                                             the same.
                                          </p>
                                       </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">{mad,fma}.rnd.f64</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1"><samp class="ph codeph">mad.f64</samp> and <samp class="ph codeph">fma.f64</samp> are
                                          the same.
                                       </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">div.full.f32</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">No rounding modifier.</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">{div,rcp,sqrt}.approx.f32</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">n/a</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">rcp.approx.ftz.f64</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1"><samp class="ph codeph">.target sm_20</samp> or higher
                                       </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">{div,rcp,sqrt}.rnd.f32</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1"><samp class="ph codeph">.target sm_20</samp> or higher
                                       </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">{div,rcp,sqrt}.rnd.f64</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1"><samp class="ph codeph">.target sm_20</samp> or higher
                                       </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">{abs,neg,min,max}.f32</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">{abs,neg,min,max}.f64</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">rsqrt.approx.f32</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">rsqrt.approx.f64</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">rsqrt.approx.ftz.f64</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1"><samp class="ph codeph">.target sm_20</samp> or higher
                                       </td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">{sin,cos,lg2,ex2}.approx.f32</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">x</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">&nbsp;</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="36.84210526315789%" headers="d54e16416" rowspan="1" colspan="1"><samp class="ph codeph">tanh.approx.f32</samp></td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16419" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16422" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16425" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16428" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16432" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" align="center" valign="top" width="5.263157894736842%" headers="d54e16435" rowspan="1" colspan="1">n/a</td>
                                       <td class="entry" valign="top" width="31.57894736842105%" headers="d54e16438" rowspan="1" colspan="1">.target <samp class="ph codeph">sm_75</samp> or higher
                                       </td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-testp"><a name="floating-point-instructions-testp" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-testp" name="floating-point-instructions-testp" shape="rect">9.7.3.1.&nbsp;Floating Point Instructions: testp</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">testp</h5>
                                 <p class="p">Test floating-point property.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">testp.op.type  p, a;  // result is .pred

.op   = { .finite, .infinite,
          .number, .notanumber,
          .normal, .subnormal };
.type = { .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p"><samp class="ph codeph">testp</samp> tests common properties of floating-point numbers and returns
                                    a predicate value of <samp class="ph codeph">1</samp> if <samp class="ph codeph">True</samp> and
                                    <samp class="ph codeph">0</samp> if <samp class="ph codeph">False</samp>.
                                 </p>
                                 <dl class="dl">
                                    <dt class="dt dlterm"><samp class="ph codeph">testp.finite</samp></dt>
                                    <dd class="dd"><samp class="ph codeph">True</samp> if the input is not infinite or
                                       <samp class="ph codeph">NaN</samp></dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">testp.infinite</samp></dt>
                                    <dd class="dd"><samp class="ph codeph">True</samp> if the input is positive or negative infinity
                                    </dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">testp.number</samp></dt>
                                    <dd class="dd"><samp class="ph codeph">True</samp> if the input is not <samp class="ph codeph">NaN</samp></dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">testp.notanumber</samp></dt>
                                    <dd class="dd"><samp class="ph codeph">True</samp> if the input is <samp class="ph codeph">NaN</samp></dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">testp.normal</samp></dt>
                                    <dd class="dd"><samp class="ph codeph">True</samp> if the input is a normal number (not
                                       <samp class="ph codeph">NaN</samp>, not infinity)
                                    </dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">testp.subnormal</samp></dt>
                                    <dd class="dd"><samp class="ph codeph">True</samp> if the input is a subnormal number (not
                                       <samp class="ph codeph">NaN</samp>, not infinity)
                                    </dd>
                                 </dl>
                                 <p class="p">As a special case, positive and negative zero are considered normal numbers.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    testp.notanumber.f32  isnan, f0;
    testp.infinite.f64    p, X;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-copysign"><a name="floating-point-instructions-copysign" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-copysign" name="floating-point-instructions-copysign" shape="rect">9.7.3.2.&nbsp;Floating Point Instructions: copysign</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">copysign</h5>
                                 <p class="p">Copy sign of one input to another.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">copysign.type  d, a, b;

.type = { .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Copy sign bit of <samp class="ph codeph">a</samp> into value of <samp class="ph codeph">b</samp>, and return the
                                    result as <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    copysign.f32  x, y, z;
    copysign.f64  A, B, C;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-add"><a name="floating-point-instructions-add" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-add" name="floating-point-instructions-add" shape="rect">9.7.3.3.&nbsp;Floating Point Instructions: add</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">add</h5>
                                 <p class="p">Add two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">add{.rnd}{.ftz}{.sat}.f32  d, a, b;
add{.rnd}.f64              d, a, b;

.rnd = { .rn, .rz, .rm, .rp };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs addition and writes the resulting value into a destination register.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a + b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p">Rounding modifiers (default is <samp class="ph codeph">.rn</samp>):
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rz</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards zero</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rm</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards negative infinity</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rp</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards positive infinity</dd>
                                    </dl>
                                 </div>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">add.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">add.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">add.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">Saturation modifier:</p>
                                 <p class="p"><samp class="ph codeph">add.sat.f32</samp> clamps the result to [0.0, 1.0]. <samp class="ph codeph">NaN</samp>
                                    results are flushed to <samp class="ph codeph">+0.0f</samp>.
                                 </p>
                                 <p class="p">An add instruction with an explicit rounding modifier treated conservatively by the
                                    code optimizer. An add instruction with no rounding modifier defaults to
                                    round-to-nearest-even and may be optimized aggressively by the code optimizer. In
                                    particular, mul/add sequences with no rounding modifiers may be optimized to use
                                    fused-multiply-add instructions on the target device.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">add.f32</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">add.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                                 <p class="p">Rounding modifiers have the following target requirements:</p>
                                 <dl class="dl">
                                    <dt class="dt dlterm"><samp class="ph codeph">.rn</samp>, <samp class="ph codeph">.rz</samp></dt>
                                    <dd class="dd">available for all targets</dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">.rm</samp>, <samp class="ph codeph">.rp</samp></dt>
                                    <dd class="dd">
                                       <p class="p">for <samp class="ph codeph">add.f64</samp>, requires <samp class="ph codeph">sm_13</samp> or
                                          higher.
                                       </p>
                                       <p class="p">for <samp class="ph codeph">add.f32</samp>, requires <samp class="ph codeph">sm_20</samp> or
                                          higher.
                                       </p>
                                    </dd>
                                 </dl>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">@p  add.rz.ftz.f32  f1,f2,f3;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-sub"><a name="floating-point-instructions-sub" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-sub" name="floating-point-instructions-sub" shape="rect">9.7.3.4.&nbsp;Floating Point Instructions: sub</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">sub</h5>
                                 <p class="p">Subtract one value from another.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">sub{.rnd}{.ftz}{.sat}.f32  d, a, b;
sub{.rnd}.f64              d, a, b;

.rnd = { .rn, .rz, .rm, .rp };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs subtraction and writes the resulting value into a destination register.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a - b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p">Rounding modifiers (default is <samp class="ph codeph">.rn</samp>):
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rz</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards zero</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rm</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards negative infinity</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rp</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards positive infinity</dd>
                                    </dl>
                                 </div>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">sub.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">sub.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">sub.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">Saturation modifier:</p>
                                 <p class="p"><samp class="ph codeph">sub.sat.f32</samp> clamps the result to [0.0, 1.0]. NaN results are flushed
                                    to <samp class="ph codeph">+0.0f</samp>.
                                 </p>
                                 <p class="p">A sub instruction with an explicit rounding modifier treated conservatively by the
                                    code optimizer. A sub instruction with no rounding modifier defaults to
                                    round-to-nearest-even and may be optimized aggressively by the code optimizer. In
                                    particular, mul/sub sequences with no rounding modifiers may be optimized to use
                                    fused-multiply-add instructions on the target device.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">sub.f32</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sub.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                                 <div class="p">Rounding modifiers have the following target requirements:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp>, <samp class="ph codeph">.rz</samp></dt>
                                       <dd class="dd">available for all targets</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rm</samp>, <samp class="ph codeph">.rp</samp></dt>
                                       <dd class="dd">
                                          <p class="p">for <samp class="ph codeph">sub.f64</samp>, requires <samp class="ph codeph">sm_13</samp> or
                                             higher.
                                          </p>
                                          <p class="p">for <samp class="ph codeph">sub.f32</samp>, requires <samp class="ph codeph">sm_20</samp> or
                                             higher.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    sub.f32 c,a,b;
    sub.rn.ftz.f32  f1,f2,f3;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-mul"><a name="floating-point-instructions-mul" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-mul" name="floating-point-instructions-mul" shape="rect">9.7.3.5.&nbsp;Floating Point Instructions: mul</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">mul</h5>
                                 <p class="p">Multiply two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">mul{.rnd}{.ftz}{.sat}.f32  d, a, b;
mul{.rnd}.f64              d, a, b;

.rnd = { .rn, .rz, .rm, .rp };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute the product of two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a * b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">For floating-point multiplication, all operands must be the same size.</p>
                                 <div class="p">Rounding modifiers (default is <samp class="ph codeph">.rn</samp>):
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rz</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards zero</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rm</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards negative infinity</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rp</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards positive infinity</dd>
                                    </dl>
                                 </div>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">mul.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">mul.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">mul.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">Saturation modifier:</p>
                                 <p class="p"><samp class="ph codeph">mul.sat.f32</samp> clamps the result to [0.0, 1.0]. <samp class="ph codeph">NaN</samp>
                                    results are flushed to <samp class="ph codeph">+0.0f</samp>.
                                 </p>
                                 <p class="p">A <samp class="ph codeph">mul</samp> instruction with an explicit rounding modifier treated
                                    conservatively by the code optimizer. A <samp class="ph codeph">mul</samp> instruction with no
                                    rounding modifier defaults to round-to-nearest-even and may be optimized
                                    aggressively by the code optimizer. In particular, <samp class="ph codeph">mul/add</samp> and
                                    <samp class="ph codeph">mul/sub</samp> sequences with no rounding modifiers may be optimized to
                                    use fused-multiply-add instructions on the target device.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">mul.f32</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">mul.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                                 <div class="p">Rounding modifiers have the following target requirements:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp>, <samp class="ph codeph">.rz</samp></dt>
                                       <dd class="dd">available for all targets</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rm</samp>, <samp class="ph codeph">.rp</samp></dt>
                                       <dd class="dd">
                                          <p class="p">for <samp class="ph codeph">mul.f64</samp>, requires <samp class="ph codeph">sm_13</samp> or
                                             higher.
                                          </p>
                                          <p class="p">for <samp class="ph codeph">mul.f32</samp>, requires <samp class="ph codeph">sm_20</samp> or
                                             higher.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    mul.ftz.f32 circumf,radius,pi  // a single-precision multiply</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-fma"><a name="floating-point-instructions-fma" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-fma" name="floating-point-instructions-fma" shape="rect">9.7.3.6.&nbsp;Floating Point Instructions: fma</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">fma</h5>
                                 <p class="p">Fused multiply-add.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">fma.rnd{.ftz}{.sat}.f32  d, a, b, c;
fma.rnd.f64              d, a, b, c;

.rnd = { .rn, .rz, .rm, .rp };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs a fused multiply-add with no loss of precision in the intermediate product
                                    and addition.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a*b + c;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">fma.f32</samp> computes the product of <samp class="ph codeph">a</samp> and
                                    <samp class="ph codeph">b</samp> to infinite precision and then adds <samp class="ph codeph">c</samp> to this
                                    product, again in infinite precision. The resulting value is then rounded to single
                                    precision using the rounding mode specified by <samp class="ph codeph">.rnd</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">fma.f64</samp> computes the product of <samp class="ph codeph">a</samp> and
                                    <samp class="ph codeph">b</samp> to infinite precision and then adds <samp class="ph codeph">c</samp> to this
                                    product, again in infinite precision. The resulting value is then rounded to double
                                    precision using the rounding mode specified by <samp class="ph codeph">.rnd</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">fma.f64</samp> is the same as <samp class="ph codeph">mad.f64</samp>.
                                 </p>
                                 <div class="p">Rounding modifiers (no default):
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rz</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards zero</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rm</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards negative infinity</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rp</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards positive infinity</dd>
                                    </dl>
                                 </div>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">fma.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">fma.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">fma.f32</samp> is unimplemented for <samp class="ph codeph">sm_1x</samp>
                                             targets.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">Saturation:</p>
                                 <p class="p"><samp class="ph codeph">fma.sat.f32</samp> clamps the result to [0.0, 1.0]. <samp class="ph codeph">NaN</samp>
                                    results are flushed to <samp class="ph codeph">+0.0f</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">fma.f64</samp> introduced in PTX ISA version 1.4.
                                 </p>
                                 <p class="p"><samp class="ph codeph">fma.f32</samp> introduced in PTX ISA version 2.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">fma.f32</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">fma.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    fma.rn.ftz.f32  w,x,y,z;
@p  fma.rn.f64      d,a,b,c;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-mad"><a name="floating-point-instructions-mad" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-mad" name="floating-point-instructions-mad" shape="rect">9.7.3.7.&nbsp;Floating Point Instructions: mad</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">mad</h5>
                                 <p class="p">Multiply two values and add a third value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">mad{.ftz}{.sat}.f32      d, a, b, c;    // .target sm_1x
mad.rnd{.ftz}{.sat}.f32  d, a, b, c;    // .target sm_20
mad.rnd.f64              d, a, b, c;    // .target sm_13 and higher

.rnd = { .rn, .rz, .rm, .rp };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Multiplies two values and adds a third, and then writes the resulting value into a
                                    destination register.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a*b + c;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p"><strong class="ph b">For <samp class="ph codeph">.target</samp><samp class="ph codeph">sm_20</samp> and higher:</strong><ul class="sl simple">
                                       <li class="sli"><samp class="ph codeph">mad.f32</samp> computes the product of <samp class="ph codeph">a</samp> and
                                          <samp class="ph codeph">b</samp> to infinite precision and then adds <samp class="ph codeph">c</samp> to
                                          this product, again in infinite precision. The resulting value is then rounded
                                          to single precision using the rounding mode specified by
                                          <samp class="ph codeph">.rnd</samp>.
                                       </li>
                                       <li class="sli"><samp class="ph codeph">mad.f64</samp> computes the product of <samp class="ph codeph">a</samp> and
                                          <samp class="ph codeph">b</samp> to infinite precision and then adds <samp class="ph codeph">c</samp> to
                                          this product, again in infinite precision. The resulting value is then rounded
                                          to double precision using the rounding mode specified by
                                          <samp class="ph codeph">.rnd</samp>.
                                       </li>
                                       <li class="sli"><samp class="ph codeph">mad.{f32,f64}</samp> is the same as
                                          <samp class="ph codeph">fma.{f32,f64}</samp>.
                                       </li>
                                    </ul>
                                 </div>
                                 <div class="p"><strong class="ph b">For <samp class="ph codeph">.target</samp><samp class="ph codeph">sm_1x</samp>:</strong><ul class="sl simple">
                                       <li class="sli"><samp class="ph codeph">mad.f32</samp> computes the product of <samp class="ph codeph">a</samp> and
                                          <samp class="ph codeph">b</samp> at double precision, and then the mantissa is truncated to 23
                                          bits, but the exponent is preserved. Note that this is different from computing
                                          the product with <samp class="ph codeph">mul</samp>, where the mantissa can be rounded and the
                                          exponent will be clamped. The exception for <samp class="ph codeph">mad.f32</samp> is when
                                          <samp class="ph codeph">c = +/-0.0</samp>, <samp class="ph codeph">mad.f32</samp> is identical to the result
                                          computed using separate mul and add instructions. When JIT-compiled for SM 2.0
                                          devices, <samp class="ph codeph">mad.f32</samp> is implemented as a fused multiply-add (i.e.,
                                          <samp class="ph codeph">fma.rn.ftz.f32</samp>). In this case, <samp class="ph codeph">mad.f32</samp> can
                                          produce slightly different numeric results and backward compatibility is not
                                          guaranteed in this case.
                                       </li>
                                       <li class="sli"><samp class="ph codeph">mad.f64</samp> computes the product of <samp class="ph codeph">a</samp> and
                                          <samp class="ph codeph">b</samp> to infinite precision and then adds <samp class="ph codeph">c</samp> to
                                          this product, again in infinite precision. The resulting value is then rounded
                                          to double precision using the rounding mode specified by <samp class="ph codeph">.rnd</samp>.
                                          Unlike <samp class="ph codeph">mad.f32</samp>, the treatment of subnormal inputs and output
                                          follows IEEE 754 standard.
                                       </li>
                                       <li class="sli"><samp class="ph codeph">mad.f64</samp> is the same as <samp class="ph codeph">fma.f64</samp>.
                                       </li>
                                    </ul>
                                 </div>
                                 <div class="p">Rounding modifiers (no default):
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rz</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards zero</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rm</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards negative infinity</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rp</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards positive infinity</dd>
                                    </dl>
                                 </div>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">mad.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">mad.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">mad.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">Saturation modifier:</p>
                                 <p class="p"><samp class="ph codeph">mad.sat.f32</samp> clamps the result to [0.0, 1.0]. <samp class="ph codeph">NaN</samp>
                                    results are flushed to <samp class="ph codeph">+0.0f</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                                 <p class="p">In PTX ISA versions 1.4 and later, a rounding modifier is required for
                                    <samp class="ph codeph">mad.f64</samp>.
                                 </p>
                                 <p class="p">Legacy <samp class="ph codeph">mad.f64</samp> instructions having
                                    no rounding modifier will map to <samp class="ph codeph">mad.rn.f64</samp>.
                                 </p>
                                 <p class="p">In PTX ISA versions 2.0 and later, a rounding modifier is required for
                                    <samp class="ph codeph">mad.f32</samp> for <samp class="ph codeph">sm_20</samp> and higher targets. 
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Errata</h5>
                                 <p class="p"><samp class="ph codeph">mad.f32</samp> requires a rounding modifier for <samp class="ph codeph">sm_20</samp> and
                                    higher targets. However for PTX ISA version 3.0 and earlier, ptxas does not enforce
                                    this requirement and <samp class="ph codeph">mad.f32</samp> silently defaults to
                                    <samp class="ph codeph">mad.rn.f32</samp>. For PTX ISA version 3.1, ptxas generates a warning and
                                    defaults to <samp class="ph codeph">mad.rn.f32</samp>, and in subsequent releases ptxas will
                                    enforce the requirement for PTX ISA version 3.2 and later.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">mad.f32</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">mad.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                                 <div class="p">Rounding modifiers have the following target requirements:
                                    
                                    <ul class="sl simple">
                                       <li class="sli"><samp class="ph codeph">.rn</samp>,<samp class="ph codeph">.rz</samp>,<samp class="ph codeph">.rm</samp>,<samp class="ph codeph">.rp</samp>
                                          for <samp class="ph codeph">mad.f64</samp>, requires <samp class="ph codeph">sm_13</samp> or higher.
                                       </li>
                                       <li class="sli"><samp class="ph codeph">.rn</samp>,<samp class="ph codeph">.rz</samp>,<samp class="ph codeph">.rm</samp>,<samp class="ph codeph">.rp</samp>
                                          for <samp class="ph codeph">mad.f32</samp>, requires <samp class="ph codeph">sm_20</samp> or higher.
                                       </li>
                                    </ul>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">@p  mad.f32  d,a,b,c;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-div"><a name="floating-point-instructions-div" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-div" name="floating-point-instructions-div" shape="rect">9.7.3.8.&nbsp;Floating Point Instructions: div</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">div</h5>
                                 <p class="p">Divide one value by another.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">div.approx{.ftz}.f32  d, a, b;  // fast, approximate divide
div.full{.ftz}.f32    d, a, b;  // full-range approximate divide
div.rnd{.ftz}.f32     d, a, b;  // IEEE 754 compliant rounding
div.rnd.f64           d, a, b;  // IEEE 754 compliant rounding

.rnd = { .rn, .rz, .rm, .rp };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Divides <samp class="ph codeph">a</samp> by <samp class="ph codeph">b</samp>, stores result in
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a / b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><strong class="ph b">Fast, approximate single-precision divides:</strong></p>
                                 <ul class="sl simple">
                                    <li class="sli"><samp class="ph codeph">div.approx.f32</samp> implements a fast approximation to divide,
                                       computed as <samp class="ph codeph">d = a * (1/b)</samp>. For <samp class="ph codeph">b</samp> in
                                       [2<sup class="ph sup">-126</sup>, 2<sup class="ph sup">126</sup>], the maximum <samp class="ph codeph">ulp</samp> error is
                                       2.
                                    </li>
                                    <li class="sli"><samp class="ph codeph">div.full.f32</samp> implements a relatively fast, full-range
                                       approximation that scales operands to achieve better accuracy, but is not fully
                                       IEEE 754 compliant and does not support rounding modifiers. The maximum
                                       <samp class="ph codeph">ulp</samp> error is 2 across the full range of inputs.
                                    </li>
                                    <li class="sli">Subnormal inputs and results are flushed to sign-preserving zero. Fast,
                                       approximate division by zero creates a value of infinity (with same sign as
                                       <samp class="ph codeph">a</samp>).
                                    </li>
                                 </ul>
                                 <p class="p"><strong class="ph b">Divide with IEEE 754 compliant rounding:</strong></p>
                                 <div class="p">Rounding modifiers (no default):
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rz</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards zero</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rm</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards negative infinity</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rp</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards positive infinity</dd>
                                    </dl>
                                 </div>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">By default, subnormal numbers are supported. 
                                          <p class="p"><samp class="ph codeph">div.ftz.f32</samp>
                                             flushes subnormal inputs and results to sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd"><samp class="ph codeph">div.f64</samp> supports subnormal numbers.
                                          
                                          <p class="p"><samp class="ph codeph">div.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">div.f32</samp> and <samp class="ph codeph">div.f64</samp> introduced in PTX ISA version
                                    1.0.
                                 </p>
                                 <p class="p">Explicit modifiers <samp class="ph codeph">.approx</samp>, <samp class="ph codeph">.full</samp>,
                                    <samp class="ph codeph">.ftz</samp>, and rounding introduced in PTX ISA version 1.4.
                                 </p>
                                 <p class="p">For PTX ISA version 1.4 and later, one of <samp class="ph codeph">.approx</samp>,
                                    <samp class="ph codeph">.full</samp>, or <samp class="ph codeph">.rnd</samp> is required.
                                 </p>
                                 <p class="p">For PTX ISA versions 1.0 through 1.3, <samp class="ph codeph">div.f32</samp> defaults to
                                    <samp class="ph codeph">div.approx.ftz.f32</samp>, and <samp class="ph codeph">div.f64</samp> defaults to
                                    <samp class="ph codeph">div.rn.f64</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">div.approx.f32</samp> and <samp class="ph codeph">div.full.f32</samp> supported on all
                                    target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">div.rnd.f32</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">div.rn.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher, or
                                    <samp class="ph codeph">.target map_f64_to_f32</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">div.{rz,rm,rp}.f64</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    div.approx.ftz.f32  diam,circum,3.14159;
    div.full.ftz.f32    x, y, z;
    div.rn.f64          xd, yd, zd;  </pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-abs"><a name="floating-point-instructions-abs" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-abs" name="floating-point-instructions-abs" shape="rect">9.7.3.9.&nbsp;Floating Point Instructions: abs</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">abs</h5>
                                 <p class="p">Absolute value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">abs{.ftz}.f32  d, a;
abs.f64        d, a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Take the absolute value of <samp class="ph codeph">a</samp> and store the result in
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = |a|;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">abs.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">abs.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">abs.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p"><samp class="ph codeph">NaN</samp> inputs yield an unspecified <samp class="ph codeph">NaN</samp>. Future
                                    implementations may comply with the IEEE 754 standard by preserving payload and
                                    modifying only the sign bit.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">abs.f32</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">abs.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    abs.ftz.f32  x,f0;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-neg"><a name="floating-point-instructions-neg" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-neg" name="floating-point-instructions-neg" shape="rect">9.7.3.10.&nbsp;Floating Point Instructions: neg</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">neg</h5>
                                 <p class="p">Arithmetic negate.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">neg{.ftz}.f32  d, a;
neg.f64        d, a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Negate the sign of <samp class="ph codeph">a</samp> and store the result in <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = -a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">neg.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">neg.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">neg.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p"><samp class="ph codeph">NaN</samp> inputs yield an unspecified <samp class="ph codeph">NaN</samp>. Future
                                    implementations may comply with the IEEE 754 standard by preserving payload and
                                    modifying only the sign bit. 
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">neg.f32</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">neg.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    neg.ftz.f32  x,f0;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-min"><a name="floating-point-instructions-min" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-min" name="floating-point-instructions-min" shape="rect">9.7.3.11.&nbsp;Floating Point Instructions: min</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">min</h5>
                                 <p class="p">Find the minimum of two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">min{.ftz}{.NaN}.f32  d, a, b;
min.f64              d, a, b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Store the minimum of <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> in
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p">If <samp class="ph codeph">.NaN</samp> modifier is specified, then the result is
                                    canonical <samp class="ph codeph">NaN</samp> if either of the inputs is <samp class="ph codeph">NaN</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (isNaN(a) &amp;&amp; isNaN(b))                 d = NaN;
else if (.NaN &amp;&amp; (isNaN(a) || isNaN(b)))  d = NaN;
else if (isNaN(a))                        d = b;
else if (isNaN(b))                        d = a;
else                                      d = (a &lt; b) ? a : b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">min.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">min.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">min.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">If values of both inputs are 0.0, then +0.0 &gt; -0.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                                 <p class="p"><samp class="ph codeph">min.NaN </samp>Introduced in PTX ISA version 7.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">min.f32</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">min.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">min.NaN </samp>requires <samp class="ph codeph">sm_80</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">@p  min.ftz.f32  z,z,x;
    min.f64      a,b,c;
<span class="ph">    min.NaN.f32  f0,f1,f2;</span></pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-max"><a name="floating-point-instructions-max" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-max" name="floating-point-instructions-max" shape="rect">9.7.3.12.&nbsp;Floating Point Instructions: max</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">max</h5>
                                 <p class="p">Find the maximum of two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">max{.ftz}{.NaN}.f32  d, a, b;
max.f64              d, a, b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Store the maximum of <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> in
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p">If <samp class="ph codeph">.NaN</samp> modifier is specified, then the result is
                                    canonical <samp class="ph codeph">NaN</samp> if either of the inputs is <samp class="ph codeph">NaN</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (isNaN(a) &amp;&amp; isNaN(b))                 d = NaN;
else if (.NaN &amp;&amp; (isNaN(a) || isNaN(b)))  d = NaN;
else if (isNaN(a))                        d = b;
else if (isNaN(b))                        d = a;
else                                      d = (a &gt; b) ? a : b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">max.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">max.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">max.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">If values of both inputs are 0.0, then +0.0 &gt; -0.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                                 <p class="p"><samp class="ph codeph">max.NaN </samp>Introduced in PTX ISA version 7.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">max.f32</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">max.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">max.NaN </samp>requires <samp class="ph codeph">sm_80</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    max.ftz.f32  f0,f1,f2;
    max.f64      a,b,c;
<span class="ph">    max.NaN.f32  f0,f1,f2;</span></pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-rcp"><a name="floating-point-instructions-rcp" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-rcp" name="floating-point-instructions-rcp" shape="rect">9.7.3.13.&nbsp;Floating Point Instructions: rcp</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">rcp</h5>
                                 <p class="p">Take the reciprocal of a value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">rcp.approx{.ftz}.f32  d, a;  // fast, approximate reciprocal
rcp.rnd{.ftz}.f32     d, a;  // IEEE 754 compliant rounding
rcp.rnd.f64           d, a;  // IEEE 754 compliant rounding

.rnd = { .rn, .rz, .rm, .rp };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute <samp class="ph codeph">1/a</samp>, store result in <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = 1 / a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><strong class="ph b">Fast, approximate single-precision reciprocal:</strong></p>
                                 <p class="p"><samp class="ph codeph">rcp.approx.f32</samp> implements a fast approximation to reciprocal.
                                    The maximum absolute error is 2<sup class="ph sup">-23.0</sup> over the range 1.0-2.0.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e19663" rowspan="1" colspan="1">Input</th>
                                             <th class="entry" valign="top" width="50%" id="d54e19666" rowspan="1" colspan="1">Result</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e19663" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e19666" rowspan="1" colspan="1">-0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e19663" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e19666" rowspan="1" colspan="1">-Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e19663" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e19666" rowspan="1" colspan="1">-Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e19663" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e19666" rowspan="1" colspan="1">+Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e19663" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e19666" rowspan="1" colspan="1">+Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e19663" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e19666" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e19663" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e19666" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p"><strong class="ph b">Reciprocal with IEEE 754 compliant rounding:</strong></p>
                                 <p class="p">Rounding modifiers (no default):</p>
                                 <dl class="dl">
                                    <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                    <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">.rz</samp></dt>
                                    <dd class="dd">mantissa LSB rounds towards zero</dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">.rm</samp></dt>
                                    <dd class="dd">mantissa LSB rounds towards negative infinity</dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">.rp</samp></dt>
                                    <dd class="dd">mantissa LSB rounds towards positive infinity</dd>
                                 </dl>
                                 <p class="p">Subnormal numbers:</p>
                                 <dl class="dl">
                                    <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                    <dd class="dd">
                                       <p class="p">By default, subnormal numbers are supported.</p>
                                       <p class="p"><samp class="ph codeph">rcp.ftz.f32</samp> flushes subnormal inputs and results to
                                          sign-preserving zero.
                                       </p>
                                    </dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                    <dd class="dd">
                                       <p class="p"><samp class="ph codeph">rcp.f64</samp> supports subnormal numbers.
                                       </p>
                                       <p class="p"><samp class="ph codeph">rcp.f32</samp> flushes subnormal inputs and results to
                                          sign-preserving zero.
                                       </p>
                                    </dd>
                                 </dl>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">rcp.f32</samp> and <samp class="ph codeph">rcp.f64</samp> introduced in PTX ISA version
                                    1.0. <samp class="ph codeph">rcp.rn.f64</samp> and explicit modifiers <samp class="ph codeph">.approx</samp> and
                                    <samp class="ph codeph">.ftz</samp> were introduced in PTX ISA version 1.4. General rounding
                                    modifiers were added in PTX ISA version 2.0.
                                 </p>
                                 <p class="p">For PTX ISA version 1.4 and later, one of <samp class="ph codeph">.approx</samp> or
                                    <samp class="ph codeph">.rnd</samp> is required.
                                 </p>
                                 <p class="p">For PTX ISA versions 1.0 through 1.3, <samp class="ph codeph">rcp.f32</samp> defaults to
                                    <samp class="ph codeph">rcp.approx.ftz.f32</samp>, and <samp class="ph codeph">rcp.f64</samp> defaults to
                                    <samp class="ph codeph">rcp.rn.f64</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">rcp.approx.f32</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">rcp.rnd.f32</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">rcp.rn.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher, or
                                    <samp class="ph codeph">.target map_f64_to_f32.</samp></p>
                                 <p class="p"><samp class="ph codeph">rcp.{rz,rm,rp}.f64</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    rcp.approx.ftz.f32  ri,r;
    rcp.rn.ftz.f32      xi,x;
    rcp.rn.f64          xi,x;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-rcp-approx-ftz-f64"><a name="floating-point-instructions-rcp-approx-ftz-f64" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-rcp-approx-ftz-f64" name="floating-point-instructions-rcp-approx-ftz-f64" shape="rect">9.7.3.14.&nbsp;Floating Point Instructions: rcp.approx.ftz.f64</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">rcp.approx.ftz.f64</h5>
                                 <p class="p">Compute a fast, gross approximation to the reciprocal of a value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">rcp.approx.ftz.f64  d, a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <div class="p">Compute a fast, gross approximation to the reciprocal as follows:
                                    
                                    <ol class="ol">
                                       <li class="li">extract the most-significant 32 bits of <samp class="ph codeph">.f64</samp> operand <samp class="ph codeph">a</samp> in 1.11.20 IEEE floating-point format (i.e., ignore the least-significant 32 bits of <samp class="ph codeph">a</samp>),
                                       </li>
                                       <li class="li">compute an approximate <samp class="ph codeph">.f64</samp> reciprocal of this value using the most-significant 20 bits of the mantissa of operand <samp class="ph codeph">a</samp>,
                                       </li>
                                       <li class="li">place the resulting 32-bits in 1.11.20 IEEE floating-point format in the most-significant 32-bits of destination <samp class="ph codeph">d</samp>,and 
                                       </li>
                                       <li class="li">zero the least significant 32 mantissa bits of <samp class="ph codeph">.f64</samp> destination <samp class="ph codeph">d</samp>.
                                       </li>
                                    </ol>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">tmp = a[63:32]; // upper word of a, 1.11.20 format
d[63:32] = 1.0 / tmp;
d[31:0] = 0x00000000;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">rcp.approx.ftz.f64</samp> implements a fast, gross approximation to
                                    reciprocal.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e20036" rowspan="1" colspan="1">Input a[63:32]</th>
                                             <th class="entry" valign="top" width="50%" id="d54e20039" rowspan="1" colspan="1">Result d[63:32]</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20036" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20039" rowspan="1" colspan="1">-0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20036" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20039" rowspan="1" colspan="1">-Inf </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20036" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20039" rowspan="1" colspan="1">-Inf </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20036" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20039" rowspan="1" colspan="1">+Inf </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20036" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20039" rowspan="1" colspan="1">+Inf </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20036" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20039" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20036" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20039" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">Input <samp class="ph codeph">NaN</samp>s map to a canonical <samp class="ph codeph">NaN</samp> with encoding
                                    <samp class="ph codeph">0x7fffffff00000000</samp>.
                                 </p>
                                 <p class="p">Subnormal inputs and results are flushed to sign-preserving zero.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">rcp.approx.ftz.f64</samp> introduced in PTX ISA version 2.1.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">rcp.approx.ftz.f64</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    rcp.ftz.f64  xi,x;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-sqrt"><a name="floating-point-instructions-sqrt" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-sqrt" name="floating-point-instructions-sqrt" shape="rect">9.7.3.15.&nbsp;Floating Point Instructions: sqrt</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">sqrt</h5>
                                 <p class="p">Take the square root of a value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">sqrt.approx{.ftz}.f32  d, a; // fast, approximate square root
sqrt.rnd{.ftz}.f32     d, a; // IEEE 754 compliant rounding
sqrt.rnd.f64           d, a; // IEEE 754 compliant rounding

.rnd = { .rn, .rz, .rm, .rp };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute sqrt(<samp class="ph codeph">a</samp>) and store the result in <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = sqrt(a);</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">sqrt.approx.f32</samp> implements a fast approximation to square root. 
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e20237" rowspan="1" colspan="1">Input</th>
                                             <th class="entry" valign="top" width="50%" id="d54e20240" rowspan="1" colspan="1">Result</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20237" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20240" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20237" rowspan="1" colspan="1">-normal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20240" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20237" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20240" rowspan="1" colspan="1">-0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20237" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20240" rowspan="1" colspan="1">-0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20237" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20240" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20237" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20240" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20237" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20240" rowspan="1" colspan="1">+Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20237" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20240" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p"><strong class="ph b">Square root with IEEE 754 compliant rounding:</strong></p>
                                 <div class="p">Rounding modifiers (no default):
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rz</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards zero</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rm</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards negative infinity</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rp</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards positive infinity</dd>
                                    </dl>
                                 </div>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">sqrt.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">sqrt.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">sqrt.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">sqrt.f32</samp> and <samp class="ph codeph">sqrt.f64</samp> introduced in PTX ISA version
                                    1.0. <samp class="ph codeph">sqrt.rn.f64</samp> and explicit modifiers <samp class="ph codeph">.approx</samp>
                                    and <samp class="ph codeph">.ftz</samp> were introduced in PTX ISA version 1.4. General rounding
                                    modifiers were added in PTX ISA version 2.0.
                                 </p>
                                 <p class="p">For PTX ISA version 1.4 and later, one of <samp class="ph codeph">.approx</samp> or
                                    <samp class="ph codeph">.rnd</samp> is required.
                                 </p>
                                 <p class="p">For PTX ISA versions 1.0 through 1.3, <samp class="ph codeph">sqrt.f32</samp> defaults to
                                    <samp class="ph codeph">sqrt.approx.ftz.f32</samp>, and <samp class="ph codeph">sqrt.f64</samp> defaults to
                                    <samp class="ph codeph">sqrt.rn.f64</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">sqrt.approx.f32</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sqrt.rnd.f32</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sqrt.rn.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher, or
                                    <samp class="ph codeph">.target map_f64_to_f32</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sqrt.{rz,rm,rp}.f64</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    sqrt.approx.ftz.f32  r,x;
    sqrt.rn.ftz.f32      r,x;
    sqrt.rn.f64          r,x;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-rsqrt"><a name="floating-point-instructions-rsqrt" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-rsqrt" name="floating-point-instructions-rsqrt" shape="rect">9.7.3.16.&nbsp;Floating Point Instructions: rsqrt</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">rsqrt</h5>
                                 <p class="p">Take the reciprocal of the square root of a value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">rsqrt.approx{.ftz}.f32  d, a;
rsqrt.approx.f64        d, a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute <samp class="ph codeph">1/sqrt(a)</samp> and store the result in <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = 1/sqrt(a);</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">rsqrt.approx</samp> implements an approximation to the reciprocal square
                                    root.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e20588" rowspan="1" colspan="1">Input</th>
                                             <th class="entry" valign="top" width="50%" id="d54e20591" rowspan="1" colspan="1">Result</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20588" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20591" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20588" rowspan="1" colspan="1">-normal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20591" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20588" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20591" rowspan="1" colspan="1">-Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20588" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20591" rowspan="1" colspan="1">-Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20588" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20591" rowspan="1" colspan="1">+Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20588" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20591" rowspan="1" colspan="1">+Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20588" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20591" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20588" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20591" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">The maximum absolute error for <samp class="ph codeph">rsqrt.f32</samp> is 2<sup class="ph sup">-22.4</sup> over
                                    the range 1.0-4.0.
                                 </p>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">rsqrt.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">rsqrt.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">rsqrt.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">Note that <samp class="ph codeph">rsqrt.approx.f64</samp> is emulated in software and are
                                    relatively slow.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">rsqrt.f32</samp> and <samp class="ph codeph">rsqrt.f64</samp> were introduced in PTX ISA
                                    version 1.0. Explicit modifiers <samp class="ph codeph">.approx</samp> and <samp class="ph codeph">.ftz</samp>
                                    were introduced in PTX ISA version 1.4.
                                 </p>
                                 <p class="p">For PTX ISA version 1.4 and later, the <samp class="ph codeph">.approx</samp> modifier is
                                    required.
                                 </p>
                                 <p class="p">For PTX ISA versions 1.0 through 1.3, <samp class="ph codeph">rsqrt.f32</samp> defaults to
                                    <samp class="ph codeph">rsqrt.approx.ftz.f32</samp>, and <samp class="ph codeph">rsqrt.f64</samp> defaults to
                                    <samp class="ph codeph">rsqrt.approx.f64</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">rsqrt.f32</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">rsqrt.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    rsqrt.approx.ftz.f32  isr, x;
    rsqrt.approx.f64      ISR, X;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-rsqrt-approx-ftz-f64"><a name="floating-point-instructions-rsqrt-approx-ftz-f64" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-rsqrt-approx-ftz-f64" name="floating-point-instructions-rsqrt-approx-ftz-f64" shape="rect">9.7.3.17.&nbsp;Floating Point Instructions: rsqrt.approx.ftz.f64</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">rsqrt.approx.ftz.f64</h5>
                                 <p class="p">Compute an approximation of the square root reciprocal of a value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">rsqrt.approx.ftz.f64 d, a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute a double-precision (.f64) approximation of the square root reciprocal of a
                                    value.  The least significant 32 bits of the double-precision (.f64) destination
                                    <samp class="ph codeph">d</samp> are all zeros.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">tmp = a[63:32]; // upper word of a, 1.11.20 format
d[63:32] = 1.0 / sqrt(tmp);
d[31:0] = 0x00000000;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">rsqrt.approx.ftz.f64</samp> implements a fast approximation of the square
                                    root reciprocal of a value.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e20875" rowspan="1" colspan="1">Input</th>
                                             <th class="entry" valign="top" width="50%" id="d54e20878" rowspan="1" colspan="1">Result</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20875" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20878" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20875" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20878" rowspan="1" colspan="1">-Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20875" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20878" rowspan="1" colspan="1">-Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20875" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20878" rowspan="1" colspan="1">+Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20875" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20878" rowspan="1" colspan="1">+Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20875" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20878" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e20875" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e20878" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">Input <samp class="ph codeph">NaN</samp>s map to a canonical <samp class="ph codeph">NaN</samp> with encoding
                                    <samp class="ph codeph">0x7fffffff00000000</samp>.
                                 </p>
                                 <p class="p">Subnormal inputs and results are flushed to sign-preserving zero.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">rsqrt.approx.ftz.f64</samp> introduced in PTX ISA version 4.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">rsqrt.approx.ftz.f64</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    rsqrt.approx.ftz.f64 xi,x; </pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-sin"><a name="floating-point-instructions-sin" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-sin" name="floating-point-instructions-sin" shape="rect">9.7.3.18.&nbsp;Floating Point Instructions: sin</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">sin</h5>
                                 <p class="p">Find the sine of a value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">sin.approx{.ftz}.f32  d, a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Find the sine of the angle <samp class="ph codeph">a</samp> (in radians).
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = sin(a);</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">sin.approx.f32</samp> implements a fast approximation to sine.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e21073" rowspan="1" colspan="1">Input</th>
                                             <th class="entry" valign="top" width="50%" id="d54e21076" rowspan="1" colspan="1">Result</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21073" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21076" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21073" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21076" rowspan="1" colspan="1">-0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21073" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21076" rowspan="1" colspan="1">-0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21073" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21076" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21073" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21076" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21073" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21076" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21073" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21076" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">The maximum absolute error is 2<sup class="ph sup">-20.9</sup> in quadrant 00.
                                 </p>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">sin.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">Subnormal inputs and results to sign-preserving zero.</dd>
                                    </dl>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">sin.f32</samp> introduced in PTX ISA version 1.0. Explicit modifiers
                                    <samp class="ph codeph">.approx</samp> and <samp class="ph codeph">.ftz</samp> introduced in PTX ISA version
                                    1.4.
                                 </p>
                                 <p class="p">For PTX ISA version 1.4 and later, the .approx modifier is required.</p>
                                 <p class="p">For PTX ISA versions 1.0 through 1.3, <samp class="ph codeph">sin.f32</samp> defaults to
                                    <samp class="ph codeph">sin.approx.ftz.f32</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    sin.approx.ftz.f32  sa, a;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-cos"><a name="floating-point-instructions-cos" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-cos" name="floating-point-instructions-cos" shape="rect">9.7.3.19.&nbsp;Floating Point Instructions: cos</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">cos</h5>
                                 <p class="p">Find the cosine of a value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">cos.approx{.ftz}.f32  d, a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Find the cosine of the angle <samp class="ph codeph">a</samp> (in radians).
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = cos(a);</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">cos.approx.f32</samp> implements a fast approximation to cosine.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e21309" rowspan="1" colspan="1">Input</th>
                                             <th class="entry" valign="top" width="50%" id="d54e21312" rowspan="1" colspan="1">Result</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21309" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21312" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21309" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21312" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21309" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21312" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21309" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21312" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21309" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21312" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21309" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21312" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21309" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21312" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">The maximum absolute error is 2<sup class="ph sup">-20.9</sup> in quadrant 00.
                                 </p>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">cos.ftz.f32</samp> flushes subnormal inputs and results to sign-preserving
                                             zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">Subnormal inputs and results to sign-preserving zero.</dd>
                                    </dl>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">cos.f32</samp> introduced in PTX ISA version 1.0. Explicit modifiers
                                    <samp class="ph codeph">.approx</samp> and <samp class="ph codeph">.ftz</samp> introduced in PTX ISA version
                                    1.4.
                                 </p>
                                 <p class="p">For PTX ISA version 1.4 and later, the <samp class="ph codeph">.approx</samp> modifier is
                                    required.
                                 </p>
                                 <p class="p">For PTX ISA versions 1.0 through 1.3, <samp class="ph codeph">cos.f32</samp> defaults to
                                    <samp class="ph codeph">cos.approx.ftz.f32</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    cos.approx.ftz.f32  ca, a;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-lg2"><a name="floating-point-instructions-lg2" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-lg2" name="floating-point-instructions-lg2" shape="rect">9.7.3.20.&nbsp;Floating Point Instructions: lg2</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">lg2</h5>
                                 <p class="p">Find the base-2 logarithm of a value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">lg2.approx{.ftz}.f32  d, a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Determine the log<sub class="ph sub">2</sub> of <samp class="ph codeph">a</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = log(a) / log(2);</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">lg2.approx.f32</samp> implements a fast approximation to
                                    log<sub class="ph sub">2</sub>(a).
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e21554" rowspan="1" colspan="1">Input</th>
                                             <th class="entry" valign="top" width="50%" id="d54e21557" rowspan="1" colspan="1">Result</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21554" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21557" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21554" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21557" rowspan="1" colspan="1">-Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21554" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21557" rowspan="1" colspan="1">-Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21554" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21557" rowspan="1" colspan="1">-Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21554" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21557" rowspan="1" colspan="1">-Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21554" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21557" rowspan="1" colspan="1">+Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21554" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21557" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">The maximum absolute error is 2<sup class="ph sup">-22.6</sup> for mantissa.
                                 </p>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">lg2.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">Subnormal inputs and results to sign-preserving zero.</dd>
                                    </dl>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">lg2.f32</samp> introduced in PTX ISA version 1.0. Explicit modifiers
                                    <samp class="ph codeph">.approx</samp> and <samp class="ph codeph">.ftz</samp> introduced in PTX ISA version
                                    1.4.
                                 </p>
                                 <p class="p">For PTX ISA version 1.4 and later, the <samp class="ph codeph">.approx</samp> modifier is
                                    required.
                                 </p>
                                 <p class="p">For PTX ISA versions 1.0 through 1.3, <samp class="ph codeph">lg2.f32</samp> defaults to
                                    <samp class="ph codeph">lg2.approx.ftz.f32</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    lg2.approx.ftz.f32  la, a;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-ex2"><a name="floating-point-instructions-ex2" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-ex2" name="floating-point-instructions-ex2" shape="rect">9.7.3.21.&nbsp;Floating Point Instructions: ex2</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">ex2</h5>
                                 <p class="p">Find the base-2 exponential of a value.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">ex2.approx{.ftz}.f32  d, a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Raise 2 to the power <samp class="ph codeph">a</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = 2 ^ a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">ex2.approx.f32</samp> implements a fast approximation to 2<sup class="ph sup">a</sup>.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e21796" rowspan="1" colspan="1">Input</th>
                                             <th class="entry" valign="top" width="50%" id="d54e21799" rowspan="1" colspan="1">Result</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21796" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21799" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21796" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21799" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21796" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21799" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21796" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21799" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21796" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21799" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21796" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21799" rowspan="1" colspan="1">+Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e21796" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e21799" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">The maximum absolute error is 2<sup class="ph sup">-22.5</sup> for fraction in the primary
                                    range.
                                 </p>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">ex2.ftz.f32</samp> flushes subnormal inputs and results to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">Subnormal inputs and results to sign-preserving zero.</dd>
                                    </dl>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">ex2.f32</samp> introduced in PTX ISA version 1.0. Explicit modifiers
                                    <samp class="ph codeph">.approx</samp> and <samp class="ph codeph">.ftz</samp> introduced in PTX ISA version
                                    1.4.
                                 </p>
                                 <p class="p">For PTX ISA version 1.4 and later, the <samp class="ph codeph">.approx</samp> modifier is
                                    required.
                                 </p>
                                 <p class="p">For PTX ISA versions 1.0 through 1.3, <samp class="ph codeph">ex2.f32</samp> defaults to
                                    <samp class="ph codeph">ex2.approx.ftz.f32</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    ex2.approx.ftz.f32  xa, a;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="floating-point-instructions-tanh"><a name="floating-point-instructions-tanh" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#floating-point-instructions-tanh" name="floating-point-instructions-tanh" shape="rect">9.7.3.22.&nbsp;Floating Point Instructions: tanh</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">tanh</h5>
                                 <p class="p">Find the hyperbolic tangent of a value (in radians)</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">tanh.approx.f32 d, a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Take hyperbolic tangent value of <samp class="ph codeph">a</samp>.
                                 </p>
                                 <p class="p">The operands <samp class="ph codeph">d</samp> and <samp class="ph codeph">a</samp> are of type
                                    <samp class="ph codeph">.f32</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = tanh(a);</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">tanh.approx.f32</samp> implements a fast approximation to FP32
                                    hyperbolic-tangent.
                                 </p>
                                 <p class="p">Results of <samp class="ph codeph">tanh</samp> for various corner-case inputs are as follows:
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e22054" rowspan="1" colspan="1">Input</th>
                                             <th class="entry" valign="top" width="50%" id="d54e22057" rowspan="1" colspan="1">Result</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e22054" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e22057" rowspan="1" colspan="1">-1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e22054" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e22057" rowspan="1" colspan="1">Same as input</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e22054" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e22057" rowspan="1" colspan="1">-0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e22054" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e22057" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e22054" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e22057" rowspan="1" colspan="1">Same as input</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e22054" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e22057" rowspan="1" colspan="1">1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e22054" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e22057" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">The subnormal numbers are supported.</p>
                                 <div class="note note"><span class="notetitle">Note:</span> The subnormal inputs gets passed through to the output since the value of
                                    <samp class="ph codeph">tanh(x)</samp> for small values of <samp class="ph codeph">x</samp> is approximately the
                                    same as <samp class="ph codeph">x</samp>.
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 7.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_75</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    tanh.approx.f32 sa, a;</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="half-precision-floating-point-instructions"><a name="half-precision-floating-point-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-floating-point-instructions" name="half-precision-floating-point-instructions" shape="rect">9.7.4.&nbsp;Half Precision Floating-Point Instructions</a></h3>
                        <div class="body conbody">
                           <p class="p">Half precision floating-point instructions operate on <samp class="ph codeph">.f16</samp> and
                              <samp class="ph codeph">.f16x2</samp> register operands.
                              The half precision floating-point instructions are: 
                           </p>
                           <ul class="ul">
                              <li class="li"><samp class="ph codeph">add</samp></li>
                              <li class="li"><samp class="ph codeph">sub</samp></li>
                              <li class="li"><samp class="ph codeph">mul</samp></li>
                              <li class="li"><samp class="ph codeph">fma</samp></li>
                              <li class="li"><samp class="ph codeph">neg</samp></li>
                              <li class="li"><samp class="ph codeph">abs</samp></li>
                              <li class="li"><samp class="ph codeph">min</samp></li>
                              <li class="li"><samp class="ph codeph">max</samp></li>
                              <li class="li"><samp class="ph codeph">tanh</samp></li>
                              <li class="li"><samp class="ph codeph">ex2</samp></li>
                           </ul>
                           <p class="p">Half-precision <samp class="ph codeph">add</samp>, <samp class="ph codeph">sub</samp>,
                              <samp class="ph codeph">mul</samp>, and <samp class="ph codeph">fma</samp> support saturation of
                              results to the range [0.0, 1.0], with <samp class="ph codeph">NaN</samp>s being flushed
                              to positive zero. 
                              Half-precision instructions return an unspecified <samp class="ph codeph">NaN</samp>.
                           </p>
                        </div>
                        <div class="topic reference nested3" id="half-precision-floating-point-instructions-add"><a name="half-precision-floating-point-instructions-add" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-floating-point-instructions-add" name="half-precision-floating-point-instructions-add" shape="rect">9.7.4.1.&nbsp;Half Precision Floating Point Instructions: add</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">add</h5>
                                 <p class="p">Add two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">add{.rnd}{.ftz}{.sat}.f16   d, a, b;
add{.rnd}{.ftz}{.sat}.f16x2 d, a, b;

.rnd = { .rn };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs addition and writes the resulting value into a destination register.</p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp> instruction type, forms input vectors by half word values
                                    from source operands. Half-word operands are then added in parallel to produce
                                    <samp class="ph codeph">.f16x2</samp> result in destination.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16</samp> instruction type, operands <samp class="ph codeph">d</samp>,
                                    <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> have <samp class="ph codeph">.f16</samp> or
                                    <samp class="ph codeph">.b16</samp> type. For <samp class="ph codeph">.f16x2</samp> instruction type, operands
                                    <samp class="ph codeph">d</samp>, <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> have
                                    <samp class="ph codeph">.b32</samp> type.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (type == f16) { 
    d = a + b;
} else if (type == f16x2) {
    fA[0] = a[0:15];
    fA[1] = a[16:31];
    fB[0] = b[0:15];
    fB[1] = b[16:31];
    for (i = 0; i &lt; 2; i++) {
         d[i] = fA[i] + fB[i];
    }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p">Rounding modifiers (default is <samp class="ph codeph">.rn</samp>):
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                    </dl>
                                 </div>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Subnormal numbers:</dt>
                                    <dd class="dd">By default, subnormal numbers are supported.</dd>
                                    <dd class="dd"><samp class="ph codeph">add.ftz.{f16, f16x2}</samp> flushes subnormal inputs and results to
                                       sign-preserving zero.
                                    </dd>
                                 </dl>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Saturation modifier:</dt>
                                    <dd class="dd"><samp class="ph codeph">add.sat.{f16, f16x2}</samp> clamps the result to [0.0, 1.0]. <samp class="ph codeph">NaN</samp>
                                       results are flushed to <samp class="ph codeph">+0.0f</samp>.
                                    </dd>
                                 </dl>
                                 <p class="p">An add instruction with an explicit rounding modifier treated conservatively by the
                                    code optimizer. An add instruction with no rounding modifier defaults to
                                    round-to-nearest-even and may be optimized aggressively by the code optimizer. In
                                    particular, mul/add sequences with no rounding modifiers may be optimized to use
                                    fused-multiply-add instructions on the target device.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 4.2.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_53</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">     // scalar f16 additions
     add.f16        d0, a0, b0;
     add.rn.f16     d1, a1, b1;
     
     // SIMD f16 addition
     cvt.rn.f16.f32 h0, f0;
     cvt.rn.f16.f32 h1, f1;
     cvt.rn.f16.f32 h2, f2;
     cvt.rn.f16.f32 h3, f3;
     mov.b32  p1, {h0, h1};   // pack two f16 to 32bit f16x2
     mov.b32  p2, {h2, h3};   // pack two f16 to 32bit f16x2
     add.f16x2  p3, p1, p2;   // SIMD f16x2 addition
     // SIMD fp16 addition
     ld.global.b32   f0, [addr];     // load 32 bit which hold packed f16x2
     ld.global.b32   f1, [addr + 4]; // load 32 bit which hold packed f16x2
     add.f16x2       f2, f0, f1;     // SIMD f16x2 addition</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="half-precision-floating-point-instructions-sub"><a name="half-precision-floating-point-instructions-sub" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-floating-point-instructions-sub" name="half-precision-floating-point-instructions-sub" shape="rect">9.7.4.2.&nbsp;Half Precision Floating Point Instructions: sub</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">sub</h5>
                                 <p class="p">Subtract two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">sub{.rnd}{.ftz}{.sat}.f16   d, a, b;
sub{.rnd}{.ftz}{.sat}.f16x2 d, a, b;

.rnd = { .rn };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs subtraction and writes the resulting value into a destination register.</p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp> instruction type, forms input vectors by half word values
                                    from source operands. Half-word operands are then subtracted in parallel to produce
                                    <samp class="ph codeph">.f16x2</samp> result in destination.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16</samp> instruction type, operands <samp class="ph codeph">d</samp>,
                                    <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> have <samp class="ph codeph">.f16</samp> or
                                    <samp class="ph codeph">.b16</samp> type. For <samp class="ph codeph">.f16x2</samp> instruction type, operands
                                    <samp class="ph codeph">d</samp>, <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> have
                                    <samp class="ph codeph">.b32</samp> type.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (type == f16) { 
    d = a - b;
} else if (type == f16x2) {
    fA[0] = a[0:15];
    fA[1] = a[16:31];
    fB[0] = b[0:15];
    fB[1] = b[16:31];
    for (i = 0; i &lt; 2; i++) {
         d[i] = fA[i] - fB[i];
    }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p">Rounding modifiers (default is <samp class="ph codeph">.rn</samp>):
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                    </dl>
                                 </div>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Subnormal numbers:</dt>
                                    <dd class="dd">By default, subnormal numbers are supported.</dd>
                                    <dd class="dd"><samp class="ph codeph">sub.ftz.{f16, f16x2}</samp> flushes subnormal inputs and results to
                                       sign-preserving zero.
                                    </dd>
                                 </dl>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Saturation modifier:</dt>
                                    <dd class="dd"><samp class="ph codeph">sub.sat.{f16, f16x2}</samp> clamps the result to [0.0, 1.0]. <samp class="ph codeph">NaN</samp>
                                       results are flushed to <samp class="ph codeph">+0.0f</samp>.
                                    </dd>
                                 </dl>
                                 <p class="p">A sub instruction with an explicit rounding modifier treated conservatively by the
                                    code optimizer. A sub instruction with no rounding modifier defaults to
                                    round-to-nearest-even and may be optimized aggressively by the code optimizer. In
                                    particular, mul/sub sequences with no rounding modifiers may be optimized to use
                                    fused-multiply-add instructions on the target device.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 4.2.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_53</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">     // scalar f16 subtractions
     sub.f16        d0, a0, b0;
     sub.rn.f16     d1, a1, b1;
     
     // SIMD f16 subtraction
     cvt.rn.f16.f32 h0, f0;
     cvt.rn.f16.f32 h1, f1;
     cvt.rn.f16.f32 h2, f2;
     cvt.rn.f16.f32 h3, f3;
     mov.b32  p1, {h0, h1};   // pack two f16 to 32bit f16x2
     mov.b32  p2, {h2, h3};   // pack two f16 to 32bit f16x2
     sub.f16x2  p3, p1, p2;   // SIMD f16x2 subtraction
     // SIMD fp16 subtraction
     ld.global.b32   f0, [addr];     // load 32 bit which hold packed f16x2
     ld.global.b32   f1, [addr + 4]; // load 32 bit which hold packed f16x2
     sub.f16x2       f2, f0, f1;     // SIMD f16x2 subtraction</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="half-precision-floating-point-instructions-mul"><a name="half-precision-floating-point-instructions-mul" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-floating-point-instructions-mul" name="half-precision-floating-point-instructions-mul" shape="rect">9.7.4.3.&nbsp;Half Precision Floating Point Instructions: mul</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">mul</h5>
                                 <p class="p">Multiply two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">mul{.rnd}{.ftz}{.sat}.f16   d, a, b;
mul{.rnd}{.ftz}{.sat}.f16x2 d, a, b;

.rnd = { .rn };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs multiplication and writes the resulting value into a destination register.</p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp> instruction type, forms input vectors by half word values
                                    from source operands. Half-word operands are then multiplied in parallel to produce
                                    <samp class="ph codeph">.f16x2</samp> result in destination.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16</samp> instruction type, operands <samp class="ph codeph">d</samp>,
                                    <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> have <samp class="ph codeph">.f16</samp> or
                                    <samp class="ph codeph">.b16</samp> type. For <samp class="ph codeph">.f16x2</samp> instruction type, operands
                                    <samp class="ph codeph">d</samp>, <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> have
                                    <samp class="ph codeph">.b32</samp> type.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (type == f16) { 
    d = a * b;
} else if (type == f16x2) {
    fA[0] = a[0:15];
    fA[1] = a[16:31];
    fB[0] = b[0:15];
    fB[1] = b[16:31];
    for (i = 0; i &lt; 2; i++) {
         d[i] = fA[i] * fB[i];
    }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p">Rounding modifiers (default is <samp class="ph codeph">.rn</samp>):
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                    </dl>
                                 </div>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Subnormal numbers:</dt>
                                    <dd class="dd">By default, subnormal numbers are supported.</dd>
                                    <dd class="dd"><samp class="ph codeph">mul.ftz.{f16, f16x2}</samp> flushes subnormal inputs and results to
                                       sign-preserving zero.
                                    </dd>
                                 </dl>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Saturation modifier:</dt>
                                    <dd class="dd"><samp class="ph codeph">mul.sat.{f16, f16x2}</samp> clamps the result to [0.0, 1.0]. <samp class="ph codeph">NaN</samp>
                                       results are flushed to <samp class="ph codeph">+0.0f</samp>.
                                    </dd>
                                 </dl>
                                 <p class="p">A mul instruction with an explicit rounding modifier treated conservatively by the
                                    code optimizer. A mul instruction with no rounding modifier defaults to
                                    round-to-nearest-even and may be optimized aggressively by the code optimizer. In
                                    particular, mul/add sequences with no rounding modifiers may be optimized to use
                                    fused-multiply-add instructions on the target device.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 4.2.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_53</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">     // scalar f16 multiplications
     mul.f16        d0, a0, b0;
     mul.rn.f16     d1, a1, b1;
     
     // SIMD f16 multiplication
     cvt.rn.f16.f32 h0, f0;
     cvt.rn.f16.f32 h1, f1;
     cvt.rn.f16.f32 h2, f2;
     cvt.rn.f16.f32 h3, f3;
     mov.b32  p1, {h0, h1};   // pack two f16 to 32bit f16x2
     mov.b32  p2, {h2, h3};   // pack two f16 to 32bit f16x2
     mul.f16x2  p3, p1, p2;   // SIMD f16x2 multiplication
     // SIMD fp16 multiplication
     ld.global.b32   f0, [addr];     // load 32 bit which hold packed f16x2
     ld.global.b32   f1, [addr + 4]; // load 32 bit which hold packed f16x2
     mul.f16x2       f2, f0, f1;     // SIMD f16x2 multiplication</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="half-precision-floating-point-instructions-fma"><a name="half-precision-floating-point-instructions-fma" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-floating-point-instructions-fma" name="half-precision-floating-point-instructions-fma" shape="rect">9.7.4.4.&nbsp;Half Precision Floating Point Instructions: fma</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">fma</h5>
                                 <p class="p">Fused multiply-add</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">fma.rnd{.ftz}{.sat}.f16     d, a, b, c;
fma.rnd{.ftz}{.sat}.f16x2   d, a, b, c;<span class="ph">
fma.rnd{.ftz}.relu.f16      d, a, b, c;
fma.rnd{.ftz}.relu.f16x2    d, a, b, c;
fma.rnd{.relu}.bf16         d, a, b, c;
fma.rnd{.relu}.bf16x2       d, a, b, c;</span>

.rnd = { .rn };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Performs a fused multiply-add with no loss of precision in the intermediate product
                                    and addition.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp><span class="ph"> and <samp class="ph codeph">.bf16x2</samp></span>
                                    instruction type, forms input vectors by half word values from source operands. Half-word
                                    operands are then operated in parallel to produce <samp class="ph codeph">.f16x2</samp><span class="ph"> or <samp class="ph codeph">.bf16x2</samp></span> result in destination.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16</samp> instruction type, operands <samp class="ph codeph">d</samp>,
                                    <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp> and <samp class="ph codeph">c</samp> have
                                    <samp class="ph codeph">.f16</samp> or <samp class="ph codeph">.b16</samp> type. For <samp class="ph codeph">.f16x2</samp>
                                    instruction type, operands <samp class="ph codeph">d</samp>, <samp class="ph codeph">a</samp>,
                                    <samp class="ph codeph">b</samp> and <samp class="ph codeph">c</samp> have <samp class="ph codeph">.b32</samp> type.
                                    <span class="ph"> For <samp class="ph codeph">.bf16</samp> instruction type, operands
                                       <samp class="ph codeph">d</samp>, <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp> and <samp class="ph codeph">c</samp> have
                                       <samp class="ph codeph">.b16</samp> type. For <samp class="ph codeph">.bf16x2</samp> instruction type, operands
                                       <samp class="ph codeph">d</samp>, <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp> and <samp class="ph codeph">c</samp> have
                                       <samp class="ph codeph">.b32</samp> type.</span></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (type == f16<span class="ph"> || type == bf16</span>) { 
    d = a * b + c;
} else if (type == f16x2<span class="ph"> || type == bf16x2</span>) {
    fA[0] = a[0:15];
    fA[1] = a[16:31];
    fB[0] = b[0:15];
    fB[1] = b[16:31];
    fC[0] = c[0:15];
    fC[1] = c[16:31];
    for (i = 0; i &lt; 2; i++) {
         d[i] = fA[i] * fB[i] + fC[i];
    }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <div class="p">Rounding modifiers (default is <samp class="ph codeph">.rn</samp>):
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                    </dl>
                                 </div>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Subnormal numbers:</dt>
                                    <dd class="dd">By default, subnormal numbers are supported.</dd>
                                    <dd class="dd"><samp class="ph codeph">fma.ftz.{f16, f16x2}</samp> flushes subnormal inputs and results to
                                       sign-preserving zero.
                                    </dd>
                                 </dl>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Saturation modifier:</dt>
                                    <dd class="dd"><samp class="ph codeph">fma.sat.{f16, f16x2}</samp> clamps the result to [0.0, 1.0].
                                       <samp class="ph codeph">NaN</samp> results are flushed to <samp class="ph codeph">+0.0f</samp>.
                                    </dd>
                                    <dd class="dd"><samp class="ph codeph">fma.relu.{f16, f16x2, bf16, bf16x2}</samp> clamps the
                                       result to 0 if negative. <samp class="ph codeph">NaN</samp> result is converted to canonical
                                       <samp class="ph codeph">NaN</samp>.
                                    </dd>
                                 </dl>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 4.2.</p>
                                 <p class="p"><samp class="ph codeph">fma.relu.{f16, f16x2}</samp> and
                                    <samp class="ph codeph">fma{.relu}.{bf16, bf16x2}</samp> introduced in PTX ISA version 7.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_53</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">fma.relu.{f16, f16x2}</samp> and
                                    <samp class="ph codeph">fma{.relu}.{bf16, bf16x2}</samp> require <samp class="ph codeph">sm_80</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">     // scalar f16 fused multiply-add
     fma.rn.f16         d0, a0, b0, c0;
     fma.rn.f16         d1, a1, b1, c1;
     fma.rn.relu.f16    d1, a1, b1, c1;

     // scalar bf16 fused multiply-add
     fma.rn.bf16        d1, a1, b1, c1;
     fma.rn.relu.bf16   d1, a1, b1, c1;
     
     // SIMD f16 fused multiply-add
     cvt.rn.f16.f32 h0, f0;
     cvt.rn.f16.f32 h1, f1;
     cvt.rn.f16.f32 h2, f2;
     cvt.rn.f16.f32 h3, f3;
     mov.b32  p1, {h0, h1}; // pack two f16 to 32bit f16x2
     mov.b32  p2, {h2, h3}; // pack two f16 to 32bit f16x2
     fma.rn.f16x2  p3, p1, p2, p2;   // SIMD f16x2 fused multiply-add
     fma.rn.relu.f16x2  p3, p1, p2, p2; // SIMD f16x2 fused multiply-add with relu saturation mode
     // SIMD fp16 fused multiply-add
     ld.global.b32   f0, [addr];     // load 32 bit which hold packed f16x2
     ld.global.b32   f1, [addr + 4]; // load 32 bit which hold packed f16x2
     fma.rn.f16x2    f2, f0, f1, f1; // SIMD f16x2 fused multiply-add
     
     // SIMD bf16 fused multiply-add
     fma.rn.bf16x2       f2, f0, f1, f1; // SIMD bf16x2 fused multiply-add
     fma.rn.relu.bf16x2  f2, f0, f1, f1; // SIMD bf16x2 fused multiply-add with relu saturation mode
</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="half-precision-floating-point-instructions-neg"><a name="half-precision-floating-point-instructions-neg" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-floating-point-instructions-neg" name="half-precision-floating-point-instructions-neg" shape="rect">9.7.4.5.&nbsp;Half Precision Floating Point Instructions: neg</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">neg</h5>
                                 <p class="p">Arithmetic negate.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">neg{.ftz}.f16    d, a;
neg{.ftz}.f16x2  d, a;
<span class="ph">neg.bf16         d, a;
neg.bf16x2       d, a;</span></pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Negate the sign of <samp class="ph codeph">a</samp> and store the result in <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp><span class="ph"> and <samp class="ph codeph">.bf16x2</samp></span>
                                    instruction type, forms input vector by extracting half word values from
                                    the source operand. Half-word operands are then negated in parallel to produce
                                    <samp class="ph codeph">.f16x2</samp><span class="ph"> or <samp class="ph codeph">.bf16x2</samp></span> result
                                    in destination.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16</samp> instruction type, operands <samp class="ph codeph">d</samp> and
                                    <samp class="ph codeph">a</samp> have <samp class="ph codeph">.f16</samp> or <samp class="ph codeph">.b16</samp> type. For 
                                    <samp class="ph codeph">.f16x2</samp> instruction type, operands <samp class="ph codeph">d</samp> and 
                                    <samp class="ph codeph">a</samp> have <samp class="ph codeph">.b32</samp> type.<span class="ph"> For
                                       <samp class="ph codeph">.bf16</samp> instruction type, operands <samp class="ph codeph">d</samp> and <samp class="ph codeph">a</samp>
                                       have <samp class="ph codeph">.b16</samp> type. For <samp class="ph codeph">bf16x2</samp> instruction type, operands
                                       <samp class="ph codeph">d</samp> and <samp class="ph codeph">a</samp> have <samp class="ph codeph">.b32</samp> type.</span></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (type == f16<span class="ph"> || type == bf16</span>) {
    d = -a;
} else if (type == f16x2<span class="ph"> || type == bf16x2</span>) {
    fA[0] = a[0:15];
    fA[1] = a[16:31];
    for (i = 0; i &lt; 2; i++) {
         d[i] = -fA[i];
    }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Subnormal numbers:</dt>
                                    <dd class="dd">By default, subnormal numbers are supported.</dd>
                                    <dd class="dd"><samp class="ph codeph">neg.ftz.{f16, f16x2}</samp> flushes subnormal inputs and results to
                                       sign-preserving zero.
                                    </dd>
                                 </dl>
                                 <p class="p"><samp class="ph codeph">NaN</samp> inputs yield an unspecified <samp class="ph codeph">NaN</samp>. Future
                                    implementations may comply with the IEEE 754 standard by preserving payload and
                                    modifying only the sign bit. 
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 6.0.</p>
                                 <p class="p"><samp class="ph codeph">neg.bf16</samp> and <samp class="ph codeph">neg.bf16x2</samp> introduced
                                    in PTX ISA 7.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_53</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">neg.bf16</samp> and <samp class="ph codeph">neg.bf16x2</samp> requires
                                    architecture <samp class="ph codeph">sm_80</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    neg.ftz.f16  x,f0;
<span class="ph">    neg.bf16     x,b0;
    neg.bf16x2   x1,b1;</span></pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="half-precision-floating-point-instructions-abs"><a name="half-precision-floating-point-instructions-abs" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-floating-point-instructions-abs" name="half-precision-floating-point-instructions-abs" shape="rect">9.7.4.6.&nbsp;Half Precision Floating Point Instructions: abs</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">abs</h5>
                                 <p class="p">Absolute value</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">abs{.ftz}.f16    d, a;
abs{.ftz}.f16x2  d, a; 
<span class="ph">abs.bf16         d, a;
abs.bf16x2       d, a;</span></pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Take absolute value of <samp class="ph codeph">a</samp> and store the result in <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp><span class="ph"> and <samp class="ph codeph">.bf16x2</samp></span>
                                    instruction type, forms input vector by extracting half word values from the source
                                    operand. Absolute values of half-word operands are then computed in parallel to produce
                                    <samp class="ph codeph">.f16x2</samp><span class="ph"> or <samp class="ph codeph">.bf16x2</samp></span> result
                                    in destination.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16</samp> instruction type, operands <samp class="ph codeph">d</samp> and
                                    <samp class="ph codeph">a</samp> have <samp class="ph codeph">.f16</samp> or <samp class="ph codeph">.b16</samp> type. For
                                    <samp class="ph codeph">.f16x2</samp> instruction type, operands <samp class="ph codeph">d</samp> and
                                    <samp class="ph codeph">a</samp> have <samp class="ph codeph">.f16x2</samp> or <samp class="ph codeph">.b32</samp> type.
                                    <span class="ph"> For <samp class="ph codeph">.bf16</samp> instruction type, operands
                                       <samp class="ph codeph">d</samp> and <samp class="ph codeph">a</samp> have <samp class="ph codeph">.b16</samp> type. For
                                       <samp class="ph codeph">.bf16x2</samp> instruction type, operands <samp class="ph codeph">d</samp> and
                                       <samp class="ph codeph">a</samp> have <samp class="ph codeph">.b32</samp> type.</span></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (type == f16<span class="ph"> || type == bf16</span>) {
    d = |a|;
} else if (type == f16x2<span class="ph"> || type == bf16x2</span>) {
    fA[0] = a[0:15];
    fA[1] = a[16:31];
    for (i = 0; i &lt; 2; i++) {
         d[i] = |fA[i]|;
    }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Subnormal numbers:</dt>
                                    <dd class="dd">By default, subnormal numbers are supported.</dd>
                                    <dd class="dd"><samp class="ph codeph">abs.ftz.{f16, f16x2}</samp> flushes subnormal inputs and results to
                                       sign-preserving zero.
                                    </dd>
                                 </dl>
                                 <p class="p"><samp class="ph codeph">NaN</samp> inputs yield an unspecified <samp class="ph codeph">NaN</samp>. Future
                                    implementations may comply with the IEEE 754 standard by preserving payload and
                                    modifying only the sign bit. 
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 6.5.</p>
                                 <p class="p"><samp class="ph codeph">abs.bf16</samp> and <samp class="ph codeph">abs.bf16x2</samp> introduced
                                    in PTX ISA 7.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_53</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">abs.bf16</samp> and <samp class="ph codeph">abs.bf16x2</samp> requires
                                    architecture <samp class="ph codeph">sm_80</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    abs.ftz.f16  x,f0;
<span class="ph">    abs.bf16     x,b0;
    abs.bf16x2   x1,b1;</span></pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="half-precision-floating-point-instructions-min"><a name="half-precision-floating-point-instructions-min" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-floating-point-instructions-min" name="half-precision-floating-point-instructions-min" shape="rect">9.7.4.7.&nbsp;Half Precision Floating Point Instructions: min</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">min</h5>
                                 <p class="p">Find the minimum of two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">min{.ftz}{.NaN}.f16      d, a, b;
min{.ftz}{.NaN}.f16x2    d, a, b;
min{.NaN}.bf16           d, a, b;
min{.NaN}.bf16x2         d, a, b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Store the minimum of <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> in
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp> and <samp class="ph codeph">.bf16x2</samp> instruction type, forms
                                    input vector by extracting half word values from the source operand. Absolute values
                                    of half-word operands are then computed in parallel to produce <samp class="ph codeph">.f16x2</samp>
                                    or <samp class="ph codeph">.bf16x2</samp> result in destination.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16</samp> instruction type, operands <samp class="ph codeph">d</samp> and
                                    <samp class="ph codeph">a</samp> have <samp class="ph codeph">.f16</samp> or <samp class="ph codeph">.b16</samp> type. For
                                    <samp class="ph codeph">.f16x2</samp> instruction type, operands <samp class="ph codeph">d</samp> and
                                    <samp class="ph codeph">a</samp> have <samp class="ph codeph">.f16x2</samp> or <samp class="ph codeph">.b32</samp> type.
                                    For <samp class="ph codeph">.bf16</samp> instruction type, operands <samp class="ph codeph">d</samp> and
                                    <samp class="ph codeph">a</samp> have <samp class="ph codeph">.b16</samp> type. For <samp class="ph codeph">.bf16x2</samp>
                                    instruction type, operands <samp class="ph codeph">d</samp> and <samp class="ph codeph">a</samp> have
                                    <samp class="ph codeph">.b32</samp> type.
                                 </p>
                                 <p class="p">If <samp class="ph codeph">.NaN</samp> modifier is specified, then the result is canonical
                                    <samp class="ph codeph">NaN</samp> if either of the inputs is <samp class="ph codeph">NaN</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (type == f16 || type == bf16) {
    if (isNaN(a) &amp;&amp; isNaN(b))              d = NaN;
    if (.NaN &amp;&amp; (isNaN(a) || isNaN(b)))    d = NaN;
    else if (isNaN(a))                     d = b;
    else if (isNaN(b))                     d = a;
    else                                   d = (a &lt; b) ? a : b;
} else if (type == f16x2 || type == bf16x2) {
    fA[0] = a[0:15];
    fA[1] = a[16:31];
    fB[0] = b[0:15];
    fB[1] = b[16:31];
    for (i = 0; i &lt; 2; i++) {
        if (isNaN(fA[i]) &amp;&amp; isNaN(fB[i]))              d[i] = NaN;
        if (.NaN &amp;&amp; (isNaN(fA[i]) || isNaN(fB[i])))    d[i] = NaN;
        else if (isNaN(fA[i]))                         d[i] = fB[i];
        else if (isNaN(fB[i]))                         d[i] = fA[i];
        else                                           d[i] = (fA[i] &lt; fB[i]) ? fA[i] : fB[i];
    }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Subnormal numbers:</dt>
                                    <dd class="dd">By default, subnormal numbers are supported.</dd>
                                    <dd class="dd"><samp class="ph codeph">min.ftz.{f16, f16x2}</samp> flushes subnormal inputs and results to
                                       sign-preserving zero.
                                    </dd>
                                 </dl>
                                 <p class="p">If values of both inputs are 0.0, then +0.0 &gt; -0.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 7.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    min.ftz.f16       h0,h1,h2;
    min.f16x2         b0,b1,b2;
    min.NaN.f16x2     b0,b1,b2;
    min.bf16          h0, h1, h2;
    min.NaN.bf16x2    b0, b1, b2;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="half-precision-floating-point-instructions-max"><a name="half-precision-floating-point-instructions-max" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-floating-point-instructions-max" name="half-precision-floating-point-instructions-max" shape="rect">9.7.4.8.&nbsp;Half Precision Floating Point Instructions: max</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">max</h5>
                                 <p class="p">Find the maximum of two values.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">max{.ftz}{.NaN}.f16      d, a, b;
max{.ftz}{.NaN}.f16x2    d, a, b;
max{.NaN}.bf16           d, a, b;
max{.NaN}.bf16x2         d, a, b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Store the maximum of <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> in
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp> and <samp class="ph codeph">.bf16x2</samp> instruction type, forms
                                    input vector by extracting half word values from the source operand. Absolute values
                                    of half-word operands are then computed in parallel to produce <samp class="ph codeph">.f16x2</samp>
                                    or <samp class="ph codeph">.bf16x2</samp> result in destination.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16</samp> instruction type, operands <samp class="ph codeph">d</samp> and
                                    <samp class="ph codeph">a</samp> have <samp class="ph codeph">.f16</samp> or <samp class="ph codeph">.b16</samp> type. For
                                    <samp class="ph codeph">.f16x2</samp> instruction type, operands <samp class="ph codeph">d</samp> and
                                    <samp class="ph codeph">a</samp> have <samp class="ph codeph">.f16x2</samp> or <samp class="ph codeph">.b32</samp> type.
                                    For <samp class="ph codeph">.bf16</samp> instruction type, operands <samp class="ph codeph">d</samp> and
                                    <samp class="ph codeph">a</samp> have <samp class="ph codeph">.b16</samp> type. For <samp class="ph codeph">.bf16x2</samp>
                                    instruction type, operands <samp class="ph codeph">d</samp> and <samp class="ph codeph">a</samp> have
                                    <samp class="ph codeph">.b32</samp> type.
                                 </p>
                                 <p class="p">If <samp class="ph codeph">.NaN</samp> modifier is specified, then the result is canonical
                                    <samp class="ph codeph">NaN</samp> if either of the inputs is <samp class="ph codeph">NaN</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (type == f16 || type == bf16) {
    if (isNaN(a) &amp;&amp; isNaN(b))              d = NaN;
    if (.NaN &amp;&amp; (isNaN(a) || isNaN(b)))    d = NaN;
    else if (isNaN(a))                     d = b;
    else if (isNaN(b))                     d = a;
    else                                   d = (a &gt; b) ? a : b;
} else if (type == f16x2 || type == bf16x2) {
    fA[0] = a[0:15];
    fA[1] = a[16:31];
    fB[0] = b[0:15];
    fB[1] = b[16:31];
    for (i = 0; i &lt; 2; i++) {
        if (isNaN(fA[i]) &amp;&amp; isNaN(fB[i]))              d[i] = NaN;
        if (.NaN &amp;&amp; (isNaN(fA[i]) || isNaN(fB[i])))    d[i] = NaN;
        else if (isNaN(fA[i]))                         d[i] = fB[i];
        else if (isNaN(fB[i]))                         d[i] = fA[i];
        else                                           d[i] = (fA[i] &gt; fB[i]) ? fA[i] : fB[i];
    }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Subnormal numbers:</dt>
                                    <dd class="dd">By default, subnormal numbers are supported.</dd>
                                    <dd class="dd"><samp class="ph codeph">max.ftz.{f16, f16x2}</samp> flushes subnormal inputs and results to
                                       sign-preserving zero.
                                    </dd>
                                 </dl>
                                 <p class="p">If values of both inputs are 0.0, then +0.0 &gt; -0.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 7.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    max.ftz.f16       h0,h1,h2;
    max.f16x2         b0,b1,b2;
    max.NaN.f16x2     b0,b1,b2;
    max.bf16          h0, h1, h2;
    max.NaN.bf16x2    b0, b1, b2;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="half-precision-floating-point-instructions-tanh"><a name="half-precision-floating-point-instructions-tanh" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-floating-point-instructions-tanh" name="half-precision-floating-point-instructions-tanh" shape="rect">9.7.4.9.&nbsp;Half Precision Floating Point Instructions: tanh</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">tanh</h5>
                                 <p class="p">Find the hyperbolic tangent of a value (in radians)</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">tanh.approx.type d, a;

.type = {.f16, .f16x2}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Take hyperbolic tangent value of <samp class="ph codeph">a</samp>.
                                 </p>
                                 <p class="p">The type of operands <samp class="ph codeph">d</samp> and <samp class="ph codeph">a</samp> are as specified by <samp class="ph codeph">.type</samp>.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp> instruction type, each of the half-word operands are
                                    operated in parallel and the results are packed appropriately into a
                                    <samp class="ph codeph">.f16x2</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (.type == .f16) {
  d = tanh(a)
} else if (.type == .f16x2) {
  fA[0] = a[0:15];
  fA[1] = a[16:31]; 
  d[0] = tanh(fA[0])
  d[1] = tanh(fA[1])
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">tanh.approx.{f16, f16x2}</samp> implement FP16 hyperbolic tangent.
                                 </p>
                                 <p class="p">Results of <samp class="ph codeph">tanh</samp> for various corner-case inputs are as follows:
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e24041" rowspan="1" colspan="1">Input</th>
                                             <th class="entry" valign="top" width="50%" id="d54e24044" rowspan="1" colspan="1">Result</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24041" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24044" rowspan="1" colspan="1">-1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24041" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24044" rowspan="1" colspan="1">Same as input</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24041" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24044" rowspan="1" colspan="1">-0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24041" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24044" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24041" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24044" rowspan="1" colspan="1">Same as input</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24041" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24044" rowspan="1" colspan="1">1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24041" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24044" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">The subnormal numbers are supported.</p>
                                 <div class="note note"><span class="notetitle">Note:</span> The subnormal inputs gets passed through to the output since the value of
                                    <samp class="ph codeph">tanh(x)</samp> for small values of <samp class="ph codeph">x</samp> is approximately the
                                    same as <samp class="ph codeph">x</samp>.
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 7.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_75</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    tanh.approx.f16 h1, h0;
    tanh.approx.f16x2 hd1, hd0;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="half-precision-floating-point-instructions-ex2"><a name="half-precision-floating-point-instructions-ex2" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-floating-point-instructions-ex2" name="half-precision-floating-point-instructions-ex2" shape="rect">9.7.4.10.&nbsp;Half Precision Floating Point Instructions: ex2</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">ex2</h5>
                                 <p class="p">Find the base-2 exponent of a <samp class="ph codeph">.f16</samp>/<samp class="ph codeph">.f16x2</samp>
                                    value.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">ex2.approx.type d, a;

.type = {.f16, .f16x2}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Raise 2 to the power <samp class="ph codeph">a</samp>.
                                 </p>
                                 <p class="p">The type of operands <samp class="ph codeph">d</samp> and <samp class="ph codeph">a</samp> are as specified by <samp class="ph codeph">.type</samp>.
                                 </p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp> instruction type, each of the half-word operands are
                                    operated in parallel and the results are packed appropriately into a
                                    <samp class="ph codeph">.f16x2</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (.type == .f16) {
  d = 2 ^ a
} else if (.type == .f16x2) {
  fA[0] = a[0:15];
  fA[1] = a[16:31];
  d[0] = 2 ^ fA[0]
  d[1] = 2 ^ fA[1]
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p"><samp class="ph codeph">ex2.approx.{f16, f16x2}</samp> implement a fast approximation to
                                    2<sup class="ph sup">a</sup>.
                                 </p>
                                 <p class="p">Subnormal inputs are supported.</p>
                                 <p class="p">Results of <samp class="ph codeph">ex2</samp> for various corner-case inputs are as follows:
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e24276" rowspan="1" colspan="1">Input</th>
                                             <th class="entry" valign="top" width="50%" id="d54e24279" rowspan="1" colspan="1">Result</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24276" rowspan="1" colspan="1">-Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24279" rowspan="1" colspan="1">+0.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24276" rowspan="1" colspan="1">-subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24279" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24276" rowspan="1" colspan="1">-0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24279" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24276" rowspan="1" colspan="1">+0.0</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24279" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24276" rowspan="1" colspan="1">+subnormal</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24279" rowspan="1" colspan="1">+1.0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24276" rowspan="1" colspan="1">+Inf</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24279" rowspan="1" colspan="1">+Inf</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e24276" rowspan="1" colspan="1">NaN</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e24279" rowspan="1" colspan="1">NaN</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 7.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_75</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    ex2.approx.f16 h1, h0;
    ex2.approx.f16x2 hd1, hd0;</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="comparison-and-selection-instructions"><a name="comparison-and-selection-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#comparison-and-selection-instructions" name="comparison-and-selection-instructions" shape="rect">9.7.5.&nbsp;Comparison and Selection Instructions</a></h3>
                        <div class="body conbody">
                           <div class="p">The comparison select instructions are:
                              
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">set</samp></li>
                                 <li class="li"><samp class="ph codeph">setp</samp></li>
                                 <li class="li"><samp class="ph codeph">selp</samp></li>
                                 <li class="li"><samp class="ph codeph">slct</samp></li>
                              </ul>
                           </div>
                           <p class="p">As with single-precision floating-point instructions, the <samp class="ph codeph">set</samp>,
                              <samp class="ph codeph">setp</samp>, and <samp class="ph codeph">slct</samp> instructions support subnormal numbers
                              for <samp class="ph codeph">sm_20</samp> and higher targets and flush single-precision subnormal
                              inputs to sign-preserving zero for <samp class="ph codeph">sm_1x</samp> targets. The optional
                              <samp class="ph codeph">.ftz</samp> modifier provides backward compatibility with
                              <samp class="ph codeph">sm_1x</samp> targets by flushing subnormal inputs and results to
                              sign-preserving zero regardless of the target architecture. 
                           </p>
                        </div>
                        <div class="topic reference nested3" id="comparison-and-selection-instructions-set"><a name="comparison-and-selection-instructions-set" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#comparison-and-selection-instructions-set" name="comparison-and-selection-instructions-set" shape="rect">9.7.5.1.&nbsp;Comparison and Selection Instructions: set</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">set</h5>
                                 <p class="p">Compare two numeric values with a relational operator, and optionally combine this
                                    result with a predicate value by applying a Boolean operator.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">set.CmpOp{.ftz}.dtype.stype         d, a, b;
set.CmpOp.BoolOp{.ftz}.dtype.stype  d, a, b, {!}c;

.CmpOp  = { eq, ne, lt, le, gt, ge, lo, ls, hi, hs,
            equ, neu, ltu, leu, gtu, geu, num, nan };
.BoolOp = { and, or, xor };
.dtype  = { .u32, .s32, .f32 };
.stype  = { .b16, .b32, .b64,
            .u16, .u32, .u64,
            .s16, .s32, .s64,
                  .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compares two numeric values and optionally combines the result with another predicate
                                    value by applying a Boolean operator. If this result is <samp class="ph codeph">True</samp>,
                                    <samp class="ph codeph">1.0f</samp> is written for floating-point destination types, and
                                    <samp class="ph codeph">0xffffffff</samp> is written for integer destination types. Otherwise,
                                    <samp class="ph codeph">0x00000000</samp> is written.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">d </samp>has type <samp class="ph codeph">.dtype</samp>; operands
                                    <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> have type <samp class="ph codeph">.stype</samp>; operand
                                    <samp class="ph codeph">c</samp> has type <samp class="ph codeph">.pred</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">t = (a CmpOp b) ? 1 : 0;
if (isFloat(dtype))
    d = BoolOp(t, c) ? 1.0f : 0x00000000;
else
    d = BoolOp(t, c) ? 0xffffffff : 0x00000000;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Integer Notes</h5>
                                 <p class="p">The signed and unsigned comparison operators are <samp class="ph codeph">eq</samp>,
                                    <samp class="ph codeph">ne</samp>, <samp class="ph codeph">lt</samp>, <samp class="ph codeph">le</samp>, <samp class="ph codeph">gt</samp>,
                                    <samp class="ph codeph">ge</samp>. 
                                 </p>
                                 <p class="p">For unsigned values, the comparison operators <samp class="ph codeph">lo</samp>,
                                    <samp class="ph codeph">ls</samp>, <samp class="ph codeph">hi</samp>, and <samp class="ph codeph">hs</samp> for lower,
                                    lower-or-same, higher, and higher-or-same may be used instead of
                                    <samp class="ph codeph">lt</samp>, <samp class="ph codeph">le</samp>, <samp class="ph codeph">gt</samp>, <samp class="ph codeph">ge</samp>,
                                    respectively.
                                 </p>
                                 <p class="p">The untyped, bit-size comparisons are <samp class="ph codeph">eq</samp> and
                                    <samp class="ph codeph">ne</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Floating Point Notes</h5>
                                 <p class="p">The ordered comparisons are <samp class="ph codeph">eq</samp>, <samp class="ph codeph">ne</samp>,
                                    <samp class="ph codeph">lt</samp>, <samp class="ph codeph">le</samp>, <samp class="ph codeph">gt</samp>, <samp class="ph codeph">ge</samp>.
                                    If either operand is <samp class="ph codeph">NaN</samp>, the result is <samp class="ph codeph">False</samp>.
                                 </p>
                                 <p class="p">To aid comparison operations in the presence of <samp class="ph codeph">NaN</samp> values,
                                    unordered versions are included: <samp class="ph codeph">equ</samp>, <samp class="ph codeph">neu</samp>,
                                    <samp class="ph codeph">ltu</samp>, <samp class="ph codeph">leu</samp>, <samp class="ph codeph">gtu</samp>,
                                    <samp class="ph codeph">geu</samp>. If both operands are numeric values (not
                                    <samp class="ph codeph">NaN</samp>), then these comparisons have the same result as their ordered
                                    counterparts. If either operand is <samp class="ph codeph">NaN</samp>, then the result of these
                                    comparisons is <samp class="ph codeph">True</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">num</samp> returns <samp class="ph codeph">True</samp> if both operands are numeric
                                    values (not <samp class="ph codeph">NaN</samp>), and <samp class="ph codeph">nan</samp> returns
                                    <samp class="ph codeph">True</samp> if either operand is <samp class="ph codeph">NaN</samp>.
                                 </p>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">set.ftz.dtype.f32</samp> flushes subnormal inputs to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">set.dtype.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">set.dtype.f32</samp> flushes subnormal inputs to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">Modifier <samp class="ph codeph">.ftz</samp> applies only to <samp class="ph codeph">.f32</samp> comparisons.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">set</samp> with <samp class="ph codeph">.f64</samp> source type requires
                                    <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">@p  set.lt.and.f32.s32  d,a,b,r;
    set.eq.u32.u32      d,i,n;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="comparison-and-selection-instructions-setp"><a name="comparison-and-selection-instructions-setp" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#comparison-and-selection-instructions-setp" name="comparison-and-selection-instructions-setp" shape="rect">9.7.5.2.&nbsp;Comparison and Selection Instructions: setp</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">setp</h5>
                                 <p class="p">Compare&nbsp;two numeric values with a relational operator, and (optionally) combine this
                                    result with a predicate value by applying a Boolean operator. 
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">setp.CmpOp{.ftz}.type         p[|q], a, b;
setp.CmpOp.BoolOp{.ftz}.type  p[|q], a, b, {!}c;

.CmpOp  = { eq, ne, lt, le, gt, ge, lo, ls, hi, hs,
            equ, neu, ltu, leu, gtu, geu, num, nan };
.BoolOp = { and, or, xor };
.type   = { .b16, .b32, .b64,
            .u16, .u32, .u64,
            .s16, .s32, .s64,
                  .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compares two values and combines the result with another predicate value by applying
                                    a Boolean operator. This result is written to the first destination operand. A
                                    related value computed using the complement of the compare result is written to the
                                    second destination operand.
                                 </p>
                                 <p class="p">Applies to all numeric types. Operands <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> have
                                    type <samp class="ph codeph">.type</samp>; operands <samp class="ph codeph">p</samp>, <samp class="ph codeph">q</samp>, and
                                    <samp class="ph codeph">c</samp> have type <samp class="ph codeph">.pred</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">t = (a CmpOp b) ? 1 : 0;
p = BoolOp(t, c);
q = BoolOp(!t, c);</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Integer Notes</h5>
                                 <p class="p">The signed and unsigned comparison operators are <samp class="ph codeph">eq</samp>,
                                    <samp class="ph codeph">ne</samp>, <samp class="ph codeph">lt</samp>, <samp class="ph codeph">le</samp>, <samp class="ph codeph">gt</samp>,
                                    <samp class="ph codeph">ge</samp>.
                                 </p>
                                 <p class="p">For unsigned values, the comparison operators <samp class="ph codeph">lo</samp>,
                                    <samp class="ph codeph">ls</samp>, <samp class="ph codeph">hi</samp>, and <samp class="ph codeph">hs</samp> for lower,
                                    lower-or-same, higher, and higher-or-same may be used instead of
                                    <samp class="ph codeph">lt</samp>, <samp class="ph codeph">le</samp>, <samp class="ph codeph">gt</samp>, <samp class="ph codeph">ge</samp>,
                                    respectively.
                                 </p>
                                 <p class="p">The untyped, bit-size comparisons are <samp class="ph codeph">eq</samp> and
                                    <samp class="ph codeph">ne</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Floating Point Notes</h5>
                                 <p class="p">The ordered comparisons are <samp class="ph codeph">eq</samp>, <samp class="ph codeph">ne</samp>,
                                    <samp class="ph codeph">lt</samp>, <samp class="ph codeph">le</samp>, <samp class="ph codeph">gt</samp>, <samp class="ph codeph">ge</samp>.
                                    If either operand is <samp class="ph codeph">NaN</samp>, the result is <samp class="ph codeph">False</samp>.
                                 </p>
                                 <p class="p">To aid comparison operations in the presence of <samp class="ph codeph">NaN</samp> values,
                                    unordered versions are included: <samp class="ph codeph">equ</samp>, <samp class="ph codeph">neu</samp>,
                                    <samp class="ph codeph">ltu</samp>, <samp class="ph codeph">leu</samp>, <samp class="ph codeph">gtu</samp>,
                                    <samp class="ph codeph">geu</samp>. If both operands are numeric values (not
                                    <samp class="ph codeph">NaN</samp>), then these comparisons have the same result as their ordered
                                    counterparts. If either operand is <samp class="ph codeph">NaN</samp>, then the result of these
                                    comparisons is <samp class="ph codeph">True</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">num</samp> returns <samp class="ph codeph">True</samp> if both operands are numeric
                                    values (not <samp class="ph codeph">NaN</samp>), and <samp class="ph codeph">nan</samp> returns
                                    <samp class="ph codeph">True</samp> if either operand is <samp class="ph codeph">NaN</samp>.
                                 </p>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">setp.ftz.dtype.f32</samp> flushes subnormal inputs to
                                             sign-preserving zero.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p"><samp class="ph codeph">setp.dtype.f64</samp> supports subnormal numbers.
                                          </p>
                                          <p class="p"><samp class="ph codeph">setp.dtype.f32</samp> flushes subnormal inputs to sign-preserving
                                             zero.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">Modifier <samp class="ph codeph">.ftz</samp> applies only to <samp class="ph codeph">.f32</samp> comparisons.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">setp</samp> with <samp class="ph codeph">.f64</samp> source type requires
                                    <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    setp.lt.and.s32  p|q,a,b,r;
@q  setp.eq.u32      p,i,n;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="comparison-and-selection-instructions-selp"><a name="comparison-and-selection-instructions-selp" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#comparison-and-selection-instructions-selp" name="comparison-and-selection-instructions-selp" shape="rect">9.7.5.3.&nbsp;Comparison and Selection Instructions: selp</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">selp</h5>
                                 <p class="p">Select between source operands, based on the value of the predicate source
                                    operand.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">selp.type d, a, b, c;

.type = { .b16, .b32, .b64,
          .u16, .u32, .u64,
          .s16, .s32, .s64,
                .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Conditional selection. If <samp class="ph codeph">c</samp> is <samp class="ph codeph">True</samp>,
                                    <samp class="ph codeph">a</samp> is stored in <samp class="ph codeph">d</samp>, <samp class="ph codeph">b</samp> otherwise.
                                    Operands <samp class="ph codeph">d</samp>, <samp class="ph codeph">a</samp>, and <samp class="ph codeph">b</samp> must be of
                                    the same type. Operand <samp class="ph codeph">c</samp> is a predicate.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = (c == 1) ? a : b; </pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">selp.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    selp.s32  r0,r,g,p;
@q  selp.f32  f0,t,x,xp;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="comparison-and-selection-instructions-slct"><a name="comparison-and-selection-instructions-slct" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#comparison-and-selection-instructions-slct" name="comparison-and-selection-instructions-slct" shape="rect">9.7.5.4.&nbsp;Comparison and Selection Instructions: slct</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">slct</h5>
                                 <p class="p">Select one source operand, based on the sign of the third operand. </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">slct.dtype.s32        d, a, b, c;
slct{.ftz}.dtype.f32  d, a, b, c;

.dtype = { .b16, .b32, .b64,
           .u16, .u32, .u64,
           .s16, .s32, .s64,
                 .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Conditional selection. If <samp class="ph codeph">c</samp> ≥ 0, <samp class="ph codeph">a</samp> is stored in
                                    <samp class="ph codeph">d</samp>, otherwise <samp class="ph codeph">b</samp> is stored in <samp class="ph codeph">d</samp>.
                                    Operands <samp class="ph codeph">d</samp>, <samp class="ph codeph">a</samp>, and <samp class="ph codeph">b</samp> are treated
                                    as a bitsize type of the same width as the first instruction type; operand
                                    <samp class="ph codeph">c</samp> must match the second instruction type (<samp class="ph codeph">.s32</samp> or
                                    <samp class="ph codeph">.f32</samp>). The selected input is copied to the output without
                                    modification.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = (c &gt;= 0) ? a : b; </pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Floating Point Notes</h5>
                                 <p class="p">For <samp class="ph codeph">.f32</samp> comparisons, negative zero equals zero.
                                 </p>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p"><samp class="ph codeph">slct.ftz.dtype.f32</samp> flushes subnormal values of operand
                                             <samp class="ph codeph">c</samp> to sign-preserving zero, and operand <samp class="ph codeph">a</samp>
                                             is selected.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd"><samp class="ph codeph">slct.dtype.f32</samp> flushes subnormal values of operand
                                          <samp class="ph codeph">c</samp> to sign-preserving zero, and operand <samp class="ph codeph">a</samp>
                                          is selected.
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">Modifier <samp class="ph codeph">.ftz</samp> applies only to <samp class="ph codeph">.f32</samp> comparisons.
                                 </p>
                                 <p class="p">If operand <samp class="ph codeph">c</samp> is <samp class="ph codeph">NaN</samp>, the comparison is unordered
                                    and operand <samp class="ph codeph">b</samp> is selected.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">slct.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    slct.u32.s32  x, y, z, val;
    slct.ftz.u64.f32  A, B, C, fval;</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="comparison--instructions"><a name="comparison--instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#comparison--instructions" name="comparison--instructions" shape="rect">Half Precision Comparison Instructions</a></h3>
                        <div class="body conbody">
                           <div class="p">The comparison instructions are:
                              
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">set</samp></li>
                                 <li class="li"><samp class="ph codeph">setp</samp></li>
                              </ul>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="half-precision-comparison-instructions-set"><a name="half-precision-comparison-instructions-set" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-comparison-instructions-set" name="half-precision-comparison-instructions-set" shape="rect">9.7.6.1.&nbsp;Half Precision Comparison Instructions: set</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">set</h5>
                                 <p class="p">Compare two numeric values with a relational operator, and optionally combine this
                                    result with a predicate value by applying a Boolean operator.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">set.CmpOp{.ftz}.f16.stype            d, a, b;
set.CmpOp.BoolOp{.ftz}.f16.stype     d, a, b, {!}c;

set.CmpOp{.ftz}.dtype.f16            d, a, b;
set.CmpOp.BoolOp{.ftz}.dtype.f16     d, a, b, {!}c;
.dtype  = { .u16, .s16, .u32, .s32}

set.CmpOp{.ftz}.dtype.f16x2          d, a, b;
set.CmpOp.BoolOp{.ftz}.dtype.f16x2   d, a, b, {!}c;
.dtype  = { .f16x2, .u32, .s32}

.CmpOp  = { eq, ne, lt, le, gt, ge,
            equ, neu, ltu, leu, gtu, geu, num, nan };
.BoolOp = { and, or, xor };
.stype  = { .b16, .b32, .b64,
            .u16, .u32, .u64,
            .s16, .s32, .s64,
            .f16, .f32, .f64};
            </pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compares two numeric values and optionally combines the result with another predicate
                                    value by applying a Boolean operator.
                                 </p>
                                 <p class="p">Result of this computation is written in destination register in the following way:</p>
                                 <ul class="ul">
                                    <li class="li"> If result is <samp class="ph codeph">True</samp>,
                                       
                                       <ul class="ul">
                                          <li class="li"><samp class="ph codeph">0xffffffff</samp> is written for destination types
                                             <samp class="ph codeph">.u32</samp>/<samp class="ph codeph">.s32</samp>.
                                          </li>
                                          <li class="li"><samp class="ph codeph">0xffff</samp> is written for destination types
                                             <samp class="ph codeph">.u16</samp>/<samp class="ph codeph">.s16</samp>.
                                          </li>
                                          <li class="li"><samp class="ph codeph">1.0</samp> in half precision floating point format is written for destination
                                             type <samp class="ph codeph">.f16</samp>.
                                          </li>
                                       </ul>
                                    </li>
                                    <li class="li"> If result is <samp class="ph codeph">False</samp>,
                                       
                                       <ul class="ul">
                                          <li class="li"><samp class="ph codeph">0x0</samp> is written for all integer destination types.
                                          </li>
                                          <li class="li"><samp class="ph codeph">0.0</samp> in half precision floating point format is written for destination
                                             type <samp class="ph codeph">.f16</samp>.
                                          </li>
                                       </ul>
                                    </li>
                                 </ul>
                                 <p class="p">If source type is <samp class="ph codeph">.f16x2</samp> then result of individual operations are packed
                                    in the 32-bit destination operand.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">c</samp> has type <samp class="ph codeph">.pred</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (stype == .f16x2) {
    fA[0] = a[0:15];
    fA[1] = a[16:31];
    fB[0] = b[0:15];
    fB[1] = b[16:31];
    t[0]   = (fA[0] CmpOp fB[0]) ? 1 : 0;
    t[1]   = (fA[1] CmpOp fB[1]) ? 1 : 0;
    if (dtype == .f16x2) {
        for (i = 0; i &lt; 2; i++) {
            d[i] = BoolOp(t[i], c) ? 1.0 : 0.0;
        }
    } else {
        for (i = 0; i &lt; 2; i++) {
            d[i] = BoolOp(t[i], c) ? 0xffff : 0;
        }
    }
} else if (dtype == .f16) {
    t = (a CmpOp b) ? 1 : 0;
    d = BoolOp(t, c) ? 1.0 : 0.0;
} else  { // Integer destination type
    trueVal = (isU16(dtype) || isS16(dtype)) ?  0xffff : 0xffffffff;
    t = (a CmpOp b) ? 1 : 0;
    d = BoolOp(t, c) ? trueVal : 0;
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Floating Point Notes</h5>
                                 <p class="p">The ordered comparisons are <samp class="ph codeph">eq</samp>, <samp class="ph codeph">ne</samp>,
                                    <samp class="ph codeph">lt</samp>, <samp class="ph codeph">le</samp>, <samp class="ph codeph">gt</samp>, <samp class="ph codeph">ge</samp>.
                                    If either operand is <samp class="ph codeph">NaN</samp>, the result is <samp class="ph codeph">False</samp>.
                                 </p>
                                 <p class="p">To aid comparison operations in the presence of <samp class="ph codeph">NaN</samp> values,
                                    unordered versions are included: <samp class="ph codeph">equ</samp>, <samp class="ph codeph">neu</samp>,
                                    <samp class="ph codeph">ltu</samp>, <samp class="ph codeph">leu</samp>, <samp class="ph codeph">gtu</samp>,
                                    <samp class="ph codeph">geu</samp>. If both operands are numeric values (not
                                    <samp class="ph codeph">NaN</samp>), then these comparisons have the same result as their ordered
                                    counterparts. If either operand is <samp class="ph codeph">NaN</samp>, then the result of these
                                    comparisons is <samp class="ph codeph">True</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">num</samp> returns <samp class="ph codeph">True</samp> if both operands are numeric
                                    values (not <samp class="ph codeph">NaN</samp>), and <samp class="ph codeph">nan</samp> returns
                                    <samp class="ph codeph">True</samp> if either operand is <samp class="ph codeph">NaN</samp>.
                                 </p>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Subnormal numbers:</dt>
                                    <dd class="dd">
                                       <p class="p">By default, subnormal numbers are supported.</p>
                                       <p class="p">When <samp class="ph codeph">.ftz</samp> modifier is specified then subnormal inputs
                                          and results are flushed to sign preserving zero.
                                       </p>
                                    </dd>
                                 </dl>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 4.2.</p>
                                 <p class="p"><samp class="ph codeph">set.{u16, u32, s16, s32}.f16</samp> and <samp class="ph codeph">set.{u32, s32}.f16x2</samp>
                                    are introduced in PTX ISA version 6.5.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_53</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">   set.lt.and.f16.f16  d,a,b,r;
   set.eq.f16x2.f16x2  d,i,n;
   set.eq.u32.f16x2    d,i,n;
   set.lt.and.u16.f16  d,a,b,r;
            </pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="half-precision-comparison-instructions-setp"><a name="half-precision-comparison-instructions-setp" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#half-precision-comparison-instructions-setp" name="half-precision-comparison-instructions-setp" shape="rect">9.7.6.2.&nbsp;Half Precision Comparison Instructions: setp</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">setp</h5>
                                 <p class="p">Compare two numeric values with a relational operator, and optionally combine this
                                    result with a predicate value by applying a Boolean operator.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">setp.CmpOp{.ftz}.f16           p, a, b;
setp.CmpOp.BoolOp{.ftz}.f16    p, a, b, {!}c;

setp.CmpOp{.ftz}.f16x2         p|q, a, b;
setp.CmpOp.BoolOp{.ftz}.f16x2  p|q, a, b, {!}c;

.CmpOp  = { eq, ne, lt, le, gt, ge,
            equ, neu, ltu, leu, gtu, geu, num, nan };
.BoolOp = { and, or, xor };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compares two values and combines the result with another predicate value by applying
                                    a Boolean operator. This result is written to the destination operand.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">c</samp>, <samp class="ph codeph">p</samp> and <samp class="ph codeph">q</samp> has type
                                    <samp class="ph codeph">.pred</samp>.
                                 </p>
                                 <p class="p">For instruction type <samp class="ph codeph">.f16</samp>, operands <samp class="ph codeph">a</samp> and
                                    <samp class="ph codeph">b</samp> have type <samp class="ph codeph">.b16</samp> or <samp class="ph codeph">.f16</samp></p>
                                 <p class="p">For instruction type <samp class="ph codeph">.f16x2</samp>, operands <samp class="ph codeph">a</samp> and
                                    <samp class="ph codeph">b</samp> have type <samp class="ph codeph">.b32</samp></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (type == .f16) {
     t = (a CmpOp b) ? 1 : 0;
     p = BoolOp(t, c);
} else if (type == .f16x2) {
    fA[0] = a[0:15];
    fA[1] = a[16:31];
    fB[0] = b[0:15];
    fB[1] = b[16:31];
    t[0] = (fA[0] CmpOp fB[0]) ? 1 : 0;
    t[1] = (fA[1] CmpOp fB[1]) ? 1 : 0;
    p = BoolOp(t[0], c);
    q = BoolOp(t[1], c);
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Floating Point Notes</h5>
                                 <p class="p">The ordered comparisons are <samp class="ph codeph">eq</samp>, <samp class="ph codeph">ne</samp>,
                                    <samp class="ph codeph">lt</samp>, <samp class="ph codeph">le</samp>, <samp class="ph codeph">gt</samp>, <samp class="ph codeph">ge</samp>.
                                    If either operand is <samp class="ph codeph">NaN</samp>, the result is <samp class="ph codeph">False</samp>.
                                 </p>
                                 <p class="p">To aid comparison operations in the presence of <samp class="ph codeph">NaN</samp> values,
                                    unordered versions are included: <samp class="ph codeph">equ</samp>, <samp class="ph codeph">neu</samp>,
                                    <samp class="ph codeph">ltu</samp>, <samp class="ph codeph">leu</samp>, <samp class="ph codeph">gtu</samp>,
                                    <samp class="ph codeph">geu</samp>. If both operands are numeric values (not
                                    <samp class="ph codeph">NaN</samp>), then these comparisons have the same result as their ordered
                                    counterparts. If either operand is <samp class="ph codeph">NaN</samp>, then the result of these
                                    comparisons is <samp class="ph codeph">True</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">num</samp> returns <samp class="ph codeph">True</samp> if both operands are numeric
                                    values (not <samp class="ph codeph">NaN</samp>), and <samp class="ph codeph">nan</samp> returns
                                    <samp class="ph codeph">True</samp> if either operand is <samp class="ph codeph">NaN</samp>.
                                 </p>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Subnormal numbers:</dt>
                                    <dd class="dd">
                                       <p class="p">By default, subnormal numbers are supported.</p>
                                       <p class="p"><samp class="ph codeph">setp.ftz.{f16,f16x2}</samp> flushes subnormal inputs to
                                          sign-preserving zero.
                                       </p>
                                    </dd>
                                 </dl>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 4.2.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_53</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    setp.lt.and.f16x2  p|q,a,b,r;
    @q  setp.eq.f16        p,i,n;</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="logic-and-shift-instructions"><a name="logic-and-shift-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#logic-and-shift-instructions" name="logic-and-shift-instructions" shape="rect">9.7.7.&nbsp;Logic and Shift Instructions</a></h3>
                        <div class="body conbody">
                           <p class="p">The logic and shift instructions are fundamentally untyped, performing bit-wise
                              operations on operands of any type, provided the operands are of the same size. This
                              permits bit-wise operations on floating point values without having to define a union to
                              access the bits. Instructions <samp class="ph codeph">and</samp>, <samp class="ph codeph">or</samp>,
                              <samp class="ph codeph">xor</samp>, and <samp class="ph codeph">not</samp> also operate on predicates. 
                           </p>
                           <div class="p">The logical shift instructions are:
                              
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">and</samp></li>
                                 <li class="li"><samp class="ph codeph">or</samp></li>
                                 <li class="li"><samp class="ph codeph">xor</samp></li>
                                 <li class="li"><samp class="ph codeph">not</samp></li>
                                 <li class="li"><samp class="ph codeph">cnot</samp></li>
                                 <li class="li"><samp class="ph codeph">lop3</samp></li>
                                 <li class="li"><samp class="ph codeph">shf</samp></li>
                                 <li class="li"><samp class="ph codeph">shl</samp></li>
                                 <li class="li"><samp class="ph codeph">shr</samp></li>
                              </ul>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="logic-and-shift-instructions-and"><a name="logic-and-shift-instructions-and" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#logic-and-shift-instructions-and" name="logic-and-shift-instructions-and" shape="rect">9.7.7.1.&nbsp;Logic and Shift Instructions: and</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">and</h5>
                                 <p class="p">Bitwise AND.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">and.type d, a, b;

.type = { .pred, .b16, .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute the bit-wise and operation for the bits in <samp class="ph codeph">a</samp> and
                                    <samp class="ph codeph">b</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a &amp; b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">The size of the operands must match, but not necessarily the type.</p>
                                 <p class="p">Allowed types include predicate registers.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    and.b32  x,q,r;    
    and.b32  sign,fpvalue,0x80000000;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="logic-and-shift-instructions-or"><a name="logic-and-shift-instructions-or" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#logic-and-shift-instructions-or" name="logic-and-shift-instructions-or" shape="rect">9.7.7.2.&nbsp;Logic and Shift Instructions: or</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">or</h5>
                                 <p class="p">Biwise OR.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">or.type d, a, b;

.type = { .pred, .b16, .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute the bit-wise or operation for the bits in <samp class="ph codeph">a</samp> and
                                    <samp class="ph codeph">b</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a | b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">The size of the operands must match, but not necessarily the type.</p>
                                 <p class="p">Allowed types include predicate registers.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    or.b32  mask mask,0x00010001
    or.pred  p,q,r;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="logic-and-shift-instructions-xor"><a name="logic-and-shift-instructions-xor" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#logic-and-shift-instructions-xor" name="logic-and-shift-instructions-xor" shape="rect">9.7.7.3.&nbsp;Logic and Shift Instructions: xor</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">xor</h5>
                                 <p class="p">Bitwise exclusive-OR (inequality).</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">xor.type d, a, b;

.type = { .pred, .b16, .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute the bit-wise exclusive-or operation for the bits in <samp class="ph codeph">a</samp> and
                                    <samp class="ph codeph">b</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a ^ b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">The size of the operands must match, but not necessarily the type.</p>
                                 <p class="p">Allowed types include predicate registers.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    xor.b32  d,q,r;
    xor.b16  d,x,0x0001;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="logic-and-shift-instructions-not"><a name="logic-and-shift-instructions-not" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#logic-and-shift-instructions-not" name="logic-and-shift-instructions-not" shape="rect">9.7.7.4.&nbsp;Logic and Shift Instructions: not</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">not</h5>
                                 <p class="p">Bitwise negation; one's complement.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">not.type d, a;

.type = { .pred, .b16, .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Invert the bits in <samp class="ph codeph">a</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = ~a;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">The size of the operands must match, but not necessarily the type.</p>
                                 <p class="p">Allowed types include predicates.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    not.b32  mask,mask;
    not.pred  p,q;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="logic-and-shift-instructions-cnot"><a name="logic-and-shift-instructions-cnot" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#logic-and-shift-instructions-cnot" name="logic-and-shift-instructions-cnot" shape="rect">9.7.7.5.&nbsp;Logic and Shift Instructions: cnot</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">cnot</h5>
                                 <p class="p">C/C++ style logical negation.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">cnot.type d, a;

.type = { .b16, .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute the logical negation using C/C++ semantics.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = (a==0) ? 1 : 0;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">The size of the operands must match, but not necessarily the type.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    cnot.b32 d,a;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="logic-and-shift-instructions-lop3"><a name="logic-and-shift-instructions-lop3" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#logic-and-shift-instructions-lop3" name="logic-and-shift-instructions-lop3" shape="rect">9.7.7.6.&nbsp;Logic and Shift Instructions: lop3</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">lop3</h5>
                                 <p class="p">Arbitrary logical operation on 3 inputs</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">lop3.b32 d, a, b, c, immLut;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compute logical operation on inputs <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp>,
                                    <samp class="ph codeph">c</samp> and stores result in destination <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p">Logical operation to be performed is specified by <samp class="ph codeph">immLut</samp> operand which is an integer
                                    constant from 0 to 255.
                                 </p>
                                 <p class="p">Possible logical operations involving 3 inputs is 256 as shown in following table and
                                    immLut specifies the operation to perform on inputs <samp class="ph codeph">a</samp>,
                                    <samp class="ph codeph">b</samp>, <samp class="ph codeph">c</samp>.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" align="center" valign="top" width="4.761904761904762%" id="d54e26516" rowspan="1" colspan="1">ta</th>
                                             <th class="entry" align="center" valign="top" width="4.761904761904762%" id="d54e26519" rowspan="1" colspan="1">tb</th>
                                             <th class="entry" align="center" valign="top" width="4.761904761904762%" id="d54e26522" rowspan="1" colspan="1">tc</th>
                                             <th class="entry" align="center" valign="top" width="14.285714285714285%" id="d54e26525" rowspan="1" colspan="1">Oper 0 (False)</th>
                                             <th class="entry" align="center" valign="top" width="14.285714285714285%" id="d54e26528" rowspan="1" colspan="1">Oper 1 (ta &amp; tb &amp; tc)</th>
                                             <th class="entry" align="center" valign="top" width="14.285714285714285%" id="d54e26532" rowspan="1" colspan="1">Oper 2 (ta &amp; tb &amp; ~tc)</th>
                                             <th class="entry" align="center" valign="top" width="14.285714285714285%" id="d54e26535" rowspan="1" colspan="1">...</th>
                                             <th class="entry" align="center" valign="top" width="14.285714285714285%" id="d54e26538" rowspan="1" colspan="1">Oper 254 (ta | tb | tc)</th>
                                             <th class="entry" align="center" valign="top" width="14.285714285714285%" id="d54e26541" rowspan="1" colspan="1">Oper 255 (True)</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26516" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26519" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26522" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26525" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26528" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26532" rowspan="1" colspan="1">0</td>
                                             <td class="entry" rowspan="8" align="center" valign="middle" width="14.285714285714285%" headers="d54e26535" colspan="1">...</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26538" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26541" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26516" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26519" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26522" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26525" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26528" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26532" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26538" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26541" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26516" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26519" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26522" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26525" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26528" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26532" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26538" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26541" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26516" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26519" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26522" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26525" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26528" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26532" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26538" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26541" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26516" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26519" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26522" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26525" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26528" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26532" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26538" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26541" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26516" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26519" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26522" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26525" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26528" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26532" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26538" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26541" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26516" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26519" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26522" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26525" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26528" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26532" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26538" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26541" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26516" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26519" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="4.761904761904762%" headers="d54e26522" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26525" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26528" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26532" rowspan="1" colspan="1">0</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26538" rowspan="1" colspan="1">1</td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26541" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" colspan="3" align="center" valign="top" headers="d54e26516 d54e26519 d54e26522" rowspan="1"><strong class="ph b">immLut</strong></td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26525" rowspan="1" colspan="1"><strong class="ph b">0x0</strong></td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26528" rowspan="1" colspan="1"><strong class="ph b">0x80</strong></td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26532" rowspan="1" colspan="1"><strong class="ph b">0x40</strong></td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26535" rowspan="1" colspan="1"><strong class="ph b">...</strong></td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26538" rowspan="1" colspan="1"><strong class="ph b">0xFE</strong></td>
                                             <td class="entry" align="center" valign="top" width="14.285714285714285%" headers="d54e26541" rowspan="1" colspan="1"><strong class="ph b">0xFF</strong></td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p"><samp class="ph codeph">immLut</samp> value is computed by applying required operation on input
                                    values in above 3 input table.
                                 </p><pre xml:space="preserve">
ta = 0xF0;   // Value corresponding to column “ta” in above table
tb = 0xCC;   // Value corresponding to column “tb” in above table
tc = 0xAA;   // Value corresponding to column “tc” in above table
immLut = F(ta, tb, tc);
            </pre><p class="p">Example:</p><pre xml:space="preserve">
    If F = (a &amp; b &amp; c);
    immLut = 0xF0 &amp; 0xCC &amp; 0xAA = 0x80

    If F = (a | b | c);
    immLut = 0xF0 | 0xCC | 0xAA = 0xFE

    If F = (a &amp; b &amp; ~c);
    immLut = 0xF0 &amp; 0xCC &amp; (~0xAA) = 0x40

    If F = ((a &amp; b | c) ^ a);
    immLut = (0xF0 &amp; 0xCC | 0xAA) ^ 0xF0 = 0xAB</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">
F = GetFunctionFromTable(immLut); // returns the function corresponding to immLut value
d = F(a, b, c);</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 4.3.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_50</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    lop3.b32  d, a, b, c, 0x40;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="logic-and-shift-instructions-shf"><a name="logic-and-shift-instructions-shf" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#logic-and-shift-instructions-shf" name="logic-and-shift-instructions-shf" shape="rect">9.7.7.7.&nbsp;Logic and Shift Instructions: shf</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">shf</h5>
                                 <p class="p">Funnel shift.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">shf.l.mode.b32  d, a, b, c;  // left shift
shf.r.mode.b32  d, a, b, c;  // right shift

.mode = { .clamp, .wrap };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Shift the 64-bit value formed by concatenating operands <samp class="ph codeph">a</samp> and
                                    <samp class="ph codeph">b</samp> left or right by the amount specified by the unsigned 32-bit
                                    value in <samp class="ph codeph">c</samp>. Operand <samp class="ph codeph">b</samp> holds bits
                                    <samp class="ph codeph">63:32</samp> and operand a holds bits <samp class="ph codeph">31:0</samp> of the 64-bit
                                    source value. The source is shifted left or right by the clamped or wrapped value in
                                    <samp class="ph codeph">c</samp>. For <samp class="ph codeph">shf.l</samp>, the most-significant 32-bits of the
                                    result are written into <samp class="ph codeph">d</samp>; for <samp class="ph codeph">shf.r</samp>, the
                                    least-significant 32-bits of the result are written into <samp class="ph codeph">d</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">u32  n = (.mode == .clamp) ? min(c, 32) : c &amp; 0x1f;
switch (shf.dir) {  // shift concatenation of [b, a]
    case shf.l:     // extract 32 msbs
           u32  d = (b &lt;&lt; n)      | (a &gt;&gt; (32-n));
    case shf.r:     // extract 32 lsbs
           u32  d = (b &lt;&lt; (32-n)) | (a &gt;&gt; n);
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Use funnel shift for multi-word shift operations and for rotate operations. The shift
                                    amount is limited to the range <samp class="ph codeph">0..32</samp> in clamp mode and
                                    <samp class="ph codeph">0..31</samp> in wrap mode, so shifting multi-word values by distances
                                    greater than 32 requires first moving 32-bit words, then using shf to shift the
                                    remaining <samp class="ph codeph">0..31</samp> distance.
                                 </p>
                                 <p class="p">To shift data sizes greater than 64 bits to the right, use repeated
                                    <samp class="ph codeph">shf.r</samp> instructions applied to adjacent words, operating from
                                    least-significant word towards most-significant word. At each step, a single word of
                                    the shifted result is computed. The most-significant word of the result is computed
                                    using a <samp class="ph codeph">shr.{u32,s32}</samp> instruction, which zero or sign fills based
                                    on the instruction type.
                                 </p>
                                 <p class="p">To shift data sizes greater than 64 bits to the left, use repeated
                                    <samp class="ph codeph">shf.l</samp> instructions applied to adjacent words, operating from
                                    most-significant word towards least-significant word. At each step, a single word of
                                    the shifted result is computed. The least-significant word of the result is computed
                                    using a <samp class="ph codeph">shl</samp> instruction.
                                 </p>
                                 <p class="p">Use funnel shift to perform 32-bit left or right rotate by supplying the same value
                                    for source arguments <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 3.1.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_32</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Example</h5><pre xml:space="preserve">    shf.l.clamp.b32  r3,r1,r0,16;

    // 128-bit left shift; n &lt; 32
    // [r7,r6,r5,r4] = [r3,r2,r1,r0] &lt;&lt; n
    shf.l.clamp.b32  r7,r2,r3,n;
    shf.l.clamp.b32  r6,r1,r2,n;
    shf.l.clamp.b32  r5,r0,r1,n;
    shl.b32          r4,r0,n;

    // 128-bit right shift, arithmetic; n &lt; 32
    // [r7,r6,r5,r4] = [r3,r2,r1,r0] &gt;&gt; n
    shf.r.clamp.b32  r4,r0,r1,n;
    shf.r.clamp.b32  r5,r1,r2,n;
    shf.r.clamp.b32  r6,r2,r3,n;
    shr.s32          r7,r3,n;     // result is sign-extended

    shf.r.clamp.b32  r1,r0,r0,n;  // rotate right by n; n &lt; 32
    shf.l.clamp.b32  r1,r0,r0,n;  // rotate left by n; n &lt; 32

    // extract 32-bits from [r1,r0] starting at position n &lt; 32
    shf.r.clamp.b32  r0,r0,r1,n;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="logic-and-shift-instructions-shl"><a name="logic-and-shift-instructions-shl" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#logic-and-shift-instructions-shl" name="logic-and-shift-instructions-shl" shape="rect">9.7.7.8.&nbsp;Logic and Shift Instructions: shl</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">shl</h5>
                                 <p class="p">Shift bits left, zero-fill on right.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">shl.type d, a, b;

.type = { .b16, .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Shift <samp class="ph codeph">a</samp> left by the amount specified by unsigned 32-bit value in
                                    <samp class="ph codeph">b</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a &lt;&lt; b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Shift amounts greater than the register width <em class="ph i">N</em> are clamped to <em class="ph i">N</em>.
                                 </p>
                                 <p class="p">The sizes of the destination and first source operand must match, but not necessarily
                                    the type. The <samp class="ph codeph">b</samp> operand must be a 32-bit value, regardless of the
                                    instruction type.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Example</h5><pre xml:space="preserve">    shl.b32  q,a,2;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="logic-and-shift-instructions-shr"><a name="logic-and-shift-instructions-shr" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#logic-and-shift-instructions-shr" name="logic-and-shift-instructions-shr" shape="rect">9.7.7.9.&nbsp;Logic and Shift Instructions: shr</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">shr</h5>
                                 <p class="p">Shift bits right, sign or zero-fill on left.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">shr.type d, a, b;

.type = { .b16, .b32, .b64,
          .u16, .u32, .u64,
          .s16, .s32, .s64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Shift <samp class="ph codeph">a</samp> right by the amount specified by unsigned 32-bit value in
                                    <samp class="ph codeph">b</samp>. Signed shifts fill with the sign bit, unsigned and untyped
                                    shifts fill with <samp class="ph codeph">0</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a &gt;&gt; b;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Shift amounts greater than the register width <em class="ph i">N</em> are clamped to <em class="ph i">N</em>.
                                 </p>
                                 <p class="p">The sizes of the destination and first source operand must match, but not necessarily
                                    the type. The <samp class="ph codeph">b</samp> operand must be a 32-bit value, regardless of the
                                    instruction type.
                                 </p>
                                 <p class="p">Bit-size types are included for symmetry with <samp class="ph codeph">shl</samp>. 
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Example</h5><pre xml:space="preserve">    shr.u16  c,a,2;
    shr.s32  i,i,1;
    shr.b16  k,i,j;</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="data-movement-and-conversion-instructions"><a name="data-movement-and-conversion-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions" name="data-movement-and-conversion-instructions" shape="rect">9.7.8.&nbsp;Data Movement and Conversion Instructions</a></h3>
                        <div class="body conbody">
                           <p class="p">These instructions copy data from place to place, and from state space to state space,
                              possibly converting it from one format to another. <samp class="ph codeph">mov</samp>,
                              <samp class="ph codeph">ld</samp>, <samp class="ph codeph">ldu</samp>, and <samp class="ph codeph">st</samp> operate on both
                              scalar and vector types. The isspacep instruction is provided to query whether a generic
                              address falls within a particular state space window. The <samp class="ph codeph">cvta</samp>
                              instruction converts addresses between <samp class="ph codeph">generic</samp> and
                              <samp class="ph codeph">const</samp>, <samp class="ph codeph">global</samp>, <samp class="ph codeph">local</samp>, or
                              <samp class="ph codeph">shared</samp> state spaces.
                           </p>
                           <p class="p">Instructions <samp class="ph codeph">ld</samp>, <samp class="ph codeph">st</samp>, <samp class="ph codeph">suld</samp>, and
                              <samp class="ph codeph">sust</samp> support optional cache operations.
                           </p>
                           <div class="p">The Data Movement and Conversion Instructions are: 
                              
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">mov</samp></li>
                                 <li class="li"><samp class="ph codeph">shfl.sync</samp></li>
                                 <li class="li"><samp class="ph codeph">prmt</samp></li>
                                 <li class="li"><samp class="ph codeph">ld</samp></li>
                                 <li class="li"><samp class="ph codeph">ldu</samp></li>
                                 <li class="li"><samp class="ph codeph">st</samp></li>
                                 <li class="li"><samp class="ph codeph">prefetch</samp>, <samp class="ph codeph">prefetchu</samp></li>
                                 <li class="li"><samp class="ph codeph">isspacep</samp></li>
                                 <li class="li"><samp class="ph codeph">cvta</samp></li>
                                 <li class="li"><samp class="ph codeph">cvt</samp></li>
                                 <li class="li"><samp class="ph codeph">cvt.pack</samp></li>
                                 <li class="li"><samp class="ph codeph">cp.async</samp></li>
                                 <li class="li"><samp class="ph codeph">cp.async.commit_group</samp></li>
                                 <li class="li"><samp class="ph codeph">cp.async.wait_group</samp>, <samp class="ph codeph">cp.async.wait_all</samp></li>
                              </ul>
                           </div>
                        </div>
                        <div class="topic concept nested3" id="cache-operators"><a name="cache-operators" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#cache-operators" name="cache-operators" shape="rect">9.7.8.1.&nbsp;Cache Operators</a></h3>
                           <div class="body conbody">
                              <p class="p">PTX ISA version 2.0 introduced optional cache operators on load and store instructions.
                                 The cache operators require a target architecture of <samp class="ph codeph">sm_20</samp> or higher.
                              </p>
                              <p class="p">Cache operators on load or store instructions are treated as performance hints only. The
                                 use of a cache operator on an <samp class="ph codeph">ld</samp> or <samp class="ph codeph">st</samp> instruction
                                 does not change the memory consistency behavior of the program.
                              </p>
                              <p class="p">For <samp class="ph codeph">sm_20</samp> and higher, the cache operators have the following definitions and
                                 behavior. 
                              </p>
                              <div class="tablenoborder">
                                 <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                    <caption><span class="tablecap">Table 27. Cache Operators for Memory Load Instructions</span></caption>
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="12.5%" id="d54e27404" rowspan="1" colspan="1">Operator</th>
                                          <th class="entry" valign="top" width="87.5%" id="d54e27407" rowspan="1" colspan="1">Meaning</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="12.5%" headers="d54e27404" rowspan="1" colspan="1"><samp class="ph codeph">.ca</samp></td>
                                          <td class="entry" valign="top" width="87.5%" headers="d54e27407" rowspan="1" colspan="1">
                                             <p class="p">Cache at all levels, likely to be accessed again.</p>
                                             <p class="p">The default load
                                                instruction cache operation is ld.ca, which allocates cache lines in all
                                                levels (L1 and L2) with normal eviction policy. Global data is coherent at
                                                the L2 level, but multiple L1 caches are not coherent for global data. If
                                                one thread stores to global memory via one L1 cache, and a second thread
                                                loads that address via a second L1 cache with <samp class="ph codeph">ld.ca</samp>, the
                                                second thread may get stale L1 cache data, rather than the data stored by
                                                the first thread. The driver must invalidate global L1 cache lines between
                                                dependent grids of parallel threads. Stores by the first grid program are
                                                then correctly fetched by the second grid program issuing default
                                                <samp class="ph codeph">ld.ca</samp> loads cached in L1.
                                             </p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="12.5%" headers="d54e27404" rowspan="1" colspan="1"><samp class="ph codeph">.cg</samp></td>
                                          <td class="entry" valign="top" width="87.5%" headers="d54e27407" rowspan="1" colspan="1">
                                             <p class="p">Cache at global level (cache in L2 and below, not L1).</p>
                                             <p class="p">Use <samp class="ph codeph">ld.cg</samp> to cache loads only globally, bypassing the L1 cache,
                                                and cache only in the L2 cache.
                                             </p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="12.5%" headers="d54e27404" rowspan="1" colspan="1"><samp class="ph codeph">.cs</samp></td>
                                          <td class="entry" valign="top" width="87.5%" headers="d54e27407" rowspan="1" colspan="1">
                                             <p class="p">Cache streaming, likely to be accessed once.</p>
                                             <p class="p">The <samp class="ph codeph">ld.cs</samp> load cached streaming operation allocates global lines
                                                with evict-first policy in L1 and L2 to limit cache pollution by temporary
                                                streaming data that may be accessed once or twice. When <samp class="ph codeph">ld.cs</samp>
                                                is applied to a Local window address, it performs the <samp class="ph codeph">ld.lu</samp>
                                                operation.
                                             </p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="12.5%" headers="d54e27404" rowspan="1" colspan="1"><samp class="ph codeph">.lu</samp></td>
                                          <td class="entry" valign="top" width="87.5%" headers="d54e27407" rowspan="1" colspan="1">
                                             <p class="p">Last use.</p>
                                             <p class="p">The compiler/programmer may use <samp class="ph codeph">ld.lu</samp> when restoring spilled
                                                registers and popping function stack frames to avoid needless write-backs of
                                                lines that will not be used again.  The <samp class="ph codeph">ld.lu</samp> instruction
                                                performs a load cached streaming operation (<samp class="ph codeph">ld.cs</samp>) on global
                                                addresses.
                                             </p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="12.5%" headers="d54e27404" rowspan="1" colspan="1"><samp class="ph codeph">.cv</samp></td>
                                          <td class="entry" valign="top" width="87.5%" headers="d54e27407" rowspan="1" colspan="1">
                                             <p class="p">Don't cache and fetch again (consider cached system memory lines stale, fetch again).</p>
                                             <p class="p">The ld.cv load operation applied to a global System Memory
                                                address invalidates (discards) a matching L2 line and re-fetches the line on
                                                each new load.
                                             </p>
                                          </td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <div class="tablenoborder">
                                 <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                    <caption><span class="tablecap">Table 28. Cache Operators for Memory Store Instructions</span></caption>
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="12.5%" id="d54e27538" rowspan="1" colspan="1">Operator</th>
                                          <th class="entry" valign="top" width="87.5%" id="d54e27541" rowspan="1" colspan="1">Meaning</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="12.5%" headers="d54e27538" rowspan="1" colspan="1"><samp class="ph codeph">.wb</samp></td>
                                          <td class="entry" valign="top" width="87.5%" headers="d54e27541" rowspan="1" colspan="1">
                                             <p class="p">Cache write-back all coherent levels.</p>
                                             <p class="p">The default store instruction cache operation is <samp class="ph codeph">st.wb</samp>,
                                                which writes back cache lines of coherent cache levels with normal eviction
                                                policy.
                                             </p>
                                             <p class="p">If one thread stores to global memory, bypassing its L1 cache, and a second
                                                thread in a different SM later loads from that address via a different L1
                                                cache with <samp class="ph codeph">ld.ca</samp>, the second thread may get a hit on stale
                                                L1 cache data, rather than get the data from L2 or memory stored by the
                                                first thread.
                                             </p>
                                             <p class="p">The driver must invalidate global L1 cache lines between dependent grids of
                                                thread arrays. Stores by the first grid program are then correctly missed in
                                                L1 and fetched by the second grid program issuing default
                                                <samp class="ph codeph">ld.ca</samp> loads. 
                                             </p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="12.5%" headers="d54e27538" rowspan="1" colspan="1"><samp class="ph codeph">.cg</samp></td>
                                          <td class="entry" valign="top" width="87.5%" headers="d54e27541" rowspan="1" colspan="1">
                                             <p class="p">Cache at global level (cache in L2 and below, not L1).</p>
                                             <p class="p">Use <samp class="ph codeph">st.cg</samp> to cache global store data only globally, bypassing the L1
                                                cache, and cache only in the L2 cache.
                                             </p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="12.5%" headers="d54e27538" rowspan="1" colspan="1"><samp class="ph codeph">.cs</samp></td>
                                          <td class="entry" valign="top" width="87.5%" headers="d54e27541" rowspan="1" colspan="1">
                                             <p class="p">Cache streaming, likely to be accessed once.</p>
                                             <p class="p">The <samp class="ph codeph">st.cs</samp> store cached-streaming operation allocates cache lines with
                                                evict-first policy to limit cache pollution by streaming output
                                                data.
                                             </p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="12.5%" headers="d54e27538" rowspan="1" colspan="1"><samp class="ph codeph">.wt</samp></td>
                                          <td class="entry" valign="top" width="87.5%" headers="d54e27541" rowspan="1" colspan="1">
                                             <p class="p">Cache write-through (to system memory).</p>
                                             <p class="p">The <samp class="ph codeph">st.wt</samp> store write-through operation applied to a global System
                                                Memory address writes through the L2 cache.
                                             </p>
                                          </td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-mov"><a name="data-movement-and-conversion-instructions-mov" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-mov" name="data-movement-and-conversion-instructions-mov" shape="rect">9.7.8.2.&nbsp;Data Movement and Conversion Instructions: mov</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">mov</h5>
                                 <p class="p">Set a register variable with the value of a register variable or an immediate value.
                                    Take the non-generic address of a variable in global, local, or shared state
                                    space.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">mov.type  d, a;
mov.type  d, sreg;
mov.type  d, avar;       // get address of variable
mov.type  d, avar+imm;   // get address of variable with offset
mov.type  d, fname;      // get address of device function
mov.u64   d, kernel;     // get address of entry function

.type = { .pred,
          .b16, .b32, .b64,
          .u16, .u32, .u64,
          .s16, .s32, .s64,
                .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Write register <samp class="ph codeph">d</samp> with the value of <samp class="ph codeph">a</samp>.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">a</samp> may be a register, special register, variable with
                                    optional offset in an addressable memory space, or function name.
                                 </p>
                                 <p class="p">For variables declared in <samp class="ph codeph">.const</samp>, <samp class="ph codeph">.global</samp>,
                                    <samp class="ph codeph">.local</samp>, and <samp class="ph codeph">.shared</samp> state spaces,
                                    <samp class="ph codeph">mov</samp> places the non-generic address of the variable (i.e., the
                                    address of the variable in its state space) into the destination register. The
                                    generic address of a variable in <samp class="ph codeph">const</samp>, <samp class="ph codeph">global</samp>,
                                    <samp class="ph codeph">local</samp>, or <samp class="ph codeph">shared</samp> state space may be generated by
                                    first taking the address within the state space with <samp class="ph codeph">mov</samp> and then
                                    converting it to a generic address using the <samp class="ph codeph">cvta</samp> instruction;
                                    alternately, the generic address of a variable declared in <samp class="ph codeph">const</samp>,
                                    <samp class="ph codeph">global</samp>, <samp class="ph codeph">local</samp>, or <samp class="ph codeph">shared</samp> state
                                    space may be taken directly using the <samp class="ph codeph">cvta</samp> instruction.
                                 </p>
                                 <p class="p">Note that if the address of a device function parameter is moved to a register, the
                                    parameter will be copied onto the stack and the address will be in the local state
                                    space.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a;
d = sreg;
d = &amp;avar;        // address is non-generic; i.e., within the variable's declared state space
d = &amp;avar+imm;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Although only predicate and bit-size types are required, we include the arithmetic
                                    types for the programmer's convenience: their use enhances program readability and
                                    allows additional type checking.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                                 <p class="p">Taking the address of kernel entry functions requires PTX ISA version 3.1 or later.
                                    Kernel function addresses should only be used in the context of CUDA Dynamic
                                    Parallelism system calls. See the <em class="ph i">CUDA Dynamic Parallelism Programming Guide</em>
                                    for details. 
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">mov.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                                 <p class="p">Taking the address of kernel entry functions requires <samp class="ph codeph">sm_35</samp> or
                                    higher. 
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    mov.f32  d,a;
    mov.u16  u,v;
    mov.f32  k,0.1;
    mov.u32  ptr, A;        // move address of A into ptr
    mov.u32  ptr, A[5];     // move address of A[5] into ptr
    mov.u32  ptr, A+20;     // move address with offset into ptr
    mov.u32  addr, myFunc;  // get address of device function 'myFunc'
    mov.u64  kptr, main;    // get address of entry function 'main'</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-mov-2"><a name="data-movement-and-conversion-instructions-mov-2" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-mov-2" name="data-movement-and-conversion-instructions-mov-2" shape="rect">9.7.8.3.&nbsp;Data Movement and Conversion Instructions: mov</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">mov</h5>
                                 <p class="p">Move vector-to-scalar (pack) or scalar-to-vector (unpack).</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">mov.type  d, a;

.type = { .b16, .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Write scalar register <samp class="ph codeph">d</samp> with the packed value of vector register
                                    <samp class="ph codeph">a</samp>, or write vector register <samp class="ph codeph">d</samp> with the unpacked
                                    values from scalar register <samp class="ph codeph">a</samp>.
                                 </p>
                                 <p class="p">For bit-size types, <samp class="ph codeph">mov</samp> may be used to pack vector elements into a
                                    scalar register or unpack sub-fields of a scalar register into a vector. Both the
                                    overall size of the vector and the size of the scalar must match the size of the
                                    instruction type.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">// pack two 8-bit elements into .b16
d = a.x | (a.y &lt;&lt; 8)
// pack four 8-bit elements into .b32
d = a.x | (a.y &lt;&lt; 8)  | (a.z &lt;&lt; 16) | (a.w &lt;&lt; 24)
// pack two 16-bit elements into .b32
d = a.x | (a.y &lt;&lt; 16)
// pack four 16-bit elements into .b64
d = a.x | (a.y &lt;&lt; 16)  | (a.z &lt;&lt; 32) | (a.w &lt;&lt; 48)
// pack two 32-bit elements into .b64
d = a.x | (a.y &lt;&lt; 32)

// unpack 8-bit elements from .b16
{ d.x, d.y } = { a[0..7], a[8..15] }
// unpack 8-bit elements from .b32
{ d.x, d.y, d.z, d.w } 
        { a[0..7], a[8..15], a[16..23], a[24..31] }

// unpack 16-bit elements from .b32
{ d.x, d.y }  = { a[0..15], a[16..31] }
// unpack 16-bit elements from .b64
{ d.x, d.y, d.z, d.w } =
        { a[0..15], a[16..31], a[32..47], a[48..63] }
 
// unpack 32-bit elements from .b64
{ d.x, d.y } = { a[0..31], a[32..63] }</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    mov.b32 %r1,{a,b};      // a,b have type .u16
    mov.b64 {lo,hi}, %x;    // %x is a double; lo,hi are .u32
    mov.b32 %r1,{x,y,z,w};  // x,y,z,w have type .b8
    mov.b32 {r,g,b,a},%r1;  // r,g,b,a have type .u8</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-shfl"><a name="data-movement-and-conversion-instructions-shfl" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-shfl" name="data-movement-and-conversion-instructions-shfl" shape="rect">9.7.8.4.&nbsp;Data Movement and Conversion Instructions: shfl (deprecated)</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">shfl (deprecated)</h5>
                                 <p class="p">Register data shuffle within threads of a warp.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">shfl.mode.b32  d[|p], a, b, c;

.mode = { .up, .down, .bfly, .idx };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Deprecation Note</h5>
                                 <div class="p">The <samp class="ph codeph">shfl</samp> instruction without a <samp class="ph codeph">.sync</samp>
                                    qualifier is deprecated in PTX ISA version 6.0.
                                    
                                    <ul class="ul">
                                       <li class="li">Support for this instruction with <samp class="ph codeph">.target</samp>
                                          lower than <samp class="ph codeph">sm_70</samp> may be removed in a future
                                          PTX ISA version.
                                       </li>
                                    </ul>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Removal Note</h5>
                                 <p class="p">Support for <samp class="ph codeph">shfl</samp> instruction without a <samp class="ph codeph">.sync</samp>
                                    qualifier is removed in PTX ISA version 6.4 for <samp class="ph codeph">.target</samp><samp class="ph codeph">sm_70</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Exchange register data between threads of a warp.</p>
                                 <p class="p">Each thread in the currently executing warp will compute a source lane index <em class="ph i">j</em>
                                    based on input operands <samp class="ph codeph">b</samp> and <samp class="ph codeph">c</samp> and the
                                    <dfn class="term">mode</dfn>. If the computed source lane index <em class="ph i">j </em>is in range, the
                                    thread will copy the input operand <samp class="ph codeph">a</samp> from lane <em class="ph i">j</em> into its
                                    own destination register <samp class="ph codeph">d</samp>; otherwise, the thread will simply copy
                                    its own input <samp class="ph codeph">a</samp> to destination <samp class="ph codeph">d</samp>. The optional
                                    destination predicate <samp class="ph codeph">p</samp> is set to <samp class="ph codeph">True</samp> if the
                                    computed source lane is in range, and otherwise set to <samp class="ph codeph">False</samp>.
                                 </p>
                                 <p class="p">Note that an out of range value of <samp class="ph codeph">b</samp> may still result in a valid
                                    computed source lane index <em class="ph i">j</em>. In this case, a data transfer occurs and the
                                    destination predicate <samp class="ph codeph">p</samp> is True.
                                 </p>
                                 <p class="p">Note that results are undefined in divergent control flow within a warp, if an active
                                    thread sources a register from an inactive thread.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">b</samp> specifies a source lane or source lane offset, depending
                                    on the mode.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">c</samp> contains two packed values specifying a mask for logically
                                    splitting warps into sub-segments and an upper bound for clamping the source lane
                                    index.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">lane[4:0]  = [Thread].laneid;  // position of thread in warp
bval[4:0] = b[4:0];            // source lane or lane offset (0..31)
cval[4:0] = c[4:0];            // clamp value
mask[4:0] = c[12:8];

// get value of source register a if thread is active and
// guard predicate true, else unpredictable
if (isActive(Thread) &amp;&amp; isGuardPredicateTrue(Thread)) {
    SourceA[lane] = a;
} else {
    // Value of SourceA[lane] is unpredictable for
    // inactive/predicated-off threads in warp
}
maxLane = (lane[4:0] &amp; mask[4:0]) | (cval[4:0] &amp; ~mask[4:0]);
minLane = (lane[4:0] &amp; mask[4:0]);

switch (.mode) {
    case .up:    j = lane - bval; pval = (j &gt;= maxLane); break;
    case .down:  j = lane + bval; pval = (j &lt;= maxLane); break;
    case .bfly:  j = lane ^ bval; pval = (j &lt;= maxLane); break;
    case .idx:   j = minLane  | (bval[4:0] &amp; ~mask[4:0]);
                                 pval = (j &lt;= maxLane); break;
}
if (!pval) j = lane;  // copy from own lane
d = SourceA[j];       // copy input a from lane j
if (dest predicate selected)
    p = pval;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 3.0.</p>
                                 <p class="p">Deprecated in PTX ISA version 6.0 in favor of <samp class="ph codeph">shfl.sync</samp>.
                                 </p>
                                 <p class="p">Not supported in PTX ISA version 6.4 for .target <samp class="ph codeph">sm_70</samp> or
                                    higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">shfl</samp> requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">shfl</samp> is not supported on <samp class="ph codeph">sm_70</samp> or higher starting
                                    PTX ISA version 6.4.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    // Warp-level INCLUSIVE PLUS SCAN:
    //
    // Assumes input in following registers:
    //     - Rx  = sequence value for this thread
    //
    shfl.up.b32  Ry|p, Rx, 0x1,  0x0;
@p  add.f32      Rx, Ry, Rx;
    shfl.up.b32  Ry|p, Rx, 0x2,  0x0;
@p  add.f32      Rx, Ry, Rx;
    shfl.up.b32  Ry|p, Rx, 0x4,  0x0;
@p  add.f32      Rx, Ry, Rx;
    shfl.up.b32  Ry|p, Rx, 0x8,  0x0;
@p  add.f32      Rx, Ry, Rx;
    shfl.up.b32  Ry|p, Rx, 0x10, 0x0;
@p  add.f32      Rx, Ry, Rx;


    // Warp-level INCLUSIVE PLUS REVERSE-SCAN:
    //
    // Assumes input in following registers:
    //     - Rx  = sequence value for this thread
    //
    shfl.down.b32  Ry|p, Rx, 0x1,  0x1f;
@p  add.f32        Rx, Ry, Rx;
    shfl.down.b32  Ry|p, Rx, 0x2,  0x1f;
@p  add.f32        Rx, Ry, Rx;
    shfl.down.b32  Ry|p, Rx, 0x4,  0x1f;
@p  add.f32        Rx, Ry, Rx;
    shfl.down.b32  Ry|p, Rx, 0x8,  0x1f;
@p  add.f32        Rx, Ry, Rx;
    shfl.down.b32  Ry|p, Rx, 0x10, 0x1f;
@p  add.f32        Rx, Ry, Rx;


    // BUTTERFLY REDUCTION:
    //
    // Assumes input in following registers:
    //     - Rx  = sequence value for this thread
    //
    shfl.bfly.b32  Ry, Rx, 0x10, 0x1f;   // no predicate dest
    add.f32        Rx, Ry, Rx;
    shfl.bfly.b32  Ry, Rx, 0x8,  0x1f;
    add.f32        Rx, Ry, Rx;
    shfl.bfly.b32  Ry, Rx, 0x4,  0x1f;
    add.f32        Rx, Ry, Rx;
    shfl.bfly.b32  Ry, Rx, 0x2,  0x1f;
    add.f32        Rx, Ry, Rx;
    shfl.bfly.b32  Ry, Rx, 0x1,  0x1f;
    add.f32        Rx, Ry, Rx;
    //
    // All threads now hold sum in Rx</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-shfl-sync"><a name="data-movement-and-conversion-instructions-shfl-sync" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-shfl-sync" name="data-movement-and-conversion-instructions-shfl-sync" shape="rect">9.7.8.5.&nbsp;Data Movement and Conversion Instructions: shfl.sync</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">shfl.sync</h5>
                                 <p class="p">Register data shuffle within threads of a warp.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">shfl.sync.mode.b32  d[|p], a, b, c, membermask;

.mode = { .up, .down, .bfly, .idx };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Exchange register data between threads of a warp.</p>
                                 <p class="p"><samp class="ph codeph">shfl.sync</samp> will cause executing thread to wait until all non-exited
                                    threads corresponding to <samp class="ph codeph">membermask</samp> have executed
                                    <samp class="ph codeph">shfl.sync</samp> with the same qualifiers and same
                                    <samp class="ph codeph">membermask</samp> value before resuming execution.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">membermask</samp> specifies a 32-bit integer which is a mask
                                    indicating threads participating in barrier where the bit position corresponds to
                                    thread’s <samp class="ph codeph">laneid</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">shfl.sync</samp> exchanges register data between threads in
                                    <samp class="ph codeph">membermask</samp>.
                                 </p>
                                 <p class="p">Each thread in the currently executing warp will compute a source lane index <em class="ph i">j</em>
                                    based on input operands <samp class="ph codeph">b</samp> and <samp class="ph codeph">c</samp> and the
                                    <dfn class="term">mode</dfn>. If the computed source lane index <em class="ph i">j </em>is in range, the
                                    thread will copy the input operand <samp class="ph codeph">a</samp> from lane <em class="ph i">j</em> into its
                                    own destination register <samp class="ph codeph">d</samp>; otherwise, the thread will simply copy
                                    its own input <samp class="ph codeph">a</samp> to destination <samp class="ph codeph">d</samp>. The optional
                                    destination predicate <samp class="ph codeph">p</samp> is set to <samp class="ph codeph">True</samp> if the
                                    computed source lane is in range, and otherwise set to <samp class="ph codeph">False</samp>.
                                 </p>
                                 <p class="p">Note that an out of range value of <samp class="ph codeph">b</samp> may still result in a valid
                                    computed source lane index <em class="ph i">j</em>. In this case, a data transfer occurs and the
                                    destination predicate <samp class="ph codeph">p</samp> is True.
                                 </p>
                                 <p class="p">Note that results are undefined if a thread sources a register from an inactive
                                    thread or a thread that is not in <samp class="ph codeph">membermask</samp>.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">b</samp> specifies a source lane or source lane offset, depending
                                    on the mode.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">c</samp> contains two packed values specifying a mask for logically
                                    splitting warps into sub-segments and an upper bound for clamping the source lane
                                    index.
                                 </p>
                                 <p class="p">The behavior of <samp class="ph codeph">shfl.sync</samp> is undefined if the executing thread is
                                    not in the <samp class="ph codeph">membermask</samp>.
                                 </p>
                                 <div class="note note"><span class="notetitle">Note:</span> For .target <samp class="ph codeph">sm_6x</samp> or below, all threads in
                                    <samp class="ph codeph">membermask</samp> must execute the same <samp class="ph codeph">shfl.sync</samp>
                                    instruction in convergence, and only threads belonging to some
                                    <samp class="ph codeph">membermask</samp> can be active when the <samp class="ph codeph">shfl.sync</samp>
                                    instruction is executed.  Otherwise, the behavior is undefined.
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">// wait for all threads in membermask to arrive
wait_for_specified_threads(membermask);

lane[4:0]  = [Thread].laneid;  // position of thread in warp
bval[4:0] = b[4:0];            // source lane or lane offset (0..31)
cval[4:0] = c[4:0];            // clamp value
segmask[4:0] = c[12:8];

// get value of source register a if thread is active and
// guard predicate true, else unpredictable
if (isActive(Thread) &amp;&amp; isGuardPredicateTrue(Thread)) {
    SourceA[lane] = a;
} else {
    // Value of SourceA[lane] is unpredictable for
    // inactive/predicated-off threads in warp
}
maxLane = (lane[4:0] &amp; segmask[4:0]) | (cval[4:0] &amp; ~segmask[4:0]);
minLane = (lane[4:0] &amp; segmask[4:0]);

switch (.mode) {
    case .up:    j = lane - bval; pval = (j &gt;= maxLane); break;
    case .down:  j = lane + bval; pval = (j &lt;= maxLane); break;
    case .bfly:  j = lane ^ bval; pval = (j &lt;= maxLane); break;
    case .idx:   j = minLane  | (bval[4:0] &amp; ~segmask[4:0]);
                                 pval = (j &lt;= maxLane); break;
}
if (!pval) j = lane;  // copy from own lane
d = SourceA[j];       // copy input a from lane j
if (dest predicate selected)
    p = pval;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 6.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    shfl.sync.up.b32  Ry|p, Rx, 0x1,  0x0, 0xffffffff;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-prmt"><a name="data-movement-and-conversion-instructions-prmt" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-prmt" name="data-movement-and-conversion-instructions-prmt" shape="rect">9.7.8.6.&nbsp;Data Movement and Conversion Instructions: prmt</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">prmt</h5>
                                 <p class="p">Permute bytes from register pair.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">prmt.b32{.mode}  d, a, b, c;

.mode = { .f4e, .b4e, .rc8, .ecl, .ecr, .rc16 };
</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Pick four arbitrary bytes from two 32-bit registers, and reassemble them into a
                                    32-bit destination register.
                                 </p>
                                 <p class="p">In the generic form (no mode specified), the permute control consists of four 4-bit
                                    selection values. The bytes in the two source registers are numbered from 0 to 7:
                                    <samp class="ph codeph">{b, a} = {{b7, b6, b5, b4}, {b3, b2, b1, b0}}</samp>. For each byte in the
                                    target register, a 4-bit selection value is defined.
                                 </p>
                                 <p class="p">The 3 lsbs of the selection value specify which of the 8 source bytes should be moved
                                    into the target position. The msb defines if the byte value should be copied, or if
                                    the sign (msb of the byte) should be replicated over all 8 bits of the target
                                    position (sign extend of the byte value); <samp class="ph codeph">msb=0</samp> means copy the
                                    literal value; <samp class="ph codeph">msb=1</samp> means replicate the sign. Note that the sign
                                    extension is only performed as part of generic form.
                                 </p>
                                 <p class="p">Thus, the four 4-bit values fully specify an arbitrary byte permute, as a
                                    <samp class="ph codeph">16b</samp> permute code.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="20%" id="d54e28402" rowspan="1" colspan="1"> default mode </th>
                                             <th class="entry" valign="top" width="20%" id="d54e28405" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">d.b3</samp></p>
                                                <p class="p">source select</p>
                                             </th>
                                             <th class="entry" valign="top" width="20%" id="d54e28415" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">d.b2</samp></p>
                                                <p class="p">source select</p>
                                             </th>
                                             <th class="entry" valign="top" width="20%" id="d54e28425" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">d.b1</samp></p>
                                                <p class="p">source select</p>
                                             </th>
                                             <th class="entry" valign="top" width="20%" id="d54e28435" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">d.b0</samp></p>
                                                <p class="p">source select</p>
                                             </th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="20%" headers="d54e28402" rowspan="1" colspan="1"> index </td>
                                             <td class="entry" valign="top" width="20%" headers="d54e28405" rowspan="1" colspan="1"><samp class="ph codeph">c[15:12]</samp></td>
                                             <td class="entry" valign="top" width="20%" headers="d54e28415" rowspan="1" colspan="1"><samp class="ph codeph">c[11:8]</samp></td>
                                             <td class="entry" valign="top" width="20%" headers="d54e28425" rowspan="1" colspan="1"><samp class="ph codeph">c[7:4]</samp></td>
                                             <td class="entry" valign="top" width="20%" headers="d54e28435" rowspan="1" colspan="1"><samp class="ph codeph">c[3:0]</samp></td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">The more specialized form of the permute control uses the two lsb's of operand
                                    <samp class="ph codeph">c</samp> (which is typically an address pointer) to control the byte
                                    extraction.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="37.5%" id="d54e28501" rowspan="1" colspan="1">mode</th>
                                             <th class="entry" valign="top" width="12.5%" id="d54e28504" rowspan="1" colspan="1">
                                                <p class="p">selector</p>
                                                <p class="p"><samp class="ph codeph">c[1:0]</samp></p>
                                             </th>
                                             <th class="entry" valign="top" width="12.5%" id="d54e28514" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">d.b3</samp></p>
                                                <p class="p">source</p>
                                             </th>
                                             <th class="entry" valign="top" width="12.5%" id="d54e28524" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">d.b2</samp></p>
                                                <p class="p">source</p>
                                             </th>
                                             <th class="entry" valign="top" width="12.5%" id="d54e28534" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">d.b1</samp></p>
                                                <p class="p">source</p>
                                             </th>
                                             <th class="entry" valign="top" width="12.5%" id="d54e28545" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">d.b0</samp></p>
                                                <p class="p">source</p>
                                             </th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1"><samp class="ph codeph">f4e</samp> (forward 4 extract)
                                             </td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">4</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">5</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">4</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">2</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">6</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">5</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">4</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">3</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1"><samp class="ph codeph">b4e</samp> (backward 4 extract)
                                             </td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">5</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">6</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">7</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">6</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">7</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">7</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">2</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">3</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1"><samp class="ph codeph">rc8</samp> (replicate 8)
                                             </td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">2</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">3</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1"><samp class="ph codeph">ecl</samp> (edge clamp left)
                                             </td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">1</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">2</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">3</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1"><samp class="ph codeph">ecr</samp> (edge clamp right)
                                             </td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1"><samp class="ph codeph">rc16</samp> (replicate 16)
                                             </td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">2</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">0</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">1</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">0</td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="37.5%" headers="d54e28501" rowspan="1" colspan="1">&nbsp;</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28504" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28514" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28524" rowspan="1" colspan="1">2</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28534" rowspan="1" colspan="1">3</td>
                                             <td class="entry" valign="top" width="12.5%" headers="d54e28545" rowspan="1" colspan="1">2</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">tmp64 = (b&lt;&lt;32) | a;  // create 8 byte source

if ( ! mode ) {
   ctl[0] = (c &gt;&gt;  0) &amp; 0xf;
   ctl[1] = (c &gt;&gt;  4) &amp; 0xf;
   ctl[2] = (c &gt;&gt;  8) &amp; 0xf;
   ctl[3] = (c &gt;&gt; 12) &amp; 0xf;
} else {
   ctl[0] = ctl[1] = ctl[2] = ctl[3] = (c &gt;&gt;  0) &amp; 0x3;
}

tmp[07:00] = ReadByte( mode, ctl[0], tmp64 );
tmp[15:08] = ReadByte( mode, ctl[1], tmp64 );
tmp[23:16] = ReadByte( mode, ctl[2], tmp64 );
tmp[31:24] = ReadByte( mode, ctl[3], tmp64 );</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">prmt</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    prmt.b32      r1, r2, r3, r4;
    prmt.b32.f4e  r1, r2, r3, r4;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-ld"><a name="data-movement-and-conversion-instructions-ld" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-ld" name="data-movement-and-conversion-instructions-ld" shape="rect">9.7.8.7.&nbsp;Data Movement and Conversion Instructions: ld</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">ld</h5>
                                 <p class="p">Load a register variable from an addressable state space variable.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">ld{.weak}{.ss}{.cop}{.vec}.type d, [a];
ld.volatile{.ss}{.vec}.type d, [a];
ld.relaxed.scope{.ss}{.vec}.type d, [a];
ld.acquire.scope{.ss}{.vec}.type d, [a];

.ss =    {.const, .global, .local, .param, .shared};
.cop =   {.ca, .cg, .cs, .lu, .cv};
.scope = {.cta, .gpu, .sys};
.vec =   { .v2, .v4 };
.type =  { .b8, .b16, .b32, .b64,
           .u8, .u16, .u32, .u64,
           .s8, .s16, .s32, .s64,
           .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Load register variable <samp class="ph codeph">d</samp> from the location specified by the source address
                                    operand <samp class="ph codeph">a</samp> in specified state space. If no state space is given, perform
                                    the load using <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a>.
                                 </p>
                                 <p class="p"> Supported addressing modes for operand <samp class="ph codeph">a</samp> and alignment requirements are
                                    described in <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a></p>
                                 <p class="p">Instruction <samp class="ph codeph">ld.param</samp> used for reading value returned from device function
                                    call cannot be predicated. See <a class="xref" href="index.html#parameter-state-space" shape="rect">Parameter State Space</a> and <a class="xref" href="index.html#function-declarations-and-definitions" shape="rect">Function Declarations and Definitions</a> 
                                    for descriptions of the proper use of <samp class="ph codeph">ld.param</samp>.
                                 </p>
                                 <p class="p">The <samp class="ph codeph">.relaxed</samp> and <samp class="ph codeph">.acquire</samp> qualifiers
                                    indicate memory synchronization as described in the <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>. The
                                    <samp class="ph codeph">.scope</samp> qualifier indicates the set of threads with which an
                                    <samp class="ph codeph">ld.relaxed</samp> or <samp class="ph codeph">ld.acquire</samp> instruction can directly
                                    synchronize<sup class="ph sup">1</sup>. The <samp class="ph codeph">.weak</samp> qualifier indicates a memory instruction with no
                                    synchronization. The effects of this instruction become visible to other threads only when
                                    synchronization is established by other means.
                                 </p>
                                 <p class="p">The <samp class="ph codeph">.weak</samp>, <samp class="ph codeph">.volatile</samp>,
                                    <samp class="ph codeph">.relaxed</samp> and <samp class="ph codeph">.acquire</samp> qualifiers are mutually exclusive.
                                    When none of these is specified, the <samp class="ph codeph">.weak</samp> qualifier is assumed by
                                    default.
                                 </p>
                                 <p class="p">An <samp class="ph codeph">ld.volatile</samp> operation is always performed and it will not be reordered
                                    with respect to other <samp class="ph codeph">volatile</samp> operations to the same memory location.
                                    <samp class="ph codeph">volatile</samp> and non-volatile load operations to the same memory location may
                                    be reordered. <samp class="ph codeph">ld.volatile</samp> has the same memory synchronization semantics
                                    as <samp class="ph codeph">ld.relaxed.sys</samp>.
                                 </p>
                                 <p class="p">The qualifiers <samp class="ph codeph">.volatile</samp>, <samp class="ph codeph">.relaxed</samp> and
                                    <samp class="ph codeph">.acquire</samp> may be used only with <samp class="ph codeph">.global</samp> and
                                    <samp class="ph codeph">.shared</samp> spaces and with generic addressing, where the address points to
                                    <samp class="ph codeph">.global</samp> or <samp class="ph codeph">.shared</samp> space. Cache operations are not
                                    permitted with these qualifiers.
                                 </p>
                                 <p class="p"><sup class="ph sup">1</sup> This synchronization is further extended to other threads
                                    through the transitive nature of <dfn class="term">causality order</dfn>, as described in the memory
                                    consistency model.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a;             // named variable a
d = *(&amp;a+immOff)   // variable-plus-offset
d = *a;            // register
d = *(a+immOff);   // register-plus-offset
d = *(immAddr);    // immediate address</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Destination <samp class="ph codeph">d</samp> must be in the <samp class="ph codeph">.reg</samp>
                                    state space.
                                 </p>
                                 <p class="p">A destination register wider than the specified type may be used. The value loaded is
                                    sign-extended to the destination register width for signed integers, and is zero-extended
                                    to the destination register width for unsigned and bit-size types. See <a class="xref" href="index.html#operand-size-exceeding-instruction-type-size__relaxed-type-checking-rules-destination-operands" shape="rect">Table 25</a>
                                    for a description of these relaxed type-checking rules.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.f16</samp> data may be loaded using <samp class="ph codeph">ld.b16</samp>, and then converted
                                    to <samp class="ph codeph">.f32</samp> or <samp class="ph codeph">.f64</samp> using <samp class="ph codeph">cvt</samp>
                                    or can be used in half precision floating point instructions.
                                    
                                 </p>
                                 <p class="p"><samp class="ph codeph">.f16x2</samp> data may be loading using
                                    <samp class="ph codeph">ld.b32</samp> and then used in half precision floating point instructions.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">ld introduced in PTX ISA version 1.0. <samp class="ph codeph">ld.volatile</samp>
                                    introduced in PTX ISA version 1.1.
                                 </p>
                                 <p class="p">Generic addressing and cache operations introduced in PTX ISA version
                                    2.0.
                                 </p>
                                 <p class="p">Support for scope qualifier, <samp class="ph codeph">.relaxed</samp>, <samp class="ph codeph">.acquire</samp>,
                                    <samp class="ph codeph">.weak</samp> qualifiers introduced in PTX ISA version 6.0.
                                 </p>
                                 <p class="p">Support for generic addressing of .const space added in PTX ISA
                                    version 3.1.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">ld.f64</samp> requires <samp class="ph codeph">sm_13</samp> or
                                    higher.
                                 </p>
                                 <p class="p">Support for scope qualifier, <samp class="ph codeph">.relaxed</samp>,
                                    <samp class="ph codeph">.acquire</samp>, <samp class="ph codeph">.weak</samp> qualifiers require
                                    <samp class="ph codeph">sm_70</samp> or higher.
                                 </p>
                                 <p class="p">Generic addressing requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Cache operations require <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    ld.global.f32    d,[a];
    ld.shared.v4.b32 Q,[p];
    ld.const.s32     d,[p+4];
    ld.local.b32     x,[p+-8]; // negative offset
    ld.local.b64     x,[240];  // immediate address

    ld.global.b16    %r,[fs];  // load .f16 data into 32-bit reg
    cvt.f32.f16      %r,%r;    // up-convert f16 data to f32

    ld.global.b32    %r0, [fs];     // load .f16x2 data in 32-bit reg
    ld.global.b32    %r1, [fs + 4]; // load .f16x2 data in 32-bit reg
    add.rn.f16x2     %d0, %r0, %r1; // addition of f16x2 data
    ld.global.relaxed.gpu.u32 %r0, [gbl];
    ld.shared.acquire.gpu.u32 %r1, [sh];
</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-ld-global-nc"><a name="data-movement-and-conversion-instructions-ld-global-nc" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-ld-global-nc" name="data-movement-and-conversion-instructions-ld-global-nc" shape="rect">9.7.8.8.&nbsp;Data Movement and Conversion Instructions: ld.global.nc</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">ld.global.nc</h5>
                                 <p class="p">Load a register variable from global state space via non-coherent cache.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">ld.global{.cop}.nc.type      d, [a];
ld.global{.cop}.nc.vec.type  d, [a];

.cop  = { .ca, .cg, .cs };     // cache operation
.vec  = { .v2, .v4 };
.type = { .b8, .b16, .b32, .b64,
          .u8, .u16, .u32, .u64,
          .s8, .s16, .s32, .s64,
                     .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Load register variable <samp class="ph codeph">d</samp> from the location specified by the source
                                    address operand <samp class="ph codeph">a</samp> in the global state space, and optionally cache
                                    in non-coherent texture cache. Since the cache is non-coherent, the data should be
                                    read-only within the kernel's process.
                                 </p>
                                 <p class="p">The texture cache is larger, has higher bandwidth, and longer latency than the global
                                    memory cache. For applications with sufficient parallelism to cover the longer
                                    latency, <samp class="ph codeph">ld.global.nc</samp> should offer better performance than
                                    <samp class="ph codeph">ld.global</samp>.
                                 </p>
                                 <p class="p"> Supported addressing modes for operand <samp class="ph codeph">a</samp> and alignment requirements
                                    are described in <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a;             // named variable a
d = *(&amp;a+immOff)   // variable-plus-offset
d = *a;            // register
d = *(a+immOff);   // register-plus-offset
d = *(immAddr);    // immediate address</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Destination <samp class="ph codeph">d</samp> must be in the <samp class="ph codeph">.reg</samp> state space.
                                 </p>
                                 <p class="p">A destination register wider than the specified type may be used. The value loaded is
                                    sign-extended to the destination register width for signed integers, and is
                                    zero-extended to the destination register width for unsigned and bit-size types.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.f16</samp> data may be loaded using <samp class="ph codeph">ld.b16</samp>, and then
                                    converted to <samp class="ph codeph">.f32</samp> or <samp class="ph codeph">.f64</samp> using
                                    <samp class="ph codeph">cvt</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Support for generic addressing of .const space added in PTX ISA version 3.1.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_32</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    ld.global.nc.f32  d,[a];</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-ldu"><a name="data-movement-and-conversion-instructions-ldu" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-ldu" name="data-movement-and-conversion-instructions-ldu" shape="rect">9.7.8.9.&nbsp;Data Movement and Conversion Instructions: ldu</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">ldu</h5>
                                 <p class="p">Load read-only data from an address that is common across threads in
                                    the warp.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">ldu{.ss}.type      d, [a];       // load from address
ldu{.ss}.vec.type  d, [a];       // vec load from address

.ss   = { .global };             // state space
.vec  = { .v2, .v4 };
.type = { .b8, .b16, .b32, .b64,
           .u8, .u16, .u32, .u64,
           .s8, .s16, .s32, .s64,
                      .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Load <dfn class="term">read-only</dfn> data into register variable
                                    <samp class="ph codeph">d</samp> from the location specified by the source address
                                    operand <samp class="ph codeph">a</samp> in the global state space, where the address
                                    is guaranteed to be the same across all threads in the warp. If no
                                    state space is given, perform the load using <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a>.
                                 </p>
                                 <p class="p"> Supported addressing modes for operand <samp class="ph codeph">a</samp> and alignment requirements are
                                    described in <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a></p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a;             // named variable a
d = *(&amp;a+immOff)   // variable-plus-offset
d = *a;            // register
d = *(a+immOff);   // register-plus-offset
d = *(immAddr);    // immediate address</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Destination <samp class="ph codeph">d</samp> must be in the <samp class="ph codeph">.reg</samp>
                                    state space.
                                 </p>
                                 <p class="p">A destination register wider than the specified type may be used. The
                                    value loaded is sign-extended to the destination register width for
                                    signed integers, and is zero-extended to the destination register width
                                    for unsigned and bit-size types. See 
                                    <a class="xref" href="index.html#operand-size-exceeding-instruction-type-size__relaxed-type-checking-rules-destination-operands" shape="rect">Table 25</a>
                                    for a description of these relaxed type-checking rules.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.f16</samp> data may be loaded using <samp class="ph codeph">ldu.b16</samp>, and then converted
                                    to <samp class="ph codeph">.f32</samp> or <samp class="ph codeph">.f64</samp> using <samp class="ph codeph">cvt</samp><span class="ph"> or can be used in half precision floating point instructions</span>.
                                    
                                 </p>
                                 <p class="p"><samp class="ph codeph">f16x2</samp> data may be loading using
                                    <samp class="ph codeph">ldu.b32</samp> and then used in half precision floating point instructions.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">ldu.f64</samp> requires <samp class="ph codeph">sm_13</samp> or
                                    higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    ldu.global.f32    d,[a];
    ldu.global.b32    d,[p+4];
    ldu.global.v4.f32 Q,[p];</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-st"><a name="data-movement-and-conversion-instructions-st" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-st" name="data-movement-and-conversion-instructions-st" shape="rect">9.7.8.10.&nbsp;Data Movement and Conversion Instructions: st</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">st</h5>
                                 <p class="p">Store a register variable to an addressable state space variable.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">st{.weak}{.ss}{.cop}{.vec}.type [a], b;
st.volatile{.ss}{.vec}.type [a], b;
st.relaxed.scope{.ss}{.vec}.scope.type [a], b;
st.release.scope{.ss}{.vec}.scope.type [a], b;

.ss =    {.global, .local, .param, .shared };
.cop =   { .wb, .cg, .cs, .wt };
.sem =   {.relaxed, .release};
.scope = {.cta, .gpu, .sys};
.vec =   { .v2, .v4 };
.type =  { .b8, .b16, .b32, .b64,
           .u8, .u16, .u32, .u64,
           .s8, .s16, .s32, .s64,
           .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Store the value of register variable <samp class="ph codeph">b</samp> in the
                                    location specified by the destination address operand
                                    <samp class="ph codeph">a</samp> in specified state space. If no state space is
                                    given, perform the store using <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a>. Stores to const memory
                                    are illegal.
                                 </p>
                                 <p class="p"> Supported addressing modes for operand <samp class="ph codeph">a</samp> and alignment requirements are
                                    described in <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a></p>
                                 <p class="p">Instruction <samp class="ph codeph">st.param</samp> used for passing arguments to device function cannot
                                    be predicated. See <a class="xref" href="index.html#parameter-state-space" shape="rect">Parameter State Space</a> and <a class="xref" href="index.html#function-declarations-and-definitions" shape="rect">Function Declarations and Definitions</a> for descriptions of the proper use of
                                    <samp class="ph codeph">st.param</samp>.
                                 </p>
                                 <p class="p">The qualifiers <samp class="ph codeph">.relaxed</samp> and <samp class="ph codeph">.release</samp>
                                    indicate memory synchronization as described in the <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>. The
                                    <samp class="ph codeph">.scope</samp> qualifier indicates the set of threads with which an
                                    <samp class="ph codeph">st.relaxed</samp> or <samp class="ph codeph">st.release</samp> instruction can directly
                                    synchronize<sup class="ph sup">1</sup>. The <samp class="ph codeph">.weak</samp> qualifier indicates a memory
                                    instruction with no synchronization. The effects of this instruction become visible to
                                    other threads only when synchronization is established by other means.
                                 </p>
                                 <p class="p">The <samp class="ph codeph">.weak</samp>, <samp class="ph codeph">.volatile</samp>, <samp class="ph codeph">.relaxed</samp> and
                                    <samp class="ph codeph">.release</samp> qualifiers are mutually exclusive. When none of these is
                                    specified, the <samp class="ph codeph">.weak</samp> qualifier is assumed by default.
                                 </p>
                                 <p class="p">An <samp class="ph codeph">st.volatile</samp> operation is always performed and it will not be reordered
                                    with respect to other <samp class="ph codeph">volatile</samp> operations to the same memory location.
                                    <samp class="ph codeph">st.volatile</samp> has the same memory synchronization semantics as
                                    <samp class="ph codeph">st.relaxed.sys</samp>.
                                 </p>
                                 <p class="p">The qualifiers <samp class="ph codeph">.volatile</samp>, <samp class="ph codeph">.relaxed</samp> and
                                    <samp class="ph codeph">.release</samp> may be used only with <samp class="ph codeph">.global</samp> and
                                    <samp class="ph codeph">.shared</samp> spaces and with generic addressing, where the address points to
                                    <samp class="ph codeph">.global</samp> or <samp class="ph codeph">.shared</samp> space. Cache operations are not
                                    permitted with these qualifiers. 
                                 </p>
                                 <p class="p"><sup class="ph sup">1</sup> This synchronization is further extended to other threads
                                    through the transitive nature of <dfn class="term">causality order</dfn>, as described in the memory
                                    consistency model.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">d = a;                // named variable d
*(&amp;a+immOffset) = b;            // variable-plus-offset
*a = b;               // register
*(a+immOffset) = b;   // register-plus-offset
*(immAddr) = b;       // immediate address</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Operand <samp class="ph codeph">b</samp> must be in the <samp class="ph codeph">.reg</samp> state
                                    space.
                                 </p>
                                 <p class="p">A source register wider than the specified type may be used. The lower
                                    <samp class="ph codeph">n</samp> bits corresponding to the instruction-type width are
                                    stored to memory. See <a class="xref" href="index.html#operand-size-exceeding-instruction-type-size__relaxed-type-checking-rules-source-operands" shape="rect">Table 24</a>
                                    for a description of these relaxed type-checking rules.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.f16</samp> data resulting from a cvt instruction may be
                                    stored using <samp class="ph codeph">st.b16</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.f16x2</samp> data may be stored using <samp class="ph codeph">st.b32</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">st introduced in PTX ISA version 1.0. <samp class="ph codeph">st.volatile</samp>
                                    introduced in PTX ISA version 1.1.
                                 </p>
                                 <p class="p">Generic addressing and cache operations introduced in PTX ISA version
                                    2.0.
                                 </p>
                                 <p class="p">Support for scope qualifier, <samp class="ph codeph">.relaxed</samp>, <samp class="ph codeph">.release</samp>,
                                    <samp class="ph codeph">.weak</samp> qualifiers introduced in PTX ISA version
                                    6.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">st.f64</samp> requires <samp class="ph codeph">sm_13</samp> or higher.
                                 </p>
                                 <p class="p">Support for scope qualifier, <samp class="ph codeph">.relaxed</samp>,
                                    <samp class="ph codeph">.release</samp>, <samp class="ph codeph">.weak</samp> qualifiers require
                                    <samp class="ph codeph">sm_70</samp> or higher.
                                 </p>
                                 <p class="p">Generic addressing requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Cache operations require <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    st.global.f32    [a],b;
    st.local.b32     [q+4],a;
    st.global.v4.s32 [p],Q;
    st.local.b32     [q+-8],a; // negative offset
    st.local.s32     [100],r7; // immediate address

    cvt.f16.f32      %r,%r;    // %r is 32-bit register
    st.b16           [fs],%r;  // store lower
    st.global.relaxed.sys.u32 [gbl], %r0;
    st.shared.release.cta.u32 [sh], %r1;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-prefetch-prefetchu"><a name="data-movement-and-conversion-instructions-prefetch-prefetchu" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-prefetch-prefetchu" name="data-movement-and-conversion-instructions-prefetch-prefetchu" shape="rect">9.7.8.11.&nbsp;Data Movement and Conversion Instructions: prefetch, prefetchu</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">prefetch, prefetchu</h5>
                                 <p class="p">Prefetch line containing a generic address at a specified level of memory hierarchy,
                                    in specified state space.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">prefetch{.space}.level  [a];   // prefetch to data cache
prefetchu.L1  [a];             // prefetch to uniform cache

.space = { .global, .local };
.level = { .L1, .L2 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">The <samp class="ph codeph">prefetch</samp> instruction brings the cache line containing the
                                    specified address in global or local memory state space into the specified cache
                                    level. If no state space is given, the <samp class="ph codeph">prefetch</samp> uses
                                    <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a>.
                                 </p>
                                 <p class="p"> Supported addressing modes for operand <samp class="ph codeph">a</samp> and alignment requirements
                                    are described in <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a></p>
                                 <p class="p">The <samp class="ph codeph">prefetchu</samp> instruction brings the cache line containing the
                                    specified generic address into the specified uniform cache level.
                                 </p>
                                 <p class="p">A <samp class="ph codeph">prefetch</samp> to a shared memory location performs no
                                    operation.
                                 </p>
                                 <p class="p">A <samp class="ph codeph">prefetch</samp> into the uniform cache requires a generic address,
                                    and no operation occurs if the address maps to a <samp class="ph codeph">const</samp>,
                                    <samp class="ph codeph">local</samp>, or <samp class="ph codeph">shared</samp> memory location.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"> Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">prefetch</samp> and <samp class="ph codeph">prefetchu</samp> require
                                    <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    prefetch.global.L1  [ptr];
    prefetchu.L1  [addr];</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-isspacep"><a name="data-movement-and-conversion-instructions-isspacep" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-isspacep" name="data-movement-and-conversion-instructions-isspacep" shape="rect">9.7.8.12.&nbsp;Data Movement and Conversion Instructions: isspacep</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">isspacep</h5>
                                 <p class="p">Query whether a generic address falls within a specified state space window.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">isspacep.space  p, a;    // result is .pred

.space = { const, .global, .local, .shared };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Write predicate register <samp class="ph codeph">p</samp> with <samp class="ph codeph">1</samp> if generic
                                    address a falls within the specified state space window and with <samp class="ph codeph">0</samp>
                                    otherwise.&nbsp;Destination <samp class="ph codeph">p</samp> has type <samp class="ph codeph">.pred</samp>; the
                                    source address operand must be of type <samp class="ph codeph">.u32</samp> or
                                    <samp class="ph codeph">.u64</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"> Introduced in PTX ISA version 2.0.</p>
                                 <p class="p"><samp class="ph codeph">isspacep.const</samp> introduced in PTX ISA version 3.1.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"> isspacep requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Support for generic addressing of .const space added in PTX ISA version 3.1.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    isspacep.const   iscnst, cptr;
    isspacep.global  isglbl, gptr;
    isspacep.local   islcl,  lptr;
    isspacep.shared  isshrd, sptr;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-cvta"><a name="data-movement-and-conversion-instructions-cvta" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-cvta" name="data-movement-and-conversion-instructions-cvta" shape="rect">9.7.8.13.&nbsp;Data Movement and Conversion Instructions: cvta</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">cvta</h5>
                                 <p class="p">Convert address from <samp class="ph codeph">const</samp>, <samp class="ph codeph">global</samp>,
                                    <samp class="ph codeph">local</samp>, or <samp class="ph codeph">shared</samp> state space to generic, or
                                    vice-versa. Take the generic address of a variable declared in
                                    <samp class="ph codeph">const</samp>, <samp class="ph codeph">global</samp>, <samp class="ph codeph">local</samp>, or
                                    <samp class="ph codeph">shared</samp> state space.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve"><strong class="ph b">// convert const, global, local, or shared address to generic address</strong>
cvta.space.size  p, a;        // source address in register a
cvta.space.size  p, var;      // get generic address of var
cvta.space.size  p, var+imm;  // generic address of var+offset

<strong class="ph b">// convert generic address to const, global, local, or shared address</strong>
cvta.to.space.size  p, a;

.space = { .const, .global, .local, .shared };
.size  = { .u32, .u64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Convert a <samp class="ph codeph">const</samp>, <samp class="ph codeph">global</samp>, <samp class="ph codeph">local</samp>, or
                                    <samp class="ph codeph">shared</samp> address to a generic address, or vice-versa. The source and
                                    destination addresses must be the same size. Use <samp class="ph codeph">cvt.u32.u64</samp> or
                                    <samp class="ph codeph">cvt.u64.u32</samp> to truncate or zero-extend addresses.
                                 </p>
                                 <p class="p">For variables declared in <samp class="ph codeph">const</samp>, <samp class="ph codeph">global</samp>,
                                    <samp class="ph codeph">local</samp>, or <samp class="ph codeph">shared</samp> state space, the generic address
                                    of the variable may be taken using cvta. The source is either a register or a
                                    variable defined in <samp class="ph codeph">const</samp>, <samp class="ph codeph">global</samp>,
                                    <samp class="ph codeph">local</samp>, or <samp class="ph codeph">shared</samp> memory with an optional
                                    offset.
                                 </p>
                                 <p class="p">When converting a generic address into a <samp class="ph codeph">const</samp>,
                                    <samp class="ph codeph">global</samp>, <samp class="ph codeph">local</samp>, or <samp class="ph codeph">shared</samp> address,
                                    the resulting address is undefined in cases where the generic address does not fall
                                    within the address window of the specified state space. A program may use isspacep
                                    to guard against such incorrect behavior.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"> Introduced in PTX ISA version 2.0. </p>
                                 <p class="p"><samp class="ph codeph">cvta.const</samp> and <samp class="ph codeph">cvta.to.const</samp> introduced in PTX ISA
                                    version 3.1.
                                 </p>
                                 <p class="p"><strong class="ph b">Note:</strong> The current implementation does not allow generic pointers to
                                    <samp class="ph codeph">const</samp> space variables in programs that contain pointers to constant
                                    buffers passed as kernel parameters.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">cvta</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    cvta.const.u32   ptr,cvar;
    cvta.local.u32   ptr,lptr;
    cvta.shared.u32  p,As+4;
    cvta.to.global.u32  p,gptr;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-cvt"><a name="data-movement-and-conversion-instructions-cvt" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-cvt" name="data-movement-and-conversion-instructions-cvt" shape="rect">9.7.8.14.&nbsp;Data Movement and Conversion Instructions: cvt</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">cvt</h5>
                                 <p class="p">Convert a value from one type to another.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">cvt{.irnd}{.ftz}{.sat}.dtype.atype  d, a;  // integer rounding
cvt{.frnd}{.ftz}{.sat}.dtype.atype  d, a;  // fp rounding
cvt.frnd2{.relu}.f16.f32            d, a;
cvt.frnd2{.relu}.f16x2.f32          d, a, b;
cvt.frnd2{.relu}.bf16.f32           d, a;
cvt.frnd2{.relu}.bf16x2.f32         d, a, b;
cvt.rna.tf32.f32                    d, a;

.irnd   = { .rni, .rzi, .rmi, .rpi };
.frnd   = { .rn,  .rz,  .rm,  .rp  };
.frnd2  = { .rn,  .rz };
.dtype = .atype = { .u8, .u16, .u32, .u64,
                    .s8, .s16, .s32, .s64,
                         .f16, .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Convert between different types and sizes. </p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp> and <samp class="ph codeph">.bf16x2</samp> instruction type,
                                    two inputs <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> of <samp class="ph codeph">.f32</samp> type are
                                    converted into <samp class="ph codeph">.f16</samp> or <samp class="ph codeph">.bf16</samp> type and the converted
                                    values are packed in the destination register <samp class="ph codeph">d</samp>, such that the value
                                    converted from input <samp class="ph codeph">a</samp> is stored in the upper half of <samp class="ph codeph">d</samp>
                                    and the value converted from input <samp class="ph codeph">b</samp> is stored in the lower half of
                                    <samp class="ph codeph">d</samp></p>
                                 <p class="p">For <samp class="ph codeph">.f16x2</samp> instruction type, destination operand
                                    <samp class="ph codeph">d</samp> has <samp class="ph codeph">.f16x2</samp> or <samp class="ph codeph">.b32</samp> type.
                                    For <samp class="ph codeph">.bf16</samp> instruction type, operand <samp class="ph codeph">d</samp> has
                                    <samp class="ph codeph">.b16</samp> type. For <samp class="ph codeph">.bf16x2</samp> instruction type, operand
                                    <samp class="ph codeph">d</samp> has <samp class="ph codeph">.b32</samp> type. For <samp class="ph codeph">.tf32</samp>
                                    instruction type, operand <samp class="ph codeph">d</samp> has <samp class="ph codeph">.b32</samp> type.
                                 </p>
                                 <p class="p">Rounding modifier is mandatory in all of the following cases:</p>
                                 <ul class="ul">
                                    <li class="li"> float-to-float conversions, when destination type is smaller than source type</li>
                                    <li class="li"> All float-to-int conversions</li>
                                    <li class="li"> All int-to-float conversions</li>
                                    <li class="li"> All conversions involving <samp class="ph codeph">.f16x2</samp>, <samp class="ph codeph">.bf16</samp>,
                                       <samp class="ph codeph">.bf16x2</samp> and <samp class="ph codeph">.tf32</samp> instruction types.
                                    </li>
                                 </ul>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics </h5><pre xml:space="preserve">if (/* inst type is <samp class="ph codeph">.f16x2</samp> or <samp class="ph codeph">.bf16x2</samp> */) {
    d[31:16] = convert(a);
    d[15:0]  = convert(b);
} else {
    d = convert(a);
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Integer Notes</h5>
                                 <p class="p">Integer rounding is required for float-to-integer conversions, and for same-size
                                    float-to-float conversions where the value is rounded to an integer. Integer
                                    rounding is illegal in all other instances. 
                                 </p>
                                 <div class="p">Integer rounding modifiers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rni</samp></dt>
                                       <dd class="dd">round to nearest integer, choosing even integer if source is equidistant
                                          between two integers
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rzi</samp></dt>
                                       <dd class="dd">round to nearest integer in the direction of zero</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rmi</samp></dt>
                                       <dd class="dd">round to nearest integer in direction of negative infinity</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rpi</samp></dt>
                                       <dd class="dd">round to nearest integer in direction of positive infinity</dd>
                                    </dl>
                                 </div>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">
                                          <p class="p">By default, subnormal numbers are supported.</p>
                                          <p class="p">For <samp class="ph codeph">cvt.ftz.dtype.f32</samp> float-to-integer conversions and
                                             <samp class="ph codeph">cvt.ftz.f32.f32</samp> float-to-float conversions with integer
                                             rounding, subnormal inputs are flushed to sign-preserving zero. Modifier
                                             <samp class="ph codeph">.ftz</samp> can only be specified when either
                                             <samp class="ph codeph">.dtype</samp> or <samp class="ph codeph">.atype</samp> is
                                             <samp class="ph codeph">.f32</samp> and applies only to single precision
                                             (<samp class="ph codeph">.f32</samp>) inputs and results.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">
                                          <p class="p">For <samp class="ph codeph">cvt.ftz.dtype.f32</samp> float-to-integer conversions and
                                             <samp class="ph codeph">cvt.ftz.f32.f32</samp> float-to-float conversions with integer
                                             rounding, subnormal inputs are flushed to sign-preserving zero. The
                                             optional <samp class="ph codeph">.ftz</samp> modifier may be specified in these cases
                                             for clarity.
                                          </p>
                                          <p class="p"><strong class="ph b">Note:</strong> In PTX ISA versions 1.4 and earlier, the cvt instruction did
                                             not flush single-precision subnormal inputs or results to zero if the
                                             destination type size was 64-bits. The compiler will preserve this
                                             behavior for legacy PTX code.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <div class="p">Saturation modifier:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.sat</samp></dt>
                                       <dd class="dd">
                                          <p class="p">For integer destination types, <samp class="ph codeph">.sat</samp> limits the result to
                                             <samp class="ph codeph">MININT..MAXINT</samp> for the size of the operation. Note that
                                             saturation applies to both signed and unsigned integer types.
                                          </p>
                                          <p class="p">The saturation modifier is allowed only in cases where the destination
                                             type's value range is not a superset of the source type's value range;
                                             i.e., the <samp class="ph codeph">.sat</samp> modifier is illegal in cases where
                                             saturation is not possible based on the source and destination
                                             types.
                                          </p>
                                          <p class="p">For float-to-integer conversions, the result is clamped to the
                                             destination range by default; i.e, <samp class="ph codeph">.sat</samp> is
                                             redundant.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Floating Point Notes</h5>
                                 <p class="p">Floating-point rounding is required for float-to-float conversions that result in
                                    loss of precision, and for integer-to-float conversions. Floating-point rounding is
                                    illegal in all other instances. 
                                 </p>
                                 <div class="p">Floating-point rounding modifiers:
                                    
                                    <dl class="dl" compact="compact">
                                       <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rna</samp></dt>
                                       <dd class="dd">mantissa LSB rounds to nearest, ties away from zero</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rz</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards zero</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rm</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards negative infinity</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.rp</samp></dt>
                                       <dd class="dd">mantissa LSB rounds towards positive infinity</dd>
                                    </dl>
                                 </div>
                                 <p class="p">A floating-point value may be rounded to an integral value using the integer rounding
                                    modifiers (see <cite class="cite">Integer Notes</cite>). The operands must be of the same size.
                                    The result is an integral value, stored in floating-point format. 
                                 </p>
                                 <div class="p">Subnormal numbers:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_20+</samp></dt>
                                       <dd class="dd">By default, subnormal numbers are supported. Modifier <samp class="ph codeph">.ftz</samp>
                                          may be specified to flush single-precision subnormal inputs and results to
                                          sign-preserving zero. Modifier <samp class="ph codeph">.ftz</samp> can only be specified
                                          when either <samp class="ph codeph">.dtype</samp> or <samp class="ph codeph">.atype</samp> is
                                          <samp class="ph codeph">.f32</samp> and applies only to single precision
                                          (<samp class="ph codeph">.f32</samp>) inputs and results.
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">sm_1x</samp></dt>
                                       <dd class="dd">Single-precision subnormal inputs and results are flushed to sign-preserving
                                          zero. The optional <samp class="ph codeph">.ftz</samp> modifier may be specified in these
                                          cases for clarity.
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p"><strong class="ph b">Note:</strong> In PTX ISA versions 1.4 and earlier, the <samp class="ph codeph">cvt</samp> instruction
                                    did not flush single-precision subnormal inputs or results to zero if either source or
                                    destination type was <samp class="ph codeph">.f64</samp>. The compiler will preserve this behavior for
                                    legacy PTX code. Specifically, if the PTX ISA version is 1.4 or earlier,
                                    single-precision subnormal inputs and results are flushed to sign-preserving zero only
                                    for <samp class="ph codeph">cvt.f32.f16</samp>, <samp class="ph codeph">cvt.f16.f32</samp>, and
                                    <samp class="ph codeph">cvt.f32.f32</samp> instructions. 
                                 </p>
                                 <div class="p">Saturation modifier:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.sat</samp>:
                                       </dt>
                                       <dd class="dd">For floating-point destination types, <samp class="ph codeph">.sat</samp> limits the
                                          result to the range [0.0, 1.0]. <samp class="ph codeph">NaN</samp> results are flushed to
                                          positive zero. Applies to <samp class="ph codeph">.f16</samp>, <samp class="ph codeph">.f32</samp>, and
                                          <samp class="ph codeph">.f64</samp> types.
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.relu</samp>:
                                       </dt>
                                       <dd class="dd">For <samp class="ph codeph">.f16</samp>, <samp class="ph codeph">.f16x2</samp>, <samp class="ph codeph">.bf16</samp> and 
                                          <samp class="ph codeph">.bf16x2</samp> destination types, <samp class="ph codeph">.relu</samp> clamps the
                                          result to 0 if negative. <samp class="ph codeph">NaN</samp> results are converted to
                                          canonical <samp class="ph codeph">NaN</samp>.
                                          
                                       </dd>
                                    </dl>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">A source register wider than the specified type may be used. The lower
                                    <samp class="ph codeph">n</samp> bits corresponding to the instruction-type width are used in the
                                    conversion. See <a class="xref" href="index.html#operand-size-exceeding-instruction-type-size" shape="rect">Operand Size Exceeding Instruction-Type Size</a> for a
                                    description of these relaxed type-checking rules.
                                 </p>
                                 <p class="p">A destination register wider than the specified type may be used<span class="ph">,
                                       except when the destination operand has <samp class="ph codeph">.bf16</samp>, <samp class="ph codeph">.bf16x2</samp>
                                       or <samp class="ph codeph">.tf32</samp> format</span>. The result of conversion is sign-extended to
                                    the destination register width for signed integers, and is zero-extended to the
                                    destination register width for unsigned, bit-size, and floating-point types. See
                                    <a class="xref" href="index.html#operand-size-exceeding-instruction-type-size" shape="rect">Operand Size Exceeding Instruction-Type Size</a> for a description of
                                    these relaxed type-checking rules.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"> Introduced in PTX ISA version 1.0. </p>
                                 <p class="p"><samp class="ph codeph">.relu</samp> modifier and {<samp class="ph codeph">.f16x2</samp>,
                                    <samp class="ph codeph">.bf16</samp>, <samp class="ph codeph">.bf16x2</samp>, <samp class="ph codeph">.tf32</samp>}
                                    destination formats introduced in PTX ISA version 7.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">cvt</samp> to or from <samp class="ph codeph">.f64</samp> requires <samp class="ph codeph">sm_13</samp>
                                    or higher. 
                                 </p>
                                 <p class="p"><samp class="ph codeph">.relu</samp> modifier and {<samp class="ph codeph">.f16x2</samp>,
                                    <samp class="ph codeph">.bf16</samp>, <samp class="ph codeph">.bf16x2</samp>, <samp class="ph codeph">.tf32</samp>}
                                    destination formats require <samp class="ph codeph">sm_80</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    cvt.f32.s32 f,i;
    cvt.s32.f64 j,r;     // float-to-int saturates by default
    cvt.rni.f32.f32 x,y; // round to nearest int, result is fp
    cvt.f32.f32 x,y;     // note .ftz behavior for sm_1x targets
    cvt.rn.relu.f16.f32      b, f;        // result is saturated with .relu saturation mode
    cvt.rz.f16x2.f32         b1, f, f1;   // convert two fp32 values to packed fp16 outputs
    cvt.rn.relu.f16x2.f32    b1, f, f1;   // convert two fp32 values to packed fp16 outputs with .relu saturation on each output
    cvt.rn.bf16.f32          b, f;        // convert fp32 to bf16
    cvt.rz.relu.bf16.f3 2    b, f;        // convert fp32 to bf16 with .relu saturation
    cvt.rz.bf16x2.f32        b1, f, f1;   // convert two fp32 values to packed bf16 outputs
    cvt.rn.relu.bf16x2.f32   b1, f, f1;   // convert two fp32 values to packed bf16 outputs with .relu saturation on each output
    cvt.rna.tf32.f32         b1, f;       // convert fp32 to tf32 format </pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="data-movement-and-conversion-instructions-cvt-pack"><a name="data-movement-and-conversion-instructions-cvt-pack" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-cvt-pack" name="data-movement-and-conversion-instructions-cvt-pack" shape="rect">9.7.8.15.&nbsp;Data Movement and Conversion Instructions: cvt.pack</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">cvt.pack</h5>
                                 <p class="p">Convert two integer values from one integer type to another and pack the results.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">cvt.pack.sat.convertType.abType  d, a, b;
    .convertType  = { .u16, .s16 }
    .abType       = { .s32 }

cvt.pack.sat.convertType.abType.cType  d, a, b, c;
    .convertType  = { .u2, .s2, .u4, .s4, .u8, .s8 } 
    .abType       = { .s32 }
    .cType        = { .b32 }</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Convert two 32-bit integers <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> into specified type and pack the results
                                    into <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p">Destination <samp class="ph codeph">d</samp> is an unsigned 32-bit integer. Source operands
                                    <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> are integers of type
                                    <samp class="ph codeph">.abType</samp> and the source operand <samp class="ph codeph">c</samp> is an integer of
                                    type <samp class="ph codeph">.cType</samp>.
                                 </p>
                                 <p class="p">The inputs <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp>  are converted to values of type
                                    specified by <samp class="ph codeph">.convertType</samp> with saturation and the results after
                                    conversion are packed into lower bits of <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p">If operand <samp class="ph codeph">c</samp>  is specified then remaining bits of <samp class="ph codeph">d</samp>
                                    are copied from lower bits of <samp class="ph codeph">c</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics </h5><pre xml:space="preserve">ta = a &lt; MIN(convertType) ? MIN(convertType) : a;
ta = a &gt; MAX(convertType) ? MAX(convertType) : a;
tb = b &lt; MIN(convertType) ? MIN(convertType) : b;
tb = b &gt; MAX(convertType) ? MAX(convertType) : b;

size = sizeInBits(convertType);
td = tb ;
for (i = size; i &lt;= 2 * size - 1; i++) {
    td[i] = ta[i - size];
}

if (isU16(convertType) || isS16(convertType)) {
    d = td;
} else {
    for (i = 0; i &lt; 2 * size; i++) {
        d[i] = td[i];
    }
    for (i = 2 * size; i &lt;= 31; i++) {
        d[i] = c[i - 2 * size];
    }
}</pre></div>
                              <div class="section">
                                 <p class="p"><samp class="ph codeph">.sat</samp> modifier limits the converted values to
                                    <samp class="ph codeph">MIN(convertType)</samp>..<samp class="ph codeph">MAX(convertedType)</samp>  (no
                                    overflow) if the corresponding inputs are not in the range of datatype specified as
                                    <samp class="ph codeph">.convertType</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 6.5.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_72</samp> or higher.
                                 </p>
                                 <p class="p">Sub byte types (<samp class="ph codeph">.u4</samp>/<samp class="ph codeph">.s4</samp> and
                                    <samp class="ph codeph">.u2</samp>/<samp class="ph codeph">.s2</samp>) requires <samp class="ph codeph">sm_75</samp> or
                                    higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">cvt.pack.sat.s16.s32      %r1, %r2, %r3;           // 32-bit to 16-bit conversion
cvt.pack.sat.u8.s32.b32   %r4, %r5, %r6, 0;        // 32-bit to 8-bit conversion
cvt.pack.sat.u8.s32.b32   %r7, %r8, %r9, %r4;      // %r7 = { %r5, %r6, %r8, %r9 }
cvt.pack.sat.u4.s32.b32   %r10, %r12, %r13, %r14;  // 32-bit to 4-bit conversion
cvt.pack.sat.s2.s32.b32   %r15, %r16, %r17, %r18;  // 32-bits to 2-bit conversion</pre></div>
                           </div>
                        </div>
                        <div class="topic concept nested3" id="data-movement-and-conversion-instructions-asynchronous-copy"><a name="data-movement-and-conversion-instructions-asynchronous-copy" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-asynchronous-copy" name="data-movement-and-conversion-instructions-asynchronous-copy" shape="rect">9.7.8.16.&nbsp;Data Movement and Conversion Instructions: Asynchronous copy</a></h3>
                           <div class="body conbody">
                              <p class="p">An asynchronous copy operation copies data from one state space to another
                                 asynchronously without blocking the executing thread.
                              </p>
                              <div class="p">There are two ways to wait for the completion of an asynchronous copy operation :
                                 
                                 <ol class="ol">
                                    <li class="li">Using <dfn class="term">cp.async-group</dfn>s
                                       
                                       <ol class="ol" type="a">
                                          <li class="li">Initiate asynchronous copy operations.</li>
                                          <li class="li">Commit copy operations into a <dfn class="term">cp.async-group</dfn>.
                                          </li>
                                          <li class="li">Wait for <dfn class="term">cp.async-group</dfn> to complete the copy.
                                          </li>
                                          <li class="li">Once the <dfn class="term">cp.async-group</dfn> completes, the writes performed
                                             by the copy operation in that <dfn class="term">cp.async-group</dfn> are made
                                             visible to the thread that initiated the copy operations.
                                          </li>
                                       </ol>
                                    </li>
                                    <li class="li">Using <dfn class="term">mbarrier objects</dfn><ol class="ol" type="a">
                                          <li class="li">Initiate asynchronous copy operations.</li>
                                          <li class="li">Make an <dfn class="term">mbarrier object</dfn> track the asynchronous copy operations.
                                          </li>
                                          <li class="li">Wait for the <dfn class="term">mbarrier object</dfn> to complete the phase using
                                             <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-test-wait" shape="rect">
                                                mbarrier.test_wait</a>.
                                          </li>
                                          <li class="li">Once <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-test-wait" shape="rect">
                                                mbarrier.test_wait</a> returns <samp class="ph codeph">True</samp>, the writes
                                             performed by the copy operation are made visible to all the threads
                                             which waited on the <dfn class="term">mbarrier object</dfn>.
                                          </li>
                                       </ol>
                                    </li>
                                 </ol>
                              </div>
                              <p class="p">Initiation of an asynchronous copy operation simply dispatches the copy operation
                                 from the source memory location to the destination memory location.
                              </p>
                              <p class="p">A sequence of asynchronous copy operations initiated by a thread can be
                                 batched into a per-thread group referred to as <dfn class="term">cp.async-group</dfn>.
                              </p>
                              <p class="p">A commit operation creates a <dfn class="term">cp.async-group</dfn> containing all prior asynchronous
                                 copy operations initiated by the executing thread but none of the asynchronous copy
                                 operations following the commit operation. A committed asynchronous copy operation
                                 belongs to a single <dfn class="term">cp.async-group</dfn>.
                              </p>
                              <p class="p">When a <dfn class="term">cp.async-group</dfn> completes, all the asynchronous copy operations
                                 belonging in that group are complete and the executing thread that initiated
                                 copy operations can read copied results. All <dfn class="term">cp.async-group</dfn>s
                                 committed by an executing thread always complete in the order in which they were
                                 committed. There is no ordering between asynchronous copy operations within a
                                 <dfn class="term">cp.async-group</dfn>.
                              </p>
                              <p class="p">Writes performed by an asynchronous copy operation are visible to the thread that initiated
                                 the asynchronous copy operation only after the <dfn class="term">cp.async-group</dfn> completes or
                                 <dfn class="term">mbarrier object</dfn> tracking the asynchronous copy has completed the phase.
                              </p>
                              <p class="p">Once an asynchronous copy operation is initaited, modifiying the source memory location
                                 or reading from the destination memory location before the asynchronous copy operation
                                 completes, will cause unpredictable results.
                              </p>
                           </div>
                           <div class="topic reference nested4" id="data-movement-and-conversion-instructions-cp-async"><a name="data-movement-and-conversion-instructions-cp-async" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-cp-async" name="data-movement-and-conversion-instructions-cp-async" shape="rect">9.7.8.16.1.&nbsp;Data Movement and Conversion Instructions: cp.async</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">cp.async</h6>
                                    <p class="p">Initiates an asynchronous copy operation from one state space to another.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">cp.async.ca.shared.global [dst], [src], cp-size {, src-size} ;
cp.async.cg.shared.global [dst], [src], 16      {, src-size} ;


cp-size = { 4, 8, 16 }</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description</h6>
                                    <p class="p"><samp class="ph codeph">cp.async</samp> is a non-blocking instruction which initiates an
                                       asynchronous copy operation of data from the location specified by source
                                       address operand <samp class="ph codeph">src</samp> to the location specified by destination
                                       address operand <samp class="ph codeph">dst</samp>. Operand <samp class="ph codeph">src</samp> specifies a
                                       location in the global state space and <samp class="ph codeph">dst</samp> specifies a
                                       location in the shared state space.
                                    </p>
                                    <p class="p">Operand <samp class="ph codeph">cp-size</samp> is an integer constant which specifies the
                                       size of data in bytes to be copied to the destination
                                       <samp class="ph codeph">dst</samp>. <samp class="ph codeph">cp-size</samp> can only be 4, 8 and 16.
                                    </p>
                                    <p class="p">Instruction <samp class="ph codeph">cp.async</samp> allows optionally specifying a 32-bit
                                       integer operand <samp class="ph codeph">src-size</samp>. Operand <samp class="ph codeph">src-size</samp>
                                       represents the size of the data in bytes to be copied from <samp class="ph codeph">src</samp>
                                       to <samp class="ph codeph">dst</samp> and must be less than <samp class="ph codeph">cp-size</samp>.
                                       In such case, remaining bytes in destination <samp class="ph codeph">dst</samp> are filled with
                                       zeros. Specifying <samp class="ph codeph">src-size</samp> larger than <samp class="ph codeph">cp-size</samp>
                                       results in undefined behavior.
                                    </p>
                                    <p class="p">Supported alignment requirements and addressing modes for operand <samp class="ph codeph">src</samp> and
                                       <samp class="ph codeph">dst</samp> are described in <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a>.
                                    </p>
                                    <p class="p">The mandatory <samp class="ph codeph">.async</samp> qualifier indicates that the <samp class="ph codeph">cp</samp>
                                       instruction will initiate the memory copy operation asynchronously and control will
                                       return to the executing thread before the copy operation is complete. The executing
                                       thread can then use <samp class="ph codeph">cp.async.wait_all</samp> or <samp class="ph codeph">cp.async.wait_group</samp>
                                       or <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier" shape="rect">
                                          mbarrier instructions</a> to wait for completion of the asynchronous copy operation.
                                       No other synchronization mechanisms described in <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>
                                       can be used to guarantee the completion of the asynchronous copy operations.
                                    </p>
                                    <p class="p">There is no ordering guarantee between two <samp class="ph codeph">cp.async</samp>
                                       operations if they are not explicitly synchronized using
                                       <samp class="ph codeph">cp.async.wait_all</samp> or <samp class="ph codeph">cp.async.wait_group</samp> or
                                       <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier" shape="rect">
                                          mbarrier instructions</a>.
                                    </p>
                                    <p class="p">As described in <a class="xref" href="index.html#cache-operators" shape="rect">Cache Operators</a>, the <samp class="ph codeph">.cg</samp>
                                       qualifier indicates caching of data only at global level cache L2 and not at L1
                                       whereas <samp class="ph codeph">.ca</samp> qualifier indicates caching of data at all levels
                                       including L1 cache. Cache operator are treated as performance hints only.
                                    </p>
                                    <p class="p"><samp class="ph codeph">cp.async</samp> is treated as a weak memory operation in the
                                       <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 7.0.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">cp.async.ca.shared.global  [shrd],    [gbl + 4], 4;
cp.async.ca.shared.global  [%r0 + 8], [%r1],     8;
cp.async.cg.shared.global  [%r2],     [%r3],     16;</pre></div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="data-movement-and-conversion-instructions-cp-async-commit-group"><a name="data-movement-and-conversion-instructions-cp-async-commit-group" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-cp-async-commit-group" name="data-movement-and-conversion-instructions-cp-async-commit-group" shape="rect">9.7.8.16.2.&nbsp;Data Movement and Conversion Instructions: cp.async.commit_group</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">cp.async.commit_group</h6>
                                    <p class="p">Commits all prior initiated but uncommitted <samp class="ph codeph">cp.async</samp>
                                       instructions into a <dfn class="term">cp.async-group</dfn>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">cp.async.commit_group ;</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description</h6>
                                    <p class="p"><samp class="ph codeph">cp.async.commit_group</samp> instruction creates a new
                                       <dfn class="term">cp.async-group</dfn> per thread and batches all prior
                                       <samp class="ph codeph">cp.async</samp> instructions initiated by the executing thread but
                                       not committed to any <dfn class="term">cp.async-group</dfn> into the new
                                       <dfn class="term">cp.async-group</dfn>. If there are no uncommitted <samp class="ph codeph">cp.async</samp>
                                       instructions then <samp class="ph codeph">cp.async.commit_group</samp> results in an empty
                                       <dfn class="term">cp.async-group.</dfn></p>
                                    <p class="p">An executing thread can wait for the completion of all
                                       <samp class="ph codeph">cp.async</samp> operations in a <dfn class="term">cp.async-group</dfn>
                                       using <samp class="ph codeph">cp.async.wait_group</samp>.
                                    </p>
                                    <p class="p">There is no memory ordering guarantee provided between any two
                                       <samp class="ph codeph">cp.async</samp> operations within the same
                                       <dfn class="term">cp.async-group</dfn>. So two or more <samp class="ph codeph">cp.async</samp>
                                       operations within a <dfn class="term">cp.async-group</dfn> copying data to the same
                                       location results in undefined behavior.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 7.0.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">// Example 1:
cp.async.ca.shared.global [shrd], [gbl], 4;
cp.async.commit_group ; // Marks the end of a cp.async group

// Example 2:
cp.async.ca.shared.global [shrd1],   [gbl1],   8;
cp.async.cg.shared.global [shrd1+8], [gbl1+8], 8;
cp.async.commit_group ; // Marks the end of cp.async group 1

cp.async.ca.shared.global [shrd2],    [gbl2],    16;
cp.async.cg.shared.global [shrd2+16], [gbl2+16], 16;
cp.async.commit_group ; // Marks the end of cp.async group 2</pre></div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="data-movement-and-conversion-instructions-cp-async-wait-group"><a name="data-movement-and-conversion-instructions-cp-async-wait-group" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#data-movement-and-conversion-instructions-cp-async-wait-group" name="data-movement-and-conversion-instructions-cp-async-wait-group" shape="rect">9.7.8.16.3.&nbsp;Data Movement and Conversion Instructions: cp.async.wait_group / cp.async.wait_all</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">cp.async.wait_group/cp.async.wait_all</h6>
                                    <p class="p">Wait for completion of prior asynchronous copy operations.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">cp.async.wait_group N;
cp.async.wait_all ;</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description</h6>
                                    <p class="p"><samp class="ph codeph">cp.async.wait_group</samp> instruction will cause executing
                                       thread to wait till only N or fewer of the most recent
                                       <dfn class="term">cp.async-group</dfn>s are pending and all the prior
                                       <dfn class="term">cp.async-group</dfn>s committed by the executing threads are
                                       complete. For example, when N is 0, the executing thread waits on all the
                                       prior <dfn class="term">cp.async-group</dfn>s to complete.
                                    </p>
                                    <div class="p"><samp class="ph codeph">cp.async.wait_all</samp> is equivalent to :
                                       <pre xml:space="preserve">cp.async.commit_group;
cp.async.wait_group 0;</pre></div>
                                    <p class="p">An empty <dfn class="term">cp.async-group</dfn> is considered to be trivially complete.
                                    </p>
                                    <div class="p">Writes performed by <samp class="ph codeph">cp.async</samp> operations are made visible
                                       to the executing thread only after :
                                       
                                       <ol class="ol">
                                          <li class="li">The completion of <samp class="ph codeph">cp.async.wait_all</samp> or
                                          </li>
                                          <li class="li">The completion of <samp class="ph codeph">cp.async.wait_group</samp> on the
                                             <dfn class="term">cp.async-group</dfn> in which the
                                             <samp class="ph codeph">cp.async</samp> belongs to or
                                          </li>
                                          <li class="li"><a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-test-wait" shape="rect">
                                                mbarrier.test_wait</a> returns <samp class="ph codeph">True</samp> on an <dfn class="term">mbarrier
                                                object</dfn> which is tracking the completion of the <samp class="ph codeph">cp.async</samp>
                                             operation.
                                          </li>
                                       </ol>
                                    </div>
                                    <p class="p">There is no ordering between two <samp class="ph codeph">cp.async</samp> operations that
                                       are not synchronized with <samp class="ph codeph">cp.async.wait_all</samp> or
                                       <samp class="ph codeph">cp.async.wait_group</samp> or
                                       <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier" shape="rect">
                                          mbarrier objects</a>.
                                    </p>
                                    <p class="p"><samp class="ph codeph">cp.async.wait_group</samp> and <samp class="ph codeph">cp.async.wait_all</samp>
                                       does not provide any ordering and visibility guarantees for any other memory
                                       operation apart from <samp class="ph codeph">cp.async</samp>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 7.0.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">// Example of .wait_all:
cp.async.ca.shared.global [shrd1], [gbl1], 4;
cp.async.cg.shared.global [shrd2], [gbl2], 16;
cp.async.wait_all;  // waits for all prior cp.async to complete

// Example of .wait_group :
cp.async.ca.shared.global [shrd3], [gbl3], 8;
cp.async.commit_group;  // End of group 1

cp.async.cg.shared.global [shrd4], [gbl4], 16;
cp.async.commit_group;  // End of group 2

cp.async.cg.shared.global [shrd5], [gbl5], 16;
cp.async.commit_group;  // End of group 3

cp.async.wait_group 1;  // waits for group 1 and group 2 to complete</pre></div>
                              </div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="texture-instructions"><a name="texture-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#texture-instructions" name="texture-instructions" shape="rect">9.7.9.&nbsp;Texture Instructions</a></h3>
                        <div class="body conbody">
                           <div class="p">This section describes PTX instructions for accessing textures and samplers. PTX supports
                              the following operations on texture and sampler descriptors:
                              
                              <ul class="ul">
                                 <li class="li">Static initialization of texture and sampler descriptors.</li>
                                 <li class="li">Module-scope and per-entry scope definitions of texture and sampler descriptors.</li>
                                 <li class="li">Ability to query fields within texture and sampler descriptors.</li>
                              </ul>
                           </div>
                        </div>
                        <div class="topic concept nested3" id="texturing-modes"><a name="texturing-modes" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#texturing-modes" name="texturing-modes" shape="rect">9.7.9.1.&nbsp;Texturing Modes</a></h3>
                           <div class="body conbody">
                              <p class="p">For working with textures and samplers, PTX has two modes of operation.  In the <dfn class="term">unified mode,</dfn> texture and sampler information is accessed through a single <samp class="ph codeph">.texref</samp> handle. In the <dfn class="term">independent mode</dfn>, texture and sampler information each have their own handle, allowing them to be defined separately and combined at the site
                                 of usage in the program. The advantage of unified mode is that it allows 128 samplers per kernel, with the restriction that
                                 they correspond 1-to-1 with the 128 possible textures per kernel. The advantage of independent mode is that textures and samplers
                                 can be mixed and matched, but the number of samplers is greatly restricted to 16 per kernel.
                              </p>
                              <p class="p">The texturing mode is selected using <samp class="ph codeph">.target</samp> options <samp class="ph codeph">texmode_unified</samp> and <samp class="ph codeph">texmode_independent</samp>. A PTX module may declare only one texturing mode. If no texturing mode is declared, the module is assumed to use unified
                                 mode.
                              </p>
                              <p class="p"><strong class="ph b">Example</strong>: calculate an element's power contribution as element's power/total number of elements.
                              </p><pre xml:space="preserve">.target texmode_independent
.global .samplerref tsamp1 = { addr_mode_0 = clamp_to_border, 
                               filter_mode = nearest
                             };
...
.entry compute_power
  ( .param .texref tex1 )
{
  txq.width.b32  r6, [tex1]; // get tex1's width
  txq.height.b32 r5, [tex1]; // get tex1's height
  tex.2d.v4.f32.f32  {r1,r2,r3,r4}, [tex1, tsamp1, {f1,f2}];
  mul.u32 r5, r5, r6;
  add.f32 r1, r1, r2;
  add.f32 r3, r3, r4;
  add.f32 r1, r1, r3;
  cvt.f32.u32 r5, r5;
  div.f32 r1, r1, r5;
}</pre></div>
                        </div>
                        <div class="topic concept nested3" id="mipmaps"><a name="mipmaps" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#mipmaps" name="mipmaps" shape="rect">9.7.9.2.&nbsp;Mipmaps</a></h3>
                           <div class="body conbody">
                              <div class="section">
                                 <p class="p">A <dfn class="term">mipmap</dfn> is a sequence of textures, each of which is a progressively lower resolution representation of the same image. The height
                                    and width of each image, or level of detail (LOD), in the mipmap is a power of two smaller than the previous level. Mipmaps
                                    are used in graphics applications to improve rendering speed and reduce aliasing artifacts. For example, a high-resolution
                                    mipmap image is used for objects that are close to the user; lower-resolution images are used as the object appears farther
                                    away. Mipmap filtering modes are provided when switching between two levels of detail (LODs) in order to avoid abrupt changes
                                    in visual fidelity. 
                                 </p>
                                 <p class="p"><strong class="ph b"> Example:</strong> If the texture has a basic size of 256 by 256 pixels, then the associated mipmap set may contain a series of eight images,
                                    each one-fourth the total area of the previous one: 128×128 pixels, 64×64, 32×32, 16×16, 8×8, 4×4, 2×2, 1×1 (a single pixel).
                                    If, for example, a scene is rendering this texture in a space of 40×40 pixels, then either a scaled up version of the 32×32
                                    (without trilinear interpolation) or an interpolation of the 64×64 and the 32×32 mipmaps (with trilinear interpolation) would
                                    be used. 
                                 </p>
                                 <p class="p">The total number of LODs in a complete mipmap pyramid is calculated through the following equation:</p>
                                 <p class="p">numLODs = 1 + floor(log2(max(w, h, d)))</p>
                                 <div class="p">The finest LOD is called the base level and is the 0th level. The next (coarser) level is the 1st level, and so on. The coarsest
                                    level is the level of size (1 x 1 x 1). Each successively smaller mipmap level has half the {width, height, depth} of the
                                    previous level, but if this half value is a fractional value, it's rounded down to the next largest integer. Essentially,
                                    the size of a mipmap level can be specified as:
                                    				
                                    <ul class="sl simple">
                                       <li class="sli">max(1, floor(w_b / 2^i)) x </li>
                                       <li class="sli">max(1, floor(h_b / 2^i)) x </li>
                                       <li class="sli">max(1, floor(d_b / 2^i)) </li>
                                    </ul>
                                 </div>
                                 <p class="p">where <em class="ph i">i</em> is the ith level beyond the 0th level (the base level). And <em class="ph i">w_b</em>, <em class="ph i">h_b</em> and <em class="ph i">d_b</em> are the width, height and depth of the base level respectively. 
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX support for mipmaps</h5>
                                 <p class="p">The PTX <samp class="ph codeph">tex</samp> instruction supports three modes for specifying the LOD: <dfn class="term">base</dfn>, <dfn class="term">level</dfn>, and <dfn class="term">grad</dfn>ient. In base mode, the instruction always picks level 0. In level mode, an additional argument is provided to specify the
                                    LOD to fetch from. In gradmode, two floating-point vector arguments provide <dfn class="term">partials</dfn> (e.g., <samp class="ph codeph">{ds/dx, dt/dx}</samp> and <samp class="ph codeph">{ds/dy, dt/dy}</samp> for a 2d texture), which the <samp class="ph codeph">tex</samp> instruction uses to compute the LOD. 
                                 </p>
                                 <div class="p">These instructions provide access to texture memory.
                                    			
                                    <ul class="ul">
                                       <li class="li"><samp class="ph codeph">tex</samp></li>
                                       <li class="li"><samp class="ph codeph">tld4</samp></li>
                                       <li class="li"><samp class="ph codeph">txq</samp></li>
                                    </ul>
                                 </div>
                              </div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="texture-instructions-tex"><a name="texture-instructions-tex" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#texture-instructions-tex" name="texture-instructions-tex" shape="rect">9.7.9.3.&nbsp;Texture Instructions: tex</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">tex</h5>
                                 <p class="p">Perform a texture memory lookup.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">tex.geom.v4.dtype.ctype  d, [a, c] {, e} {, f};
tex.geom.v4.dtype.ctype  d, [a, b, c] {, e} {, f};  // explicit sampler 

tex.geom.v2.f16x2.ctype  d, [a, c] {, e} {, f};
tex.geom.v2.f16x2.ctype  d, [a, b, c] {, e} {, f};  // explicit sampler

// mipmaps
tex.base.geom.v4.dtype.ctype   d, [a, {b,} c] {, e} {, f};
tex.level.geom.v4.dtype.ctype  d, [a, {b,} c], lod {, e} {, f};
tex.grad.geom.v4.dtype.ctype   d, [a, {b,} c], dPdx, dPdy {, e} {, f};

tex.base.geom.v2.f16x2.ctype   d, [a, {b,} c] {, e} {, f};
tex.level.geom.v2.f16x2.ctype  d, [a, {b,} c], lod {, e} {, f};
tex.grad.geom.v2.f16x2.ctype   d, [a, {b,} c], dPdx, dPdy {, e} {, f};

.geom  = { .1d, .2d, .3d, .a1d, .a2d, .cube, .acube, .2dms, .a2dms };
.dtype = { .u32, .s32, .f16,  .f32 };
.ctype = {       .s32, .f32 };          // .cube, .acube require .f32
                                        // .2dms, .a2dms require .s32
</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p"><samp class="ph codeph">tex.{1d,2d,3d}</samp></p>
                                 <p class="p">Texture lookup using a texture coordinate vector. The instruction loads data from the
                                    texture named by operand <samp class="ph codeph">a</samp> at coordinates given by operand
                                    <samp class="ph codeph">c</samp> into destination <samp class="ph codeph">d</samp>. Operand <samp class="ph codeph">c</samp>
                                    is a scalar or singleton tuple for 1d textures; is a two-element vector for 2d
                                    textures; and is a four-element vector for 3d textures, where the fourth element is
                                    ignored. An optional texture sampler <samp class="ph codeph">b</samp> may be specified. If no
                                    sampler is specified, the sampler behavior is a property of the named texture.
                                 </p>
                                 <p class="p">An optional operand <samp class="ph codeph">e</samp> may be specified. Operand <samp class="ph codeph">e</samp>
                                    is a vector of .s32 values that specifies coordinate offset. Offset is applied to
                                    coordinates before doing texture lookup. Offset value is in the range of -8 to +7.
                                    Operand <samp class="ph codeph">e</samp> is a singleton tuple for 1d textures; is a two element
                                    vector 2d textures; and is four-element vector for 3d textures, where the fourth
                                    element is ignored. 
                                 </p>
                                 <p class="p">An optional operand <samp class="ph codeph">f</samp> may be specified for <samp class="ph codeph">depth textures</samp>.
                                    Depth textures are special type of textures which hold data from the depth buffer.
                                    Depth buffer contains depth information of each pixel.  Operand <samp class="ph codeph">f</samp>
                                    is <samp class="ph codeph">.f32</samp> scalar value that specifies depth compare value for depth
                                    textures. Each element fetched from texture is compared against value given in
                                    <samp class="ph codeph">f</samp> operand. If comparison passes, result is 1.0; otherwise result is
                                    0.0. These per-element comparison results are used for the filtering.  When using
                                    depth compare operand, the elements in texture coordinate vector <samp class="ph codeph">c</samp>
                                    have <samp class="ph codeph">.f32</samp> type.
                                 </p>
                                 <p class="p">Depth compare operand is not supported for <samp class="ph codeph">3d</samp> textures.
                                 </p>
                                 <p class="p">The instruction returns a two-element vector for destination type
                                    <samp class="ph codeph">f16x2</samp>. For all other destination types, the instruction returns a
                                    four-element vector. Coordinates may be given in either signed 32-bit integer or
                                    32-bit floating point form.
                                 </p>
                                 <p class="p">A texture base address is assumed to be aligned to a 16 byte boundary, and the
                                    address given by the coordinate vector must be naturally aligned to a multiple of
                                    the access size. If an address is not properly aligned, the resulting behavior is
                                    undefined; i.e., the access may proceed by silently masking off low-order address
                                    bits to achieve proper rounding, or the instruction may fault.
                                 </p>
                                 <p class="p"><samp class="ph codeph">tex.{a1d,a2d}</samp></p>
                                 <div class="p">Texture array selection, followed by texture lookup. The instruction first selects a
                                    texture from the texture array named by operand <samp class="ph codeph">a</samp> using the index
                                    given by the first element of the array coordinate vector <samp class="ph codeph">c</samp>. The
                                    instruction then loads data from the selected texture at coordinates given by the
                                    remaining elements of operand <samp class="ph codeph">c</samp> into destination
                                    <samp class="ph codeph">d</samp>. Operand <samp class="ph codeph">c</samp> is a bit-size type vector or tuple
                                    containing an index into the array of textures followed by coordinates within the
                                    selected texture, as follows:
                                    
                                    <ul class="ul">
                                       <li class="li">For 1d texture arrays, operand <samp class="ph codeph">c</samp> has type
                                          <samp class="ph codeph">.v2.b32</samp>. The first element is interpreted as an unsigned
                                          integer index (<samp class="ph codeph">.u32</samp>) into the texture array, and the second
                                          element is interpreted as a 1d texture coordinate of type
                                          <samp class="ph codeph">.ctype</samp>.
                                       </li>
                                       <li class="li">For 2d texture arrays, operand <samp class="ph codeph">c</samp> has type
                                          <samp class="ph codeph">.v4.b32</samp>. The first element is interpreted as an unsigned
                                          integer index (<samp class="ph codeph">.u32</samp>) into the texture array, and the next two
                                          elements are interpreted as 2d texture coordinates of type
                                          <samp class="ph codeph">.ctype</samp>. The fourth element is ignored.
                                       </li>
                                    </ul>
                                 </div>
                                 <p class="p">An optional texture sampler <samp class="ph codeph">b</samp> may be specified. If no sampler is
                                    specified, the sampler behavior is a property of the named texture.
                                 </p>
                                 <p class="p">An optional operand <samp class="ph codeph">e</samp> may be specified. Operand <samp class="ph codeph">e</samp>
                                    is a vector of .s32 values that specifies coordinate offset. Offset is applied to
                                    coordinates before doing texture lookup. Offset value is in the range of -8 to +7.
                                    Operand <samp class="ph codeph">e</samp> is a singleton tuple for 1d texture arrays; and is a two
                                    element vector 2d texture arrays.
                                 </p>
                                 <p class="p">An optional operand <samp class="ph codeph">f</samp> may be specified for depth textures arrays.
                                    Operand <samp class="ph codeph">f</samp> is <samp class="ph codeph">.f32</samp> scalar value that specifies
                                    depth compare value for depth textures. When using depth compare operand, the
                                    coordinates in texture coordinate vector <samp class="ph codeph">c</samp> have
                                    <samp class="ph codeph">.f32</samp> type.
                                 </p>
                                 <p class="p">The instruction returns a two-element vector for destination type
                                    <samp class="ph codeph">f16x2</samp>. For all other destination types, the instruction returns a
                                    four-element vector. The texture array index is a 32-bit unsigned integer, and
                                    texture coordinate elements are 32-bit signed integer or floating point values.
                                 </p>
                                 <p class="p"><samp class="ph codeph">tex.cube</samp></p>
                                 <p class="p"><dfn class="term">Cubemap</dfn> texture lookup. The instruction loads data from the cubemap
                                    texture named by operand <samp class="ph codeph">a</samp> at coordinates given by operand
                                    <samp class="ph codeph">c</samp> into destination <samp class="ph codeph">d</samp>. Cubemap textures are special
                                    two-dimensional layered textures consisting of six layers that represent the faces
                                    of a cube. All layers in a cubemap are of the same size and are square (i.e., width
                                    equals height). 
                                 </p>
                                 <p class="p">When accessing a cubemap, the texture coordinate vector <samp class="ph codeph">c</samp> has type
                                    <samp class="ph codeph">.v4.f32</samp>, and comprises three floating-point coordinates
                                    (<samp class="ph codeph">s</samp>, <samp class="ph codeph">t</samp>, <samp class="ph codeph">r</samp>) and a fourth padding
                                    argument which is ignored. Coordinates (<samp class="ph codeph">s</samp>, <samp class="ph codeph">t</samp>,
                                    <samp class="ph codeph">r</samp>) are projected onto one of the six cube faces. The
                                    (<samp class="ph codeph">s</samp>, <samp class="ph codeph">t</samp>, <samp class="ph codeph">r</samp>) coordinates can be
                                    thought of as a direction vector emanating from the center of the cube. Of the three
                                    coordinates (<samp class="ph codeph">s</samp>, <samp class="ph codeph">t</samp>, <samp class="ph codeph">r</samp>), the
                                    coordinate of the largest magnitude (the major axis) selects the cube face. Then,
                                    the other two coordinates (the minor axes) are divided by the absolute value of the
                                    major axis to produce a new (<samp class="ph codeph">s</samp>, <samp class="ph codeph">t</samp>) coordinate pair
                                    to lookup into the selected cube face.
                                 </p>
                                 <p class="p">An optional texture sampler <samp class="ph codeph">b</samp> may be specified. If no sampler is
                                    specified, the sampler behavior is a property of the named texture.
                                 </p>
                                 <p class="p">Offset vector operand <samp class="ph codeph">e</samp> is not supported for cubemap textures.
                                 </p>
                                 <p class="p">an optional operand <samp class="ph codeph">f</samp> may be specified for cubemap depth textures.
                                    operand <samp class="ph codeph">f</samp> is <samp class="ph codeph">.f32</samp> scalar value that specifies
                                    depth compare value for cubemap depth textures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">tex.acube</samp></p>
                                 <p class="p">Cubemap array selection, followed by cubemap lookup. The instruction first selects a
                                    cubemap texture from the cubemap array named by operand <samp class="ph codeph">a</samp> using the
                                    index given by the first element of the array coordinate vector <samp class="ph codeph">c</samp>.
                                    The instruction then loads data from the selected cubemap texture at coordinates
                                    given by the remaining elements of operand <samp class="ph codeph">c</samp> into destination
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p"><dfn class="term">Cubemap array</dfn> textures consist of an array of cubemaps, i.e., the total
                                    number of layers is a multiple of six. When accessing a cubemap array texture, the
                                    coordinate vector <samp class="ph codeph">c</samp> has type <samp class="ph codeph">.v4.b32</samp>. The first
                                    element is interpreted as an unsigned integer index (<samp class="ph codeph">.u32</samp>) into the
                                    cubemap array, and the remaining three elements are interpreted as floating-point
                                    cubemap coordinates (<samp class="ph codeph">s</samp>, <samp class="ph codeph">t</samp>, <samp class="ph codeph">r</samp>),
                                    used to lookup in the selected cubemap as described above.
                                 </p>
                                 <p class="p">An optional texture sampler <samp class="ph codeph">b</samp> may be specified. If no sampler is
                                    specified, the sampler behavior is a property of the named texture.
                                 </p>
                                 <p class="p">Offset vector operand <samp class="ph codeph">e</samp> is not supported for cubemap texture arrays.
                                 </p>
                                 <p class="p">An optional operand <samp class="ph codeph">f</samp> may be specified for cubemap depth texture
                                    arrays. Operand <samp class="ph codeph">f</samp> is <samp class="ph codeph">.f32</samp> scalar value that
                                    specifies depth compare value for cubemap depth textures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">tex.2dms</samp></p>
                                 <p class="p">Multi-sample texture lookup using a texture coordinate vector. Multi-sample textures
                                    consist of multiple samples per data element. The instruction loads data from the
                                    texture named by operand <samp class="ph codeph">a</samp> from sample number given by first
                                    element of the operand <samp class="ph codeph">c</samp>, at coordinates given by remaining
                                    elements of operand <samp class="ph codeph">c</samp> into destination <samp class="ph codeph">d</samp>.  When
                                    accessing a multi-sample texture, texture coordinate vector <samp class="ph codeph">c</samp> has
                                    type <samp class="ph codeph">.v4.b32</samp>. The
                                    first element in operand <samp class="ph codeph">c</samp> is interpreted as unsigned integer
                                    sample number (<samp class="ph codeph">.u32</samp>), and the next two elements are interpreted as
                                    signed integer (<samp class="ph codeph">.s32</samp>) 2d texture coordinates.  The fourth element
                                    is ignored.  An optional texture sampler <samp class="ph codeph">b</samp> may be specified.  If no
                                    sampler is specified, the sampler behavior is a property of the named texture.
                                 </p>
                                 <p class="p">An optional operand <samp class="ph codeph">e</samp> may be specified. Operand <samp class="ph codeph">e</samp>
                                    is a vector of type <samp class="ph codeph">.v2.s32</samp> that specifies coordinate offset.
                                    Offset is applied to coordinates before doing texture lookup. Offset value is in the
                                    range of -8 to +7.
                                 </p>
                                 <p class="p">Depth compare operand <samp class="ph codeph">f</samp> is not supported for multi-sample textures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">tex.a2dms</samp></p>
                                 <p class="p">Multi-sample texture array selection, followed by
                                    multi-sample texture lookup. The instruction first selects a multi-sample texture
                                    from the multi-sample texture array named by operand a using the index given by the
                                    first element of the array coordinate vector <samp class="ph codeph">c</samp>. The instruction
                                    then loads data from the selected multi-sample texture from sample number given by
                                    second element of the operand <samp class="ph codeph">c</samp>,
                                    at coordinates given by remaining elements of operand <samp class="ph codeph">c</samp> into
                                    destination <samp class="ph codeph">d</samp>.  When accessing a multi-sample texture array,
                                    texture coordinate vector <samp class="ph codeph">c</samp> has type <samp class="ph codeph">.v4.b32</samp>. The
                                    first element in operand c is interpreted as unsigned integer sampler number, the
                                    second element is interpreted as unsigned integer index (<samp class="ph codeph">.u32</samp>) into
                                    the multi-sample texture array and the next two elements are interpreted as signed
                                    integer (<samp class="ph codeph">.s32</samp>) 2d texture coordinates.  An optional texture sampler
                                    <samp class="ph codeph">b</samp> may be specified.  If no sampler is specified, the sampler
                                    behavior is a property of the named texture. 
                                 </p>
                                 <p class="p">An optional operand <samp class="ph codeph">e</samp> may be specified. Operand <samp class="ph codeph">e</samp>
                                    is a vector of type <samp class="ph codeph">.v2.s32</samp> values that specifies coordinate offset.
                                    Offset is applied to coordinates before doing texture lookup. Offset value is in the
                                    range of -8 to +7.
                                 </p>
                                 <p class="p">Depth compare operand <samp class="ph codeph">f</samp> is not supported for multi-sample texture arrays.
                                 </p>
                                 <p class="p"><strong class="ph b">Mipmaps</strong></p>
                                 <dl class="dl">
                                    <dt class="dt dlterm"><samp class="ph codeph">.base</samp> (lod zero)
                                    </dt>
                                    <dd class="dd">Pick level 0 (base level). This is the default if no mipmap mode is
                                       specified. No additional arguments.
                                    </dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">.level</samp> (lod explicit)
                                    </dt>
                                    <dd class="dd">Requires an additional 32-bit scalar argument, <samp class="ph codeph">lod</samp>, which
                                       contains the LOD to fetch from. The type of <samp class="ph codeph">lod</samp> follows
                                       <samp class="ph codeph">.ctype</samp> (either <samp class="ph codeph">.s32</samp> or
                                       <samp class="ph codeph">.f32</samp>). Geometries <samp class="ph codeph">.2dms</samp> and
                                       <samp class="ph codeph">.a2dms</samp> are not supported in this mode.
                                    </dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">.grad</samp> (lod gradient)
                                    </dt>
                                    <dd class="dd">Requires two <samp class="ph codeph">.f32</samp> vectors, <samp class="ph codeph">dPdx</samp> and
                                       <samp class="ph codeph">dPdy</samp>, that specify the partials. The vectors are singletons
                                       for 1d and a1d textures; are two-element vectors for 2d and a2d textures;
                                       and are four-element vectors for 3d, cube and acube textures, where the
                                       fourth element is ignored for 3d and cube geometries. Geometries
                                       <samp class="ph codeph">.2dms</samp> and <samp class="ph codeph">.a2dms</samp> are not supported in this
                                       mode.
                                    </dd>
                                 </dl>
                                 <p class="p">For mipmap texture lookup, an optional operand <samp class="ph codeph">e</samp> may be specified.
                                    Operand <samp class="ph codeph">e</samp> is a vector of .s32 that specifies coordinate offset.
                                    Offset is applied to coordinates before doing texture lookup.  Offset value is in
                                    the range of -8 to +7. Offset vector operand is not supported for cube and cubemap
                                    geometries.
                                 </p>
                                 <p class="p">An optional operand <samp class="ph codeph">f</samp> may be specified for mipmap textures. Operand
                                    <samp class="ph codeph">f</samp> is <samp class="ph codeph">.f32</samp> scalar value that specifies depth
                                    compare value for depth textures. When using depth compare operand, the coordinates
                                    in texture coordinate vector <samp class="ph codeph">c</samp> have <samp class="ph codeph">.f32</samp> type.
                                 </p>
                                 <p class="p">Depth compare operand is not supported for <samp class="ph codeph">3d</samp> textures.
                                 </p>
                                 <p class="p"><strong class="ph b">Indirect texture access</strong></p>
                                 <p class="p">Beginning with PTX ISA version 3.1, indirect texture access is supported in unified
                                    mode for target architecture <samp class="ph codeph">sm_20</samp> or higher. In indirect access,
                                    operand <samp class="ph codeph">a</samp> is a <samp class="ph codeph">.u64</samp> register holding the address
                                    of a <samp class="ph codeph">.texref</samp> variable.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">For compatibility with prior versions of PTX, the square brackets are not required
                                    and <samp class="ph codeph">.v4</samp> coordinate vectors are allowed for any geometry, with the
                                    extra elements being ignored.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Unified mode texturing introduced in PTX ISA version 1.0. Extension using opaque
                                    <samp class="ph codeph">.texref</samp> and <samp class="ph codeph">.samplerref</samp> types and independent mode
                                    texturing introduced in PTX ISA version 1.5.
                                 </p>
                                 <p class="p">Texture arrays <samp class="ph codeph">tex.{a1d,a2d}</samp> introduced in PTX ISA version 2.3.
                                 </p>
                                 <p class="p">Cubemaps and cubemap arrays introduced in PTX ISA version 3.0.</p>
                                 <p class="p">Support for mipmaps introduced in PTX ISA version 3.1.</p>
                                 <p class="p">Indirect texture access introduced in PTX ISA version 3.1.</p>
                                 <p class="p">Multi-sample textures and multi-sample texture arrays introduced in PTX ISA version 3.2.</p>
                                 <p class="p">Support for textures returning <samp class="ph codeph">f16</samp> and
                                    <samp class="ph codeph">f16x2</samp> data introduced in PTX ISA version 4.2.
                                 </p>
                                 <p class="p">Support for <samp class="ph codeph">tex.grad.{cube, acube}</samp> introduced in PTX ISA version 4.3.
                                 </p>
                                 <p class="p">Offset vector operand introduced in PTX ISA version 4.3.</p>
                                 <p class="p">Depth compare operand introduced in PTX ISA version 4.3.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                                 <p class="p">The cubemap array geometry (<samp class="ph codeph">.acube</samp>) requires <samp class="ph codeph">sm_20</samp>
                                    or higher.
                                 </p>
                                 <p class="p">Mipmaps require <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Indirect texture access requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Multi-sample textures and multi-sample texture arrays require <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                                 <p class="p">Texture fetch returning <samp class="ph codeph">f16</samp> and
                                    <samp class="ph codeph">f16x2</samp> data require <samp class="ph codeph">sm_53</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">tex.grad.{cube, acube}</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Offset vector operand requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                                 <p class="p">Depth compare operand requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    // Example of unified mode texturing
    // - f4 is required to pad four-element tuple and is ignored
    tex.3d.v4.s32.s32  {r1,r2,r3,r4}, [tex_a,{f1,f2,f3,f4}];

    // Example of independent mode texturing
    tex.1d.v4.s32.f32  {r1,r2,r3,r4}, [tex_a,smpl_x,{f1}];

    // Example of 1D texture array, independent texturing mode
    tex.a1d.v4.s32.s32 {r1,r2,r3,r4}, [tex_a,smpl_x,{idx,s1}];           

    // Example of 2D texture array, unified texturing mode
    // - f3 is required to pad four-element tuple and is ignored 
    tex.a2d.v4.s32.f32 {r1,r2,r3,r4}, [tex_a,{idx,f1,f2,f3}];

    // Example of cubemap array, unified textureing mode
    tex.acube.v4.f32.f32 {r0,r1,r2,r3}, [tex_cuarray,{idx,f1,f2,f3}];

    // Example of multi-sample texture, unified texturing mode
    tex.2dms.v4.s32.s32 {r0,r1,r2,r3}, [tex_ms,{sample,r6,r7,r8}];

    // Example of multi-sample texture, independent texturing mode
    tex.2dms.v4.s32.s32 {r0,r1,r2,r3}, [tex_ms, smpl_x,{sample,r6,r7,r8}];

    // Example of multi-sample texture array, unified texturing mode
    tex.a2dms.v4.s32.s32 {r0,r1,r2,r3}, [tex_ams,{idx,sample,r6,r7}];

    // Example of texture returning .f16 data
    tex.1d.v4.f16.f32  {h1,h2,h3,h4}, [tex_a,smpl_x,{f1}];

    // Example of texture returning .f16x2 data
    tex.1d.v2.f16x2.f32  {h1,h2}, [tex_a,smpl_x,{f1}];

    // Example of 3d texture array access with tex.grad,unified texturing mode
    tex.grad.3d.v4.f32.f32 {%f4,%f5,%f6,%f7},[tex_3d,{%f0,%f0,%f0,%f0}],     
                    {fl0,fl1,fl2,fl3},{fl0,fl1,fl2,fl3};

   // Example of cube texture array access with tex.grad,unified texturing mode
    tex.grad.cube.v4.f32.f32{%f4,%f5,%f6,%f7},[tex_cube,{%f0,%f0,%f0,%f0}],     
                    {fl0,fl1,fl2,fl3},{fl0,fl1,fl2,fl3};

    // Example of 1d texture lookup with offset, unified texturing mode
    tex.1d.v4.s32.f32  {r1,r2,r3,r4}, [tex_a, {f1}], {r5};

    // Example of 2d texture array lookup with offset, unified texturing mode
    tex.a2d.v4.s32.f32  {r1,r2,r3,r4}, [tex_a,{idx,f1,f2}], {f5,f6};

    // Example of 2d mipmap texture lookup with offset, unified texturing mode
    tex.level.2d.v4.s32.f32  {r1,r2,r3,r4}, [tex_a,{f1,f2}],    
                             flvl, {r7, r8};

    // Example of 2d depth texture lookup with compare, unified texturing mode
    tex.1d.v4.f32.f32  {f1,f2,f3,f4}, [tex_a, {f1}], f0;
    
    // Example of depth 2d texture array lookup with offset, compare      
    tex.a2d.v4.s32.f32  {f0,f1,f2,f3}, [tex_a,{idx,f4,f5}], {r5,r6}, f6;
</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="texture-instructions-tld4"><a name="texture-instructions-tld4" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#texture-instructions-tld4" name="texture-instructions-tld4" shape="rect">9.7.9.4.&nbsp;Texture Instructions: tld4</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">tld4</h5>
                                 <p class="p">Perform a texture fetch of the 4-texel bilerp footprint.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">tld4.comp.2d.v4.dtype.f32    d, [a, c] {, e} {, f};
tld4.comp.geom.v4.dtype.f32  d, [a, b, c] {, e} {, f};  // explicit sampler

.comp  = { .r, .g, .b, .a };
.geom  = { .2d, .a2d, .cube, .acube };
.dtype = { .u32, .s32, .f32 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Texture fetch of the 4-texel bilerp footprint using a texture coordinate vector. The
                                    instruction loads the bilerp footprint from the texture named by operand
                                    <samp class="ph codeph">a</samp> at coordinates given by operand <samp class="ph codeph">c</samp> into vector
                                    destination <samp class="ph codeph">d</samp>. The texture component fetched for each texel sample
                                    is specified by <samp class="ph codeph">.comp</samp>. The four texel samples are placed into
                                    destination vector <samp class="ph codeph">d</samp> in counter-clockwise order starting at lower
                                    left.
                                 </p>
                                 <p class="p">An optional texture sampler <samp class="ph codeph">b</samp> may be
                                    specified. If no sampler is specified, the sampler behavior is a property of the
                                    named texture.
                                 </p>
                                 <p class="p">An optional operand <samp class="ph codeph">f</samp> may be specified for <dfn class="term">depth textures</dfn>.
                                    Depth textures are special type of textures which hold data from the depth buffer.
                                    Depth buffer contains depth information of each pixel.  Operand <samp class="ph codeph">f</samp>
                                    is <samp class="ph codeph">.f32</samp> scalar value that specifies depth compare value for depth
                                    textures. Each element fetched from texture is compared against value given in
                                    <samp class="ph codeph">f</samp> operand. If comparison passes, result is 1.0; otherwise result is
                                    0.0. These per-element comparison results are used for the filtering.
                                 </p>
                                 <p class="p">A texture base address is assumed to be aligned to a 16 byte boundary, and the
                                    address given by the coordinate vector must be naturally aligned to a multiple of
                                    the access size. If an address is not properly aligned, the resulting behavior is
                                    undefined; i.e., the access may proceed by silently masking off low-order address
                                    bits to achieve proper rounding, or the instruction may fault.
                                 </p>
                                 <p class="p"><samp class="ph codeph">tld4.2d</samp></p>
                                 <p class="p">For 2D textures, operand <samp class="ph codeph">c</samp> specifies coordinates as a two-element,
                                    32-bit floating-point vector.
                                 </p>
                                 <p class="p">An optional operand <samp class="ph codeph">e</samp> may be specified. Operand <samp class="ph codeph">e</samp>
                                    is a vector of type .v2.s32 that specifies coordinate offset. Offset is applied to
                                    coordinates before doing texture fetch. Offset value is in the range of -8 to +7.
                                 </p>
                                 <p class="p"><samp class="ph codeph">tld4.a2d</samp></p>
                                 <p class="p">Texture array selection, followed by <samp class="ph codeph">tld4</samp> texture fetch of 2d
                                    texture. For 2d texture arrays operand <samp class="ph codeph">c</samp> is a four element, 32-bit
                                    vector. The first element in operand c is interpreted as an unsigned integer index
                                    (.u32) into the texture array, and the next two elements are interpreted as 32-bit
                                    floating point coordinates of 2d texture. The fourth element is ignored.
                                 </p>
                                 <p class="p">An optional operand <samp class="ph codeph">e</samp> may be specified. Operand <samp class="ph codeph">e</samp>
                                    is a vector of type .v2.s32 that specifies coordinate offset. Offset is applied to
                                    coordinates before doing texture fetch. Offset value is in the range of -8 to +7.
                                 </p>
                                 <p class="p"><samp class="ph codeph">tld4.cube</samp></p>
                                 <p class="p">For cubemap textures, operand <samp class="ph codeph">c</samp> specifies four-element vector which
                                    comprises three floating-point coordinates (s, t, r) and a fourth padding argument
                                    which is ignored.
                                 </p>
                                 <p class="p">Cubemap textures are special two-dimensional layered textures consisting of six layers
                                    that represent the faces of a cube.  All layers in a cubemap are of the same size and
                                    are square (i.e., width equals height).
                                 </p>
                                 <p class="p">Coordinates (s, t, r) are projected onto one of the six cube faces.  The (s, t, r)
                                    coordinates can be thought of as a direction vector emanating from the center of the
                                    cube.  Of the three coordinates (s, t, r), the coordinate of the largest magnitude
                                    (the major axis) selects the cube face.  Then, the other two coordinates (the minor
                                    axes) are divided by the absolute value of the major axis to produce a new (s, t)
                                    coordinate pair to lookup into the selected cube face.
                                 </p>
                                 <p class="p">Offset vector operand <samp class="ph codeph">e</samp> is not supported for cubemap textures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">tld4.acube</samp></p>
                                 <p class="p">Cubemap array selection, followed by <samp class="ph codeph">tld4</samp> texture fetch of cubemap
                                    texture. The first element in operand <samp class="ph codeph">c</samp> is interpreted as an
                                    unsigned integer index (.u32) into the cubemap texture array, and the remaining
                                    three elements are interpreted as floating-point cubemap coordinates (s, t, r), used
                                    to lookup in the selected cubemap.
                                 </p>
                                 <p class="p">Offset vector operand <samp class="ph codeph">e</samp> is not supported for cubemap texture arrays.
                                 </p>
                                 <p class="p"><strong class="ph b">Indirect texture access</strong></p>
                                 <p class="p">Beginning with PTX ISA version 3.1, indirect texture access is supported in unified
                                    mode for target architecture <samp class="ph codeph">sm_20</samp> or higher. In indirect access,
                                    operand <samp class="ph codeph">a</samp> is a <samp class="ph codeph">.u64</samp> register holding the address
                                    of a <samp class="ph codeph">.texref</samp> variable.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.2.</p>
                                 <p class="p">Indirect texture access introduced in PTX ISA version 3.1.</p>
                                 <p class="p"><samp class="ph codeph">tld4.{a2d,cube,acube}</samp> introduced in PTX ISA version 4.3.
                                 </p>
                                 <p class="p">Offset vector operand introduced in PTX ISA version 4.3.</p>
                                 <p class="p">Depth compare operand introduced in PTX ISA version 4.3.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">tld4</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Indirect texture access requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">tld4.{a2d,cube,acube}</samp> requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                                 <p class="p">Offset vector operand requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                                 <p class="p">Depth compare operand requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    //Example of unified mode texturing
    tld4.r.2d.v4.s32.f32  {r1,r2,r3,r4}, [tex_a,{f1,f2}];

    // Example of independent mode texturing
    tld4.r.2d.v4.u32.f32  {u1,u2,u3,u4}, [tex_a,smpl_x,{f1,f2}];

    // Example of unified mode texturing using offset
    tld4.r.2d.v4.s32.f32  {r1,r2,r3,r4}, [tex_a,{f1,f2}], {r5, r6};

   // Example of unified mode texturing using compare
    tld4.r.2d.v4.f32.f32  {f1,f2,f3,f4}, [tex_a,{f5,f6}], f7;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="texture-instructions-txq"><a name="texture-instructions-txq" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#texture-instructions-txq" name="texture-instructions-txq" shape="rect">9.7.9.5.&nbsp;Texture Instructions: txq</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">txq</h5>
                                 <p class="p">Query texture and sampler attributes.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">txq.tquery.b32         d, [a];       // texture attributes
txq.level.tlquery.b32  d, [a], lod;  // texture attributes
txq.squery.b32         d, [a];       // sampler attributes

.tquery  = { .width, .height, .depth,
             .channel_data_type, .channel_order,
             .normalized_coords, .array_size,
             .num_mipmap_levels, .num_samples};

.tlquery = { .width, .height, .depth };

.squery  = { .force_unnormalized_coords, .filter_mode,
             .addr_mode_0, addr_mode_1, addr_mode_2 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Query an attribute of a texture or sampler. Operand <samp class="ph codeph">a</samp> is either a
                                    <samp class="ph codeph">.texref</samp> or <samp class="ph codeph">.samplerref</samp> variable, or a
                                    <samp class="ph codeph">.u64</samp> register.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="40%" id="d54e33071" rowspan="1" colspan="1">Query</th>
                                             <th class="entry" valign="top" width="60%" id="d54e33074" rowspan="1" colspan="1">Returns</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e33071" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">.width</samp></p>
                                                <p class="p"><samp class="ph codeph">.height</samp></p>
                                                <p class="p"><samp class="ph codeph">.depth</samp></p>
                                             </td>
                                             <td class="entry" valign="top" width="60%" headers="d54e33074" rowspan="1" colspan="1">value in elements </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e33071" rowspan="1" colspan="1"><samp class="ph codeph">.channel_data_type</samp></td>
                                             <td class="entry" valign="top" width="60%" headers="d54e33074" rowspan="1" colspan="1">Unsigned integer corresponding to source language's channel
                                                data type enumeration. If the source language combines channel
                                                data type and channel order into a single enumeration type, that
                                                value is returned for both <samp class="ph codeph">channel_data_type</samp>
                                                and channel_order queries. 
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e33071" rowspan="1" colspan="1"><samp class="ph codeph">.channel_order</samp></td>
                                             <td class="entry" valign="top" width="60%" headers="d54e33074" rowspan="1" colspan="1">Unsigned integer corresponding to source language's channel
                                                order enumeration. If the source language combines channel data
                                                type and channel order into a single enumeration type, that
                                                value is returned for both <samp class="ph codeph">channel_data_type</samp>
                                                and <samp class="ph codeph">channel_order</samp> queries. 
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e33071" rowspan="1" colspan="1"><samp class="ph codeph">.normalized_coords</samp></td>
                                             <td class="entry" valign="top" width="60%" headers="d54e33074" rowspan="1" colspan="1"><samp class="ph codeph">1</samp> (<samp class="ph codeph">True</samp>) or
                                                <samp class="ph codeph">0</samp> (<samp class="ph codeph">False</samp>). 
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e33071" rowspan="1" colspan="1"><samp class="ph codeph">.force_unnormalized_coords</samp></td>
                                             <td class="entry" valign="top" width="60%" headers="d54e33074" rowspan="1" colspan="1"><samp class="ph codeph">1</samp> (<samp class="ph codeph">True)</samp> or
                                                <samp class="ph codeph">0</samp> (<samp class="ph codeph">False).</samp> Defined only for
                                                <samp class="ph codeph">.samplerref</samp> variables in independent texture
                                                mode. Overrides the <samp class="ph codeph">normalized_coords</samp> field of
                                                a <samp class="ph codeph">.texref</samp> variable used with a
                                                <samp class="ph codeph">.samplerref</samp> in a tex instruction. 
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e33071" rowspan="1" colspan="1"><samp class="ph codeph">.filter_mode</samp></td>
                                             <td class="entry" valign="top" width="60%" headers="d54e33074" rowspan="1" colspan="1">Integer from <samp class="ph codeph">enum { nearest, linear }</samp></td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e33071" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">.addr_mode_0</samp></p>
                                                <p class="p"><samp class="ph codeph">.addr_mode_1</samp></p>
                                                <p class="p"><samp class="ph codeph">.addr_mode_2</samp></p>
                                             </td>
                                             <td class="entry" valign="top" width="60%" headers="d54e33074" rowspan="1" colspan="1">Integer from <samp class="ph codeph">enum { wrap, mirror, clamp_ogl,
                                                   clamp_to_edge, clamp_to_border }</samp></td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e33071" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">.array_size</samp></p>
                                             </td>
                                             <td class="entry" valign="top" width="60%" headers="d54e33074" rowspan="1" colspan="1">For a texture array, number of textures in array, 0
                                                otherwise.
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e33071" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">.num_mipmap_levels</samp></p>
                                             </td>
                                             <td class="entry" valign="top" width="60%" headers="d54e33074" rowspan="1" colspan="1">For a mipmapped texture, number of levels of details (LOD), 0
                                                otherwise.
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e33071" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">.num_samples</samp></p>
                                             </td>
                                             <td class="entry" valign="top" width="60%" headers="d54e33074" rowspan="1" colspan="1">For a multi-sample texture, number of samples, 0 otherwise.</td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">Texture attributes are queried by supplying a <samp class="ph codeph">.texref</samp> argument to
                                    <samp class="ph codeph">txq</samp>. In unified mode, sampler attributes are also accessed via a
                                    <samp class="ph codeph">.texref</samp> argument, and in independent mode sampler attributes are
                                    accessed via a separate <samp class="ph codeph">.samplerref</samp> argument.
                                 </p>
                                 <p class="p"><samp class="ph codeph">txq.level</samp></p>
                                 <p class="p"><samp class="ph codeph">txq.level</samp> requires an additional 32bit integer argument,
                                    <samp class="ph codeph">lod</samp>, which specifies LOD and queries requested attribute for the
                                    specified LOD.
                                 </p>
                                 <p class="p"><strong class="ph b">Indirect texture access</strong></p>
                                 <p class="p">Beginning with PTX ISA version 3.1, indirect texture access is supported in unified
                                    mode for target architecture <samp class="ph codeph">sm_20</samp> or higher. In indirect access,
                                    operand <samp class="ph codeph">a</samp> is a <samp class="ph codeph">.u64</samp> register holding the address
                                    of a <samp class="ph codeph">.texref</samp> variable.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.5.</p>
                                 <p class="p">Channel data type and channel order queries were added in PTX ISA version 2.1.</p>
                                 <p class="p">The <samp class="ph codeph">.force_unnormalized_coords</samp> query was added in PTX ISA version
                                    2.2.
                                 </p>
                                 <p class="p">Indirect texture access introduced in PTX ISA version 3.1.</p>
                                 <p class="p"><samp class="ph codeph">.array_size</samp>, <samp class="ph codeph">.num_mipmap_levels</samp>,
                                    <samp class="ph codeph">.num_samples</samp> samples queries were added in PTX ISA version 4.1.
                                 </p>
                                 <p class="p"><samp class="ph codeph">txq.level</samp> introduced in PTX ISA version 4.3.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                                 <p class="p">Indirect texture access requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Querying the number of mipmap levels requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Querying the number of samples requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">txq.level</samp> requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    txq.width.b32       %r1, [tex_A];
    txq.filter_mode.b32 %r1, [tex_A];   // unified mode
    txq.addr_mode_0.b32 %r1, [smpl_B];  // independent mode
    txq.level.width.b32 %r1, [tex_A], %r_lod;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="texture-instructions-istypep"><a name="texture-instructions-istypep" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#texture-instructions-istypep" name="texture-instructions-istypep" shape="rect">9.7.9.6.&nbsp;Texture Instructions: istypep</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">istypep</h5>
                                 <p class="p">Query whether a register points to an opaque variable of a specified type.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">istypep.type   p, a;  // result is .pred

.type = { .texref, .samplerref, .surfref };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Write predicate register <samp class="ph codeph">p</samp> with 1 if register <samp class="ph codeph">a</samp>
                                    points to an opaque variable of the specified type, and with 0 otherwise.
                                    Destination <samp class="ph codeph">p</samp> has type .pred; the source address operand must be of
                                    type .u64.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 4.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">istypep requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    istypep.texref istex, tptr;
    istypep.samplerref issampler, sptr;
    istypep.surfref issurface, surfptr;</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="surface-instructions"><a name="surface-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#surface-instructions" name="surface-instructions" shape="rect">9.7.10.&nbsp;Surface Instructions</a></h3>
                        <div class="body conbody">
                           <div class="p">This section describes PTX instructions for accessing surfaces. PTX supports the
                              following operations on surface descriptors:
                              
                              <ul class="ul">
                                 <li class="li">Static initialization of surface descriptors. </li>
                                 <li class="li">Module-scope and per-entry scope definitions of surface descriptors. </li>
                                 <li class="li">Ability to query fields within surface descriptors. </li>
                              </ul>
                           </div>
                           <div class="p">These instructions provide access to surface memory.
                              
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">suld</samp></li>
                                 <li class="li"><samp class="ph codeph">sust</samp></li>
                                 <li class="li"><samp class="ph codeph">sured</samp></li>
                                 <li class="li"><samp class="ph codeph">suq</samp></li>
                              </ul>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="surface-instructions-suld"><a name="surface-instructions-suld" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#surface-instructions-suld" name="surface-instructions-suld" shape="rect">9.7.10.1.&nbsp;Surface Instructions: suld</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">suld</h5>
                                 <p class="p">Load from surface memory.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">suld.b.geom{.cop}.vec.dtype.clamp  d, [a, b];  // unformatted

.geom  = { .1d, .2d, .3d, .a1d, .a2d };
.cop   = { .ca, .cg, .cs, .cv };               // cache operation
.vec   = { none, .v2, .v4 };
.dtype = { .b8 , .b16, .b32, .b64 };
.clamp = { .trap, .clamp, .zero };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p"><samp class="ph codeph">suld.b.{1d,2d,3d}</samp></p>
                                 <p class="p">Load from surface memory using a surface coordinate vector. The instruction loads
                                    data from the surface named by operand <samp class="ph codeph">a</samp> at coordinates given by
                                    operand <samp class="ph codeph">b</samp> into destination <samp class="ph codeph">d</samp>. Operand
                                    <samp class="ph codeph">a</samp> is a <samp class="ph codeph">.surfref</samp> variable or <samp class="ph codeph">.u64</samp>
                                    register. Operand <samp class="ph codeph">b</samp> is a scalar or singleton tuple for 1d surfaces;
                                    is a two-element vector for 2d surfaces; and is a four-element vector for 3d
                                    surfaces, where the fourth element is ignored. Coordinate elements are of type
                                    <samp class="ph codeph">.s32</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">suld.b</samp> performs an unformatted load of binary data. The lowest
                                    dimension coordinate represents a byte offset into the surface and is not scaled,
                                    and the size of the data transfer matches the size of destination operand
                                    <samp class="ph codeph">d</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">suld.b.{a1d,a2d}</samp></p>
                                 <p class="p">Surface layer selection, followed by a load from the selected surface. The
                                    instruction first selects a surface layer from the surface array named by operand
                                    <samp class="ph codeph">a</samp> using the index given by the first element of the array
                                    coordinate vector <samp class="ph codeph">b</samp>. The instruction then loads data from the
                                    selected surface at coordinates given by the remaining elements of operand
                                    <samp class="ph codeph">b</samp> into destination <samp class="ph codeph">d</samp>. Operand <samp class="ph codeph">a</samp>
                                    is a <samp class="ph codeph">.surfref</samp> variable or <samp class="ph codeph">.u64</samp> register. Operand
                                    <samp class="ph codeph">b</samp> is a bit-size type vector or tuple containing an index into the
                                    array of surfaces followed by coordinates within the selected surface, as
                                    follows:
                                 </p>
                                 <p class="p">For 1d surface arrays, operand <samp class="ph codeph">b</samp> has type <samp class="ph codeph">.v2.b32</samp>.
                                    The first element is interpreted as an unsigned integer index
                                    (<samp class="ph codeph">.u32</samp>) into the surface array, and the second element is
                                    interpreted as a 1d surface coordinate of type <samp class="ph codeph">.s32</samp>.
                                 </p>
                                 <p class="p">For 2d surface arrays, operand <samp class="ph codeph">b</samp> has type <samp class="ph codeph">.v4.b32</samp>.
                                    The first element is interpreted as an unsigned integer index
                                    (<samp class="ph codeph">.u32</samp>) into the surface array, and the next two elements are
                                    interpreted as 2d surface coordinates of type <samp class="ph codeph">.s32</samp>. The fourth
                                    element is ignored.
                                 </p>
                                 <p class="p">A surface base address is assumed to be aligned to a 16 byte boundary, and the
                                    address given by the coordinate vector must be naturally aligned to a multiple of
                                    the access size. If an address is not properly aligned, the resulting behavior is
                                    undefined; i.e., the access may proceed by silently masking off low-order address
                                    bits to achieve proper rounding, or the instruction may fault.
                                 </p>
                                 <div class="p">The <samp class="ph codeph">.clamp</samp> field specifies how to handle out-of-bounds addresses:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.trap</samp></dt>
                                       <dd class="dd">causes an execution trap on out-of-bounds addresses</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.clamp</samp></dt>
                                       <dd class="dd">loads data at the nearest surface location (sized appropriately)</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.zero</samp></dt>
                                       <dd class="dd">loads zero for out-of-bounds addresses</dd>
                                    </dl>
                                 </div>
                                 <p class="p"><strong class="ph b">Indirect surface access</strong></p>
                                 <p class="p">Beginning with PTX ISA version 3.1, indirect surface access is supported for target
                                    architecture <samp class="ph codeph">sm_20</samp> or higher. In indirect access, operand
                                    <samp class="ph codeph">a</samp> is a <samp class="ph codeph">.u64</samp> register holding the address of a
                                    <samp class="ph codeph">.surfref</samp> variable.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">suld.b.trap</samp> introduced in PTX ISA version 1.5.
                                 </p>
                                 <p class="p">Additional clamp modifiers and cache operations introduced in PTX ISA version
                                    2.0.
                                 </p>
                                 <p class="p"><samp class="ph codeph">suld.b.3d</samp> and<samp class="ph codeph"> suld.b.{a1d,a2d}</samp> introduced in PTX
                                    ISA version 3.0.
                                 </p>
                                 <p class="p">Indirect surface access introduced in PTX ISA version 3.1.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">suld.b</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sm_1x</samp> targets support only the <samp class="ph codeph">.trap</samp> clamping
                                    modifier.
                                 </p>
                                 <p class="p"><samp class="ph codeph">suld.3d</samp> and<samp class="ph codeph"> suld.{a1d,a2d}</samp> require
                                    <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Indirect surface access requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Cache operations require <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    suld.b.1d.v4.b32.trap  {s1,s2,s3,s4}, [surf_B, {x}];
    suld.b.3d.v2.b64.trap  {r1,r2}, [surf_A, {x,y,z,w}];
    suld.b.a1d.v2.b32      {r0,r1}, [surf_C, {idx,x}];
    suld.b.a2d.b32         r0, [surf_D, {idx,x,y,z}];  // z ignored</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="surface-instructions-sust"><a name="surface-instructions-sust" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#surface-instructions-sust" name="surface-instructions-sust" shape="rect">9.7.10.2.&nbsp;Surface Instructions: sust</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">sust</h5>
                                 <p class="p">Store to surface memory.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">sust.b.{1d,2d,3d}{.cop}.vec.ctype.clamp  [a, b], c;  // unformatted
sust.p.{1d,2d,3d}.vec.b32.clamp          [a, b], c;  // formatted

sust.b.{a1d,a2d}{.cop}.vec.ctype.clamp   [a, b], c;  // unformatted

.cop   = { .wb, .cg, .cs, .wt };                     // cache operation
.vec   = { none, .v2, .v4 };
.ctype = { .b8 , .b16, .b32, .b64 };
.clamp = { .trap, .clamp, .zero };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p"><samp class="ph codeph">sust.{1d,2d,3d}</samp></p>
                                 <p class="p">Store to surface memory using a surface coordinate vector. The instruction stores
                                    data from operand <samp class="ph codeph">c</samp> to the surface named by operand
                                    <samp class="ph codeph">a</samp> at coordinates given by operand <samp class="ph codeph">b</samp>. Operand
                                    <samp class="ph codeph">a</samp> is a <samp class="ph codeph">.surfref</samp> variable or <samp class="ph codeph">.u64</samp>
                                    register. Operand <samp class="ph codeph">b</samp> is a scalar or singleton tuple for 1d surfaces;
                                    is a two-element vector for 2d surfaces; and is a four-element vector for 3d
                                    surfaces, where the fourth element is ignored. Coordinate elements are of type
                                    <samp class="ph codeph">.s32</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sust.b</samp> performs an unformatted store of binary data. The
                                    lowest dimension coordinate represents a byte offset into the surface and is
                                    not scaled. The size of the data transfer matches the size of source operand
                                    <samp class="ph codeph">c</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sust.p</samp> performs a formatted store of a vector of 32-bit data
                                    values to a surface sample. The source vector elements are interpreted
                                    left-to-right as <samp class="ph codeph">R</samp>, <samp class="ph codeph">G</samp>, <samp class="ph codeph">B</samp>,
                                    and <samp class="ph codeph">A</samp> surface components. These elements are written to the
                                    corresponding surface sample components. Source elements that do not occur
                                    in the surface sample are ignored. Surface sample components that do not
                                    occur in the source vector will be written with an unpredictable value. The
                                    lowest dimension coordinate represents a sample offset rather than a byte
                                    offset.
                                 </p>
                                 <p class="p">The source data interpretation is based on the surface sample format as
                                    follows: If the surface format contains <samp class="ph codeph">UNORM</samp>,
                                    <samp class="ph codeph">SNORM</samp>, or <samp class="ph codeph">FLOAT</samp> data, then
                                    <samp class="ph codeph">.f32</samp> is assumed; if the surface format contains
                                    <samp class="ph codeph">UINT</samp> data, then <samp class="ph codeph">.u32</samp> is assumed; if the
                                    surface format contains <samp class="ph codeph">SINT</samp> data, then
                                    <samp class="ph codeph">.s32</samp> is assumed. The source data is then converted from
                                    this type to the surface sample format.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sust.b.{a1d,a2d}</samp></p>
                                 <div class="p">Surface layer selection, followed by
                                    an unformatted store to the selected surface. The instruction first selects
                                    a surface layer from the surface array named by operand <samp class="ph codeph">a</samp>
                                    using the index given by the first element of the array coordinate vector
                                    <samp class="ph codeph">b</samp>. The instruction then stores the data in operand
                                    <samp class="ph codeph">c</samp> to the selected surface at coordinates given by the
                                    remaining elements of operand <samp class="ph codeph">b</samp>. Operand <samp class="ph codeph">a</samp>
                                    is a .surfref variable or <samp class="ph codeph">.u64</samp> register. Operand
                                    <samp class="ph codeph">b</samp> is a bit-size type vector or tuple containing an index
                                    into the array of surfaces followed by coordinates within the selected
                                    surface, as follows:
                                    
                                    <ul class="ul">
                                       <li class="li">For 1d surface arrays, operand <samp class="ph codeph">b</samp> has type
                                          <samp class="ph codeph">.v2.b32</samp>. The first element is interpreted as an
                                          unsigned integer index (<samp class="ph codeph">.u32</samp>) into the surface
                                          array, and the second element is interpreted as a 1d surface
                                          coordinate of type <samp class="ph codeph">.s32</samp>. 
                                       </li>
                                       <li class="li">For 2d surface arrays, operand <samp class="ph codeph">b</samp> has type
                                          <samp class="ph codeph">.v4.b32</samp>. The first element is interpreted as an
                                          unsigned integer index (<samp class="ph codeph">.u32</samp>) into the surface
                                          array, and the next two elements are interpreted as 2d surface
                                          coordinates of type <samp class="ph codeph">.s32</samp>. The fourth element is
                                          ignored. 
                                       </li>
                                    </ul>
                                 </div>
                                 <p class="p">A surface base address is assumed to be aligned to a 16 byte boundary, and the
                                    address given by the coordinate vector must be naturally aligned to a multiple
                                    of the access size. If an address is not properly aligned, the resulting
                                    behavior is undefined; i.e., the access may proceed by silently masking off
                                    low-order address bits to achieve proper rounding, or the instruction may
                                    fault.
                                 </p>
                                 <div class="p">The <samp class="ph codeph">.clamp</samp> field specifies how to handle out-of-bounds
                                    addresses:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.trap</samp></dt>
                                       <dd class="dd">causes an execution trap on out-of-bounds addresses</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.clamp</samp></dt>
                                       <dd class="dd">stores data at the nearest surface location (sized appropriately)</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.zero</samp></dt>
                                       <dd class="dd">drops stores to out-of-bounds addresses </dd>
                                    </dl>
                                 </div>
                                 <p class="p"><strong class="ph b">Indirect surface access</strong></p>
                                 <p class="p">Beginning with PTX ISA version 3.1, indirect surface access is supported for
                                    target architecture <samp class="ph codeph">sm_20</samp> or higher. In indirect access,
                                    operand <samp class="ph codeph">a</samp> is a <samp class="ph codeph">.u64</samp> register holding the
                                    address of a <samp class="ph codeph">.surfref</samp> variable.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">sust.b.trap</samp> introduced in PTX ISA version 1.5.&nbsp;
                                    <samp class="ph codeph">sust.p</samp>, additional clamp modifiers, and cache operations introduced
                                    in PTX ISA version 2.0.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sust.b.3d</samp> and <samp class="ph codeph">sust.b.{a1d,a2d}</samp> introduced in PTX
                                    ISA version 3.0.
                                 </p>
                                 <p class="p">Indirect surface access introduced in PTX ISA version 3.1.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">sust.b</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sm_1x</samp> targets support only the <samp class="ph codeph">.trap</samp> clamping
                                    modifier.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sust.3d</samp> and <samp class="ph codeph">sust.{a1d,a2d}</samp> require
                                    <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sust.p</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Indirect surface access requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Cache operations require <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    sust.p.1d.v4.b32.trap  [surf_B, {x}], {f1,f2,f3,f4};
    sust.b.3d.v2.b64.trap  [surf_A, {x,y,z,w}], {r1,r2};
    sust.b.a1d.v2.b64      [surf_C, {idx,x}], {r1,r2};
    sust.b.a2d.b32         [surf_D, {idx,x,y,z}], r0;  // z ignored</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="surface-instructions-sured"><a name="surface-instructions-sured" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#surface-instructions-sured" name="surface-instructions-sured" shape="rect">9.7.10.3.&nbsp;Surface Instructions: sured</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">sured</h5>
                                 <p class="p">Reduce surface memory.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">sured.b.op.geom.ctype.clamp  [a,b],c; // byte addressing
sured.p.op.geom.ctype.clamp  [a,b],c; // sample addressing

.op    = { .add, .min, .max, .and, .or };
.geom  = { .1d, .2d, .3d };
.ctype = { .u32, .u64, .s32, .b32 };  // for sured.b
.ctype = { .b32 };                    // for sured.p
.clamp = { .trap, .clamp, .zero };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Reduction to surface memory using a surface coordinate vector. The instruction
                                    performs a reduction operation with data from operand <samp class="ph codeph">c</samp> to the
                                    surface named by operand <samp class="ph codeph">a</samp> at coordinates given by operand
                                    <samp class="ph codeph">b</samp>. Operand <samp class="ph codeph">a</samp> is a <samp class="ph codeph">.surfref</samp>
                                    variable or <samp class="ph codeph">.u64</samp> register. Operand <samp class="ph codeph">b</samp> is a scalar
                                    or singleton tuple for 1d surfaces; is a two-element vector for 2d surfaces; and is
                                    a four-element vector for 3d surfaces, where the fourth element is ignored.
                                    Coordinate elements are of type <samp class="ph codeph">.s32</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sured.b</samp> performs an unformatted reduction on <samp class="ph codeph">.u32</samp>,
                                    <samp class="ph codeph">.s32</samp>, <samp class="ph codeph">.b32</samp>, or <samp class="ph codeph">.u64</samp> data.&nbsp; The
                                    lowest dimension coordinate represents a byte offset into the surface and is not
                                    scaled. Operation <samp class="ph codeph">add</samp> applies to <samp class="ph codeph">.u32</samp>,
                                    <samp class="ph codeph">.u64</samp>, and <samp class="ph codeph">.s32</samp> types; <samp class="ph codeph">min</samp> and
                                    <samp class="ph codeph">max</samp> apply to <samp class="ph codeph">.u32</samp> and <samp class="ph codeph">.s32</samp> types;
                                    operations <samp class="ph codeph">and</samp> and <samp class="ph codeph">or</samp> apply to
                                    <samp class="ph codeph">.b32</samp> type.
                                 </p>
                                 <p class="p"><samp class="ph codeph">sured.p</samp> performs a reduction on sample-addressed 32-bit data. The
                                    lowest dimension coordinate represents a sample offset rather than a byte offset.&nbsp;
                                    The instruction type is restricted to <samp class="ph codeph">.b32</samp>, and the data is
                                    interpreted as <samp class="ph codeph">.s32</samp> or <samp class="ph codeph">.u32</samp> based on the surface
                                    sample format as follows: if the surface format contains <samp class="ph codeph">UINT</samp> data,
                                    then <samp class="ph codeph">.u32</samp> is assumed; if the surface format contains
                                    <samp class="ph codeph">SINT</samp> data, then <samp class="ph codeph">.s32</samp> is assumed.
                                 </p>
                                 <p class="p">A surface base address is assumed to be aligned to a 16 byte boundary, and the
                                    address given by the coordinate vector must be naturally aligned to a multiple of
                                    the access size. If an address is not properly aligned, the resulting behavior is
                                    undefined; i.e., the access may proceed by silently masking off low-order address
                                    bits to achieve proper rounding, or the instruction may fault.
                                 </p>
                                 <div class="p">The <samp class="ph codeph">.clamp</samp> field specifies how to handle out-of-bounds addresses:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.trap</samp></dt>
                                       <dd class="dd">causes an execution trap on out-of-bounds addresses</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.clamp</samp></dt>
                                       <dd class="dd">stores data at the nearest surface location (sized appropriately)</dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.zero</samp></dt>
                                       <dd class="dd">drops stores to out-of-bounds addresses </dd>
                                    </dl>
                                 </div>
                                 <p class="p"><strong class="ph b">Indirect surface access</strong></p>
                                 <p class="p">Beginning with PTX ISA version 3.1, indirect surface access is supported for target
                                    architecture <samp class="ph codeph">sm_20</samp> or higher. In indirect access, operand
                                    <samp class="ph codeph">a</samp> is a <samp class="ph codeph">.u64</samp> register holding the address of a
                                    <samp class="ph codeph">.surfref</samp> variable.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                                 <p class="p">Indirect surface access introduced in PTX ISA version 3.1.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">sured requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Indirect surface access requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    sured.b.add.2d.u32.trap  [surf_A, {x,y}], r1;
    sured.p.min.1d.b32.trap  [surf_B, {x}], r1;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="surface-instructions-suq"><a name="surface-instructions-suq" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#surface-instructions-suq" name="surface-instructions-suq" shape="rect">9.7.10.4.&nbsp;Surface Instructions: suq</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">suq</h5>
                                 <p class="p">Query a surface attribute.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">suq.query.b32   d, [a];

.query = { .width, .height, .depth, 
           .channel_data_type, .channel_order, 
           .array_size, .memory_layout };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Query an attribute of a surface. Operand <samp class="ph codeph">a</samp> is a
                                    <samp class="ph codeph">.surfref</samp> variable or a <samp class="ph codeph">.u64</samp> register.
                                 </p>
                                 <div class="tablenoborder">
                                    <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="40%" id="d54e34428" rowspan="1" colspan="1">Query</th>
                                             <th class="entry" valign="top" width="60%" id="d54e34431" rowspan="1" colspan="1">Returns</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e34428" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">.width</samp></p>
                                                <p class="p"><samp class="ph codeph">.height</samp></p>
                                                <p class="p"><samp class="ph codeph">.depth</samp></p>
                                             </td>
                                             <td class="entry" valign="top" width="60%" headers="d54e34431" rowspan="1" colspan="1"> value in elements </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e34428" rowspan="1" colspan="1"><samp class="ph codeph">.channel_data_type</samp></td>
                                             <td class="entry" valign="top" width="60%" headers="d54e34431" rowspan="1" colspan="1">Unsigned integer corresponding to source language's channel data
                                                type enumeration. If the source language combines channel data type
                                                and channel order into a single enumeration type, that value is
                                                returned for both <samp class="ph codeph">channel_data_type</samp> and
                                                <samp class="ph codeph">channel_order</samp> queries. 
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e34428" rowspan="1" colspan="1"><samp class="ph codeph">.channel_order</samp></td>
                                             <td class="entry" valign="top" width="60%" headers="d54e34431" rowspan="1" colspan="1">Unsigned integer corresponding to source language's channel order
                                                enumeration. If the source language combines channel data type and
                                                channel order into a single enumeration type, that value is returned
                                                for both <samp class="ph codeph">channel_data_type</samp> and
                                                <samp class="ph codeph">channel_order</samp> queries.
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e34428" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">.array_size</samp></p>
                                             </td>
                                             <td class="entry" valign="top" width="60%" headers="d54e34431" rowspan="1" colspan="1">For a surface array, number of surfaces in array, 0
                                                otherwise.
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="40%" headers="d54e34428" rowspan="1" colspan="1">
                                                <p class="p"><samp class="ph codeph">.memory_layout</samp></p>
                                             </td>
                                             <td class="entry" valign="top" width="60%" headers="d54e34431" rowspan="1" colspan="1"><samp class="ph codeph">1</samp> for surface with linear memory layout;
                                                <samp class="ph codeph">0</samp> otherwise
                                             </td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p"><strong class="ph b">Indirect surface access</strong></p>
                                 <p class="p">Beginning with PTX ISA version 3.1, indirect surface access is supported for target
                                    architecture <samp class="ph codeph">sm_20</samp> or higher. In indirect access, operand
                                    <samp class="ph codeph">a</samp> is a <samp class="ph codeph">.u64</samp> register holding the address of a
                                    <samp class="ph codeph">.surfref</samp> variable.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.5.</p>
                                 <p class="p">Channel data type and channel order queries added in PTX ISA version 2.1.</p>
                                 <p class="p">Indirect surface access introduced in PTX ISA version 3.1.</p>
                                 <p class="p">The <samp class="ph codeph">.array_size</samp> query was added in PTX ISA version 4.1.
                                 </p>
                                 <p class="p">The <samp class="ph codeph">.memory_layout</samp> query was added in PTX ISA version 4.2.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                                 <p class="p">Indirect surface access requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    suq.width.b32       %r1, [surf_A];</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="control-flow-instructions"><a name="control-flow-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-instructions" name="control-flow-instructions" shape="rect">9.7.11.&nbsp;Control Flow Instructions</a></h3>
                        <div class="body conbody">
                           <div class="p">The following PTX instructions and syntax are for controlling execution in a PTX program:
                              		
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">{}</samp></li>
                                 <li class="li"><samp class="ph codeph">@</samp></li>
                                 <li class="li"><samp class="ph codeph">bra</samp></li>
                                 <li class="li"><samp class="ph codeph">call</samp></li>
                                 <li class="li"><samp class="ph codeph">ret</samp></li>
                                 <li class="li"><samp class="ph codeph">exit</samp></li>
                              </ul>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="control-flow-instructions-curly-braces"><a name="control-flow-instructions-curly-braces" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-instructions-curly-braces" name="control-flow-instructions-curly-braces" shape="rect">9.7.11.1.&nbsp;Control Flow Instructions: {}</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">{}</h5>
                                 <p class="p">Instruction grouping.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">{ instructionList }</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">The curly braces create a group of instructions, used primarily for defining a function body. The curly braces also provide
                                    a mechanism for determining the scope of a variable: any variable declared within a scope is not available outside the scope.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"> Introduced in PTX ISA version 1.0. </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    { add.s32  a,b,c; mov.s32  d,a; }</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="control-flow-instructions-at"><a name="control-flow-instructions-at" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-instructions-at" name="control-flow-instructions-at" shape="rect">9.7.11.2.&nbsp;Control Flow Instructions: @</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">@</h5>
                                 <p class="p">Predicated execution.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">@{!}p    instruction;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Execute an instruction or instruction block for threads that have the guard predicate <samp class="ph codeph">True</samp>. Threads with a <samp class="ph codeph">False</samp> guard predicate do nothing.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5>
                                 <p class="p">If <samp class="ph codeph">{!}p</samp> then instruction
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"> Introduced in PTX ISA version 1.0. </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    setp.eq.f32  p,y,0;     // is y zero?
@!p div.f32      ratio,x,y  // avoid division by zero

@q  bra L23;                // conditional branch</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="control-flow-instructions-bra"><a name="control-flow-instructions-bra" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-instructions-bra" name="control-flow-instructions-bra" shape="rect">9.7.11.3.&nbsp;Control Flow Instructions: bra</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">bra</h5>
                                 <p class="p">Branch to a target and continue execution there.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">@p   bra{.uni}  tgt;           // tgt is a label
     bra{.uni}  tgt;           // unconditional branch</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Continue execution at the target. Conditional branches are specified by using a guard
                                    predicate. The branch target must be a label. The branch target is a label.
                                 </p>
                                 <p class="p"><samp class="ph codeph">bra.uni</samp> is guaranteed to be non-divergent, meaning that all threads
                                    in a warp have identical values for the guard predicate and branch target.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (p) {
    pc = tgt;
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                                 <p class="p">Unimplemented indirect branch introduced in PTX ISA version 2.1 has been removed from the spec.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    bra.uni  L_exit;    // uniform unconditional jump
    @q  bra      L23;   // conditional branch</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="control-flow-instructions-brx-idx"><a name="control-flow-instructions-brx-idx" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-instructions-brx-idx" name="control-flow-instructions-brx-idx" shape="rect">9.7.11.4.&nbsp;Control Flow Instructions: brx.idx</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">brx.idx</h5>
                                 <p class="p">Branch to a label indexed from a list of potential branch targets.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">@p    brx.idx{.uni} index, tlist;
      brx.idx{.uni} index, tlist;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Index into a list of possible destination labels, and continue execution from the
                                    chosen label. Conditional branches are specified by using a guard predicate.
                                 </p>
                                 <p class="p">When using <samp class="ph codeph">brx.idx.uni</samp>, the PTX producer must guarantee that the
                                    branch is non-divergent, i.e. all threads in a warp have identical values for the
                                    guard predicate and the <samp class="ph codeph">index</samp> argument.
                                 </p>
                                 <p class="p">The <samp class="ph codeph">index</samp> is a <samp class="ph codeph">.u32</samp> register. The
                                    <samp class="ph codeph">tlist</samp> must be the label of a <samp class="ph codeph">.branchtargets</samp>
                                    directive. It is accessed as a zero-based sequence using the index. Behaviour is
                                    undefined if the value of the index is greater than or equal to the length of
                                    <samp class="ph codeph">tlist</samp>.
                                 </p>
                                 <p class="p">The <samp class="ph codeph">.branchtargets</samp> directive must be defined in the local function
                                    scope before it is used. It must refer to labels within the current function.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">if (p) {
    if (index &lt; length(tlist)) {
      pc = tlist[index];
    } else {
      pc = undefined;
    }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 6.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">  .function foo () {
      .reg .u32 %r0;
      ...
      L1:
      ...
      L2:
      ...
      L3:
      ...
      ts: .branchtargets L1, L2, L3;
      @p brx.idx %r0, ts;
      ...
  }</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="control-flow-instructions-call"><a name="control-flow-instructions-call" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-instructions-call" name="control-flow-instructions-call" shape="rect">9.7.11.5.&nbsp;Control Flow Instructions: call</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">call</h5>
                                 <p class="p">Call a function, recording the return location.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">// direct call to named function, func is a symbol
call{.uni} (ret-param), func, (param-list);
call{.uni} func, (param-list);
call{.uni} func;

// indirect call via pointer, with full list of call targets
call{.uni} (ret-param), fptr, (param-list), flist;
call{.uni} fptr, (param-list), flist;
call{.uni} fptr, flist;

// indirect call via pointer, with no knowledge of call targets
call{.uni} (ret-param), fptr, (param-list), fproto;
call{.uni} fptr, (param-list), fproto;
call{.uni} fptr, fproto;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">The <samp class="ph codeph">call</samp> instruction stores the address of the next instruction, so
                                    execution can resume at that point after executing a <samp class="ph codeph">ret</samp>
                                    instruction. A <samp class="ph codeph">call</samp> is assumed to be divergent unless the
                                    <samp class="ph codeph">.uni</samp> suffix is present, indicating that the <samp class="ph codeph">call</samp>
                                    is guaranteed to be non-divergent, meaning that all threads in a warp have identical
                                    values for the guard predicate and <samp class="ph codeph">call</samp> target.
                                 </p>
                                 <p class="p">For direct calls, the called location <samp class="ph codeph">func</samp> must be a symbolic
                                    function name; for indirect calls, the called location <samp class="ph codeph">fptr</samp> must be
                                    an address of a function held in a register. Input arguments and return values are
                                    optional.&nbsp;Arguments may be registers, immediate constants, or variables in
                                    <samp class="ph codeph">.param</samp> space. Arguments are pass-by-value.
                                 </p>
                                 <p class="p">Indirect calls require an additional operand, <samp class="ph codeph">flist</samp> or
                                    <samp class="ph codeph">fproto</samp>, to communicate the list of potential <samp class="ph codeph">call</samp>
                                    targets or the common function prototype of all <samp class="ph codeph">call</samp> targets,
                                    respectively. In the first case, <samp class="ph codeph">flist</samp> gives a complete list of
                                    potential <samp class="ph codeph">call</samp> targets and the optimizing backend is free to
                                    optimize the calling convention. In the second case, where the complete list of
                                    potential <samp class="ph codeph">call</samp> targets may not be known, the common function
                                    prototype is given and the <samp class="ph codeph">call</samp> must obey the ABI's calling
                                    convention.
                                 </p>
                                 <p class="p">The <samp class="ph codeph">flist</samp> operand is either the name of an array
                                    (call table) initialized to a list of function names; or a label
                                    associated with a <samp class="ph codeph">.calltargets</samp> directive, which declares a list of
                                    potential <samp class="ph codeph">call</samp> targets. In both cases the fptr register holds the
                                    address of a function listed in the call table or
                                    <samp class="ph codeph">.calltargets</samp> list, and the <samp class="ph codeph">call</samp> operands are
                                    type-checked against the type signature of the functions indicated by
                                    <samp class="ph codeph">flist</samp>.
                                 </p>
                                 <p class="p">The fproto operand is the name of a label associated with a
                                    <samp class="ph codeph">.callprototype</samp> directive. This operand is used when a complete list
                                    of potential targets is not known. The <samp class="ph codeph">call</samp> operands are
                                    type-checked against the prototype, and code generation will follow the ABI calling
                                    convention. If a function that doesn't match the prototype is called, the behavior
                                    is undefined.
                                 </p>
                                 <p class="p">Call tables may be declared at module scope or local scope, in either the constant or
                                    global state space. The <samp class="ph codeph">.calltargets</samp> and
                                    <samp class="ph codeph">.callprototype</samp> directives must be declared within a function body.
                                    All functions must be declared prior to being referenced in a <samp class="ph codeph">call</samp>
                                    table initializer or <samp class="ph codeph">.calltargets</samp> directive.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Direct <samp class="ph codeph">call</samp> introduced in PTX ISA version 1.0. Indirect
                                    <samp class="ph codeph">call</samp> introduced in PTX ISA version 2.1. 
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Direct <samp class="ph codeph">call</samp> supported on all target architectures. Indirect
                                    <samp class="ph codeph">call</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">// examples of direct call
    call     init;    // call function 'init'
    call.uni g, (a);  // call function 'g' with parameter 'a'
@p  call     (d), h, (a, b);  // return value into register d

// call-via-pointer using jump table
.func (.reg .u32 rv) foo (.reg .u32 a, .reg .u32 b) ...
.func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ...
.func (.reg .u32 rv) baz (.reg .u32 a, .reg .u32 b) ...

.global .u32 jmptbl[5] = { foo, bar, baz };
      ...
@p    ld.global.u32  %r0, [jmptbl+4];
@p    ld.global.u32  %r0, [jmptbl+8];
      call  (retval), %r0, (x, y), jmptbl;

// call-via-pointer using .calltargets directive
.func (.reg .u32 rv) foo (.reg .u32 a, .reg .u32 b) ...
.func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ...
.func (.reg .u32 rv) baz (.reg .u32 a, .reg .u32 b) ...
      ...
@p    mov.u32  %r0, foo;
@q    mov.u32  %r0, baz;
Ftgt: .calltargets foo, bar, baz;
      call  (retval), %r0, (x, y), Ftgt;

// call-via-pointer using .callprototype directive
.func dispatch (.reg .u32 fptr, .reg .u32 idx)
{
...
Fproto: .callprototype _ (.param .u32 _, .param .u32 _);
      call  %fptr, (x, y), Fproto;
...</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="control-flow-instructions-ret"><a name="control-flow-instructions-ret" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-instructions-ret" name="control-flow-instructions-ret" shape="rect">9.7.11.6.&nbsp;Control Flow Instructions: ret</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">ret</h5>
                                 <p class="p">Return from function to instruction after call.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">ret{.uni};</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Return execution to caller's environment. A divergent return suspends threads until all threads are ready to return to the
                                    caller. This allows multiple divergent ret instructions.
                                 </p>
                                 <p class="p">A <samp class="ph codeph">ret</samp> is assumed to be divergent unless the <samp class="ph codeph">.uni</samp> suffix is present, indicating that the return is guaranteed to be non-divergent.
                                 </p>
                                 <p class="p">Any values returned from a function should be moved into the return parameter variables prior to executing the ret instruction.</p>
                                 <p class="p">A return instruction executed in a top-level entry routine will terminate thread execution.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0. </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    ret;
@p  ret;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="control-flow-instructions-exit"><a name="control-flow-instructions-exit" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-instructions-exit" name="control-flow-instructions-exit" shape="rect">9.7.11.7.&nbsp;Control Flow Instructions: exit</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">exit</h5>
                                 <p class="p">Terminate a thread.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">exit;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Ends execution of a thread.</p>
                                 <p class="p">As threads exit, barriers waiting on all threads are checked to see if the exiting threads are the only threads that have
                                    not yet made it to a barrier for all threads in the CTA. If the exiting threads are holding up the barrier, the barrier is
                                    released.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0. </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    exit;
@p  exit;</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="parallel-synchronization-and-communication-instructions"><a name="parallel-synchronization-and-communication-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions" name="parallel-synchronization-and-communication-instructions" shape="rect">9.7.12.&nbsp;Parallel Synchronization and Communication Instructions</a></h3>
                        <div class="body conbody">
                           <div class="p">These instructions are:
                              		
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">bar</samp></li>
                                 <li class="li"><samp class="ph codeph">bar.warp.sync</samp></li>
                                 <li class="li"><samp class="ph codeph">membar</samp></li>
                                 <li class="li"><samp class="ph codeph">atom</samp></li>
                                 <li class="li"><samp class="ph codeph">red</samp></li>
                                 <li class="li"><samp class="ph codeph">vote</samp></li>
                                 <li class="li"><samp class="ph codeph">match.sync</samp></li>
                                 <li class="li"><samp class="ph codeph">activemask</samp></li>
                                 <li class="li"><samp class="ph codeph">redux.sync</samp></li>
                                 <li class="li"><samp class="ph codeph">mbarrier.init</samp></li>
                                 <li class="li"><samp class="ph codeph">mbarrier.inval</samp></li>
                                 <li class="li"><samp class="ph codeph">mbarrier.arrive</samp></li>
                                 <li class="li"><samp class="ph codeph">mbarrier.arrive_drop</samp></li>
                                 <li class="li"><samp class="ph codeph">mbarrier.test_wait</samp></li>
                                 <li class="li"><samp class="ph codeph">mbarrier.pending_count</samp></li>
                                 <li class="li"><samp class="ph codeph">cp.async.mbarrier.arrive</samp></li>
                              </ul>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="parallel-synchronization-and-communication-instructions-bar"><a name="parallel-synchronization-and-communication-instructions-bar" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-bar" name="parallel-synchronization-and-communication-instructions-bar" shape="rect">9.7.12.1.&nbsp;Parallel Synchronization and Communication Instructions: bar, barrier</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">bar, barrier</h5>
                                 <p class="p">Barrier synchronization.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">barrier.sync{.aligned}      a{, b};
barrier.arrive{.aligned}    a, b;

barrier.red.popc{.aligned}.u32  d, a{, b}, {!}c;
barrier.red.op{.aligned}.pred   p, a{, b}, {!}c;

bar.sync      a{, b};
bar.arrive    a, b;

bar.red.popc.u32  d, a{, b}, {!}c;
bar.red.op.pred   p, a{, b}, {!}c;

.op = { .and, .or };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Performs barrier synchronization and communication within a CTA. Each CTA
                                    instance has sixteen barriers numbered <samp class="ph codeph">0..15</samp>.
                                 </p>
                                 <p class="p">Cooperative thread arrays use the <samp class="ph codeph">barrier</samp> instruction for barrier
                                    synchronization and communication between threads.
                                 </p>
                                 <p class="p">Operands <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp>, and <samp class="ph codeph">d</samp> have type
                                    <samp class="ph codeph">.u32</samp>; operands <samp class="ph codeph">p</samp> and <samp class="ph codeph">c</samp> are
                                    predicates. Source operand <samp class="ph codeph">a</samp> specifies a logical barrier
                                    resource as an immediate constant or register with value <samp class="ph codeph">0</samp>
                                    through <samp class="ph codeph">15</samp>.&nbsp; Operand <samp class="ph codeph">b</samp> specifies the number of
                                    threads participating in the barrier.&nbsp; If no thread count is specified, all
                                    threads in the CTA participate in the barrier. When specifying a thread count,
                                    the value must be a multiple of the warp size. Note that a non-zero thread count
                                    is required for <samp class="ph codeph">barrier.arrive</samp>.
                                 </p>
                                 <p class="p">Depending on operand <samp class="ph codeph">b</samp>, either specified number of threads (in
                                    multiple of warp size) or all threads in the CTA participate in barrier
                                    instruction. The barrier instructions signal the arrival of the executing
                                    threads at the named barrier.
                                 </p>
                                 <p class="p"><samp class="ph codeph">barrier</samp> instruction causes executing thread to wait for all
                                    non-exited threads from its warp and marks warps’ arrival at barrier. In
                                    addition to signaling its arrival at the barrier, the
                                    <samp class="ph codeph">barrier.red</samp> and <samp class="ph codeph">barrier.sync</samp> instructions
                                    causes executing thread to wait for non-exited threads of all other warps
                                    participating in the barrier to arrive. <samp class="ph codeph">barrier.arrive</samp> does not
                                    cause executing thread to wait for threads of other participating warps.
                                 </p>
                                 <p class="p">When a barrier completes, the waiting threads are restarted without delay, and
                                    the barrier is reinitialized so that it can be immediately reused.
                                 </p>
                                 <p class="p">The <samp class="ph codeph">barrier.sync</samp> or <samp class="ph codeph">barrier.red</samp> or
                                    <samp class="ph codeph">barrier.arrive</samp> instruction guarantees that when the barrier
                                    completes, prior memory accesses requested by this thread are performed relative
                                    to all threads participating in the barrier. The <samp class="ph codeph">barrier.sync</samp> and
                                    <samp class="ph codeph">barrier.red</samp> instruction further guarantees that no new memory
                                    access is requested by this thread before the barrier completes.
                                 </p>
                                 <p class="p">A memory read (e.g., by <samp class="ph codeph">ld</samp> or <samp class="ph codeph">atom</samp>) has been
                                    performed when the value read has been transmitted from memory and cannot be
                                    modified by another thread participating in the barrier. A memory write (e.g.,
                                    by <samp class="ph codeph">st</samp>, <samp class="ph codeph">red</samp> or <samp class="ph codeph">atom</samp>) has been
                                    performed when the value written has become visible to other threads
                                    participating in the barrier, that is, when the previous value can no longer be
                                    read.
                                 </p>
                                 <p class="p"><samp class="ph codeph">barrier.red</samp> performs a reduction operation across threads.&nbsp;The
                                    <samp class="ph codeph">c</samp> predicate (or its complement) from all threads in the CTA are
                                    combined using the specified reduction operator. Once the barrier count is
                                    reached, the final value is written to the destination register in all threads
                                    waiting at the barrier.
                                 </p>
                                 <p class="p">The reduction operations for <samp class="ph codeph">barrier.red</samp> are population-count
                                    (<samp class="ph codeph">.popc</samp>), all-threads-True (<samp class="ph codeph">.and</samp>), and
                                    any-thread-True (<samp class="ph codeph">.or</samp>). The result of <samp class="ph codeph">.popc</samp> is
                                    the number of threads with a <samp class="ph codeph">True</samp> predicate, while
                                    <samp class="ph codeph">.and</samp> and <samp class="ph codeph">.or</samp> indicate if all the threads had a
                                    <samp class="ph codeph">True</samp> predicate or if any of the threads had a
                                    <samp class="ph codeph">True</samp> predicate.
                                 </p>
                                 <p class="p">Instruction <samp class="ph codeph">barrier</samp> has optional <samp class="ph codeph">.aligned</samp>
                                    modifier. When specified, it indicates that all threads in CTA will execute the
                                    same <samp class="ph codeph">barrier</samp> instruction. In conditionally executed code, an
                                    aligned barrier instruction should only be used if it is known that all threads
                                    in CTA evaluate the condition identically, otherwise behavior is undefined.
                                 </p>
                                 <p class="p">Different warps may execute different forms of the barrier instruction using the
                                    same barrier name and thread count. One example mixes <samp class="ph codeph">barrier.sync</samp>
                                    and <samp class="ph codeph">barrier.arrive</samp> to implement producer/consumer models. The
                                    producer threads execute <samp class="ph codeph">barrier.arrive</samp> to announce their arrival
                                    at the barrier and continue execution without delay to produce the next value,
                                    while the consumer threads execute the <samp class="ph codeph">barrier.sync</samp> to wait for a
                                    resource to be produced. The roles are then reversed, using a different barrier,
                                    where the producer threads execute a <samp class="ph codeph">barrier.sync</samp> to wait for a
                                    resource to consumed, while the consumer threads announce that the resource has
                                    been consumed with <samp class="ph codeph">barrier.arrive</samp>. Care must be taken to keep a
                                    warp from executing more barrier instructions than intended
                                    (<samp class="ph codeph">barrier.arrive</samp> followed by any other barrier instruction to the same
                                    barrier) prior to the reset of the barrier. <samp class="ph codeph">barrier.red</samp> should not
                                    be intermixed with <samp class="ph codeph">barrier.sync</samp> or <samp class="ph codeph">barrier.arrive</samp>
                                    using the same active barrier. Execution in this case is unpredictable.
                                 </p>
                                 <p class="p"><samp class="ph codeph">bar.sync</samp> is equivalent to <samp class="ph codeph">barrier.sync.aligned</samp>.
                                    <samp class="ph codeph">bar.arrive</samp> is equivalent to
                                    <samp class="ph codeph">barrier.arrive.aligned</samp>. <samp class="ph codeph">bar.red</samp> is equivalent
                                    to <samp class="ph codeph">barrier.red.aligned</samp>.
                                 </p>
                                 <div class="note note"><span class="notetitle">Note:</span> For .target <samp class="ph codeph">sm_6x</samp> or below,
                                    
                                    <ol class="ol">
                                       <li class="li"><samp class="ph codeph">barrier</samp> instruction without <samp class="ph codeph">.aligned</samp>
                                          modifier is equivalent to <samp class="ph codeph">.aligned</samp> variant and has the
                                          same restrictions as of <samp class="ph codeph">.aligned</samp> variant.
                                       </li>
                                       <li class="li">All threads in warp (except for those have exited) must execute <samp class="ph codeph">barrier</samp>
                                          instruction in convergence.
                                       </li>
                                    </ol>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">bar.sync</samp> without a thread count introduced in PTX ISA version
                                    1.0.
                                 </p>
                                 <p class="p">Register operands, thread count, and <samp class="ph codeph">bar.{arrive,red}</samp> introduced in
                                    PTX ISA version 2.0. 
                                 </p>
                                 <p class="p"><samp class="ph codeph">barrier</samp> instruction introduced in PTX ISA version 6.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Register operands, thread count, and <samp class="ph codeph">bar.{arrive,red}</samp> require
                                    <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">Only <samp class="ph codeph">bar.sync</samp> with an immediate barrier number is supported for
                                    <samp class="ph codeph">sm_1x</samp> targets.
                                 </p>
                                 <p class="p"><samp class="ph codeph">barrier</samp> instruction requires sm_30 or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">// Use bar.sync to arrive at a pre-computed barrier number and
// wait for all threads in CTA to also arrive: 
    st.shared [r0],r1;  // write my result to shared memory
    bar.sync  1;        // arrive, wait for others to arrive
    ld.shared r2,[r3];  // use shared results from other threads

// Use bar.sync to arrive at a pre-computed barrier number and 
// wait for fixed number of cooperating threads to arrive:
    #define CNT1 (8*12) // Number of cooperating threads

    st.shared [r0],r1;  // write my result to shared memory
    bar.sync  1, CNT1;  // arrive, wait for others to arrive
    ld.shared r2,[r3];  // use shared results from other threads

// Use bar.red.and to compare results across the entire CTA: 
    setp.eq.u32 p,r1,r2;     // p is True if r1==r2
    bar.red.and.pred r3,1,p; // r3=AND(p) forall threads in CTA

// Use bar.red.popc to compute the size of a group of threads 
// that have a specific condition True: 
    setp.eq.u32 p,r1,r2;     // p is True if r1==r2
    bar.red.popc.u32 r3,1,p; // r3=SUM(p) forall threads in CTA

/* Producer/consumer model. The producer deposits a value in
 * shared memory, signals that it is complete but does not wait
 * using bar.arrive, and begins fetching more data from memory. 
 * Once the data returns from memory, the producer must wait 
 * until the consumer signals that it has read the value from
 * the shared memory location. In the meantime, a consumer 
 * thread waits until the data is stored by the producer, reads 
 * it, and then signals that it is done (without waiting).
 */
    // Producer code places produced value in shared memory.
    st.shared   [r0],r1;
    bar.arrive  0,64;
    ld.global   r1,[r2];
    bar.sync    1,64;
    ...

    // Consumer code, reads value from shared memory
    bar.sync   0,64;
    ld.shared  r1,[r0];
    bar.arrive 1,64;
    ...

    // Examples of barrier.sync
    st.shared   [r0],r1;
    barrier.sync  0;
    ld.shared    r1, [r0];
</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="parallel-synchronization-and-communication-instructions-bar-warp-sync"><a name="parallel-synchronization-and-communication-instructions-bar-warp-sync" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-bar-warp-sync" name="parallel-synchronization-and-communication-instructions-bar-warp-sync" shape="rect">9.7.12.2.&nbsp;Parallel Synchronization and Communication Instructions: bar.warp.sync</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">bar.warp.sync</h5>
                                 <p class="p">Barrier synchronization for threads in a warp.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">bar.warp.sync      membermask;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p"><samp class="ph codeph">bar.warp.sync</samp> will cause executing thread to wait until all threads
                                    corresponding to <samp class="ph codeph">membermask</samp> have executed a
                                    <samp class="ph codeph">bar.warp.sync</samp> with the same <samp class="ph codeph">membermask</samp> value
                                    before resuming execution.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">membermask</samp> specifies a 32-bit integer which is a mask
                                    indicating threads participating in barrier where the bit position corresponds to
                                    thread’s <samp class="ph codeph">laneid</samp>.
                                 </p>
                                 <p class="p">The behavior of <samp class="ph codeph">bar.warp.sync</samp> is undefined if the executing thread is
                                    not in the <samp class="ph codeph">membermask</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">bar.warp.sync</samp> also guarantee memory ordering among threads
                                    participating in barrier.  Thus, threads within warp that wish to communicate via
                                    memory can store to memory, execute <samp class="ph codeph">bar.warp.sync</samp>, and then safely
                                    read values stored by other threads in warp.
                                 </p>
                                 <div class="note note"><span class="notetitle">Note:</span> For .target <samp class="ph codeph">sm_6x</samp> or below, all threads in
                                    <samp class="ph codeph">membermask</samp> must execute the same <samp class="ph codeph">bar.warp.sync</samp>
                                    instruction in convergence, and only threads belonging to some
                                    <samp class="ph codeph">membermask</samp> can be active when the <samp class="ph codeph">bar.warp.sync</samp>
                                    instruction is executed.  Otherwise, the behavior is undefined.
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 6.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    st.shared.u32 [r0],r1;         // write my result to shared memory
    bar.warp.sync  0xffffffff;     // arrive, wait for others to arrive
    ld.shared.u32 r2,[r3];         // read results written by other threads
    </pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="parallel-synchronization-and-communication-instructions-membar"><a name="parallel-synchronization-and-communication-instructions-membar" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-membar" name="parallel-synchronization-and-communication-instructions-membar" shape="rect">9.7.12.3.&nbsp;Parallel Synchronization and Communication Instructions: membar/fence</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">membar/fence</h5>
                                 <p class="p">Enforce an ordering of memory operations.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">fence{.sem}.scope;
membar.level;

.sem =   {.sc, .acq_rel};
.scope = {.cta, .gpu, .sys};
.level = {.cta, .gl, .sys};</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">The <samp class="ph codeph">membar</samp> instruction guarantees that prior memory accesses
                                    requested by this thread (<samp class="ph codeph">ld</samp>, <samp class="ph codeph">st</samp>,
                                    <samp class="ph codeph">atom</samp> and <samp class="ph codeph">red</samp> instructions) are performed at the
                                    specified <samp class="ph codeph">level</samp>, before later memory operations requested by this
                                    thread following the <samp class="ph codeph">membar</samp> instruction. The <samp class="ph codeph">level</samp>
                                    qualifier specifies the set of threads that may observe the ordering effect of this
                                    operation.
                                 </p>
                                 <p class="p">A memory read (e.g., by <samp class="ph codeph">ld</samp> or <samp class="ph codeph">atom</samp>) has been
                                    performed when the value read has been transmitted from memory and cannot be
                                    modified by another thread at the indicated level. A memory write (e.g., by
                                    <samp class="ph codeph">st</samp>, <samp class="ph codeph">red</samp> or <samp class="ph codeph">atom</samp>) has been
                                    performed when the value written has become visible to other threads at the
                                    specified level, that is, when the previous value can no longer be read.
                                 </p>
                                 <p class="p">The <samp class="ph codeph">fence</samp> instruction establishes an ordering
                                    between memory accesses requested by this thread (<samp class="ph codeph">ld</samp>,
                                    <samp class="ph codeph">st</samp>, <samp class="ph codeph">atom</samp> and <samp class="ph codeph">red</samp> instructions) as
                                    described in the <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>. The scope qualifier
                                    specifies the set of threads that may observe the ordering effect of this
                                    operation.
                                 </p>
                                 <p class="p"><samp class="ph codeph">fence.acq_rel</samp> is a light-weight fence that is
                                    sufficient for memory synchronization in most programs. Instances of
                                    <samp class="ph codeph">fence.acq_rel</samp> synchronize when combined with additional memory
                                    operations as described in <samp class="ph codeph">acquire</samp> and <samp class="ph codeph">release</samp>
                                    patterns in the <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>. If the optional
                                    <samp class="ph codeph">.sem</samp> qualifier is absent, <samp class="ph codeph">.acq_rel</samp> is assumed by
                                    default.
                                 </p>
                                 <p class="p"><samp class="ph codeph">fence.sc</samp> is a slower fence that can restore <dfn class="term">sequential consistency</dfn>
                                    when used in sufficient places, at the cost of performance. Instances of
                                    <samp class="ph codeph">fence.sc</samp> with sufficient scope always synchronize by forming a
                                    total order per scope, determined at runtime. This total order can be constrained
                                    further by other synchronization in the program.
                                 </p>
                                 <p class="p">On <samp class="ph codeph">sm_70</samp> and higher <samp class="ph codeph">membar</samp> is is a synonym for
                                    <samp class="ph codeph">fence.sc</samp><sup class="ph sup">1</sup>, and the <samp class="ph codeph">membar</samp> levels
                                    <samp class="ph codeph">cta</samp>, <samp class="ph codeph">gl</samp> and <samp class="ph codeph">sys</samp> are synonymous
                                    with the <samp class="ph codeph">fence</samp> scopes <samp class="ph codeph">cta</samp>, <samp class="ph codeph">gpu</samp>
                                    and <samp class="ph codeph">sys</samp> respectively.
                                 </p>
                                 <p class="p"><sup class="ph sup">1</sup> The semantics of <samp class="ph codeph">fence.sc</samp> introduced with
                                    <samp class="ph codeph">sm_70</samp> is a superset of the semantics of <samp class="ph codeph">membar</samp> and
                                    the two are compatible; when executing on <samp class="ph codeph">sm_70</samp> or later
                                    architectures, <samp class="ph codeph">membar</samp> acquires the full semantics of
                                    <samp class="ph codeph">fence.sc</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">membar.{cta,gl}</samp> introduced in PTX ISA version 1.4.
                                 </p>
                                 <p class="p"><samp class="ph codeph">membar.sys</samp> introduced in PTX ISA version 2.0. 
                                 </p>
                                 <p class="p"><samp class="ph codeph">fence</samp> introduced in PTX ISA version 6.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">membar.{cta,gl}</samp> supported on all target architectures.
                                 </p>
                                 <p class="p"><samp class="ph codeph">membar.sys</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">fence</samp> requires <samp class="ph codeph">sm_70</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    membar.gl;
    membar.cta;
    membar.sys;
    fence.sc;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="parallel-synchronization-and-communication-instructions-atom"><a name="parallel-synchronization-and-communication-instructions-atom" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-atom" name="parallel-synchronization-and-communication-instructions-atom" shape="rect">9.7.12.4.&nbsp;Parallel Synchronization and Communication Instructions: atom</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">atom</h5>
                                 <p class="p">Atomic reduction operations for thread-to-thread communication.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">atom{.sem}{.scope}{.space}.op.type d, [a], b;
atom{.sem}{.scope}{.space}.op.type d, [a], b, c;

atom{.sem}{.scope}{.space}.cas.b16 d, [a], b, c;

atom{.sem}{.scope}{.space}.add.noftz.f16   d, [a], b;
atom{.sem}{.scope}{.space}.add.noftz.f16x2 d, [a], b;

.space = { .global, .shared };
.sem =   { .relaxed, .acquire, .release, .acq_rel };
.scope = { .cta, .gpu, .sys };

.op =    { .and, .or, .xor,
           .cas, .exch,
           .add, .inc, .dec,
           .min, .max };
.type =  { .b32, .b64, .u32, .u64, .s32, .s64, .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Atomically loads the original value at location <samp class="ph codeph">a</samp> into destination
                                    register <samp class="ph codeph">d</samp>, performs a reduction operation with operand
                                    <samp class="ph codeph">b</samp> and the value in location <samp class="ph codeph">a</samp>, and stores the
                                    result of the specified operation at location <samp class="ph codeph">a</samp>, overwriting the
                                    original value. Operand <samp class="ph codeph">a</samp> specifies a location in the specified
                                    state space. If no state space is given, perform the memory accesses using <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a>. Atomic operations may be used only with
                                    <samp class="ph codeph">.global</samp> and
                                    <samp class="ph codeph">.shared</samp> spaces and with generic addressing, where the address
                                    points to <samp class="ph codeph">.global</samp> or <samp class="ph codeph">.shared</samp> space.
                                 </p>
                                 <p class="p">The optional <samp class="ph codeph">.sem</samp> qualifier specifies a memory
                                    synchronizing effect as described in the <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>.
                                    If the <samp class="ph codeph">.sem</samp> qualifier is absent, <samp class="ph codeph">.relaxed</samp> is
                                    assumed by default.
                                 </p>
                                 <p class="p">The optional <samp class="ph codeph">.scope</samp> qualifier specifies the set of
                                    threads that can directly observe the memory synchronizing effect of this operation,
                                    as described in the <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>.
                                 </p>
                                 <p class="p">Two atomic operations {<samp class="ph codeph">atom</samp> or <samp class="ph codeph">red</samp>}
                                    are performed atomically with respect to each other only if each operation specifies
                                    a scope that includes the other. When this condition is not met, each operation
                                    observes the other operation being performed as if it were split into a read
                                    followed by a dependent write.
                                 </p>
                                 <p class="p">An <samp class="ph codeph">atom.f16x2</samp> instruction accesses two <samp class="ph codeph">.f16</samp>
                                    elements from adjacent locations in memory. The above atomicity is guaranteed
                                    separately for each of these two <samp class="ph codeph">.f16</samp> elements; the entire atom
                                    <samp class="ph codeph">.f16x2</samp> is not guaranteed to be atomic as a single 32-bit
                                    accesses.
                                 </p>
                                 <p class="p">If no scope is specified, the atomic operation is performed with
                                    <samp class="ph codeph">.gpu</samp> scope.
                                 </p>
                                 <p class="p">For sm_6x and earlier architectures, <samp class="ph codeph">atom</samp>
                                    operations on <samp class="ph codeph">.shared</samp> state space do not guarantee atomicity
                                    with respect to normal store instructions to the same address. It is the
                                    programmer's responsibility to guarantee correctness of programs that use shared
                                    memory atomic instructions, e.g., by inserting barriers between normal stores and
                                    atomic operations to a common address, or by using atom.exch to store to locations
                                    accessed by other atomic operations.
                                 </p>
                                 <p class="p"> Supported addressing modes for operand <samp class="ph codeph">a</samp> and alignment requirements
                                    are described in <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a></p>
                                 <p class="p">The bit-size operations are <samp class="ph codeph">.and</samp>, <samp class="ph codeph">.or</samp>,
                                    <samp class="ph codeph">.xor</samp>, <samp class="ph codeph">.cas</samp> (compare-and-swap), and
                                    <samp class="ph codeph">.exch</samp> (exchange).
                                 </p>
                                 <p class="p">The integer operations are <samp class="ph codeph">.add</samp>, <samp class="ph codeph">.inc</samp>,
                                    <samp class="ph codeph">.dec</samp>, <samp class="ph codeph">.min</samp>, <samp class="ph codeph">.max</samp>. The
                                    <samp class="ph codeph">.inc</samp> and <samp class="ph codeph">.dec</samp> operations return a result in the
                                    range <samp class="ph codeph">[0..b]</samp>.
                                 </p>
                                 <p class="p">The floating-point operation <samp class="ph codeph">.add</samp> operation rounds to nearest even.
                                    Current implementation of <samp class="ph codeph">atom.add.f32</samp> on global memory flushes
                                    subnormal inputs and results to sign-preserving zero; whereas
                                    <samp class="ph codeph">atom.add.f32</samp> on shared memory supports subnormal inputs and results
                                    and doesn't flush them to zero.
                                 </p>
                                 <p class="p"><samp class="ph codeph">atom.add.f16</samp> and <samp class="ph codeph">atom.add.f16x2</samp>
                                    operation requires the <samp class="ph codeph">.noftz</samp> qualifier;
                                    it preserves subnormal inputs and results, and does not
                                    flush them to zero.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">atomic {
    d = *a;
    *a = (operation == cas) ? operation(*a, b, c)
                            : operation(*a, b);
}
where
    inc(r, s)  = (r &gt;= s) ? 0 : r+1;
    dec(r, s)  = (r==0 || r &gt; s)  ? s : r-1;
    exch(r, s) =  s;
    cas(r,s,t) = (r == s) ? t : r;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Simple reductions may be specified by using the <dfn class="term">bit bucket</dfn> destination
                                    operand <samp class="ph codeph">_</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">32-bit atom.global introduced in PTX ISA version 1.1.</p>
                                 <p class="p"><samp class="ph codeph">atom.shared</samp> and 64-bit<samp class="ph codeph"> atom.global.{add,cas,exch}</samp>
                                    introduced in PTX ISA 1.2.
                                 </p>
                                 <p class="p"><samp class="ph codeph">atom.add.f32</samp> and 64-bit<samp class="ph codeph"> atom.shared.{add,cas,exch}</samp>
                                    introduced in PTX ISA 2.0.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">atom.{and,or,xor,min,max}</samp> introduced in PTX ISA 3.1. 
                                 </p>
                                 <p class="p"><samp class="ph codeph">atom.add.f64</samp> introduced in PTX ISA 5.0.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.scope</samp> qualifier introduced in PTX ISA 5.0.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.sem</samp> qualifier introduced in PTX ISA
                                    version 6.0.
                                 </p>
                                 <p class="p"><samp class="ph codeph">atom.add.noftz.f16x2</samp> introduced in PTX ISA 6.2.
                                 </p>
                                 <p class="p"><samp class="ph codeph">atom.add.noftz.f16</samp> and <samp class="ph codeph">atom.cas.b16</samp> introduced in
                                    PTX ISA 6.3.
                                 </p>
                                 <p class="p">Per-element atomicity of <samp class="ph codeph">atom.f16x2</samp> clarified in PTX ISA version 6.3, with
                                    retrospective effect from PTX ISA version 6.2.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">atom.global</samp> requires <samp class="ph codeph">sm_11</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">atom.shared</samp> requires <samp class="ph codeph">sm_12</samp> or higher.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">atom.global.{add,cas,exch}</samp> require <samp class="ph codeph">sm_12</samp> or
                                    higher.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">atom.shared.{add,cas,exch}</samp> require <samp class="ph codeph">sm_20</samp> or
                                    higher.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">atom.{and,or.xor,min,max}</samp> require <samp class="ph codeph">sm_32</samp> or
                                    higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">atom.add.f32</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">atom.add.f64</samp> requires <samp class="ph codeph">sm_60</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.scope</samp> qualifier requires <samp class="ph codeph">sm_60</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.sem</samp> qualifier requires <samp class="ph codeph">sm_70</samp> or higher.
                                 </p>
                                 <p class="p">Use of generic addressing requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">atom.add.noftz.f16x2</samp> requires <samp class="ph codeph">sm_60</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">atom.add.noftz.f16</samp> and <samp class="ph codeph">atom.cas.b16</samp> requires
                                    <samp class="ph codeph">sm_70</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    atom.global.add.s32  d,[a],1;
    atom.shared.max.u32  d,[x+4],0;
    @p  atom.global.cas.b32  d,[p],my_val,my_new_val;
    atom.global.sys.add.u32 d, [a], 1;
    atom.global.acquire.sys.inc.u32 ans, [gbl], %r0;
    atom.add.noftz.f16x2 d, [a], b;
    atom.add.noftz.f16   hd, [ha], hb;
    atom.global.cas.b16  hd, [ha], hb, hc;
</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="parallel-synchronization-and-communication-instructions-red"><a name="parallel-synchronization-and-communication-instructions-red" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-red" name="parallel-synchronization-and-communication-instructions-red" shape="rect">9.7.12.5.&nbsp;Parallel Synchronization and Communication Instructions: red</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">red</h5>
                                 <p class="p">Reduction operations on global and shared memory.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">red{.sem}{.scope}{.space}.op.type [a], b;

red{.sem}{.scope}{.space}.add.noftz.f16   [a], b;
red{.sem}{.scope}{.space}.add.noftz.f16x2 [a], b;

.space = { .global, .shared };
.sem =   {.relaxed, .release};
.scope = {.cta, .gpu, .sys};

.op =    { .and, .or, .xor,
           .add, .inc, .dec,
           .min, .max };
.type =  { .b32, .b64, .u32, .u64, .s32, .s64, .f32, .f64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Performs a reduction operation with operand <samp class="ph codeph">b</samp> and the value in
                                    location <samp class="ph codeph">a</samp>, and stores the result of the specified operation at
                                    location <samp class="ph codeph">a</samp>, overwriting the original value. Operand
                                    <samp class="ph codeph">a</samp> specifies a location in the specified state space. If no state
                                    space is given, perform the memory accesses using <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a>. Atomic
                                    operations may be used only with <samp class="ph codeph">.global</samp> and
                                    <samp class="ph codeph">.shared</samp> spaces and with generic addressing, where the address
                                    points to <samp class="ph codeph">.global</samp> or <samp class="ph codeph">.shared</samp> space.
                                 </p>
                                 <p class="p">The optional <samp class="ph codeph">.sem</samp> qualifier specifies a memory
                                    synchronizing effect as described in the <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>.
                                    If the <samp class="ph codeph">.sem</samp> qualifier is absent, <samp class="ph codeph">.relaxed</samp> is
                                    assumed by default.
                                 </p>
                                 <p class="p">The optional <samp class="ph codeph">.scope</samp> qualifier specifies the set of
                                    threads that can directly observe the memory synchronizing effect of this operation,
                                    as described in the <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>.
                                 </p>
                                 <p class="p">Two atomic operations {<samp class="ph codeph">atom</samp> or <samp class="ph codeph">red</samp>}
                                    are performed atomically with respect to each other only if each operation specifies
                                    a scope that includes the other. When this condition is not met, each operation
                                    observes the other operation being performed as if it were split into a read
                                    followed by a dependent write.
                                 </p>
                                 <p class="p">A <samp class="ph codeph">red.f16x2</samp> instruction accesses two <samp class="ph codeph">.f16</samp> elements
                                    from adjacent locations in memory.  The above atomicity is guaranteed separately for
                                    each of these two <samp class="ph codeph">.f16</samp> elements; the entire
                                    <samp class="ph codeph">red.f16x2</samp> is not guaranteed to be atomic as a single 32-bit
                                    access.
                                 </p>
                                 <p class="p">If no scope is specified, the reduction operation is performed with
                                    <samp class="ph codeph">.gpu</samp> scope.
                                 </p>
                                 <p class="p">For sm_6x and earlier architectures, <samp class="ph codeph">red</samp> operations on
                                    <samp class="ph codeph">.shared</samp> state space do not guarantee atomicity with respect to
                                    normal store instructions to the same address. It is the programmer's responsibility
                                    to guarantee correctness of programs that use shared memory reduction instructions,
                                    e.g., by inserting barriers between normal stores and reduction operations to a
                                    common address, or by using <samp class="ph codeph">atom.exch</samp> to store to locations
                                    accessed by other reduction operations.
                                 </p>
                                 <p class="p"> Supported addressing modes for
                                    operand <samp class="ph codeph">a</samp> and alignment requirements are described in <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a></p>
                                 <p class="p">The bit-size operations are <samp class="ph codeph">.and</samp>, <samp class="ph codeph">.or</samp>, and
                                    <samp class="ph codeph">.xor</samp>.
                                 </p>
                                 <p class="p">The integer operations are <samp class="ph codeph">.add</samp>, <samp class="ph codeph">.inc</samp>,
                                    <samp class="ph codeph">.dec</samp>, <samp class="ph codeph">.min</samp>, <samp class="ph codeph">.max</samp>. The
                                    <samp class="ph codeph">.inc</samp> and <samp class="ph codeph">.dec</samp> operations return a result in the
                                    range <samp class="ph codeph">[0..b]</samp>.
                                 </p>
                                 <p class="p">The floating-point operation <samp class="ph codeph">.add</samp> operation rounds to nearest even.
                                    Current implementation of <samp class="ph codeph">red.add.f32</samp> on global memory flushes
                                    subnormal inputs and results to sign-preserving zero; whereas
                                    <samp class="ph codeph">red.add.f32</samp> on shared memory supports subnormal inputs and results
                                    and doesn't flush them to zero.
                                 </p>
                                 <p class="p"><samp class="ph codeph">red.add.f16</samp> and <samp class="ph codeph">red.add.f16x2</samp>
                                    operation requires the <samp class="ph codeph">.noftz</samp> qualifier;
                                    it preserves subnormal inputs and results, and does not
                                    flush them to zero.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">*a = operation(*a, b);

where
    inc(r, s) = (r &gt;= s) ? 0 : r+1;
    dec(r, s) = (r==0 || r &gt; s)  ? s : r-1;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.2.</p>
                                 <p class="p"><samp class="ph codeph">red.add.f32</samp> and <samp class="ph codeph">red.shared.add.u64</samp> introduced in
                                    PTX ISA 2.0.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">red.{and,or,xor,min,max}</samp> introduced in PTX ISA 3.1. 
                                 </p>
                                 <p class="p"><samp class="ph codeph">red.add.f64</samp> introduced in PTX ISA 5.0.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.scope</samp> qualifier introduced in PTX ISA 5.0.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.sem</samp> qualifier introduced in PTX ISA
                                    version 6.0.
                                 </p>
                                 <p class="p"><samp class="ph codeph">red.add.noftz.f16x2</samp> introduced in PTX ISA 6.2.
                                 </p>
                                 <p class="p"><samp class="ph codeph">red.add.noftz.f16</samp> introduced in PTX ISA 6.3.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">red.global</samp> requires <samp class="ph codeph">sm_11</samp> or higher
                                 </p>
                                 <p class="p"><samp class="ph codeph">red.shared</samp> requires <samp class="ph codeph">sm_12</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">red.global.add.u64</samp> requires <samp class="ph codeph">sm_12</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">red.shared.add.u64</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p">64-bit <samp class="ph codeph">red.{and,or.xor,min,max}</samp> require <samp class="ph codeph">sm_32</samp> or
                                    higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">red.add.f32</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">red.add.f64</samp> requires <samp class="ph codeph">sm_60</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.scope</samp> qualifier requires <samp class="ph codeph">sm_60</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">.sem</samp> qualifier requires <samp class="ph codeph">sm_70</samp> or higher.
                                 </p>
                                 <p class="p">Use of generic addressing requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">red.add.noftz.f16x2</samp> requires <samp class="ph codeph">sm_60</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">red.add.ftz.f16</samp> requires <samp class="ph codeph">sm_70</samp> or higher.
                                 </p>
                                 <p class="p">Per-element atomicity of <samp class="ph codeph">red.f16x2</samp> clarified in PTX ISA version 6.3, with
                                    retrospective effect from PTX ISA version 6.2
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    red.global.add.s32  [a],1;
    red.shared.max.u32  [x+4],0;
    @p  red.global.and.b32  [p],my_val;
    red.global.sys.add.u32 [a], 1;
    red.global.acquire.sys.add.u32 [gbl], 1;
    red.add.noftz.f16x2 [a], b;
</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="parallel-synchronization-and-communication-instructions-vote"><a name="parallel-synchronization-and-communication-instructions-vote" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-vote" name="parallel-synchronization-and-communication-instructions-vote" shape="rect">9.7.12.6.&nbsp;Parallel Synchronization and Communication Instructions: vote (deprecated)</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">vote (deprecated)</h5>
                                 <p class="p">Vote across thread group.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">vote.mode.pred  d, {!}a;
vote.ballot.b32 d, {!}a;  // 'ballot' form, returns bitmask

.mode = { .all, .any, .uni };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Deprecation Note</h5>
                                 <div class="p">The <samp class="ph codeph">vote</samp> instruction without a <samp class="ph codeph">.sync</samp>
                                    qualifier is deprecated in PTX ISA version 6.0.
                                    
                                    <ul class="ul">
                                       <li class="li">Support for this instruction with <samp class="ph codeph">.target</samp>
                                          lower than <samp class="ph codeph">sm_70</samp> may be removed in a future
                                          PTX ISA version.
                                       </li>
                                    </ul>
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Removal Note</h5>
                                 <p class="p">Support for <samp class="ph codeph">vote</samp> instruction without a <samp class="ph codeph">.sync</samp>
                                    qualifier is removed in PTX ISA version 6.4 for <samp class="ph codeph">.target</samp><samp class="ph codeph">sm_70</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p">Performs a reduction of the source predicate across all active threads in a warp. The
                                    destination predicate value is the same across all threads in the warp.
                                 </p>
                                 <div class="p">The reduction modes are:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.all</samp></dt>
                                       <dd class="dd"><samp class="ph codeph">True</samp> if source predicate is <samp class="ph codeph">True</samp> for all
                                          active threads in warp. Negate the source predicate to compute
                                          <samp class="ph codeph">.none</samp>.
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.any</samp></dt>
                                       <dd class="dd"><samp class="ph codeph">True</samp> if source predicate is <samp class="ph codeph">True</samp> for some
                                          active thread in warp. Negate the source predicate to compute
                                          <samp class="ph codeph">.not_all</samp>.
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.uni</samp></dt>
                                       <dd class="dd"><samp class="ph codeph">True</samp> if source predicate has the same value in all active
                                          threads in warp.  Negating the source predicate also computes
                                          <samp class="ph codeph">.uni</samp>.
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">In the <dfn class="term">ballot</dfn> form, <samp class="ph codeph">vote.ballot.b32</samp> simply copies the
                                    predicate from each thread in a warp into the corresponding bit position of
                                    destination register <samp class="ph codeph">d</samp>, where the bit position corresponds to the
                                    thread's lane id.
                                 </p>
                                 <p class="p">An inactive thread in warp will contribute a 0 for its entry when participating
                                    in <samp class="ph codeph">vote.ballot.b32</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.2. </p>
                                 <p class="p">Deprecated in PTX ISA version 6.0 in favor of <samp class="ph codeph">vote.sync</samp>.
                                 </p>
                                 <p class="p">Not supported in PTX ISA version 6.4 for .target <samp class="ph codeph">sm_70</samp> or
                                    higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">vote</samp> requires <samp class="ph codeph">sm_12</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">vote.ballot.b32</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                                 <p class="p"><samp class="ph codeph">vote</samp> is not supported on <samp class="ph codeph">sm_70</samp> or higher starting
                                    PTX ISA version 6.4.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Release Notes</h5>
                                 <p class="p"> Note that vote applies to threads in a single warp, not across an entire CTA.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    vote.all.pred    p,q;
    vote.uni.pred    p,q;
    vote.ballot.b32  r1,p;  // get 'ballot' across warp</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="parallel-synchronization-and-communication-instructions-vote-sync"><a name="parallel-synchronization-and-communication-instructions-vote-sync" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-vote-sync" name="parallel-synchronization-and-communication-instructions-vote-sync" shape="rect">9.7.12.7.&nbsp;Parallel Synchronization and Communication Instructions: vote.sync</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">vote.sync</h5>
                                 <p class="p">Vote across thread group.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">vote.sync.mode.pred  d, {!}a, membermask;
vote.sync.ballot.b32 d, {!}a, membermask;  // 'ballot' form, returns bitmask

.mode = { .all, .any, .uni };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p"><samp class="ph codeph">vote.sync</samp> will cause executing thread to wait until all non-exited
                                    threads corresponding to <samp class="ph codeph">membermask</samp> have executed
                                    <samp class="ph codeph">vote.sync</samp> with the same qualifiers and same
                                    <samp class="ph codeph">membermask</samp> value before resuming execution.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">membermask</samp> specifies a 32-bit integer which is a mask
                                    indicating threads participating in this instruction where the bit position
                                    corresponds to thread’s <samp class="ph codeph">laneid</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">vote.sync</samp> performs a reduction of the source predicate across all
                                    non-exited threads in <samp class="ph codeph">membermask</samp>. The destination predicate value
                                    is the same across all threads in the <samp class="ph codeph">membermask</samp>.
                                 </p>
                                 <div class="p">The reduction modes are:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.all</samp></dt>
                                       <dd class="dd"><samp class="ph codeph">True</samp> if source predicate is <samp class="ph codeph">True</samp> for all
                                          non-exited threads in <samp class="ph codeph">membermask</samp>. Negate the source
                                          predicate to compute <samp class="ph codeph">.none</samp>.
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.any</samp></dt>
                                       <dd class="dd"><samp class="ph codeph">True</samp> if source predicate is <samp class="ph codeph">True</samp> for some
                                          thread in <samp class="ph codeph">membermask</samp>. Negate the source predicate to
                                          compute <samp class="ph codeph">.not_all</samp>.
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.uni</samp></dt>
                                       <dd class="dd"><samp class="ph codeph">True</samp> if source predicate has the same value in all
                                          non-exited threads in <samp class="ph codeph">membermask</samp>.  Negating the source
                                          predicate also computes <samp class="ph codeph">.uni</samp>.
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">In the <dfn class="term">ballot</dfn> form, <samp class="ph codeph">vote.sync.ballot.b32</samp> simply copies
                                    the predicate from each thread in <samp class="ph codeph">membermask</samp> into the corresponding
                                    bit position of destination register <samp class="ph codeph">d</samp>, where the bit position
                                    corresponds to the thread's lane id.
                                 </p>
                                 <p class="p">A thread not specified in <samp class="ph codeph">membermask</samp> will contribute a 0 for its
                                    entry in <samp class="ph codeph">vote.sync.ballot.b32</samp>.
                                 </p>
                                 <p class="p">The behavior of <samp class="ph codeph">vote.sync</samp> is undefined if the executing thread is
                                    not in the <samp class="ph codeph">membermask</samp>.
                                 </p>
                                 <div class="note note"><span class="notetitle">Note:</span> For .target <samp class="ph codeph">sm_6x</samp> or below, all threads in
                                    <samp class="ph codeph">membermask</samp> must execute the same <samp class="ph codeph">vote.sync</samp>
                                    instruction in convergence, and only threads belonging to some
                                    <samp class="ph codeph">membermask</samp> can be active when the <samp class="ph codeph">vote.sync</samp>
                                    instruction is executed.  Otherwise, the behavior is undefined.
                                 </div>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 6.0. </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    vote.sync.all.pred    p,q,0xffffffff;
    vote.sync.ballot.b32  r1,p,0xffffffff;  // get 'ballot' across warp</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="parallel-synchronization-and-communication-instructions-match-sync"><a name="parallel-synchronization-and-communication-instructions-match-sync" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-match-sync" name="parallel-synchronization-and-communication-instructions-match-sync" shape="rect">9.7.12.8.&nbsp;Parallel Synchronization and Communication Instructions: match.sync</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">match.sync</h5>
                                 <p class="p">Broadcast and compare a value across threads in warp.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">match.any.sync.type  d, a, membermask;
match.all.sync.type  d[|p], a, membermask;

.type = { .b32, .b64 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p"><samp class="ph codeph">match.sync</samp> will cause executing thread to wait until all non-exited
                                    threads from <samp class="ph codeph">membermask</samp> have executed <samp class="ph codeph">match.sync</samp>
                                    with the same qualifiers and same <samp class="ph codeph">membermask</samp> value before resuming
                                    execution.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">membermask</samp> specifies a 32-bit integer which is a mask
                                    indicating threads participating in this instruction where the bit position
                                    corresponds to thread’s laneid.
                                 </p>
                                 <p class="p"><samp class="ph codeph">match.sync</samp> performs broadcast and compare of operand
                                    <samp class="ph codeph">a</samp> across all non-exited threads in <samp class="ph codeph">membermask</samp> and
                                    sets destination <samp class="ph codeph">d</samp> and optional predicate <samp class="ph codeph">p</samp> based
                                    on mode.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">a</samp> has instruction type and <samp class="ph codeph">d</samp> has
                                    <samp class="ph codeph">.b32</samp> type.
                                 </p>
                                 <p class="p">Destination <samp class="ph codeph">d</samp> is a 32-bit mask where bit position in mask
                                    corresponds to thread’s laneid.
                                 </p>
                                 <div class="p">The matching operation modes are:
                                    
                                    <dl class="dl">
                                       <dt class="dt dlterm"><samp class="ph codeph">.all</samp></dt>
                                       <dd class="dd"><samp class="ph codeph">d</samp> is set to mask corresponding to non-exited threads in
                                          <samp class="ph codeph">membermask</samp> if all non-exited threads in
                                          <samp class="ph codeph">membermask</samp> have same value of operand <samp class="ph codeph">a</samp>;
                                          otherwise <samp class="ph codeph">d</samp> is set to 0. Optionally predicate
                                          <samp class="ph codeph">p</samp> is set to true if all non-exited threads in
                                          <samp class="ph codeph">membermask</samp> have same value of operand <samp class="ph codeph">a</samp>;
                                          otherwise <samp class="ph codeph">p</samp> is set to false.
                                       </dd>
                                       <dt class="dt dlterm"><samp class="ph codeph">.any</samp></dt>
                                       <dd class="dd"><samp class="ph codeph">d</samp> is set to mask of non-exited threads in
                                          <samp class="ph codeph">membermask</samp> that have same value of operand
                                          <samp class="ph codeph">a</samp>.
                                       </dd>
                                    </dl>
                                 </div>
                                 <p class="p">The behavior of <samp class="ph codeph">match.sync</samp> is undefined if the executing thread is
                                    not in the <samp class="ph codeph">membermask</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 6.0. </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_70</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Release Notes</h5>
                                 <p class="p"> Note that <samp class="ph codeph">match.sync</samp> applies to threads in a single warp, not across an
                                    entire CTA.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    match.any.sync.b32    d, a, 0xffffffff;
    match.all.sync.b64    d|p, a, mask;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="parallel-synchronization-and-communication-instructions-activemask"><a name="parallel-synchronization-and-communication-instructions-activemask" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-activemask" name="parallel-synchronization-and-communication-instructions-activemask" shape="rect">9.7.12.9.&nbsp;Parallel Synchronization and Communication Instructions: activemask</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">activemask</h5>
                                 <p class="p">Queries the active threads within a warp.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">activemask.b32 d;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p"><samp class="ph codeph">activemask</samp> queries predicated-on active threads from the executing
                                    warp and sets the destination <samp class="ph codeph">d</samp> with 32-bit integer mask where bit position
                                    in the mask corresponds to the thread’s <samp class="ph codeph">laneid</samp>.
                                 </p>
                                 <p class="p">Destination <samp class="ph codeph">d</samp> is a 32-bit destination register.
                                 </p>
                                 <p class="p">An active thread will contribute 1 for its entry in the result and exited or inactive
                                    or predicated-off thread will contribute 0 for its entry in the result.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 6.2. </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    activemask.b32  %r1;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="parallel-synchronization-and-communication-instructions-redux-sync"><a name="parallel-synchronization-and-communication-instructions-redux-sync" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-redux-sync" name="parallel-synchronization-and-communication-instructions-redux-sync" shape="rect">9.7.12.10.&nbsp;Parallel Synchronization and Communication Instructions: redux.sync</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">redux.sync</h5>
                                 <p class="p">Perform reduction operation on the data from each predicated active thread in the
                                    thread group.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">redux.sync.op.type dst, src, membermask;
.op   = {.add, .min, .max}
.type = {.u32, .s32}

redux.sync.op.b32 dst, src, membermask;
.op   = {.and, .or, .xor}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description </h5>
                                 <p class="p"><samp class="ph codeph">redux.sync</samp> will cause the executing thread to wait until all
                                    non-exited threads corresponding to <samp class="ph codeph">membermask</samp> have executed
                                    <samp class="ph codeph">redux.sync</samp> with the same qualifiers and same
                                    <samp class="ph codeph">membermask</samp> value before resuming execution.
                                 </p>
                                 <p class="p">Operand <samp class="ph codeph">membermask</samp> specifies a 32-bit integer which is a mask
                                    indicating threads participating in this instruction where the bit position
                                    corresponds to thread’s <samp class="ph codeph">laneid</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">redux.sync</samp> performs a reduction operation <samp class="ph codeph">.op</samp> of
                                    the 32 bit source register <samp class="ph codeph">src</samp> across all non-exited threads in the
                                    <samp class="ph codeph">membermask</samp>. The result of the reduction operation is written to the
                                    32 bit destination register <samp class="ph codeph">dst</samp>.
                                 </p>
                                 <p class="p">Reduction operation can be one of the bitwise operation in <samp class="ph codeph">.and</samp>,
                                    <samp class="ph codeph">.or</samp>, <samp class="ph codeph">.xor</samp> or arithmetic operation in
                                    <samp class="ph codeph">.add</samp>, <samp class="ph codeph">.min</samp> , <samp class="ph codeph">.max</samp>.
                                 </p>
                                 <p class="p">For the <samp class="ph codeph">.add</samp> operation result is truncated to 32 bits.
                                 </p>
                                 <p class="p">The behavior of <samp class="ph codeph">redux.sync</samp> is undefined if the executing thread is
                                    not in the <samp class="ph codeph">membermask</samp>.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 7.0. </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Release Notes</h5>
                                 <p class="p">Note that <samp class="ph codeph">redux.sync</samp> applies to threads in a single warp, not across an
                                    entire CTA.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    .reg .b32 dst, src, init, mask;
    redux.sync.s32.add dst, src, 0xff;
    redux.sync.b32.xor dst, src, mask;</pre></div>
                           </div>
                        </div>
                        <div class="topic concept nested3" id="parallel-synchronization-and-communication-instructions-mbarrier"><a name="parallel-synchronization-and-communication-instructions-mbarrier" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-mbarrier" name="parallel-synchronization-and-communication-instructions-mbarrier" shape="rect">9.7.12.11.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier</a></h3>
                           <div class="body conbody">
                              <div class="p"><samp class="ph codeph">mbarrier</samp> is a barrier created in shared memory that supports :
                                 
                                 <ul class="ul">
                                    <li class="li">Synchronizing threads in a CTA</li>
                                    <li class="li">Waiting for completion of asynchronous
                                       <a class="xref" href="index.html#data-movement-and-conversion-instructions-cp-async" shape="rect">cp.async
                                          </a> operations initiated by a thread and making them visible to other
                                       threads.
                                    </li>
                                 </ul>
                              </div>
                              <div class="p">An <dfn class="term">mbarrier object</dfn> is an opaque object in memory which can be initialized
                                 and invalidated using :
                                 
                                 <ul class="ul">
                                    <li class="li"><samp class="ph codeph">mbarrier.init</samp></li>
                                    <li class="li"><samp class="ph codeph">mbarrier.inval</samp></li>
                                 </ul>
                              </div>
                              <div class="p">Operations supported on <dfn class="term">mbarrier object</dfn>s are :
                                 
                                 <ul class="ul">
                                    <li class="li"><samp class="ph codeph">mbarrier.arrive</samp></li>
                                    <li class="li"><samp class="ph codeph">mbarrier.arrive_drop</samp></li>
                                    <li class="li"><samp class="ph codeph">mbarrier.test_wait</samp></li>
                                    <li class="li"><samp class="ph codeph">mbarrier.pending_count</samp></li>
                                    <li class="li"><samp class="ph codeph">cp.async.mbarrier.arrive</samp></li>
                                 </ul>
                              </div>
                              <p class="p">Performing any <dfn class="term">mbarrier</dfn> operation except <samp class="ph codeph">mbarrier.init</samp>
                                 on an uninitialized <dfn class="term">mbarrier object</dfn> results in undefined behaviour.
                              </p>
                              <p class="p">Unlike <samp class="ph codeph">bar</samp>/<samp class="ph codeph">barrier</samp> instructions which can access a
                                 limited number of barriers per CTA, <dfn class="term">mbarrier objects</dfn> are used defined and
                                 are only limited by the total shared memory size available.
                              </p>
                           </div>
                           <div class="topic concept nested4" id="parallel-synchronization-and-communication-instructions-mbarrier-size-alignment"><a name="parallel-synchronization-and-communication-instructions-mbarrier-size-alignment" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-size-alignment" name="parallel-synchronization-and-communication-instructions-mbarrier-size-alignment" shape="rect">9.7.12.11.1.&nbsp;Size and alignment of mbarrier object</a></h3>
                              <div class="body conbody">
                                 <p class="p">An mbarrier object is an opaque object with the following type and alignment requirements :</p>
                                 <div class="tablenoborder"><a name="parallel-synchronization-and-communication-instructions-mbarrier-size-alignment__mbarrier-object-size-alignment" shape="rect">
                                       <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="parallel-synchronization-and-communication-instructions-mbarrier-size-alignment__mbarrier-object-size-alignment" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="33.33333333333333%" id="d54e37918" rowspan="1" colspan="1">Type</th>
                                             <th class="entry" valign="top" width="33.33333333333333%" id="d54e37921" rowspan="1" colspan="1">Alignment (bytes)</th>
                                             <th class="entry" valign="top" width="33.33333333333333%" id="d54e37924" rowspan="1" colspan="1">Memory space</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="33.33333333333333%" headers="d54e37918" rowspan="1" colspan="1"><samp class="ph codeph">.b64</samp></td>
                                             <td class="entry" valign="top" width="33.33333333333333%" headers="d54e37921" rowspan="1" colspan="1">8</td>
                                             <td class="entry" valign="top" width="33.33333333333333%" headers="d54e37924" rowspan="1" colspan="1"><samp class="ph codeph">.shared</samp></td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="parallel-synchronization-and-communication-instructions-mbarrier-contents"><a name="parallel-synchronization-and-communication-instructions-mbarrier-contents" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-contents" name="parallel-synchronization-and-communication-instructions-mbarrier-contents" shape="rect">9.7.12.11.2.&nbsp;Contents of the mbarrier object</a></h3>
                              <div class="body conbody">
                                 <div class="p">An opaque <dfn class="term">mbarrier object</dfn> keeps track of the following information :
                                    
                                    <ul class="ul">
                                       <li class="li">Current phase of the <dfn class="term">mbarrier object</dfn></li>
                                       <li class="li">Count of pending arrivals for the current phase of the <dfn class="term">mbarrier object</dfn></li>
                                       <li class="li">Count of expected arrivals for the next phase of the <dfn class="term">mbarrier object</dfn></li>
                                    </ul>
                                 </div>
                                 <p class="p">An <dfn class="term">mbarrier object</dfn> progresses through a sequence of phases where each phase is
                                    defined by threads performing an expected number of <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">arrive-on</a>
                                    operations.
                                    
                                 </p>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="parallel-synchronization-and-communication-instructions-mbarrier-arrive-on"><a name="parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" name="parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">9.7.12.11.3.&nbsp;Arrive-on operation on mbarrier object</a></h3>
                              <div class="body conbody">
                                 <div class="p">An <dfn class="term">arrive-on</dfn> operation, with an optional <em class="ph i">count</em> argument, on an <dfn class="term">mbarrier object
                                       </dfn> consists of the following 2 steps :
                                    
                                    <ul class="ul">
                                       <li class="li">
                                          <p class="p">mbarrier signalling :</p>
                                          <p class="p">Signals the arrival of the executing thread OR completion of the
                                             asynchronous copy operations initiated by the executing thread on the
                                             <dfn class="term">mbarrier object</dfn>. As a result of this, the pending arrival
                                             count is decremented by <em class="ph i">count</em>. If the <em class="ph i">count</em> argument is
                                             not specified, then it defaults to 1.
                                             
                                          </p>
                                       </li>
                                       <li class="li">
                                          <p class="p">mbarrier completing the current phase :</p>
                                          <div class="p">If the count of the pending arrivals has reached zero then :
                                             
                                             <ul class="ul">
                                                <li class="li">the <dfn class="term">mbarrier object</dfn> completes the current phase and
                                                   transitions to the next phase and
                                                </li>
                                                <li class="li">the pending arrival count is reinitialized to the
                                                   expected arrival count
                                                </li>
                                             </ul>
                                             
                                             In other words, if all the pending arrivals of the <dfn class="term">mbarrier object
                                                </dfn> have happened, the <dfn class="term">mbarrier object</dfn> gets reinitialized
                                             so that it can be immediately reused and the <dfn class="term">mbarrier object</dfn>
                                             transitions to the next phase.
                                             
                                          </div>
                                       </li>
                                    </ul>
                                 </div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="parallel-synchronization-and-communication-instructions-mbarrier-init"><a name="parallel-synchronization-and-communication-instructions-mbarrier-init" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-init" name="parallel-synchronization-and-communication-instructions-mbarrier-init" shape="rect">9.7.12.11.4.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.init</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">mbarrier.init</h6>
                                    <p class="p">Initialize the <dfn class="term">mbarrier object</dfn>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">mbarrier.init{.shared}.b64 [addr], count;</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description</h6>
                                    <p class="p"><samp class="ph codeph">mbarrier.init</samp> initializes the <dfn class="term">mbarrier object</dfn>
                                       at the location specified by the address operand <samp class="ph codeph">addr</samp> with
                                       the unsigned 32-bit integer <samp class="ph codeph">count</samp>.
                                       The value of operand count must be in the range [1, 2<sup class="ph sup">20</sup> -1].
                                    </p>
                                    <div class="p">Initialization of the <dfn class="term">mbarrier object</dfn> involves :
                                       
                                       <ul class="ul">
                                          <li class="li">Initializing the phase.</li>
                                          <li class="li">Initializing the expected arrival count to <samp class="ph codeph">count</samp>.
                                          </li>
                                          <li class="li">Initializing the pending arrival count to <samp class="ph codeph">count</samp>.
                                          </li>
                                       </ul>
                                    </div>
                                    <p class="p">If no state space is specified then <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a> is
                                       used. If the address specified by <samp class="ph codeph">addr</samp> does not fall within
                                       the address window of <samp class="ph codeph">.shared</samp> state space then the behavior
                                       is undefined.
                                    </p>
                                    <p class="p">Supported addressing modes for operand <samp class="ph codeph">addr</samp> is as described in
                                       <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a>. Alignment for operand <samp class="ph codeph">addr</samp>
                                       is as described in the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-size-alignment" shape="rect">Size and alignment of mbarrier object</a>.
                                    </p>
                                    <p class="p">Initialization of an <dfn class="term">mbarrier object</dfn> is treated similar to a
                                       <samp class="ph codeph">.relaxed</samp> write operation in <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 7.0.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">.shared .b64 shMem, shMem2;
.reg    .b64 addr;
.reg    .b32 %r1;

cvta.shared.u64          addr, shMem2;
mbarrier.init.b64        [addr],   %r1;
bar.sync                 0;
// ... other mbarrier operations on addr

mbarrier.init.shared.b64 [shMem], 12;
bar.sync                 0;
// ... other mbarrier operations on shMem</pre></div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="parallel-synchronization-and-communication-instructions-mbarrier-inval"><a name="parallel-synchronization-and-communication-instructions-mbarrier-inval" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-inval" name="parallel-synchronization-and-communication-instructions-mbarrier-inval" shape="rect">9.7.12.11.5.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.inval</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">mbarrier.inval</h6>
                                    <p class="p">Invalidates the <dfn class="term">mbarrier object</dfn>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">mbarrier.inval{.shared}.b64 [addr];</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description</h6>
                                    <p class="p"><samp class="ph codeph">mbarrier.inval</samp> invalidates the <dfn class="term">mbarrier object</dfn>
                                       at the location specified by the address operand <samp class="ph codeph">addr</samp>.
                                    </p>
                                    <p class="p">An <dfn class="term">mbarrier object</dfn> must be invalidated before using its memory
                                       location for any other purpose.
                                    </p>
                                    <p class="p">Performing any <dfn class="term">mbarrier</dfn> operation except <samp class="ph codeph">mbarrier.init</samp>
                                       on an invalidated mbarrier object results in undefined behaviour.
                                    </p>
                                    <p class="p">If no state space is specified then <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a> is
                                       used. If the address specified by <samp class="ph codeph">addr</samp> does not fall within
                                       the address window of <samp class="ph codeph">.shared</samp> state space then the behavior
                                       is undefined.
                                    </p>
                                    <p class="p">Supported addressing modes for operand <samp class="ph codeph">addr</samp> is as described in
                                       <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a>. Alignment for operand <samp class="ph codeph">addr</samp>
                                       is as described in the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-size-alignment" shape="rect">Size and alignment of mbarrier object</a>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 7.0.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">.shared .b64 shmem;
.reg    .b64 addr;
.reg    .b32 %r1;
.reg    .pred t0;

// Example 1 :
bar.sync                      0;
@t0 mbarrier.init.b64     [addr], %r1;
// ... other mbarrier operations on addr
bar.sync                      0;
@t0 mbarrier.inval.b64    [addr];


// Example 2 :
bar.sync                      0;
mbarrier.init.shared.b64      [shmem], 12;
// ... other mbarrier operations on shmem
bar.sync                      0;
@t0 mbarrier.inval.shared.b64 [shmem];

// shmem can be reused here for unrelated use :
bar.sync                      0;
st.shared.b64                 [shmem], ...;

// shmem can be re-initialized as mbarrier object :
bar.sync                      0;
@t0 mbarrier.init.shared.b64  [shmem], 24;
// ... other mbarrier operations on shmem
bar.sync                      0;
@t0 mbarrier.inval.shared.b64 [shmem];</pre></div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="parallel-synchronization-and-communication-instructions-mbarrier-arrive"><a name="parallel-synchronization-and-communication-instructions-mbarrier-arrive" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-arrive" name="parallel-synchronization-and-communication-instructions-mbarrier-arrive" shape="rect">9.7.12.11.6.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.arrive</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">mbarrier.arrive</h6>
                                    <p class="p">Performs <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">arrive-on
                                          operation</a> on the <dfn class="term">mbarrier object</dfn>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">mbarrier.arrive{.shared}.b64 state, [addr];
mbarrier.arrive.noComplete{.shared}.b64 state, [addr], count;</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description</h6>
                                    <p class="p">A thread executing <samp class="ph codeph">mbarrier.arrive</samp> performs an <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">
                                          arrive-on</a> operation on the <dfn class="term">mbarrier object</dfn> at the location
                                       specified by the address operand <samp class="ph codeph">addr</samp>. The 32-bit
                                       unsigned integer operand <samp class="ph codeph">count</samp> specifies the <em class="ph i">count</em>
                                       argument to the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">
                                          arrive-on </a> operation.
                                    </p>
                                    <p class="p">If no state space is specified then <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a> is
                                       used. If the address specified by <samp class="ph codeph">addr</samp> does not fall within
                                       the address window of <samp class="ph codeph">.shared</samp> state space then the
                                       behavior is undefined.
                                    </p>
                                    <p class="p">Supported addressing modes for operand <samp class="ph codeph">addr</samp> is as described in
                                       <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a>. Alignment for operand <samp class="ph codeph">addr</samp>
                                       is as described in the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-size-alignment" shape="rect">Size and alignment of mbarrier object</a>.
                                    </p>
                                    <p class="p">When the argument <samp class="ph codeph">count</samp> is specified, the modifier
                                       <samp class="ph codeph">.noComplete</samp> is required. A <samp class="ph codeph">mbarrier.arrive</samp>
                                       operation with <samp class="ph codeph">.noComplete</samp> qualifier must not cause the
                                       <samp class="ph codeph">mbarrier</samp> to complete its current phase, otherwise the
                                       behavior is undefined.
                                    </p>
                                    <p class="p">The value of the operand <samp class="ph codeph">count</samp> must be in the range
                                       [1, 2<sup class="ph sup">20</sup> -1].
                                    </p>
                                    <p class="p"><samp class="ph codeph">mbarrier.arrive</samp> returns an opaque 64-bit register
                                       containing the phase of the <dfn class="term">mbarrier object</dfn> prior to the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">arrive-on
                                          operation</a> in the destination operand <samp class="ph codeph">state.</samp> Contents of
                                       the <samp class="ph codeph">state</samp> operand are implementation specific.
                                    </p>
                                    <p class="p">The <samp class="ph codeph">state</samp> register returned by
                                       <samp class="ph codeph">mbarrier.arrive</samp> is needed by the subsequent
                                       <samp class="ph codeph">mbarrier.test_wait</samp> instruction.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 7.0.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">.reg .b32 cnt;
.reg .b64 %r&lt;3&gt;, addr;
.shared .b64 shMem, shMem2;

cvta.shared.u64          addr, shMem2;

mbarrier.arrive.shared.b64     %r0, [shMem];
mbarrier.arrive.noComplete.b64 %r1, [addr], 2;
mbarrier.arrive.noComplete.b64 %r2, [addr], cnt;</pre></div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="parallel-synchronization-and-communication-instructions-mbarrier-arrive-drop"><a name="parallel-synchronization-and-communication-instructions-mbarrier-arrive-drop" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-arrive-drop" name="parallel-synchronization-and-communication-instructions-mbarrier-arrive-drop" shape="rect">9.7.12.11.7.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.arrive_drop</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">mbarrier.arrive_drop</h6>
                                    <p class="p">Decrements the expected count of the <dfn class="term">mbarrier object</dfn> and performs
                                       <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">
                                          arrive-on operation</a>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">mbarrier.arrive_drop{.shared}.b64 state, [addr];
mbarrier.arrive_drop.noComplete{.shared}.b64 state, [addr], count;</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description</h6>
                                    <div class="p">A thread executing <samp class="ph codeph">mbarrier.arrive_drop</samp> on the <dfn class="term">mbarrier
                                          object</dfn> at the location specified by the address operand <samp class="ph codeph">addr</samp>
                                       performs the following steps:
                                       
                                       <ul class="ul">
                                          <li class="li">Decrements the expected arrival count of the <dfn class="term">mbarrier object</dfn> by the
                                             value specified by the 32-bit integer operand <samp class="ph codeph">count</samp>. If
                                             <samp class="ph codeph">count</samp> operand is not specified, it defaults to 1.
                                          </li>
                                          <li class="li">Performs an <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">
                                                arrive-on operation</a> on the <dfn class="term">mbarrier object</dfn>. The operand <samp class="ph codeph">count
                                                </samp> specifies the <em class="ph i">count</em> argument to the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">
                                                arrive-on operation</a>.
                                          </li>
                                       </ul>
                                    </div>
                                    <p class="p">The decrement done in the expected arrivals count of the <dfn class="term">mbarrier object</dfn>
                                       will be for all the subsequent phases of the <dfn class="term">mbarrier object</dfn>.
                                    </p>
                                    <p class="p">If no state space is specified then <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a> is
                                       used. If the address specified by <samp class="ph codeph">addr</samp> does not fall within
                                       the address window of <samp class="ph codeph">.shared</samp> state space then the behavior
                                       is undefined.
                                    </p>
                                    <p class="p">Supported addressing modes for operand <samp class="ph codeph">addr</samp> is as described in
                                       <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a>. Alignment for operand <samp class="ph codeph">addr</samp>
                                       is as described in the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-size-alignment" shape="rect">Size and alignment of mbarrier object</a>.
                                    </p>
                                    <p class="p">When the argument <samp class="ph codeph">count</samp> is specified, the modifier
                                       <samp class="ph codeph">.noComplete</samp> is required. A <samp class="ph codeph">mbarrier.arrive_drop</samp>
                                       with <samp class="ph codeph">.noComplete</samp> qualifier must not complete the
                                       <samp class="ph codeph">mbarrier,</samp> otherwise the behavior is undefined.
                                    </p>
                                    <p class="p">The value of the operand <samp class="ph codeph">count</samp> must be in the range
                                       [1, 2<sup class="ph sup">20</sup>-1].
                                    </p>
                                    <p class="p">A thread that wants to either exit or opt out of participating in the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">
                                          arrive-on operation</a> can use <samp class="ph codeph">mbarrier.arrive_drop</samp> to drop
                                       itself from the <samp class="ph codeph">mbarrier</samp>.
                                    </p>
                                    <p class="p"><samp class="ph codeph">mbarrier.arrive_drop</samp> returns an opaque 64-bit register
                                       containing the phase of the <dfn class="term">mbarrier object</dfn> prior to the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">
                                          arrive-on operation</a> in the destination operand
                                       <samp class="ph codeph">state</samp>. Contents of the returned state are
                                       implementation specific. Optionally, sink symbol <samp class="ph codeph">'_'</samp>
                                       can be used for the <samp class="ph codeph">state</samp> argument.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 7.0.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">.reg .b64 %r1;
.shared .b64 shMem;

@p mbarrier.arrive_drop.shared.b64 _, [shMem];
@p exit;
@p2 mbarrier.arrive_drop.noComplete.shared.b64 _, [shMem], %a;
@p2 exit;
..
@!p mbarrier.arrive.shared.b64   %r1, [shMem];
@!p mbarrier.test_wait.shared.b64  q, [shMem], %r1;</pre></div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="parallel-synchronization-and-communication-instructions-cp-async-mbarrier-arrive"><a name="parallel-synchronization-and-communication-instructions-cp-async-mbarrier-arrive" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-cp-async-mbarrier-arrive" name="parallel-synchronization-and-communication-instructions-cp-async-mbarrier-arrive" shape="rect">9.7.12.11.8.&nbsp;Parallel Synchronization and Communication Instructions: cp.async.mbarrier.arrive</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">cp.async.mbarrier.arrive</h6>
                                    <p class="p">Makes the <dfn class="term">mbarrier object</dfn> track all prior
                                       <a class="xref" href="index.html#data-movement-and-conversion-instructions-cp-async" shape="rect">cp.async</a>
                                       operations initiated by the executing thread.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">cp.async.mbarrier.arrive{.noinc}{.shared}.b64 [addr];</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description</h6>
                                    <p class="p"><samp class="ph codeph">cp.async.mbarrier.arrive</samp> causes the <dfn class="term">mbarrier object</dfn>
                                       at the location specified by the address operand <samp class="ph codeph">addr</samp> to track
                                       the completion of all prior <a class="xref" href="index.html#data-movement-and-conversion-instructions-cp-async" shape="rect">
                                          cp.async</a> operations initiated by the executing thread. When all prior
                                       <a class="xref" href="index.html#data-movement-and-conversion-instructions-cp-async" shape="rect">cp.async</a>
                                       operations initiated by the executing thread complete, an
                                       <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">
                                          arrive-on operation</a> with <em class="ph i">count</em> value of 1 is triggered on the
                                       <dfn class="term">mbarrier object</dfn>.
                                    </p>
                                    <p class="p">When <samp class="ph codeph">.noinc</samp> modifier is not specified, the pending count of the mbarrier
                                       object is incremented by 1 prior to the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">
                                          arrive-on operation</a>, resulting in a zero-net change for the pending count.
                                    </p>
                                    <p class="p">If no state space is specified then <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a> is
                                       used. If the address specified by <samp class="ph codeph">addr</samp> does not fall within
                                       the address window of <samp class="ph codeph">.shared</samp> state space then the behavior
                                       is undefined.
                                    </p>
                                    <p class="p">Supported addressing modes for operand <samp class="ph codeph">addr</samp> is as described in
                                       <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a>. Alignment for operand <samp class="ph codeph">addr</samp>
                                       is as described in the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-size-alignment" shape="rect">Size and alignment of mbarrier object</a>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 7.0.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">// Example 1: no .noinc
mbarrier.init.shared.b64 [shMem], threadCount;
....
cp.async.ca.shared.global [shard1], [gbl1], 4;
cp.async.cg.shared.global [shard2], [gbl2], 16;
....
// Absence of .noinc accounts for arrive-on from completion of prior cp.async operations.
// So mbarrier.init must only account for arrive-on from mbarrier.arrive.
cp.async.mbarrier.arrive.shared.b64 [shMem];
....
mbarrier.arrive.shared.b64 state, [shMem];

waitLoop:
mbarrier.test_wait.shared.b64 p, [shMem], state;
@!p bra waitLoop;



// Example 2: with .noinc

// Tracks arrive-on from mbarrier.arrive and cp.async.mbarrier.arrive.

// All threads participating in the mbarrier perform cp.async
mov.b32 copyOperationCnt, threadCount;

// 3 arrive-on operations will be triggered per-thread
mul.lo.u32 copyArrivalCnt, copyOperationCnt, 3;

add.u32 totalCount, threadCount, copyArrivalCnt;

mbarrier.init.shared.b64 [shMem], totalCount;
....
cp.async.ca.shared.global [shard1], [gbl1], 4;
cp.async.cg.shared.global [shard2], [gbl2], 16;
...
// Presence of .noinc requires mbarrier initalization to have accounted for arrive-on from cp.async
cp.async.mbarrier.arrive.noinc.shared.b64 [shMem]; // 1st instance
....
cp.async.ca.shared.global [shard3], [gbl3], 4;
cp.async.ca.shared.global [shard4], [gbl4], 16;
cp.async.mbarrier.arrive.noinc.shared.b64 [shMem]; // 2nd instance
....
cp.async.ca.shared.global [shard5], [gbl5], 4;
cp.async.cg.shared.global [shard6], [gbl6], 16;
cp.async.mbarrier.arrive.noinc.shared.b64 [shMem]; // 3rd and last instance
....
mbarrier.arrive.shared.b64 state, [shMem];

waitLoop:
mbarrier.test_wait.shared.b64 p, [shMem], state;
@!p bra waitLoop;</pre></div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="parallel-synchronization-and-communication-instructions-mbarrier-test-wait"><a name="parallel-synchronization-and-communication-instructions-mbarrier-test-wait" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-test-wait" name="parallel-synchronization-and-communication-instructions-mbarrier-test-wait" shape="rect">9.7.12.11.9.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.test_wait</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">mbarrier.test_wait</h6>
                                    <p class="p">Checks whether the <dfn class="term">mbarrier object</dfn> has completed the phase.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">mbarrier.test_wait{.shared}.b64 waitComplete, [addr], state;</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description</h6>
                                    <p class="p"><samp class="ph codeph">mbarrier.test_wait</samp> checks if the <dfn class="term">mbarrier object</dfn> has
                                       completed the phase as specified by the source operand <samp class="ph codeph">state</samp>. The
                                       <dfn class="term">mbarrier object</dfn> is at the location specified by the address operand
                                       <samp class="ph codeph">addr</samp>. In other words, <samp class="ph codeph">mbarrier.test_wait</samp> checks if
                                       all of the pending arrivals for the current phase of the <dfn class="term">mbarrier object</dfn>
                                       have happened.
                                    </p>
                                    <p class="p">The <dfn class="term">mbarrier object</dfn> must not have completed any subsequent phase than
                                       the phase specified by the <samp class="ph codeph">state</samp> source operand. Otherwise, the
                                       behavior is undefined.
                                    </p>
                                    <p class="p">The source operand <samp class="ph codeph">state</samp> must be the 64-bit register returned by a
                                       prior <samp class="ph codeph">mbarrier.arrive</samp> or <samp class="ph codeph">mbarrier.arrive_drop</samp>
                                       operation.
                                    </p>
                                    <p class="p"><samp class="ph codeph">mbarrier.test_wait</samp> does not block the executing thread and simply
                                       sets the destination predicate <samp class="ph codeph">waitComplete</samp> to <samp class="ph codeph">True</samp>
                                       if the <dfn class="term">mbarrier object</dfn> has completed the phase as specified by the
                                       <samp class="ph codeph">state</samp> source operand. The destination predicate
                                       <samp class="ph codeph">waitComplete</samp> is set to <samp class="ph codeph">False</samp> if the <dfn class="term">mbarrier
                                          object</dfn> is in the same phase as that specified by the <samp class="ph codeph">state</samp>
                                       source operand.
                                    </p>
                                    <p class="p">If no state space is specified then <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a> is used. If
                                       the address specified by <samp class="ph codeph">addr</samp> does not fall within the address
                                       window of <samp class="ph codeph">.shared</samp> state space then the behavior is undefined.
                                    </p>
                                    <p class="p">Supported addressing modes for operand <samp class="ph codeph">addr</samp> is as described in <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a>. Alignment for operand <samp class="ph codeph">addr</samp> is as
                                       described in the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-size-alignment" shape="rect">Size and alignment of mbarrier object</a>.
                                       
                                    </p>
                                    <div class="p">The following ordering of memory operations hold for the executing thread
                                       when <samp class="ph codeph">mbarrier.test_wait</samp> returns <samp class="ph codeph">True</samp> :
                                       
                                       <ol class="ol">
                                          <li class="li">All memory accesses (except
                                             <a class="xref" href="index.html#data-movement-and-conversion-instructions-cp-async" shape="rect">cp.async
                                                </a>) requested by the executing thread prior
                                             <samp class="ph codeph">mbarrier.arrive</samp> are performed and are visible to all the
                                             threads participating in the <samp class="ph codeph">mbarrier</samp> at
                                             <samp class="ph codeph">mbarrier.test_wait</samp>.
                                             
                                          </li>
                                          <li class="li">All <a class="xref" href="index.html#data-movement-and-conversion-instructions-cp-async" shape="rect">
                                                cp.async</a> operations requested by the executing thread prior to
                                             <samp class="ph codeph">cp.async.mbarrier.arrive</samp> are performed and made
                                             visible to all the threads participating in the <samp class="ph codeph">mbarrier</samp> at
                                             <samp class="ph codeph">mbarrier.test_wait</samp>.
                                             
                                          </li>
                                          <li class="li">All memory accesses requested after the <samp class="ph codeph">mbarrier.test_wait</samp>
                                             are not performed and not visible to memory accesses performed prior to
                                             <samp class="ph codeph">mbarrier.arrive</samp> by other threads participating in the
                                             <samp class="ph codeph">mbarrier</samp>.
                                             
                                          </li>
                                          <li class="li">There is no ordering and visibility guarantee for memory accesses requested
                                             by the thread after <samp class="ph codeph">mbarrier.arrive</samp> and prior to
                                             <samp class="ph codeph">mbarrier.test_wait</samp>.
                                             
                                          </li>
                                       </ol>
                                    </div>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 7.0.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">Example 1, thread synchronization waiting :

.reg .b64 %r1;
.shared .b64 shMem;

mbarrier.init.shared.b64 [shMem], N;  // N threads participating in the mbarrier.
...
mbarrier.arrive.shared.b64  %r1, [shMem]; // N threads executing mbarrier.arrive

// computation not requiring mbarrier synchronization...

waitLoop:
mbarrier.test_wait.shared.b64    complete, [shMem], %r1;
@!complete nanosleep.u32 20;
@!complete bra waitLoop;



Example 2, Asynchronous copy completion waiting :

.reg .b64 state;
.shared .b64 shMem2;
.shared .b64 shard1, shard2;
.global .b64 gbl1, gbl2;

mbarrier.init.shared.b64 [shMem2], threadCount;
...
cp.async.ca.shared.global [shard1], [gbl1], 4;
cp.async.cg.shared.global [shard2], [gbl2], 16;

// Absence of .noinc accounts for arrive-on from prior cp.async operation
cp.async.mbarrier.arrive.shared.b64 [shMem2];
...
mbarrier.arrive.shared.b64 state, [shMem2];

waitLoop:
mbarrier.test_wait.shared.b64 p, [shMem2], state;
@!p bra waitLoop;</pre></div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="parallel-synchronization-and-communication-instructions-mbarrier-pending-count"><a name="parallel-synchronization-and-communication-instructions-mbarrier-pending-count" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#parallel-synchronization-and-communication-instructions-mbarrier-pending-count" name="parallel-synchronization-and-communication-instructions-mbarrier-pending-count" shape="rect">9.7.12.11.10.&nbsp;Parallel Synchronization and Communication Instructions: mbarrier.pending_count</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">mbarrier.pending_count</h6>
                                    <p class="p">Query the pending arrival count from the opaque mbarrier state.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">mbarrier.pending_count.b64 count, state;</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description</h6>
                                    <p class="p">The pending count can be queried from the opaque mbarrier state using
                                       <samp class="ph codeph">mbarrier.pending_count</samp>.
                                    </p>
                                    <p class="p">The <samp class="ph codeph">state</samp> operand is a 64-bit register that must be the
                                       result of a prior <samp class="ph codeph">mbarrier.arrive.noComplete</samp> or
                                       <samp class="ph codeph">mbarrier.arrive_drop.noComplete</samp> instruction. Otherwise,
                                       the behavior is undefined. 
                                    </p>
                                    <p class="p">The destination register <samp class="ph codeph">count</samp> is a 32-bit unsigned
                                       integer representing the pending count of the <dfn class="term">mbarrier object</dfn>
                                       prior to the <a class="xref" href="index.html#parallel-synchronization-and-communication-instructions-mbarrier-arrive-on" shape="rect">
                                          arrive-on operation</a> from which the <samp class="ph codeph">state</samp> register was obtained.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 7.0.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">.reg .b32 %r1;
.reg .b64 state;
.shared .b64 shMem;

mbarrier.arrive.noComplete.b64 state, [shMem], 1;
mbarrier.pending_count.b64 %r1, state;
</pre></div>
                              </div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="warp-level-matrix-instructions"><a name="warp-level-matrix-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-instructions" name="warp-level-matrix-instructions" shape="rect">9.7.13.&nbsp;Warp Level Matrix Multiply-Accumulate Instructions</a></h3>
                        <div class="body conbody">
                           <p class="p">The matrix multiply and accumulate operation has the following form:</p>
                           <div class="p"><pre xml:space="preserve"> D = A * B + C </pre></div>
                           <p class="p">where <samp class="ph codeph">D</samp> and <samp class="ph codeph">C</samp> are called accumulators and may refer to the same matrix.
                           </p>
                           <p class="p">PTX provides two ways to perform matrix multiply-and-accumulate computation:</p>
                           <ul class="ul">
                              <li class="li">Using <samp class="ph codeph">wmma</samp> instructions:
                                 
                                 <ul class="ul">
                                    <li class="li">This warp-level computation is performed collectively by all threads in the warp as follows:
                                       
                                       <ul class="ul">
                                          <li class="li">Load matrices A, B and C from memory into registers using the <samp class="ph codeph">wmma.load</samp>
                                             operation. When the operation completes, the destination registers in each thread
                                             hold a fragment of the loaded matrix.
                                          </li>
                                          <li class="li">Perform the matrix multiply and accumulate operation using the <samp class="ph codeph">wmma.mma</samp>
                                             operation on the loaded matrices. When the operation completes, the destination
                                             registers in each thread hold a fragment of the result matrix returned by the
                                             <samp class="ph codeph">wmma.mma</samp> operation.
                                          </li>
                                          <li class="li">Store result Matrix D back to memory using the <samp class="ph codeph">wmma.store</samp> operation.
                                             Alternately, result matrix D can also be used as argument C for a subsequent
                                             <samp class="ph codeph">wmma.mma</samp> operation.
                                          </li>
                                       </ul>
                                       
                                       The <samp class="ph codeph">wmma.load</samp> and <samp class="ph codeph">wmma.store</samp> instructions implicitly handle the
                                       organization of matrix elements when loading the input matrices from memory for the <samp class="ph codeph">wmma.mma</samp>
                                       operation and when storing the result back to memory.
                                       
                                    </li>
                                 </ul>
                              </li>
                              <li class="li">Using <samp class="ph codeph">mma</samp> instruction:
                                 
                                 <ul class="ul">
                                    <li class="li">Similar to <samp class="ph codeph">wmma</samp>, <samp class="ph codeph">mma</samp> also requires computation to
                                       be performed collectively by all threads in the warp however distribution of matrix
                                       elements across different threads in warp needs to be done explicitly before
                                       invoking the mma operation.
                                    </li>
                                 </ul>
                              </li>
                           </ul>
                        </div>
                        <div class="topic concept nested3" id="warp-level-matrix-shape"><a name="warp-level-matrix-shape" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-shape" name="warp-level-matrix-shape" shape="rect">9.7.13.1.&nbsp;Matrix Shape</a></h3>
                           <div class="body conbody">
                              <p class="p">The matrix multiply and accumulate operations support a limited set of shapes for the operand
                                 matrices A, B and C. The shapes of all three matrix operands are collectively described
                                 by the tuple <samp class="ph codeph">MxNxK</samp>, where A is an <samp class="ph codeph">MxK</samp> matrix, B is a
                                 <samp class="ph codeph">KxN</samp> matrix, while C and D are <samp class="ph codeph">MxN</samp> matrices.
                              </p>
                              <p class="p">The following matrix shapes are supported for the specified types:</p>
                              <div class="tablenoborder"><a name="warp-level-matrix-shape__matrix-shape-tab" shape="rect">
                                    <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-shape__matrix-shape-tab" class="table" frame="border" border="1" rules="all">
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="24.39024390243903%" id="d54e39321" rowspan="1" colspan="1">Instruction</th>
                                          <th class="entry" valign="top" width="24.39024390243903%" id="d54e39324" rowspan="1" colspan="1">Shape</th>
                                          <th class="entry" valign="top" width="26.829268292682933%" id="d54e39327" rowspan="1" colspan="1">Multiplicand Data-type</th>
                                          <th class="entry" valign="top" width="24.39024390243903%" id="d54e39330" rowspan="1" colspan="1">PTX ISA version</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" rowspan="3" valign="top" width="24.39024390243903%" headers="d54e39321" colspan="1"><samp class="ph codeph">wmma</samp></td>
                                          <td class="entry" rowspan="3" valign="top" width="24.39024390243903%" headers="d54e39324" colspan="1"><samp class="ph codeph">.m16n16k16</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Floating-point - <samp class="ph codeph">.f16</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 6.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Integer - <samp class="ph codeph">.u8</samp>/<samp class="ph codeph">.s8</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 6.3</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Alternate floating-point format - <samp class="ph codeph">.bf16</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" rowspan="3" valign="top" width="24.39024390243903%" headers="d54e39321" colspan="1"><samp class="ph codeph">wmma</samp></td>
                                          <td class="entry" rowspan="3" valign="top" width="24.39024390243903%" headers="d54e39324" colspan="1"><samp class="ph codeph">.m8n32k16</samp> and <samp class="ph codeph">.m32n8k16</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Floating-point - <samp class="ph codeph">.f16</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 6.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Integer - <samp class="ph codeph">.u8</samp>/<samp class="ph codeph">.s8</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 6.3</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Alternate floating-point format - <samp class="ph codeph">.bf16</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">wmma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m16n16k8</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Alternate floating-point format - <samp class="ph codeph">.tf32</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">wmma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m8n8k32</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Sub-byte integer - <samp class="ph codeph">.u4</samp>/<samp class="ph codeph">.s4</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 6.3 (preview feature)</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">wmma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m8n8k128</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Single-bit - <samp class="ph codeph">.b1</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 6.3 (preview feature)</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" rowspan="2" valign="top" width="24.39024390243903%" headers="d54e39321" colspan="1"><samp class="ph codeph">mma</samp></td>
                                          <td class="entry" rowspan="2" valign="top" width="24.39024390243903%" headers="d54e39324" colspan="1"><samp class="ph codeph">.m8n8k4</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Floating-point - <samp class="ph codeph">.f16</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 6.4</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Floating-point - <samp class="ph codeph">.f64</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">mma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m8n8k16</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Integer - <samp class="ph codeph">.u8</samp>/<samp class="ph codeph">.s8</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 6.5</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">mma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m8n8k32</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Sub-byte integer - <samp class="ph codeph">.u4</samp>/<samp class="ph codeph">.s4</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 6.5</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">mma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m8n8k128</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Single-bit - <samp class="ph codeph">.b1</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">mma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m16n8k4</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Alternate floating point - <samp class="ph codeph">.tf32</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" rowspan="2" valign="top" width="24.39024390243903%" headers="d54e39321" colspan="1"><samp class="ph codeph">mma</samp></td>
                                          <td class="entry" rowspan="2" valign="top" width="24.39024390243903%" headers="d54e39324" colspan="1"><samp class="ph codeph">.m16n8k8</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Floating-point - <samp class="ph codeph">.f16</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 6.5</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Alternate floating-point - <samp class="ph codeph">.tf32</samp>,
                                             Alternate floating-point - <samp class="ph codeph">.bf16</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">mma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m16n8k16</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Floating-point - <samp class="ph codeph">.f16</samp>,
                                             Alternate floating-point - <samp class="ph codeph">.bf16</samp>,
                                             Integer - <samp class="ph codeph">.s8</samp>/<samp class="ph codeph">.u8</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">mma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m16n8k32</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1"> Integer - <samp class="ph codeph">.s8</samp> / <samp class="ph codeph">.u8</samp>,
                                             Sub-byte integer  - <samp class="ph codeph">.s4</samp>/<samp class="ph codeph">.u4</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">mma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m16n8k64</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Sub-byte integer - <samp class="ph codeph">.s4</samp>/<samp class="ph codeph">.u4</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">mma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m16n8k128</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Single-bit - <samp class="ph codeph">.b1</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39321" rowspan="1" colspan="1"><samp class="ph codeph">mma</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39324" rowspan="1" colspan="1"><samp class="ph codeph">.m16n8k256</samp></td>
                                          <td class="entry" valign="top" width="26.829268292682933%" headers="d54e39327" rowspan="1" colspan="1">Single-bit - <samp class="ph codeph">.b1</samp></td>
                                          <td class="entry" valign="top" width="24.39024390243903%" headers="d54e39330" rowspan="1" colspan="1">PTX ISA version 7.0</td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                           </div>
                        </div>
                        <div class="topic concept nested3" id="warp-level-matrix-data-types"><a name="warp-level-matrix-data-types" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-data-types" name="warp-level-matrix-data-types" shape="rect">9.7.13.2.&nbsp;Matrix Data-types</a></h3>
                           <div class="body conbody">
                              <p class="p">The matrix multiply and accumulate operation is supported separately on integer, floating-point,
                                 sub-byte integer and single bit data-types. All operands must
                                 contain the same basic type kind, i.e., integer or floating-point.
                              </p>
                              <p class="p">For floating-point matrix multiply and accumulate operation, different matrix operands may have different
                                 precision, as described later.
                              </p>
                              <p class="p">For integer matrix multiply and accumulate operation, both multiplicand matrices (A and B) must have
                                 elements of the same data-type, e.g. both signed integer or both unsigned integer.
                              </p>
                              <div class="tablenoborder"><a name="warp-level-matrix-data-types__matrix-data-types-tab" shape="rect">
                                    <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-data-types__matrix-data-types-tab" class="table" frame="border" border="1" rules="all">
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="33.33333333333333%" id="d54e39789" rowspan="1" colspan="1">Data-type</th>
                                          <th class="entry" valign="top" width="33.33333333333333%" id="d54e39792" rowspan="1" colspan="1">Multiplicands (A or B)</th>
                                          <th class="entry" valign="top" width="33.33333333333333%" id="d54e39795" rowspan="1" colspan="1">Accumulators (C or D)</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39789" rowspan="1" colspan="1">Integer</td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39792" rowspan="1" colspan="1">both <samp class="ph codeph">.u8</samp> or both <samp class="ph codeph">.s8</samp></td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39795" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39789" rowspan="1" colspan="1">Floating Point</td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39792" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp></td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39795" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp>,<samp class="ph codeph">.f32</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39789" rowspan="1" colspan="1">Alternate floating Point</td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39792" rowspan="1" colspan="1"><samp class="ph codeph">.bf16</samp></td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39795" rowspan="1" colspan="1"><samp class="ph codeph">.f32</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39789" rowspan="1" colspan="1">Alternate floating Point</td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39792" rowspan="1" colspan="1"><samp class="ph codeph">.tf32</samp></td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39795" rowspan="1" colspan="1"><samp class="ph codeph">.f32</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39789" rowspan="1" colspan="1">Floating Point</td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39792" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39795" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39789" rowspan="1" colspan="1">Sub-byte integer</td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39792" rowspan="1" colspan="1">both <samp class="ph codeph">.u4</samp> or both <samp class="ph codeph">.s4</samp></td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39795" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39789" rowspan="1" colspan="1">Single-bit integer</td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39792" rowspan="1" colspan="1"><samp class="ph codeph">.b1</samp></td>
                                          <td class="entry" valign="top" width="33.33333333333333%" headers="d54e39795" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                           </div>
                        </div>
                        <div class="topic concept nested3" id="warp-level-matrix-instructions-wmma"><a name="warp-level-matrix-instructions-wmma" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-instructions-wmma" name="warp-level-matrix-instructions-wmma" shape="rect">9.7.13.3.&nbsp;Matrix multiply-accumulate operation using <samp class="ph codeph">wmma</samp> instructions</a></h3>
                           <div class="body conbody">
                              <p class="p">This section describes warp level <samp class="ph codeph">wmma.load, wmma.mma</samp> and <samp class="ph codeph">wmma.store</samp>
                                 instructions and the organization of various matrices invovled in these instruction.
                              </p>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment"><a name="warp-level-matrix-fragment" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment" name="warp-level-matrix-fragment" shape="rect">9.7.13.3.1.&nbsp;Matrix Fragments for WMMA</a></h3>
                              <div class="body conbody">
                                 <p class="p">Each thread in the warp holds a fragment of the matrix. The distribution of fragments
                                    loaded by the threads in a warp is unspecified and is target architecture dependent, and
                                    hence the identity of the fragment within the matrix is also unspecified and is target
                                    architecture dependent. The fragment returned by a <samp class="ph codeph">wmma</samp> operation can
                                    be used as an operand for another <samp class="ph codeph">wmma</samp> operation if the shape, layout
                                    and element type of the underlying matrix matches. Since fragment layout is architecture
                                    dependent, using the fragment returned by a <samp class="ph codeph">wmma</samp> operation in one
                                    function as an operand for a <samp class="ph codeph">wmma</samp> operation in a different function may
                                    not work as expected if the two functions are linked together but were compiled for
                                    different link-compatible SM architectures. Note passing <samp class="ph codeph">wmma</samp> fragment
                                    to a function having <samp class="ph codeph">.weak</samp> linkage is unsafe since at link time
                                    references to such function may get resolved to a function in different compilation
                                    module.
                                 </p>
                                 <p class="p">Each fragment is a vector expression whose contents are determined as follows. The
                                    identity of individual matrix elements in the fragment is unspecified.
                                 </p>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Integer fragments</dt>
                                    <dd class="dd">
                                       <p class="p">Multiplicands (A or B):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment__integer-wmma-AB-fragments-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment__integer-wmma-AB-fragments-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" id="d54e39989" rowspan="1" colspan="1">Data-type</th>
                                                   <th class="entry" valign="top" id="d54e39992" rowspan="1" colspan="1">Shape</th>
                                                   <th class="entry" valign="top" id="d54e39995" rowspan="1" colspan="1">Matrix</th>
                                                   <th class="entry" valign="top" id="d54e39998" rowspan="1" colspan="1">Fragment</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" rowspan="10" valign="middle" headers="d54e39989 d54e39992 d54e39995 d54e39998" colspan="1"><samp class="ph codeph">.u8</samp> or <samp class="ph codeph">.s8</samp></td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" rowspan="3" valign="middle" headers="d54e39989 d54e39992 d54e39995 d54e39998" colspan="1"><samp class="ph codeph">.m16n16k16</samp></td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">A</td>
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">A vector expression of two <samp class="ph codeph">.b32</samp> registers,
                                                      with each register containing four elements from the
                                                      matrix.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">B</td>
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">A vector expression of two <samp class="ph codeph">.b32</samp> registers,
                                                      with each register containing four elements from the
                                                      matrix.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" rowspan="3" valign="middle" headers="d54e39989 d54e39992 d54e39995 d54e39998" colspan="1"><samp class="ph codeph">.m8n32k16</samp></td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">A</td>
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.b32</samp> register
                                                      containing four elements from the matrix.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">B</td>
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">A vector expression of four <samp class="ph codeph">.b32</samp>
                                                      registers, with each register containing four elements from
                                                      the matrix.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" rowspan="3" valign="middle" headers="d54e39989 d54e39992 d54e39995 d54e39998" colspan="1"><samp class="ph codeph">.m32n8k16</samp></td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">A</td>
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">A vector expression of four <samp class="ph codeph">.b32</samp>
                                                      registers, with each register containing four elements from
                                                      the matrix.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">B</td>
                                                   <td class="entry" valign="top" headers="d54e39989 d54e39992 d54e39995 d54e39998" rowspan="1" colspan="1">A vector expression containing single <samp class="ph codeph">.b32</samp>
                                                      register, with each containing four elements from the
                                                      matrix.
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment__integer-wmma-CD-fragments-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment__integer-wmma-CD-fragments-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" id="d54e40123" rowspan="1" colspan="1">Data-type</th>
                                                   <th class="entry" valign="top" id="d54e40126" rowspan="1" colspan="1">Shape</th>
                                                   <th class="entry" valign="top" id="d54e40129" rowspan="1" colspan="1">Fragment</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" rowspan="4" valign="middle" headers="d54e40123 d54e40126 d54e40129" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40123 d54e40126 d54e40129" rowspan="1" colspan="1"><samp class="ph codeph">.m16n16k16</samp></td>
                                                   <td class="entry" rowspan="3" valign="middle" headers="d54e40123 d54e40126 d54e40129" colspan="1">A vector expression of eight <samp class="ph codeph">.s32</samp> registers.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40123 d54e40126 d54e40129" rowspan="1" colspan="1"><samp class="ph codeph">.m8n32k16</samp></td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40123 d54e40126 d54e40129" rowspan="1" colspan="1"><samp class="ph codeph">.m32n8k16</samp></td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                    </dd>
                                    <dt class="dt dlterm">Floating point fragments</dt>
                                    <dd class="dd">
                                       <div class="p">
                                          <div class="tablenoborder"><a name="warp-level-matrix-fragment__floating-wmma-fragments-tab" shape="rect">
                                                <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment__floating-wmma-fragments-tab" class="table" frame="border" border="1" rules="all">
                                                <thead class="thead" align="left">
                                                   <tr class="row">
                                                      <th class="entry" valign="top" id="d54e40191" rowspan="1" colspan="1">Data-type</th>
                                                      <th class="entry" valign="top" id="d54e40194" rowspan="1" colspan="1">Matrix</th>
                                                      <th class="entry" valign="top" id="d54e40197" rowspan="1" colspan="1">Fragment</th>
                                                   </tr>
                                                </thead>
                                                <tbody class="tbody">
                                                   <tr class="row">
                                                      <td class="entry" valign="top" headers="d54e40191 d54e40194 d54e40197" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp></td>
                                                      <td class="entry" valign="top" headers="d54e40191 d54e40194 d54e40197" rowspan="1" colspan="1">A or B</td>
                                                      <td class="entry" valign="top" headers="d54e40191 d54e40194 d54e40197" rowspan="1" colspan="1">A vector expression of eight <samp class="ph codeph">.f16x2</samp>
                                                         registers.
                                                      </td>
                                                   </tr>
                                                   <tr class="row">
                                                      <td class="entry" valign="top" headers="d54e40191 d54e40194 d54e40197" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp></td>
                                                      <td class="entry" rowspan="2" valign="middle" headers="d54e40191 d54e40194 d54e40197" colspan="1">C or D</td>
                                                      <td class="entry" valign="top" headers="d54e40191 d54e40194 d54e40197" rowspan="1" colspan="1">A vector expression of four <samp class="ph codeph">.f16x2</samp>
                                                         registers.
                                                      </td>
                                                   </tr>
                                                   <tr class="row">
                                                      <td class="entry" valign="top" headers="d54e40191 d54e40194 d54e40197" rowspan="1" colspan="1"><samp class="ph codeph">.f32</samp></td>
                                                      <td class="entry" valign="top" headers="d54e40191 d54e40194 d54e40197" rowspan="1" colspan="1">A vector expression of eight <samp class="ph codeph">.f32</samp>
                                                         registers.
                                                      </td>
                                                   </tr>
                                                </tbody>
                                             </table>
                                          </div>
                                       </div>
                                    </dd>
                                    <dt class="dt dlterm">Floating point fragments for <samp class="ph codeph">.bf16</samp> data format
                                    </dt>
                                    <dd class="dd">
                                       <p class="p">Multiplicands (A or B):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment__floating-bf16-wmma-AB-fragments-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment__floating-bf16-wmma-AB-fragments-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" id="d54e40275" rowspan="1" colspan="1">Data-type</th>
                                                   <th class="entry" valign="top" id="d54e40278" rowspan="1" colspan="1">Shape</th>
                                                   <th class="entry" valign="top" id="d54e40281" rowspan="1" colspan="1">Matrix</th>
                                                   <th class="entry" valign="top" id="d54e40284" rowspan="1" colspan="1">Fragment</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" rowspan="10" valign="middle" headers="d54e40275 d54e40278 d54e40281 d54e40284" colspan="1"><samp class="ph codeph">.bf16</samp></td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" rowspan="3" valign="middle" headers="d54e40275 d54e40278 d54e40281 d54e40284" colspan="1"><samp class="ph codeph">.m16n16k16</samp></td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40275 d54e40278 d54e40281 d54e40284" rowspan="1" colspan="1">A</td>
                                                   <td class="entry" rowspan="2" valign="middle" headers="d54e40275 d54e40278 d54e40281 d54e40284" colspan="1">A vector expression of four
                                                      <samp class="ph codeph">.b32</samp> registers, with each register containing
                                                      two elements from the matrix.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40275 d54e40278 d54e40281 d54e40284" rowspan="1" colspan="1">B</td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" rowspan="3" valign="middle" headers="d54e40275 d54e40278 d54e40281 d54e40284" colspan="1"><samp class="ph codeph">.m8n32k16</samp></td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40275 d54e40278 d54e40281 d54e40284" rowspan="1" colspan="1">A</td>
                                                   <td class="entry" valign="top" headers="d54e40275 d54e40278 d54e40281 d54e40284" rowspan="1" colspan="1">A vector expression containing a two <samp class="ph codeph">.b32</samp> registers,
                                                      with containing two elements from the matrix.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40275 d54e40278 d54e40281 d54e40284" rowspan="1" colspan="1">B</td>
                                                   <td class="entry" valign="top" headers="d54e40275 d54e40278 d54e40281 d54e40284" rowspan="1" colspan="1">A vector expression of eight <samp class="ph codeph">.b32</samp>
                                                      registers, with each register containing two elements from
                                                      the matrix.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" rowspan="3" valign="middle" headers="d54e40275 d54e40278 d54e40281 d54e40284" colspan="1"><samp class="ph codeph">.m32n8k16</samp></td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40275 d54e40278 d54e40281 d54e40284" rowspan="1" colspan="1">A</td>
                                                   <td class="entry" valign="top" headers="d54e40275 d54e40278 d54e40281 d54e40284" rowspan="1" colspan="1">A vector expression of eight <samp class="ph codeph">.b32</samp>
                                                      registers, with each register containing two elements from
                                                      the matrix.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40275 d54e40278 d54e40281 d54e40284" rowspan="1" colspan="1">B</td>
                                                   <td class="entry" valign="top" headers="d54e40275 d54e40278 d54e40281 d54e40284" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.b32</samp>
                                                      registers, with each containing two elements from the
                                                      matrix.
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment__floating-bf16-wmma-CD-fragments-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment__floating-bf16-wmma-CD-fragments-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" id="d54e40400" rowspan="1" colspan="1">Data-type</th>
                                                   <th class="entry" valign="top" id="d54e40403" rowspan="1" colspan="1">Matrix</th>
                                                   <th class="entry" valign="top" id="d54e40406" rowspan="1" colspan="1">Fragment</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40400 d54e40403 d54e40406" rowspan="1" colspan="1"><samp class="ph codeph">.f32</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40400 d54e40403 d54e40406" rowspan="1" colspan="1">C or D</td>
                                                   <td class="entry" valign="top" headers="d54e40400 d54e40403 d54e40406" rowspan="1" colspan="1">A vector expression containing eight <samp class="ph codeph">.f32</samp> registers.
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                    </dd>
                                    <dt class="dt dlterm">Floating point fragments for <samp class="ph codeph">.tf32</samp> data format
                                    </dt>
                                    <dd class="dd">
                                       <p class="p">Multiplicands (A or B):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment__floating-tf32-wmma-AB-fragments-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment__floating-tf32-wmma-AB-fragments-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" id="d54e40454" rowspan="1" colspan="1">Data-type</th>
                                                   <th class="entry" valign="top" id="d54e40457" rowspan="1" colspan="1">Shape</th>
                                                   <th class="entry" valign="top" id="d54e40460" rowspan="1" colspan="1">Matrix</th>
                                                   <th class="entry" valign="top" id="d54e40463" rowspan="1" colspan="1">Fragment</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" rowspan="2" valign="middle" headers="d54e40454 d54e40457 d54e40460 d54e40463" colspan="1"><samp class="ph codeph">.tf32</samp></td>
                                                   <td class="entry" rowspan="2" valign="middle" headers="d54e40454 d54e40457 d54e40460 d54e40463" colspan="1"><samp class="ph codeph">.m16n16k8</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40454 d54e40457 d54e40460 d54e40463" rowspan="1" colspan="1">A</td>
                                                   <td class="entry" valign="top" headers="d54e40454 d54e40457 d54e40460 d54e40463" rowspan="1" colspan="1">A vector expression of four <samp class="ph codeph">.b32</samp>
                                                      registers.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40454 d54e40457 d54e40460 d54e40463" rowspan="1" colspan="1">B</td>
                                                   <td class="entry" valign="top" headers="d54e40454 d54e40457 d54e40460 d54e40463" rowspan="1" colspan="1">A vector expression of four <samp class="ph codeph">.b32</samp>
                                                      registers.
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment__floating-tf32-wmma-CD-fragments-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment__floating-tf32-wmma-CD-fragments-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" id="d54e40516" rowspan="1" colspan="1">Data-type</th>
                                                   <th class="entry" valign="top" id="d54e40519" rowspan="1" colspan="1">Shape</th>
                                                   <th class="entry" valign="top" id="d54e40522" rowspan="1" colspan="1">Matrix</th>
                                                   <th class="entry" valign="top" id="d54e40525" rowspan="1" colspan="1">Fragment</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40516 d54e40519 d54e40522 d54e40525" rowspan="1" colspan="1"><samp class="ph codeph">.f32</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40516 d54e40519 d54e40522 d54e40525" rowspan="1" colspan="1"><samp class="ph codeph">.m16n16k8</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40516 d54e40519 d54e40522 d54e40525" rowspan="1" colspan="1">C or D</td>
                                                   <td class="entry" valign="top" headers="d54e40516 d54e40519 d54e40522 d54e40525" rowspan="1" colspan="1">A vector expression containing eight <samp class="ph codeph">.f32</samp> registers.
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                    </dd>
                                    <dt class="dt dlterm">Double precision floating point fragments</dt>
                                    <dd class="dd">
                                       <p class="p">Multiplicands (A or B):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment__floating-f64-wmma-AB-fragments-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment__floating-f64-wmma-AB-fragments-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" id="d54e40574" rowspan="1" colspan="1">Data-type</th>
                                                   <th class="entry" valign="top" id="d54e40577" rowspan="1" colspan="1">Shape</th>
                                                   <th class="entry" valign="top" id="d54e40580" rowspan="1" colspan="1">Matrix</th>
                                                   <th class="entry" valign="top" id="d54e40583" rowspan="1" colspan="1">Fragment</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40574 d54e40577 d54e40580 d54e40583" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40574 d54e40577 d54e40580 d54e40583" rowspan="1" colspan="1"><samp class="ph codeph">.m8n8k4</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40574 d54e40577 d54e40580 d54e40583" rowspan="1" colspan="1">A or B</td>
                                                   <td class="entry" valign="top" headers="d54e40574 d54e40577 d54e40580 d54e40583" rowspan="1" colspan="1">A vector expression of single <samp class="ph codeph">.f64</samp> register.
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment__floating-f64-wmma-CD-fragments-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment__floating-f64-wmma-CD-fragments-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" id="d54e40624" rowspan="1" colspan="1">Data-type</th>
                                                   <th class="entry" valign="top" id="d54e40627" rowspan="1" colspan="1">Shape</th>
                                                   <th class="entry" valign="top" id="d54e40630" rowspan="1" colspan="1">Matrix</th>
                                                   <th class="entry" valign="top" id="d54e40633" rowspan="1" colspan="1">Fragment</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40624 d54e40627 d54e40630 d54e40633" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40624 d54e40627 d54e40630 d54e40633" rowspan="1" colspan="1"><samp class="ph codeph">.m8n8k4</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40624 d54e40627 d54e40630 d54e40633" rowspan="1" colspan="1">C or D</td>
                                                   <td class="entry" valign="top" headers="d54e40624 d54e40627 d54e40630 d54e40633" rowspan="1" colspan="1">A vector expression containing single <samp class="ph codeph">.f64</samp> register.
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                    </dd>
                                    <dt class="dt dlterm">Sub-byte integer and single-bit fragments</dt>
                                    <dd class="dd">
                                       <p class="p">Multiplicands (A or B):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment__sub-byte-integer-wmma-AB-fragments-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment__sub-byte-integer-wmma-AB-fragments-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" id="d54e40683" rowspan="1" colspan="1">Data-type</th>
                                                   <th class="entry" valign="top" id="d54e40686" rowspan="1" colspan="1">Shape</th>
                                                   <th class="entry" valign="top" id="d54e40689" rowspan="1" colspan="1">Fragment</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40683 d54e40686 d54e40689" rowspan="1" colspan="1"><samp class="ph codeph">.u4</samp> or <samp class="ph codeph">.s4</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40683 d54e40686 d54e40689" rowspan="1" colspan="1"><samp class="ph codeph">.m8n8k32</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40683 d54e40686 d54e40689" rowspan="1" colspan="1">A vector expression containing a single
                                                      <samp class="ph codeph">.b32</samp> register, containing eight elements from
                                                      the matrix.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40683 d54e40686 d54e40689" rowspan="1" colspan="1"><samp class="ph codeph">.b1</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40683 d54e40686 d54e40689" rowspan="1" colspan="1"><samp class="ph codeph">.m8n8k128</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40683 d54e40686 d54e40689" rowspan="1" colspan="1">A vector expression containing a single
                                                      <samp class="ph codeph">.b32</samp> register, containing 32 elements from
                                                      the matrix.
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment__sub-byte-integer-wmma-CD-fragments-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment__sub-byte-integer-wmma-CD-fragments-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" id="d54e40747" rowspan="1" colspan="1">Data-type</th>
                                                   <th class="entry" valign="top" id="d54e40750" rowspan="1" colspan="1">Shape</th>
                                                   <th class="entry" valign="top" id="d54e40753" rowspan="1" colspan="1">Fragment</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" rowspan="3" valign="middle" headers="d54e40747 d54e40750 d54e40753" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40747 d54e40750 d54e40753" rowspan="1" colspan="1"><samp class="ph codeph">.m8n8k32</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40747 d54e40750 d54e40753" rowspan="1" colspan="1">A vector expression of two <samp class="ph codeph">.s32</samp> registers.
                                                   </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" headers="d54e40747 d54e40750 d54e40753" rowspan="1" colspan="1"><samp class="ph codeph">.m8n8k128</samp></td>
                                                   <td class="entry" valign="top" headers="d54e40747 d54e40750 d54e40753" rowspan="1" colspan="1">A vector expression of two <samp class="ph codeph">.s32</samp> registers.
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                    </dd>
                                 </dl>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Manipulating fragment contents</dt>
                                    <dd class="dd">
                                       <p class="p">The contents of a matrix fragment can be manipulated by reading and writing
                                          to individual registers in the fragment, provided the following conditions
                                          are satisfied:
                                       </p>
                                       <ul class="ul">
                                          <li class="li">All matrix element in the fragment are operated on uniformly across
                                             threads, using the same parameters.
                                          </li>
                                          <li class="li">The order of the matrix elements is not changed.</li>
                                       </ul>
                                       <p class="p">For example, if each register corresponding to a given matrix is multiplied
                                          by a uniform constant value, then the resulting matrix is simply the scaled
                                          version of the original matrix.
                                       </p>
                                       <p class="p">Note that type conversion between <samp class="ph codeph">.f16</samp> and
                                          <samp class="ph codeph">.f32</samp> accumulator fragments is not supported in either
                                          direction. The result is undefined even if the order of elements in the
                                          fragment remains unchanged.
                                       </p>
                                    </dd>
                                 </dl>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-storage"><a name="warp-level-matrix-storage" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-storage" name="warp-level-matrix-storage" shape="rect">9.7.13.3.2.&nbsp;Matrix Storage for WMMA</a></h3>
                              <div class="body conbody">
                                 <p class="p">Each matrix can be stored in memory with a <dfn class="term">row-major</dfn> or
                                    <dfn class="term">column-major</dfn> layout. In a <dfn class="term">row-major</dfn> format, consecutive
                                    elements of each row are stored in contiguous memory locations, and the row is called
                                    the <dfn class="term">leading dimension</dfn> of the matrix. In a <dfn class="term">column-major</dfn> format,
                                    consecutive elements of each column are stored in contiguous memory locations and the
                                    column is called the <dfn class="term">leading dimension</dfn> of the matrix.
                                 </p>
                                 <p class="p">Consecutive instances of the <dfn class="term">leading dimension</dfn> (rows or columns) need not be stored
                                    contiguously in memory. The <samp class="ph codeph">wmma.load</samp> and <samp class="ph codeph">wmma.store</samp>
                                    operations accept an optional argument <samp class="ph codeph">stride</samp> that specifies the offset
                                    from the beginning of each row (or column) to the next, in terms of matrix elements (and
                                    not bytes). For example, the matrix being accessed by a <samp class="ph codeph">wmma</samp> operation
                                    may be a submatrix from a larger matrix stored in memory.  This allows the programmer to
                                    compose a multiply-and-accumulate operation on matrices that are larger than the shapes
                                    supported by the <samp class="ph codeph">wmma</samp> operation.
                                 </p>
                                 <dl class="dl">
                                    <dt class="dt dlterm">Address Alignment:</dt>
                                    <dd class="dd">
                                       <p class="p">The starting address of each instance of the
                                          leading dimension (row or column) must be aligned with
                                          the size of the corresponding fragment in bytes. Note
                                          that the starting address is determined by the base
                                          pointer and the optional <samp class="ph codeph">stride</samp>.
                                       </p>
                                       <div class="p">Consider the following instruction as an example:
                                          <pre xml:space="preserve">wmma.load.a.sync.aligned.row.m16n16k16.f16 {x0,...,x7}, [p], s;</pre><ul class="ul">
                                             <li class="li">Fragment size in bytes = 32 (eight elements of type <samp class="ph codeph">.f16x2</samp>)
                                             </li>
                                             <li class="li">Actual <samp class="ph codeph">stride</samp> in bytes = 2 *
                                                <samp class="ph codeph">s</samp> (since <samp class="ph codeph">stride</samp>
                                                is specified in terms of <samp class="ph codeph">.f16</samp>
                                                elements, not bytes)
                                             </li>
                                             <li class="li">For each row of this matrix to be aligned at
                                                fragment size the following must be true:
                                                
                                                <ol class="ol">
                                                   <li class="li"><samp class="ph codeph">p</samp> is a multiple of 32.
                                                   </li>
                                                   <li class="li"><samp class="ph codeph">2*s</samp> is a multiple of 32.
                                                   </li>
                                                </ol>
                                             </li>
                                          </ul>
                                       </div>
                                    </dd>
                                    <dt class="dt dlterm">Default value for stride:</dt>
                                    <dd class="dd">
                                       <p class="p">The default value of the <samp class="ph codeph">stride</samp> is the size of the
                                          <dfn class="term">leading dimension</dfn> of the matrix. For example, for an
                                          <samp class="ph codeph">MxK</samp> matrix, the <samp class="ph codeph">stride</samp> is
                                          <samp class="ph codeph">K</samp> for a <dfn class="term">row-major</dfn> layout and
                                          <samp class="ph codeph">M</samp> for a <dfn class="term">column-major</dfn> layout. In particular,
                                          the default strides for the supported matrix shapes are as follows:
                                       </p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-storage__matrix-stride-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-storage__matrix-stride-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="14.285714285714285%" id="d54e41006" rowspan="1" colspan="1">Shape</th>
                                                   <th class="entry" valign="top" width="14.285714285714285%" id="d54e41009" rowspan="1" colspan="1">A (row)</th>
                                                   <th class="entry" valign="top" width="14.285714285714285%" id="d54e41012" rowspan="1" colspan="1">A (column)</th>
                                                   <th class="entry" valign="top" width="14.285714285714285%" id="d54e41015" rowspan="1" colspan="1">B (row)</th>
                                                   <th class="entry" valign="top" width="14.285714285714285%" id="d54e41018" rowspan="1" colspan="1">B (column)</th>
                                                   <th class="entry" valign="top" width="14.285714285714285%" id="d54e41022" rowspan="1" colspan="1">Accumulator (row)</th>
                                                   <th class="entry" valign="top" width="14.285714285714285%" id="d54e41025" rowspan="1" colspan="1">Accumulator (column)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41006" rowspan="1" colspan="1">16x16x16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41009" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41012" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41015" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41018" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41022" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41025" rowspan="1" colspan="1">16</td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41006" rowspan="1" colspan="1">8x32x16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41009" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41012" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41015" rowspan="1" colspan="1">32</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41018" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41022" rowspan="1" colspan="1">32</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41025" rowspan="1" colspan="1">8</td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41006" rowspan="1" colspan="1">32x8x16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41009" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41012" rowspan="1" colspan="1">32</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41015" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41018" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41022" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41025" rowspan="1" colspan="1">32</td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41006" rowspan="1" colspan="1">8x8x32</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41009" rowspan="1" colspan="1">32</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41012" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41015" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41018" rowspan="1" colspan="1">32</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41022" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41025" rowspan="1" colspan="1">8</td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41006" rowspan="1" colspan="1">8x8x128</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41009" rowspan="1" colspan="1">128</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41012" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41015" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41018" rowspan="1" colspan="1">128</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41022" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41025" rowspan="1" colspan="1">8</td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41006" rowspan="1" colspan="1">16x16x8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41009" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41012" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41015" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41018" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41022" rowspan="1" colspan="1">16</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41025" rowspan="1" colspan="1">16</td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41006" rowspan="1" colspan="1">8x8x4</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41009" rowspan="1" colspan="1">4</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41012" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41015" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41018" rowspan="1" colspan="1">4</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41022" rowspan="1" colspan="1">8</td>
                                                   <td class="entry" valign="top" width="14.285714285714285%" headers="d54e41025" rowspan="1" colspan="1">8</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                    </dd>
                                 </dl>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="warp-level-matrix-instructions-wmma-ld"><a name="warp-level-matrix-instructions-wmma-ld" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-instructions-wmma-ld" name="warp-level-matrix-instructions-wmma-ld" shape="rect">9.7.13.3.3.&nbsp;Warp-level Matrix Load Instruction: wmma.load</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">wmma.load</h6>
                                    <p class="p">Collectively load a matrix from memory for WMMA</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6>
                                    <p class="p">Floating point format <samp class="ph codeph">.f16</samp> loads:
                                    </p><pre xml:space="preserve">wmma.load.a.sync.aligned.layout.shape{.ss}.atype r, [p] {, stride};
wmma.load.b.sync.aligned.layout.shape{.ss}.btype r, [p] {, stride};
wmma.load.c.sync.aligned.layout.shape{.ss}.ctype r, [p] {, stride};

.layout = {.row, .col};
.shape  = {.m16n16k16, .m8n32k16, .m32n8k16};
.ss     = {.global, .shared};
.atype  = {.f16, .s8, .u8};
.btype  = {.f16, .s8, .u8};
.ctype  = {.f16, .f32, .s32};</pre><p class="p">Alternate floating point format <samp class="ph codeph">.bf16</samp> loads:
                                    </p><pre xml:space="preserve">wmma.load.a.sync.aligned.layout.shape{.ss}.atype r, [p] {, stride}
wmma.load.b.sync.aligned.layout.shape{.ss}.btype r, [p] {, stride}
wmma.load.c.sync.aligned.layout.shape{.ss}.ctype r, [p] {, stride}
.layout = {.row, .col};
.shape  = {.m16n16k16, .m8n32k16, .m32n8k16};
.ss     = {.global, .shared};
.atype  = {.bf16 };
.btype  = {.bf16 };
.ctype  = {.f32 };</pre><p class="p">Alternate floating point format <samp class="ph codeph">.tf32</samp> loads:
                                    </p><pre xml:space="preserve">wmma.load.a.sync.aligned.layout.shape{.ss}.atype r, [p] {, stride}
wmma.load.b.sync.aligned.layout.shape{.ss}.btype r, [p] {, stride}
wmma.load.c.sync.aligned.layout.shape{.ss}.ctype r, [p] {, stride}
.layout = {.row, .col};
.shape  = {.m16n16k8 };
.ss     = {.global, .shared};
.atype  = {.tf32 };
.btype  = {.tf32 };
.ctype  = {.f32 };</pre><p class="p">Double precision Floating point <samp class="ph codeph">.f64</samp> loads:
                                    </p><pre xml:space="preserve">wmma.load.a.sync.aligned.layout.shape{.ss}.atype r, [p] {, stride}
wmma.load.b.sync.aligned.layout.shape{.ss}.btype r, [p] {, stride}
wmma.load.c.sync.aligned.layout.shape{.ss}.ctype r, [p] {, stride}
.layout = {.row, .col};
.shape  = {.m8n8k4 };
.ss     = {.global, .shared};
.atype  = {.f64 };
.btype  = {.f64 };
.ctype  = {.f64 };</pre><p class="p">Sub-byte loads:</p><pre xml:space="preserve">wmma.load.a.sync.aligned.row.shape{.ss}.atype r, [p] {, stride}
wmma.load.b.sync.aligned.col.shape{.ss}.btype r, [p] {, stride}
wmma.load.c.sync.aligned.layout.shape{.ss}.ctype r, [p] {, stride}
.layout = {.row, .col};
.shape  = {.m8n8k32};
.ss     = {.global, .shared};
.atype  = {.s4, .u4};
.btype  = {.s4, .u4};
.ctype  = {.s32};</pre><p class="p">Single-bit loads:</p><pre xml:space="preserve">wmma.load.a.sync.aligned.row.shape{.ss}.atype r, [p] {, stride}
wmma.load.b.sync.aligned.col.shape{.ss}.btype r, [p] {, stride}
wmma.load.c.sync.aligned.layout.shape{.ss}.ctype r, [p] {, stride}
.layout = {.row, .col};
.shape  = {.m8n8k128};
.ss     = {.global, .shared};
.atype  = {.b1};
.btype  = {.b1};
.ctype  = {.s32};</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description </h6>
                                    <p class="p">Collectively load a matrix across all threads in a warp from the location indicated
                                       by address operand <samp class="ph codeph">p</samp> in the specified state space into destination
                                       register <samp class="ph codeph">r</samp>.
                                    </p>
                                    <p class="p">If no state space is given, perform the memory accesses using <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a>.
                                       <samp class="ph codeph">wmma.load</samp> operation may be used only with <samp class="ph codeph">.global</samp> and
                                       <samp class="ph codeph">.shared</samp> spaces and with generic addressing, where the address
                                       points to <samp class="ph codeph">.global</samp> or <samp class="ph codeph">.shared</samp> space.
                                    </p>
                                    <p class="p">The mutually exclusive qualifiers <samp class="ph codeph">.a</samp>, <samp class="ph codeph">.b</samp> and
                                       <samp class="ph codeph">.c</samp> indicate whether matrix A, B or C is being loaded respectively
                                       for the <samp class="ph codeph">wmma</samp> computation.
                                    </p>
                                    <p class="p">The destination operand <samp class="ph codeph">r</samp> is a brace-enclosed vector expression that
                                       can hold the fragment returned by the load operation, as described in <a class="xref" href="index.html#warp-level-matrix-fragment" shape="rect">Matrix Fragments for WMMA</a>.
                                    </p>
                                    <p class="p">The <samp class="ph codeph">.shape</samp> qualifier indicates the dimensions of all the matrix
                                       arguments involved in the intended <samp class="ph codeph">wmma</samp> computation.
                                    </p>
                                    <p class="p">The <samp class="ph codeph">.layout</samp> qualifier indicates whether the matrix to be loaded is
                                       stored in <dfn class="term">row-major</dfn> or <dfn class="term">column-major</dfn> format.
                                    </p>
                                    <p class="p"><samp class="ph codeph">stride</samp> is an optional 32-bit integer operand that provides an offset
                                       in terms of matrix elements between the start of consecutive instances of the
                                       <dfn class="term">leading dimension</dfn> (rows or columns). The default value of
                                       <samp class="ph codeph">stride</samp> is described in <a class="xref" href="index.html#warp-level-matrix-storage" shape="rect">Matrix Storage for WMMA</a>
                                       and must be specified if the actual value is larger than the default. For example,
                                       if the matrix is a sub-matrix of a larger matrix, then the value of stride is the
                                       leading dimension of the larger matrix. Specifying a value lower than the default
                                       value results in undefined behavior.
                                    </p>
                                    <p class="p">The required alignment for address <samp class="ph codeph">p</samp> and <samp class="ph codeph">stride</samp> is
                                       described in the <a class="xref" href="index.html#warp-level-matrix-storage" shape="rect">Matrix Storage for WMMA</a>.
                                    </p>
                                    <p class="p">The mandatory <samp class="ph codeph">.sync</samp> qualifier indicates that
                                       <samp class="ph codeph">wmma.load</samp> causes the executing thread to wait until all threads in
                                       the warp execute the same <samp class="ph codeph">wmma.load</samp> instruction before resuming
                                       execution.
                                    </p>
                                    <p class="p">The mandatory <samp class="ph codeph">.aligned</samp> qualifier indicates that all threads
                                       in the warp must execute the same <samp class="ph codeph">wmma.load</samp> instruction.
                                       In conditionally executed code, a <samp class="ph codeph">wmma.load</samp> instruction
                                       should only be used if it is known that all threads in the warp evaluate
                                       the condition identically, otherwise behavior is undefined.
                                    </p>
                                    <p class="p">The behavior of <samp class="ph codeph">wmma.load</samp> is undefined if all threads
                                       do not use the same qualifiers and the same values of <samp class="ph codeph">p</samp> and
                                       <samp class="ph codeph">stride</samp>, or if any thread in the warp has exited.
                                    </p>
                                    <p class="p"><samp class="ph codeph">wmma.load</samp> is treated as a <dfn class="term">weak</dfn> memory operation in the
                                       <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 6.0.</p>
                                    <p class="p"><samp class="ph codeph">.m8n32k16</samp> and <samp class="ph codeph">.m32n8k16</samp> introduced in PTX ISA
                                       version 6.1.
                                    </p>
                                    <p class="p">Integer, sub-byte integer and single-bit <samp class="ph codeph">wmma</samp> introduced in PTX ISA
                                       version 6.3.
                                    </p>
                                    <p class="p"><samp class="ph codeph">.m8n8k4</samp> and <samp class="ph codeph">.m16n16k8</samp> on
                                       <samp class="ph codeph">wmma</samp> introduced in PTX ISA version 7.0.
                                    </p>
                                    <p class="p">Double precision and alternate floating point precision
                                       <samp class="ph codeph">wmma</samp> introduced in PTX ISA version 7.0.
                                    </p>
                                    <p class="p">Modifier <samp class="ph codeph">.aligned</samp> is required from PTX ISA version 6.3 onwards,
                                       and considered implicit in PTX ISA versions less than 6.3.
                                    </p>
                                    <dl class="dl">
                                       <dt class="dt dlterm">Preview Feature:</dt>
                                       <dd class="dd">
                                          <p class="p">Sub-byte <samp class="ph codeph">wmma</samp> and single-bit <samp class="ph codeph">wmma</samp> are preview
                                             features in PTX ISA version 6.3.  All details are subject to change with
                                             no guarantees of backward compatibility on future PTX ISA versions or SM
                                             architectures.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Floating point <samp class="ph codeph">wmma</samp> requires <samp class="ph codeph">sm_70</samp> or higher.
                                    </p>
                                    <p class="p">Integer <samp class="ph codeph">wmma</samp> requires <samp class="ph codeph">sm_72</samp> or higher.
                                    </p>
                                    <p class="p">Sub-byte and single-bit <samp class="ph codeph">wmma</samp> requires <samp class="ph codeph">sm_75</samp> or
                                       higher.
                                    </p>
                                    <p class="p">Double precision and alternate floating point precision
                                       <samp class="ph codeph">wmma</samp> requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">    // Load elements from f16 row-major matrix B 
    .reg .b32 x&lt;8&gt;;

    wmma.load.b.sync.aligned.m16n16k16.row.f16 {x0,x1,x2,x3,x4,x5,x,x7}, [ptr];
    // Now use {x0, ..., x7} for the actual wmma.mma

    // Load elements from f32 column-major matrix C and scale the values:
    .reg .b32 x&lt;8&gt;;

    wmma.load.c.sync.aligned.m16n16k16.col.f32
                     {x0,x1,x2,x3,x4,x5,x6,x7}, [ptr];

    mul.f32 x0, x0, 0.1;
    // repeat for all registers x&lt;8&gt;;
    ...
    mul.f32 x7, x7, 0.1;
    // Now use {x0, ..., x7} for the actual wmma.mma

    // Load elements from integer matrix A:
    .reg .b32 x&lt;4&gt;
    // destination registers x&lt;4&gt; contain four packed .u8 values each
    wmma.load.a.sync.aligned.m32n8k16.row.u8 {x0,x1,x2,x3}, [ptr];

    // Load elements from sub-byte integer matrix A:
    .reg .b32 x0;
    // destination register x0 contains eight packed .s4 values
    wmma.load.a.sync.aligned.m8n8k32.row.s4 {x0}, [ptr];

<span class="ph">    // Load elements from .bf16 matrix A:
    .reg .b32 x&lt;4&gt;;
    wmma.load.a.sync.aligned.m16n16k16.row.bf16
                    {x0,x1,x2,x3}, [ptr];

    // Load elements from .tf32 matrix A:
    .reg .b32 x&lt;4&gt;;
    wmma.load.a.sync.aligned.m16n16k8.row.tf32
                    {x0,x1,x2,x3}, [ptr];

    // Load elements from .f64 matrix A:
    .reg .b32 x&lt;4&gt;;
    wmma.load.a.sync.aligned.m8n8k4.row.f64
                    {x0}, [ptr];</span></pre></div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="warp-level-matrix-instructions-wmma-st"><a name="warp-level-matrix-instructions-wmma-st" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-instructions-wmma-st" name="warp-level-matrix-instructions-wmma-st" shape="rect">9.7.13.3.4.&nbsp;Warp-level Matrix Store Instruction: wmma.store</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">wmma.store</h6>
                                    <p class="p">Collectively store a matrix into memory for WMMA</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">wmma.store.d.sync.aligned.layout.shape{.ss}.type [p], r {, stride};

.layout = {.row, .col};
.shape  = {.m16n16k16, .m8n32k16, .m32n8k16};
.ss     = {.global, .shared};
.type   = {.f16, .f32, .s32};

wmma.store.d.sync.aligned.layout.shape{.ss}.type [p], r {, stride}
.layout = {.row, .col};
.shape  = {.m8n8k32, .m8n8k128};
.ss     = {.global, .shared};
.type   = {.s32};

<span class="ph">wmma.store.d.sync.aligned.layout.shape{.ss}.type [p], r {, stride}
.layout = {.row, .col};
.shape  = {.m16n16k8};
.ss     = {.global, .shared};
.type   = {.f32};

wmma.store.d.sync.aligned.layout.shape{.ss}.type [p], r {, stride}
.layout = {.row, .col};
.shape  = {.m8n8k4 };
.ss     = {.global, .shared};
.type   = {.f64};</span></pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description </h6>
                                    <p class="p">Collectively store a matrix across all threads in a warp at the location indicated
                                       by address operand <samp class="ph codeph">p</samp> in the specified state space from source
                                       register <samp class="ph codeph">r</samp>.
                                    </p>
                                    <p class="p">If no state space is given, perform the memory accesses using <a class="xref" href="index.html#generic-addressing" shape="rect">Generic Addressing</a>.
                                       <samp class="ph codeph">wmma.load</samp> operation may be used only with <samp class="ph codeph">.global</samp> and
                                       <samp class="ph codeph">.shared</samp> spaces and with generic addressing, where the address
                                       points to <samp class="ph codeph">.global</samp> or <samp class="ph codeph">.shared</samp> space.
                                    </p>
                                    <p class="p">The
                                       source operand <samp class="ph codeph">r</samp> is a brace-enclosed vector expression that matches
                                       the shape of the fragment expected by the store operation, as described in <a class="xref" href="index.html#warp-level-matrix-fragment" shape="rect">Matrix Fragments for WMMA</a>.
                                    </p>
                                    <p class="p">The <samp class="ph codeph">.shape</samp> qualifier indicates the dimensions of all the matrix
                                       arguments involved in the intended <samp class="ph codeph">wmma</samp> computation. It must match
                                       the <samp class="ph codeph">.shape</samp> qualifier specified on the <samp class="ph codeph">wmma.mma</samp>
                                       instruction that produced the D matrix being stored.
                                    </p>
                                    <p class="p">The <samp class="ph codeph">.layout</samp> qualifier indicates whether the matrix to be loaded is
                                       stored in <dfn class="term">row-major</dfn> or <dfn class="term">column-major</dfn> format.
                                    </p>
                                    <p class="p"><samp class="ph codeph">stride</samp> is an optional 32-bit integer operand that provides an offset
                                       in terms of matrix elements between the start of consecutive instances of the
                                       <dfn class="term">leading dimension</dfn> (rows or columns). The default value of
                                       <samp class="ph codeph">stride</samp> is described in <a class="xref" href="index.html#warp-level-matrix-storage" shape="rect">Matrix Storage for WMMA</a>
                                       and must be specified if the actual value is larger than the default. For example,
                                       if the matrix is a sub-matrix of a larger matrix, then the value of stride is the
                                       leading dimension of the larger matrix. Specifying a value lower than the default
                                       value results in undefined behavior.
                                    </p>
                                    <p class="p">The required alignment for address <samp class="ph codeph">p</samp> and <samp class="ph codeph">stride</samp> is
                                       described in the <a class="xref" href="index.html#warp-level-matrix-storage" shape="rect">Matrix Storage for WMMA</a>.
                                    </p>
                                    <p class="p">The mandatory <samp class="ph codeph">.sync</samp> qualifier indicates that
                                       <samp class="ph codeph">wmma.store</samp> causes the executing thread to wait until all threads in
                                       the warp execute the same <samp class="ph codeph">wmma.store</samp> instruction before resuming
                                       execution.
                                    </p>
                                    <p class="p">The mandatory <samp class="ph codeph">.aligned</samp> qualifier indicates that all threads
                                       in the warp must execute the same <samp class="ph codeph">wmma.store</samp> instruction.
                                       In conditionally executed code, a <samp class="ph codeph">wmma.store</samp> instruction
                                       should only be used if it is known that all threads in the warp evaluate
                                       the condition identically, otherwise behavior is undefined.
                                    </p>
                                    <p class="p">The behavior of <samp class="ph codeph">wmma.store</samp> is undefined if all threads do not use
                                       the same qualifiers and the same values of <samp class="ph codeph">p</samp> and
                                       <samp class="ph codeph">stride</samp>, or if any thread in the warp has exited.
                                    </p>
                                    <p class="p"><samp class="ph codeph">wmma.store</samp> is treated as a <dfn class="term">weak</dfn> memory operation in the
                                       <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 6.0.</p>
                                    <p class="p"><samp class="ph codeph">.m8n32k16</samp> and <samp class="ph codeph">.m32n8k16</samp> introduced in PTX ISA
                                       version 6.1.
                                    </p>
                                    <p class="p">Integer, sub-byte integer and single-bit <samp class="ph codeph">wmma</samp> introduced in PTX ISA version 6.3.
                                    </p>
                                    <p class="p"><samp class="ph codeph">.m16n16k8</samp> introduced in PTX ISA version 7.0.
                                    </p>
                                    <p class="p">Double precision <samp class="ph codeph">wmma</samp> introduced in PTX ISA version 7.0.
                                    </p>
                                    <p class="p">Modifier <samp class="ph codeph">.aligned</samp> is required from PTX ISA version 6.3 onwards,
                                       and considered implicit in PTX ISA versions less than 6.3.
                                    </p>
                                    <dl class="dl">
                                       <dt class="dt dlterm">Preview Feature:</dt>
                                       <dd class="dd">
                                          <p class="p">Sub-byte <samp class="ph codeph">wmma</samp> and single-bit <samp class="ph codeph">wmma</samp> are preview
                                             features in PTX ISA version 6.3.  All details are subject to change with
                                             no guarantees of backward compatibility on future PTX ISA versions or SM
                                             architectures.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Floating point <samp class="ph codeph">wmma</samp> requires <samp class="ph codeph">sm_70</samp> or higher.
                                    </p>
                                    <p class="p">Integer <samp class="ph codeph">wmma</samp> requires <samp class="ph codeph">sm_72</samp> or higher.
                                    </p>
                                    <p class="p">Sub-byte and single-bit <samp class="ph codeph">wmma</samp> requires <samp class="ph codeph">sm_75</samp> or
                                       higher.
                                    </p>
                                    <p class="p">Double precision <samp class="ph codeph">wmma</samp> and shape
                                       <samp class="ph codeph">.m16n16k8</samp> requires <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">    // Storing f32 elements computed by a wmma.mma
    .reg .b32 x&lt;8&gt;;
 
    wmma.mma.sync.m16n16k16.row.col.f32.f32
                  {d0, d1, d2, d3, d4, d5, d6, d7}, ...;
    wmma.store.d.sync.m16n16k16.row.f32
                  [ptr], {d0, d1, d2, d3, d4, d5, d6, d7};

    // Store s32 accumulator for m16n16k16 shape:
    .reg .b32 d&lt;8&gt;;
    wmma.store.d.sync.aligned.m16n16k16.row.s32
                  [ptr], {d0, d1, d2, d3, d4, d5, d6, d7};

    // Store s32 accumulator for m8n8k128 shape:
    .reg .b32 d&lt;2&gt;
    wmma.store.d.sync.aligned.m8n8k128.row.s32
    [ptr], {d0, d1};

<span class="ph">
    // Store f64 accumulator for m8n8k4 shape:
    .reg .f64 d&lt;2&gt;;
    wmma.store.d.sync.aligned.m8n8k4.row.f64
                  [ptr], {d0, d1};</span></pre></div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="warp-level-matrix-instructions-wmma-mma"><a name="warp-level-matrix-instructions-wmma-mma" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-instructions-wmma-mma" name="warp-level-matrix-instructions-wmma-mma" shape="rect">9.7.13.3.5.&nbsp;Warp-level Matrix Multiply-and-Accumulate Instruction: wmma.mma</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">wmma.mma</h6>
                                    <p class="p">Perform a single matrix multiply-and-accumulate operation across a warp</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">// Floating point (<samp class="ph codeph">.f16</samp> multiplicands) <samp class="ph codeph">wmma.mma</samp>
wmma.mma.sync.aligned.alayout.blayout.shape.dtype.ctype d, a, b, c;

// Integer (<samp class="ph codeph">.u8</samp>/<samp class="ph codeph">.s8</samp> multiplicands) <samp class="ph codeph">wmma.mma</samp>
wmma.mma.sync.aligned.alayout.blayout.shape.s32.atype.btype.s32{.satfinite} d, a, b, c;

.alayout = {.row, .col};
.blayout = {.row, .col};
.shape  =  {.m16n16k16, .m8n32k16, .m32n8k16};
.dtype   = {.f16, .f32};
.atype   = {.s8, .u8};
.btype   = {.s8, .u8};
.ctype   = {.f16, .f32};</pre><p class="p"> Floating point format <samp class="ph codeph">.bf16</samp><samp class="ph codeph">wmma.mma</samp>:
                                    </p><pre xml:space="preserve">wmma.mma.sync.aligned.alayout.blayout.shape.f32.atype.btype.f32 d, a, b, c;
.alayout = {.row, .col};
.blayout = {.row, .col};
.shape   = {.m16n16k16, .m8n32k16, .m32n8k16};
.atype   = {.bf16 };
.btype   = {.bf16};</pre><p class="p">Floating point format <samp class="ph codeph">.tf32</samp><samp class="ph codeph">wmma.mma</samp>:
                                    </p><pre xml:space="preserve">wmma.mma.sync.aligned.alayout.blayout.shape.f32.atype.btype.f32 d, a, b, c;
.alayout = {.row, .col};
.blayout = {.row, .col};
.shape   = {.m16n16k8 };
.atype   = {.tf32 };
.btype   = {.tf32};</pre><p class="p">Floating point Double precision <samp class="ph codeph">wmma.mma</samp>:
                                    </p><pre xml:space="preserve">wmma.mma.sync.aligned.alayout.blayout.shape{.rnd}.f64.f64.f64.f64 d, a, b, c;
.alayout = {.row, .col};
.blayout = {.row, .col};
.shape   = {.m8n8k4 };
.rnd = { .rn, .rz, .rm, .rp };</pre><p class="p">Sub-byte (<samp class="ph codeph">.u4</samp>/<samp class="ph codeph">.s4</samp> multiplicands) <samp class="ph codeph">wmma.mma</samp>:
                                    </p><pre xml:space="preserve">wmma.mma.sync.aligned.row.col.shape.s32.atype.btype.s32{.satfinite} d, a, b, c;
.shape  = {.m8n8k32};
.atype  = {.s4, .u4};
.btype  = {.s4, .u4};</pre><p class="p">Single-bit (<samp class="ph codeph">.b1</samp> multiplicands) <samp class="ph codeph">wmma.mma</samp>:
                                    </p><pre xml:space="preserve">wmma.mma.xor.popc.sync.aligned.row.col.shape.s32.atype.btype.s32 d, a, b, c;
.shape  = {.m8n8k128};
.atype  = {.b1};
.btype  = {.b1};
</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description </h6>
                                    <p class="p">Perform a warp-level matrix multiply-and-accumulate computation <samp class="ph codeph">D = A * B + C</samp>
                                       using matrices A, B and C loaded in registers <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp>
                                       and <samp class="ph codeph">c</samp> respectively, and store the result matrix in register
                                       <samp class="ph codeph">d</samp>. The register arguments <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp>,
                                       <samp class="ph codeph">c</samp> and <samp class="ph codeph">d</samp> hold unspecified fragments of the
                                       corresponding matrices as described in <a class="xref" href="index.html#warp-level-matrix-fragment" shape="rect">Matrix Fragments for WMMA</a></p>
                                    <p class="p">The qualifiers <samp class="ph codeph">.dtype</samp>, <samp class="ph codeph">.atype</samp>, <samp class="ph codeph">.btype</samp>
                                       and <samp class="ph codeph">.ctype</samp> indicate the data-type of the elements in the matrices D,
                                       A, B and C respectively.
                                    </p>
                                    <p class="p">For <samp class="ph codeph">wmma.mma</samp> without explicit <samp class="ph codeph">.atype</samp> and
                                       <samp class="ph codeph">.btype</samp>: <samp class="ph codeph">.atype</samp> and <samp class="ph codeph">.btype</samp> are
                                       implicitly set to <samp class="ph codeph">.f16</samp>.
                                    </p>
                                    <p class="p">For integer <samp class="ph codeph">wmma</samp>, <samp class="ph codeph">.ctype</samp> and <samp class="ph codeph">.dtype</samp>
                                       must be specified as <samp class="ph codeph">.s32</samp>. Also, the values for
                                       <samp class="ph codeph">.atype</samp> and <samp class="ph codeph">.btype</samp> must be the same, i.e., either
                                       both are <samp class="ph codeph">.s8</samp> or both are <samp class="ph codeph">.u8</samp>.
                                    </p>
                                    <p class="p">For sub-byte single-bit <samp class="ph codeph">wmma</samp>, <samp class="ph codeph">.ctype</samp> and
                                       <samp class="ph codeph">.dtype</samp> must be specified as <samp class="ph codeph">.s32</samp>. Also, the values
                                       for <samp class="ph codeph">.atype</samp> and <samp class="ph codeph">.btype</samp> must be the same; i.e.,
                                       either both are <samp class="ph codeph">.s4</samp>, both are <samp class="ph codeph">.u4</samp>, or both are
                                       <samp class="ph codeph">.b1</samp>.
                                    </p>
                                    <p class="p">For single-bit <samp class="ph codeph">wmma</samp>, multiplication is replaced by a sequence of
                                       logical operations; specifically, <samp class="ph codeph">wmma.xor.popc</samp> computes the XOR
                                       of a 128-bit row of A with a 128-bit column of B, then
                                       counts the number of set bits in the result (<samp class="ph codeph">popc</samp>).  This result is
                                       added to the corresponding element of C and written into D.
                                    </p>
                                    <p class="p">The qualifiers <samp class="ph codeph">.alayout</samp> and <samp class="ph codeph">.blayout</samp> must match the
                                       layout specified on the <samp class="ph codeph">wmma.load</samp> instructions that produce the
                                       contents of operands <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> respectively.
                                       Similarly, the qualifiers <samp class="ph codeph">.atype</samp>, <samp class="ph codeph">.btype</samp> and
                                       <samp class="ph codeph">.ctype</samp> must match the corresponding qualifiers on the
                                       <samp class="ph codeph">wmma.load</samp> instructions that produce the contents of operands
                                       <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp> and <samp class="ph codeph">c</samp> respectively.
                                    </p>
                                    <p class="p">The <samp class="ph codeph">.shape</samp> qualifier must match the <samp class="ph codeph">.shape</samp> qualifier
                                       used on the  <samp class="ph codeph">wmma.load</samp> instructions that produce the contents of
                                       all three input operands <samp class="ph codeph">a</samp>, <samp class="ph codeph">b</samp> and
                                       <samp class="ph codeph">c</samp> respectively.
                                    </p>
                                    <p class="p">The destination operand <samp class="ph codeph">d</samp> is a brace-enclosed vector expression that
                                       matches the <samp class="ph codeph">.shape</samp> of the fragment computed by the
                                       <samp class="ph codeph">wmma.mma</samp> instruction.
                                    </p>
                                    <dl class="dl">
                                       <dt class="dt dlterm">Saturation at the output:</dt>
                                       <dd class="dd">
                                          <p class="p">The optional qualifier <samp class="ph codeph">.satfinite</samp> indicates that the
                                             final values in the destination register are saturated as follows:
                                          </p>
                                          <ul class="ul">
                                             <li class="li">The output is clamped to the minimum or maximum 32-bit signed
                                                integer value. Otherwise, if the accumulation would overflow,
                                                the value wraps.
                                             </li>
                                          </ul>
                                       </dd>
                                       <dt class="dt dlterm">Precision and rounding for <samp class="ph codeph">.f16</samp> floating point operations:
                                       </dt>
                                       <dd class="dd">
                                          <p class="p">Element-wise multiplication of matrix A and B is performed with at least
                                             single precision. When <samp class="ph codeph">.ctype</samp> or <samp class="ph codeph">.dtype</samp>
                                             is <samp class="ph codeph">.f32</samp>, accumulation of the intermediate values is
                                             performed with at least single precision.  When both
                                             <samp class="ph codeph">.ctype</samp> and <samp class="ph codeph">.dtype</samp> are specified as
                                             <samp class="ph codeph">.f16</samp>, the accumulation is performed with at least half
                                             precision.
                                          </p>
                                          <p class="p">The accumulation order, rounding and handling of subnormal inputs is
                                             unspecified.
                                          </p>
                                       </dd>
                                       <dt class="dt dlterm">Precision and rounding for <samp class="ph codeph">.bf16</samp>, <samp class="ph codeph">.tf32</samp>
                                          floating point operations:
                                       </dt>
                                       <dd class="dd">
                                          <p class="p">Element-wise multiplication of matrix A and B is performed with specified
                                             precision. Accumulation of the intermediate values is performed with at
                                             least single precision.
                                          </p>
                                          <p class="p">The accumulation order, rounding and handling of subnormal inputs is
                                             unspecified.
                                          </p>
                                       </dd>
                                    </dl>
                                    <div class="p">Rounding modifiers on double precision <samp class="ph codeph">wmma.mma</samp> (default is <samp class="ph codeph">.rn</samp>):
                                       
                                       <dl class="dl">
                                          <dt class="dt dlterm"><samp class="ph codeph">.rn</samp></dt>
                                          <dd class="dd">mantissa LSB rounds to nearest even</dd>
                                          <dt class="dt dlterm"><samp class="ph codeph">.rz</samp></dt>
                                          <dd class="dd">mantissa LSB rounds towards zero</dd>
                                          <dt class="dt dlterm"><samp class="ph codeph">.rm</samp></dt>
                                          <dd class="dd">mantissa LSB rounds towards negative infinity</dd>
                                          <dt class="dt dlterm"><samp class="ph codeph">.rp</samp></dt>
                                          <dd class="dd">mantissa LSB rounds towards positive infinity</dd>
                                       </dl>
                                    </div>
                                    <p class="p">The mandatory <samp class="ph codeph">.sync</samp> qualifier indicates that
                                       <samp class="ph codeph">wmma.mma</samp> causes the executing thread to wait until all threads in
                                       the warp execute the same <samp class="ph codeph">wmma.mma</samp> instruction before resuming
                                       execution.
                                    </p>
                                    <p class="p">The mandatory <samp class="ph codeph">.aligned</samp> qualifier indicates that all threads
                                       in the warp must execute the same <samp class="ph codeph">wmma.mma</samp> instruction.
                                       In conditionally executed code, a <samp class="ph codeph">wmma.mma</samp> instruction
                                       should only be used if it is known that all threads in the warp evaluate
                                       the condition identically, otherwise behavior is undefined.
                                    </p>
                                    <p class="p">The behavior of <samp class="ph codeph">wmma.mma</samp> is undefined if all threads in the same
                                       warp do not use the same qualifiers, or if any thread in the warp has exited.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 6.0.</p>
                                    <p class="p"><samp class="ph codeph">.m8n32k16</samp> and <samp class="ph codeph">.m32n8k16</samp> introduced in PTX ISA
                                       version 6.1.
                                    </p>
                                    <p class="p">Integer, sub-byte integer and single-bit <samp class="ph codeph">wmma</samp> introduced in PTX ISA
                                       version 6.3.
                                    </p>
                                    <p class="p">Double precision and alternate floating point precision
                                       <samp class="ph codeph">wmma</samp> introduced in PTX ISA version 7.0.
                                    </p>
                                    <p class="p">Modifier <samp class="ph codeph">.aligned</samp> is required from PTX ISA version 6.3 onwards,
                                       and considered implicit in PTX ISA versions less than 6.3.
                                    </p>
                                    <p class="p">Support for <samp class="ph codeph">.satfinite</samp> on floating point <samp class="ph codeph">wmma.mma</samp>
                                       is deprecated in PTX ISA version 6.4 and is removed from PTX ISA version 6.5.
                                    </p>
                                    <dl class="dl">
                                       <dt class="dt dlterm">Preview Feature:</dt>
                                       <dd class="dd">
                                          <p class="p">Sub-byte <samp class="ph codeph">wmma</samp> and single-bit <samp class="ph codeph">wmma</samp> are preview
                                             features in PTX ISA.  All details are subject to change with
                                             no guarantees of backward compatibility on future PTX ISA versions or SM
                                             architectures.
                                          </p>
                                       </dd>
                                    </dl>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Floating point <samp class="ph codeph">wmma</samp> requires <samp class="ph codeph">sm_70</samp> or higher.
                                    </p>
                                    <p class="p">Integer <samp class="ph codeph">wmma</samp> requires <samp class="ph codeph">sm_72</samp> or higher.
                                    </p>
                                    <p class="p">Sub-byte and single-bit <samp class="ph codeph">wmma</samp> requires <samp class="ph codeph">sm_75</samp> or
                                       higher.
                                    </p>
                                    <p class="p">Double precision, alternate floating point precision
                                       wmma require <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">    .global .align 32 .f16 A[256], B[256];
    .global .align 32 .f32 C[256], D[256];
    .reg .b32 a&lt;8&gt; b&lt;8&gt; c&lt;8&gt; d&lt;8&gt;;

    wmma.load.a.sync.aligned.m16n16k16.global.row.f16
            {a0, a1, a2, a3, a4, a5, a6, a7}, [A];
    wmma.load.b.sync.aligned.m16n16k16.global.col.f16
            {b0, b1, b2, b3, b4, b5, b6, b7}, [B];

    wmma.load.c.sync.aligned.m16n16k16.global.row.f32
            {c0, c1, c2, c3, c4, c5, c6, c7}, [C];

    wmma.mma.sync.aligned.m16n16k16.row.col.f32.f32
            {d0, d1, d2, d3, d4, d5, d6, d7},
            {a0, a1, a2, a3, a4, a5, a6, a7},
            {b0, b1, b2, b3, b4, b5, b6, b7},
            {c0, c1, c2, c3, c4, c5, c6, c7};

    wmma.store.d.sync.aligned.m16n16k16.global.col.f32
            [D], {d0, d1, d2, d3, d4, d5, d6, d7};

    // Compute an integer WMMA:
    .reg .b32  a, b&lt;4&gt;;
    .reg .b32 c&lt;8&gt;, d&lt;8&gt;;
    wmma.mma.sync.aligned.m8n32k16.row.col.s32.s8.s8.s32
            {d0, d1, d2, d3, d4, d5, d6, d7},
            {a}, {b0, b1, b2,  b3},
            {c0, c1, c2, c3, c4, c5, c6, c7};

    // Compute sub-byte WMMA:
    .reg .b32 a, b, c&lt;2&gt; d&lt;2&gt;
    wmma.mma.sync.aligned.m8n8k32.row.col.s32.s4.s4.s32
            {d0, d1}, {a}, {b}, {c0, c1};

    // Compute single-bit type WMMA:
    .reg .b32 a, b, c&lt;2&gt; d&lt;2&gt;
    wmma.mma.xor.popc.sync.aligned.m8n8k128.row.col.s32.b1.b1.s32
            {d0, d1}, {a}, {b}, {c0, c1};
<span class="ph">
    // Compute double precision wmma
    .reg .f64 a, b, c&lt;2&gt;, d&lt;2&gt;;
    wmma.mma.sync.aligned.m8n8k4.row.col.f64.f64.f64.f64
            {d0, d1}, {a}, {b}, {c0, c1};

    // Compute alternate floating point precision wmma
    .reg .b32 a&lt;2&gt;, b&lt;2&gt;, c&lt;8&gt;, d&lt;8&gt;;
    wmma.mma.sync.aligned.m16n16k8.row.col.f32.tf32.tf32.f32
            {d0, d1, d2, d3, d4, d5, d6, d7},
            {a0, a1, a2, a3}, {b0, b1, b2, b3}, 
            {c0, c1, c2, c3, c4, c5, c6, c7};</span>
    </pre></div>
                              </div>
                           </div>
                        </div>
                        <div class="topic concept nested3" id="warp-level-matrix-instructions-for-mma"><a name="warp-level-matrix-instructions-for-mma" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-instructions-for-mma" name="warp-level-matrix-instructions-for-mma" shape="rect">9.7.13.4.&nbsp;Matrix multiply-accumulate operation using <samp class="ph codeph">mma</samp> instruction</a></h3>
                           <div class="body conbody">
                              <p class="p">This section describes warp-level <samp class="ph codeph">mma</samp> and <samp class="ph codeph">ldmatrix</samp> instructions
                                 and the organization of various matrices involved in these instruction.
                              </p>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-884-f16"><a name="warp-level-matrix-fragment-mma-884-f16" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-884-f16" name="warp-level-matrix-fragment-mma-884-f16" shape="rect">9.7.13.4.1.&nbsp;Matrix Fragments for mma.m8n8k4 with .f16 floating point type</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m8n8k4</samp> with .f16 floating point type will
                                    compute 4 MMA operations of shape <samp class="ph codeph">.m8n8k4</samp>.
                                 </p>
                                 <p class="p">Elements of 4 matrices need to be distributed across the threads in a warp. The following table
                                    shows distribution of matrices for MMA operations.
                                 </p>
                                 <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-884-f16__matrix-mma-computation-tab" shape="rect">
                                       <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-884-f16__matrix-mma-computation-tab" class="table" frame="border" border="1" rules="all">
                                       <thead class="thead" align="left">
                                          <tr class="row">
                                             <th class="entry" valign="top" width="50%" id="d54e42525" rowspan="1" colspan="1">MMA Computation</th>
                                             <th class="entry" valign="top" width="50%" id="d54e42528" rowspan="1" colspan="1">Threads participating in MMA computation</th>
                                          </tr>
                                       </thead>
                                       <tbody class="tbody">
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e42525" rowspan="1" colspan="1">MMA computation 1</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e42528" rowspan="1" colspan="1">Threads with <samp class="ph codeph">%laneid</samp> 0-3 (low group) and 16-19 (high group)
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e42525" rowspan="1" colspan="1">MMA computation 2</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e42528" rowspan="1" colspan="1">Threads with <samp class="ph codeph">%laneid</samp> 4-7 (low group) and 20-23 (high group)
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e42525" rowspan="1" colspan="1">MMA computation 3</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e42528" rowspan="1" colspan="1">Threads with <samp class="ph codeph">%laneid</samp> 8-11 (low group) and 24-27 (high group)
                                             </td>
                                          </tr>
                                          <tr class="row">
                                             <td class="entry" valign="top" width="50%" headers="d54e42525" rowspan="1" colspan="1">MMA computation 4</td>
                                             <td class="entry" valign="top" width="50%" headers="d54e42528" rowspan="1" colspan="1">Threads with <samp class="ph codeph">%laneid</samp> 12-15 (low group) and 28-31 (high group)
                                             </td>
                                          </tr>
                                       </tbody>
                                    </table>
                                 </div>
                                 <p class="p">For each of the individual MMA computation shown above, each of the required thread holds
                                    a fragment of the matrix for performing mma operation as follows:
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-884-f16__matrix-mma-multiplicand-A-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-884-f16__matrix-mma-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e42610" rowspan="1" colspan="1">.atype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e42613" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e42616" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e42610" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e42613" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.f16x2</samp>
                                                      registers, with each register containing two <samp class="ph codeph">.f16</samp>
                                                      elements from the matrix A.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e42616" rowspan="1" colspan="1"> a0, a1, a2, a3 </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p>
                                       <ul class="ul">
                                          <li class="li">
                                             <p class="p">Row Major:</p><br clear="none"></br><img class="image" src="graphics/mma-884-A-row-f16.png" alt="MMA 884 Matrix A Row"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">row =            %laneid % 4          if %laneid &lt; 16
                (%laneid % 4) + 4     otherwise

col =            i                    for a<em class="ph i">i</em> where i = {0,..,3}
                </pre></div>
                                          </li>
                                          <li class="li">
                                             <p class="p">Column Major:</p>
                                             <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-884-A-col-f16.png" alt="MMA 884 Matrix A Col"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">row =        i % 4            for a<em class="ph i">i</em>  where i = {0,..,3}   if %laneid &lt; 16
            (i % 4) + 4       for a<em class="ph i">i</em>  where i = {0,..,3}   otherwise

col =        %laneid % 4
                </pre></div>
                                          </li>
                                       </ul>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-884-f16__matrix-mma-multiplicand-B-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-884-f16__matrix-mma-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e42715" rowspan="1" colspan="1">.btype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e42718" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e42721" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e42715" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e42718" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.f16x2</samp>
                                                      registers, with each register containing two <samp class="ph codeph">.f16</samp>
                                                      elements from the matrix B.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e42721" rowspan="1" colspan="1">b0, b1, b2, b3</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p>
                                       <ul class="ul">
                                          <li class="li">
                                             <p class="p">Row major:</p><br clear="none"></br><img class="image" src="graphics/mma-884-B-row-f16.png" alt="MMA 884 Matrix B Row"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">row =        %laneid % 4

col =         i      for b<em class="ph i">i</em>   where i = {0,..,3}   if %laneid &lt; 16
             i+4     for b<em class="ph i">i</em>   where i = {0,..,3}   otherwise
                </pre></div>
                                          </li>
                                          <li class="li">
                                             <p class="p">Column Major:</p><br clear="none"></br><img class="image" src="graphics/mma-884-B-col-f16.png" alt="MMA 884 Matrix B Col"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">row =       i                 for b<em class="ph i">i</em>   where i = {0,..,3}

col =      %laneid % 4        if %laneid &lt; 16
          (%laneid % 4) + 4   otherwise
                </pre></div>
                                          </li>
                                       </ul>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators C (or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-884-f16__matrix-mma-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-884-f16__matrix-mma-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e42817" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e42820" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e42823" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e42817" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e42820" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.f16x2</samp>
                                                      registers, with each register containing two <samp class="ph codeph">.f16</samp>
                                                      elements from the matrix C (or D).
                                                   </td>
                                                   <td class="entry" rowspan="2" valign="middle" width="18.749999999999996%" headers="d54e42823" colspan="1">c0, c1, c2, c3, c4, c5, c6, c7 </td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e42817" rowspan="1" colspan="1"><samp class="ph codeph">.f32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e42820" rowspan="1" colspan="1">A vector expression of eight <samp class="ph codeph">.f32</samp> registers.
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p>
                                       <ul class="ul">
                                          <li class="li">
                                             <p class="p">.<samp class="ph codeph">ctype</samp> is <samp class="ph codeph">.f16</samp></p><br clear="none"></br><img class="image" src="graphics/mma-884-C-f16.png" alt="MMA 884 Matrix C F16"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">row =       %laneid % 4         if %laneid &lt; 16
           (%laneid % 4) + 4    otherwise

col =          i                for c<em class="ph i">i</em>   where i = {0,..,7}
                </pre></div>
                                          </li>
                                          <li class="li">
                                             <p class="p"><samp class="ph codeph">.ctype</samp> is <samp class="ph codeph">.f32</samp></p><br clear="none"></br><img class="image" src="graphics/mma-884-C-f32-1.png" alt="MMA 884 Matrix C F32 part1"></img><br clear="none"></br><br clear="none"></br><img class="image" src="graphics/mma-884-C-f32-2.png" alt="MMA 884 Matrix C F32 part2"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">row =     X           if %laneid &lt; 16
        X + 4         otherwise

          where X = (%laneid &amp; 0b1) + (i &amp; 0b10)  for c<em class="ph i">i</em> where i = {0,..,7}

col = (i &amp; 0b100) + (%laneid &amp; 0b10) + (i &amp; 0b1)  for c<em class="ph i">i</em> where i = {0,..,7}
                </pre></div>
                                          </li>
                                       </ul>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-884-f64"><a name="warp-level-matrix-fragment-mma-884-f64" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-884-f64" name="warp-level-matrix-fragment-mma-884-f64" shape="rect">9.7.13.4.2.&nbsp;Matrix Fragments for mma.m8n8k4 with .f64 floating point type</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m8n8k4</samp> with <samp class="ph codeph">.f64</samp> floating point type will compute an MMA operation of shape <samp class="ph codeph">.m8n8k4</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-884-f64__matrix-mma-884-f64-multiplicand-A-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-884-f64__matrix-mma-884-f64-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e42971" rowspan="1" colspan="1">.atype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e42974" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e42977" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e42971" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e42974" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.f64</samp>
                                                      register, containing single <samp class="ph codeph">.f64</samp>
                                                      element from the matrix A.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e42977" rowspan="1" colspan="1">a0</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-884-A-f64.png" alt="MMA 884 .f64 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">row =        %laneid &gt;&gt; 2

col =        %laneid % 4</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-884-f64__matrix-mma-884-f64-multiplicand-B-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-884-f64__matrix-mma-884-f64-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e43040" rowspan="1" colspan="1">.btype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e43043" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e43046" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e43040" rowspan="1" colspan="1"><samp class="ph codeph">.f64</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e43043" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.f64</samp>
                                                      register, containing a single <samp class="ph codeph">.f64</samp> element
                                                      from the matrix B.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e43046" rowspan="1" colspan="1">b0</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-884-B-f64.png" alt="MMA 884 .f64 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">row =        %laneid % 4

col =        %laneid &gt;&gt; 2</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-884-f64__matrix-mma-884-f64-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-884-f64__matrix-mma-884-f64-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e43109" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e43112" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e43115" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e43109" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e43112" rowspan="1" colspan="1">A vector expression containing of two <samp class="ph codeph">.f64</samp> registers
                                                      containing two <samp class="ph codeph">.f64</samp> elements from the matrix C.
                                                   </td>
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e43115" rowspan="1" colspan="1">c0, c1</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-884-C-f64.png" alt="MMA 884 f64 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID

col =      (threadID_in_group * 2) + (i &amp; 0x1)       for c<em class="ph i">i</em>   where i = {0, 1}</pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-8816"><a name="warp-level-matrix-fragment-mma-8816" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-8816" name="warp-level-matrix-fragment-mma-8816" shape="rect">9.7.13.4.3.&nbsp;Matrix Fragments for mma.m8n8k16</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m8n8k16</samp> will compute an MMA operation of shape
                                    <samp class="ph codeph">.m8n8k16</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-8816__matrix-mma-8816-multiplicand-A-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-8816__matrix-mma-8816-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e43205" rowspan="1" colspan="1">.atype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e43208" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e43211" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e43205" rowspan="1" colspan="1"><samp class="ph codeph">.s8</samp> / <samp class="ph codeph">.u8</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e43208" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.b32</samp>
                                                      register, containing four <samp class="ph codeph">.s8</samp> or
                                                      <samp class="ph codeph">.u8</samp> elements from the matrix A.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e43211" rowspan="1" colspan="1">a0, a1, a2, a3</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-8816-A-i8.png" alt="MMA 8816 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row = groupID

col =  (threadID_in_group * 4) + i       for a<em class="ph i">i</em>    where i = {0,..,3}
                </pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-8816__matrix-mma-8816-multiplicand-B-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-8816__matrix-mma-8816-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e43283" rowspan="1" colspan="1">.btype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e43286" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e43289" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e43283" rowspan="1" colspan="1"><samp class="ph codeph">.s8</samp> / <samp class="ph codeph">.u8</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e43286" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.b32</samp>
                                                      register, containing four <samp class="ph codeph">.s8</samp> or
                                                      <samp class="ph codeph">.u8</samp> elements from the matrix B.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e43289" rowspan="1" colspan="1">b0, b1, b2, b3</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-8816-B-i8.png" alt="MMA 8816 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =  (threadID_in_group * 4) + i         for b<em class="ph i">i</em>    where i = {0,..,3}

col =    groupID
                </pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-8816__matrix-mma-8816-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-8816__matrix-mma-8816-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e43361" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e43364" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e43367" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e43361" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e43364" rowspan="1" colspan="1">A vector expression containing of two <samp class="ph codeph">.s32</samp> registers.
                                                   </td>
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e43367" rowspan="1" colspan="1">c0, c1</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-8816-C-i8.png" alt="MMA 8816 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row = groupID

col = (threadID_in_group * 2) + i         for c<em class="ph i">i</em>    where i = {0, 1}
                </pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-8832"><a name="warp-level-matrix-fragment-mma-8832" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-8832" name="warp-level-matrix-fragment-mma-8832" shape="rect">9.7.13.4.4.&nbsp;Matrix Fragments for mma.m8n8k32</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m8n8k32</samp> will compute an MMA operation of shape
                                    <samp class="ph codeph">.m8n8k32</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-8832__matrix-mma-8832-multiplicand-A-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-8832__matrix-mma-8832-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="12.5%" id="d54e43455" rowspan="1" colspan="1">.atype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e43458" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="25%" id="d54e43461" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="12.5%" headers="d54e43455" rowspan="1" colspan="1"><samp class="ph codeph">.s4</samp> / <samp class="ph codeph">.u4</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e43458" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.b32</samp>
                                                      register, containing eight <samp class="ph codeph">.s4</samp> or
                                                      <samp class="ph codeph">.u4</samp> elements from the matrix A.
                                                   </td>
                                                   <td class="entry" valign="top" width="25%" headers="d54e43461" rowspan="1" colspan="1">a0, a1, a2, a3, a4, a5, a6, a7</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-8832-A-i4.png" alt="MMA 8832 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID

col = (threadID_in_group * 8) + i         for a<em class="ph i">i</em>    where i = {0,..,7}
            </pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-8832__matrix-mma-8832-multiplicand-B-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-8832__matrix-mma-8832-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="12.5%" id="d54e43533" rowspan="1" colspan="1">.btype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e43536" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="25%" id="d54e43539" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="12.5%" headers="d54e43533" rowspan="1" colspan="1"><samp class="ph codeph">.s4</samp> / <samp class="ph codeph">.u4</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e43536" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.b32</samp>
                                                      register, containing eight <samp class="ph codeph">.s4</samp> or
                                                      <samp class="ph codeph">.u4</samp> elements from the matrix B.
                                                   </td>
                                                   <td class="entry" valign="top" width="25%" headers="d54e43539" rowspan="1" colspan="1">b0, b1, b2, b3, b4, b5, b6, b7</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-8832-B-i4.png" alt="MMA 8832 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row = (threadID_in_group * 8) + i         for b<em class="ph i">i</em>   where i = {0,..,7}

col = groupID
            </pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-8832__matrix-mma-8832-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-8832__matrix-mma-8832-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e43611" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e43614" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e43617" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e43611" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e43614" rowspan="1" colspan="1">A vector expression of two <samp class="ph codeph">.s32</samp> registers.
                                                   </td>
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e43617" rowspan="1" colspan="1">c0, c1</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-8832-C-i4.png" alt="MMA 8832 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =   groupID
col = (threadID_in_group * 2) + i         for c<em class="ph i">i</em>   where i = {0, 1}
            </pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-88128"><a name="warp-level-matrix-fragment-mma-88128" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-88128" name="warp-level-matrix-fragment-mma-88128" shape="rect">9.7.13.4.5.&nbsp;Matrix Fragments for mma.m8n8k128</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m8n8k128</samp> will compute an MMA operation of shape
                                    <samp class="ph codeph">.m8n8k128</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-88128__matrix-mma-88128-multiplicand-A-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-88128__matrix-mma-88128-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e43704" rowspan="1" colspan="1">.atype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e43707" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e43710" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e43704" rowspan="1" colspan="1"><samp class="ph codeph">.b1</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e43707" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.b32</samp>
                                                      register, containing thirty two <samp class="ph codeph">.b1</samp>
                                                      elements from the matrix A.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e43710" rowspan="1" colspan="1">a0, a1, ... a30, a31</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-88128-A.png" alt="MMA 88128 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =  groupID

col =  (threadID_in_group * 32) + i       for a<em class="ph i">i</em> where i = {0,..,31}</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-88128__matrix-mma-88128-multiplicand-B-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-88128__matrix-mma-88128-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e43776" rowspan="1" colspan="1">.btype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e43779" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e43782" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e43776" rowspan="1" colspan="1"><samp class="ph codeph">.b1</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e43779" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.b32</samp>
                                                      register, containing thirty two <samp class="ph codeph">.b1</samp>
                                                      elements from the matrix B.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e43782" rowspan="1" colspan="1">b0, b1, ..., b30, b31</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-88128-B.png" alt="MMA 88128 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row = (threadID_in_group * 32) + i         for b<em class="ph i">i</em> where i = {0,..,31}

col = groupID</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-88128__matrix-mma-88128-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-88128__matrix-mma-88128-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e43848" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e43851" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e43854" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e43848" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e43851" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.s32</samp> registers,
                                                      containing two <samp class="ph codeph">.s32</samp> elements
                                                      from the matrix C (or D).
                                                   </td>
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e43854" rowspan="1" colspan="1">c0, c1</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-88128-C.png" alt="MMA 88128 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID

col =  (threadID_in_group * 2) + i    for c<em class="ph i">i</em> where i = {0, 1}</pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-1684"><a name="warp-level-matrix-fragment-mma-1684" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-1684" name="warp-level-matrix-fragment-mma-1684" shape="rect">9.7.13.4.6.&nbsp;Matrix Fragments for mma.m16n8k4</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m16n8k4</samp> will compute an MMA operation of shape
                                    <samp class="ph codeph">.m16n8k4</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-1684__matrix-mma-1684-multiplicand-A-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-1684__matrix-mma-1684-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e43944" rowspan="1" colspan="1">.atype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e43947" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e43950" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e43944" rowspan="1" colspan="1"><samp class="ph codeph">.tf32</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e43947" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.b32</samp>
                                                      registers, containing two <samp class="ph codeph">.tf32</samp>
                                                      elements from the matrix A.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e43950" rowspan="1" colspan="1">a0, a1</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-1684-A.png" alt="MMA 1684 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID            for a0
           groupID + 8        for a1

col =  threadID_in_group</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-1684__matrix-mma-1684-multiplicand-B-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-1684__matrix-mma-1684-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e44013" rowspan="1" colspan="1">.btype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e44016" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e44019" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e44013" rowspan="1" colspan="1"><samp class="ph codeph">.tf32</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e44016" rowspan="1" colspan="1">A vector expression of a single <samp class="ph codeph">.b32</samp>
                                                      register, containing a single <samp class="ph codeph">.tf32</samp>
                                                      element from the matrix B.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e44019" rowspan="1" colspan="1">b0</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-1684-B.png" alt="MMA 1684 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =  threadID_in_group

col =  groupID</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-1684__matrix-mma-1684-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-1684__matrix-mma-1684-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e44082" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e44085" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e44088" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e44082" rowspan="1" colspan="1"><samp class="ph codeph">.f32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e44085" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.f32</samp> registers,
                                                      containing four <samp class="ph codeph">.f32</samp> elements
                                                      from the matrix C (or D).
                                                   </td>
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e44088" rowspan="1" colspan="1">c0, c1, c2, c3</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-1684-C.png" alt="MMA 1684 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID                            for c0 and c1
         groupID + 8                          for c2 and c3

col =  (threadID_in_group * 2) + (i &amp; 0x1)    for c<em class="ph i">i</em>   where i = {0,..,3}</pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-1688"><a name="warp-level-matrix-fragment-mma-1688" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-1688" name="warp-level-matrix-fragment-mma-1688" shape="rect">9.7.13.4.7.&nbsp;Matrix Fragments for mma.m16n8k8</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m16n8k8</samp> will compute an MMA operation of shape
                                    <samp class="ph codeph">.m16n8k8</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <ul class="ul">
                                          <li class="li"><samp class="ph codeph">.f16</samp> and <samp class="ph codeph">.bf16</samp> :
                                             
                                             
                                             <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-1688__matrix-mma-1688-multiplicand-A-tab" shape="rect">
                                                   <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-1688__matrix-mma-1688-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                                   <thead class="thead" align="left">
                                                      <tr class="row">
                                                         <th class="entry" valign="top" width="13.333333333333334%" id="d54e44188" rowspan="1" colspan="1">.atype</th>
                                                         <th class="entry" valign="top" width="66.66666666666666%" id="d54e44191" rowspan="1" colspan="1">Fragment</th>
                                                         <th class="entry" valign="top" width="20%" id="d54e44194" rowspan="1" colspan="1">Elements (low to high)</th>
                                                      </tr>
                                                   </thead>
                                                   <tbody class="tbody">
                                                      <tr class="row">
                                                         <td class="entry" valign="top" width="13.333333333333334%" headers="d54e44188" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp> / <samp class="ph codeph">.bf16</samp></td>
                                                         <td class="entry" valign="top" width="66.66666666666666%" headers="d54e44191" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.f16x2</samp>
                                                            registers, with each register containing two <samp class="ph codeph">.f16</samp>
                                                            / <samp class="ph codeph">.bf16</samp> elements from the matrix A.
                                                         </td>
                                                         <td class="entry" valign="top" width="20%" headers="d54e44194" rowspan="1" colspan="1">a0, a1, a2, a3</td>
                                                      </tr>
                                                   </tbody>
                                                </table>
                                             </div>
                                             <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-1688-A-f16.png" alt="MMA 1688 .f16 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID            for a0 and a1
           groupID + 8        for a2 and a3

col =  threadID_in_group * 2 + (i &amp; 0x1)    for a<em class="ph i">i</em>     where i = {0,..,3}
                </pre></div>
                                          </li>
                                          <li class="li"><samp class="ph codeph">.tf32</samp> :
                                             
                                             
                                             <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-1688__matrix-mma-1688-multiplicand-A-tab" shape="rect">
                                                   <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-1688__matrix-mma-1688-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                                   <thead class="thead" align="left">
                                                      <tr class="row">
                                                         <th class="entry" valign="top" width="13.333333333333334%" id="d54e44266" rowspan="1" colspan="1">.atype</th>
                                                         <th class="entry" valign="top" width="66.66666666666666%" id="d54e44269" rowspan="1" colspan="1">Fragment</th>
                                                         <th class="entry" valign="top" width="20%" id="d54e44272" rowspan="1" colspan="1">Elements (low to high)</th>
                                                      </tr>
                                                   </thead>
                                                   <tbody class="tbody">
                                                      <tr class="row">
                                                         <td class="entry" valign="top" width="13.333333333333334%" headers="d54e44266" rowspan="1" colspan="1"><samp class="ph codeph">.tf32</samp></td>
                                                         <td class="entry" valign="top" width="66.66666666666666%" headers="d54e44269" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.b32</samp>
                                                            registers, containing four <samp class="ph codeph">.tf32</samp>
                                                            elements from the matrix A.
                                                         </td>
                                                         <td class="entry" valign="top" width="20%" headers="d54e44272" rowspan="1" colspan="1">a0, a1, a2, a3</td>
                                                      </tr>
                                                   </tbody>
                                                </table>
                                             </div>
                                             <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-1688-A-tf32.png" alt="MMA 1688 .tf32 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID            for a0 and a2
           groupID + 8        for a1 and a3

col =  threadID_in_group       for a0 and a1
       threadID_in_group + 4   for a2 and a3</pre></div>
                                          </li>
                                       </ul>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <ul class="ul">
                                          <li class="li"><samp class="ph codeph">.f16</samp> and <samp class="ph codeph">.bf16</samp> :
                                             
                                             
                                             <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-1688__matrix-mma-1688-multiplicand-B-tab" shape="rect">
                                                   <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-1688__matrix-mma-1688-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                                   <thead class="thead" align="left">
                                                      <tr class="row">
                                                         <th class="entry" valign="top" width="13.333333333333334%" id="d54e44346" rowspan="1" colspan="1">.btype</th>
                                                         <th class="entry" valign="top" width="66.66666666666666%" id="d54e44349" rowspan="1" colspan="1">Fragment</th>
                                                         <th class="entry" valign="top" width="20%" id="d54e44352" rowspan="1" colspan="1">Elements (low to high)</th>
                                                      </tr>
                                                   </thead>
                                                   <tbody class="tbody">
                                                      <tr class="row">
                                                         <td class="entry" valign="top" width="13.333333333333334%" headers="d54e44346" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp> / <samp class="ph codeph">.bf16</samp></td>
                                                         <td class="entry" valign="top" width="66.66666666666666%" headers="d54e44349" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.f16x2</samp>
                                                            register, containing two <samp class="ph codeph">.f16</samp> /
                                                            <samp class="ph codeph">.bf16</samp> elements from the matrix B.
                                                         </td>
                                                         <td class="entry" valign="top" width="20%" headers="d54e44352" rowspan="1" colspan="1">b0, b1</td>
                                                      </tr>
                                                   </tbody>
                                                </table>
                                             </div>
                                             <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-1688-B-f16.png" alt="MMA 1688 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row = (threadID_in_group * 2) + i       for b<em class="ph i">i</em>    where i = {0, 1}

col =  groupID</pre></div>
                                          </li>
                                          <li class="li"><samp class="ph codeph">.tf32</samp> :
                                             
                                             
                                             <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-1688__matrix-mma-1688-multiplicand-B-tab" shape="rect">
                                                   <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-1688__matrix-mma-1688-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                                   <thead class="thead" align="left">
                                                      <tr class="row">
                                                         <th class="entry" valign="top" width="13.333333333333334%" id="d54e44423" rowspan="1" colspan="1">.btype</th>
                                                         <th class="entry" valign="top" width="66.66666666666666%" id="d54e44426" rowspan="1" colspan="1">Fragment</th>
                                                         <th class="entry" valign="top" width="20%" id="d54e44429" rowspan="1" colspan="1">Elements (low to high)</th>
                                                      </tr>
                                                   </thead>
                                                   <tbody class="tbody">
                                                      <tr class="row">
                                                         <td class="entry" valign="top" width="13.333333333333334%" headers="d54e44423" rowspan="1" colspan="1"><samp class="ph codeph">.tf32</samp></td>
                                                         <td class="entry" valign="top" width="66.66666666666666%" headers="d54e44426" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.b32</samp>
                                                            registers, containing two <samp class="ph codeph">.tf32</samp>
                                                            elements from the matrix B.
                                                         </td>
                                                         <td class="entry" valign="top" width="20%" headers="d54e44429" rowspan="1" colspan="1">b0, b1</td>
                                                      </tr>
                                                   </tbody>
                                                </table>
                                             </div>
                                             <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-1688-B-tf32.png" alt="MMA 1688 .tf32 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =    threadID_in_group         for b0
       threadID_in_group + 4       for b1

col =  groupID</pre></div>
                                          </li>
                                       </ul>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-1688__matrix-mma-1688-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-1688__matrix-mma-1688-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e44493" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e44496" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e44499" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e44493" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e44496" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.f16x2</samp> registers,
                                                      with each register containing two <samp class="ph codeph">.f16</samp> elements
                                                      from the matrix C (or D).
                                                   </td>
                                                   <td class="entry" rowspan="2" valign="middle" width="18.749999999999996%" headers="d54e44499" colspan="1">c0, c1, c2, c3</td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e44493" rowspan="1" colspan="1"><samp class="ph codeph">.f32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e44496" rowspan="1" colspan="1">A vector expression of four <samp class="ph codeph">.f32</samp> registers.
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-1688-C.png" alt="MMA 1688 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID                            for c0 and c1
         groupID + 8                          for c2 and c3

col =  (threadID_in_group * 2) + (i &amp; 0x1)    for c<em class="ph i">i</em>   where i = {0,..,3}
            </pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-16816-f16"><a name="warp-level-matrix-fragment-mma-16816-f16" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-16816-f16" name="warp-level-matrix-fragment-mma-16816-f16" shape="rect">9.7.13.4.8.&nbsp;Matrix Fragments for mma.m16n8k16 with floating point type</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m16n8k16</samp> with <samp class="ph codeph">.f16</samp> /
                                    <samp class="ph codeph">.bf16</samp> floating point type will compute an MMA operation
                                    of shape <samp class="ph codeph">.m16n8k16</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16816-f16__matrix-mma-16816-multiplicand-A-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16816-f16__matrix-mma-16816-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e44608" rowspan="1" colspan="1">.atype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e44611" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e44614" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e44608" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp> / <samp class="ph codeph">.bf16</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e44611" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.f16x2</samp>
                                                      registers, with each register containing two <samp class="ph codeph">.f16</samp>
                                                      / <samp class="ph codeph">.bf16</samp> elements from the matrix A.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e44614" rowspan="1" colspan="1">a0, a1, a2, a3, a4, a5, a6, a7</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16816-A-f16.png" alt="MMA 16816 .f16 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID            for a<em class="ph i">i</em> where  0 &lt;= i &lt; 2 || 4 &lt;= i &lt; 6
          groupID + 8         Otherwise

col =  (threadID_in_group * 2) + (i &amp; 0x1)          for a<em class="ph i">i</em> where i &lt;  4
       (threadID_in_group * 2) + (i &amp; 0x1) + 8      for a<em class="ph i">i</em> where i &gt;= 4</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16816-f16__matrix-mma-16816-multiplicand-B-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16816-f16__matrix-mma-16816-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e44692" rowspan="1" colspan="1">.btype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e44695" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e44698" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e44692" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp> / <samp class="ph codeph">.bf16</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e44695" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.f16x2</samp>
                                                      registers, with each register containing two <samp class="ph codeph">.f16</samp>
                                                      / <samp class="ph codeph">.bf16</samp> elements from the matrix B.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e44698" rowspan="1" colspan="1">b0, b1, b2, b3</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16816-B-f16.png" alt="MMA 16816 .f16 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =  (threadID_in_group * 2) + (i &amp; 0x1)           for b<em class="ph i">i</em> where i &lt;  2
       (threadID_in_group * 2) + (i &amp; 0x1) + 8       for b<em class="ph i">i</em> where i &gt;= 2

col = groupID</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16816-f16__matrix-mma-16816-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16816-f16__matrix-mma-16816-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e44773" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e44776" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e44779" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e44773" rowspan="1" colspan="1"><samp class="ph codeph">.f32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e44776" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.f32</samp> registers,
                                                      containing four <samp class="ph codeph">.f32</samp> elements
                                                      from the matrix C (or D).
                                                   </td>
                                                   <td class="entry" rowspan="2" valign="middle" width="18.749999999999996%" headers="d54e44779" colspan="1">c0, c1, c2, c3</td>
                                                </tr>
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e44773" rowspan="1" colspan="1"><samp class="ph codeph">.f16</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e44776" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.f16x2</samp> registers,
                                                      with each register containing two <samp class="ph codeph">.f16</samp> elements
                                                      from the matrix C (or D).
                                                   </td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16816-C-f16.png" alt="MMA 16816 .f16 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID                               for c<em class="ph i">i</em> where i &lt;  2
         groupID + 8                             for c<em class="ph i">i</em> where i &gt;= 2

col =  (threadID_in_group * 2) + (i &amp; 0x1)        for c<em class="ph i">i</em> where i = {0,..,3}</pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-16816-i8"><a name="warp-level-matrix-fragment-mma-16816-i8" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-16816-i8" name="warp-level-matrix-fragment-mma-16816-i8" shape="rect">9.7.13.4.9.&nbsp;Matrix Fragments for mma.m16n8k16 with integer type</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m16n8k16</samp> with <samp class="ph codeph">.u8</samp> or
                                    <samp class="ph codeph">.s8</samp> integer type will compute an MMA operation of shape
                                    <samp class="ph codeph">.m16n8k16</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16816-i8__matrix-mma-16816-i8-multiplicand-A-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16816-i8__matrix-mma-16816-i8-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e44897" rowspan="1" colspan="1">.atype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e44900" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e44903" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e44897" rowspan="1" colspan="1"><samp class="ph codeph">.u8</samp> / <samp class="ph codeph">.s8</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e44900" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.b32</samp>
                                                      registers, with each register containing four <samp class="ph codeph">.u8</samp> /
                                                      <samp class="ph codeph">.s8</samp> elements from the matrix A.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e44903" rowspan="1" colspan="1">a0, a1, a2, a3, a4, a5, a6, a7</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16816-A-i8.png" alt="MMA 16816-i8 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID                            for a<em class="ph i">i</em> where i &lt; 4
         groupID + 8                          for a<em class="ph i">i</em> where i &gt;= 4

col =  (threadID_in_group * 4) + (i &amp; 0x3)    for a<em class="ph i">i</em> where i = {0,..,7}</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16816-i8__matrix-mma-16816-i8-multiplicand-B-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16816-i8__matrix-mma-16816-i8-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e44982" rowspan="1" colspan="1">.btype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e44985" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e44988" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e44982" rowspan="1" colspan="1"><samp class="ph codeph">.u8</samp> / <samp class="ph codeph">.s8</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e44985" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.b32</samp>
                                                      register, containing four <samp class="ph codeph">.u8</samp> /
                                                      <samp class="ph codeph">.s8</samp> elements from the matrix B.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e44988" rowspan="1" colspan="1">b0, b1, b2, b3</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16816-B-i8.png" alt="MMA 16816-i8 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =  (threadID_in_group * 4) + i         for b<em class="ph i">i</em> where i = {0,..,3}

col = groupID</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16816-i8__matrix-mma-16816-i8-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16816-i8__matrix-mma-16816-i8-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e45061" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e45064" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e45067" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e45061" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e45064" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.s32</samp> registers,
                                                      containing four <samp class="ph codeph">.s32</samp> elements
                                                      from the matrix C (or D).
                                                   </td>
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e45067" rowspan="1" colspan="1">c0, c1, c2, c3</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16816-C-i8.png" alt="MMA 16816-i8 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">
groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID                           for c<em class="ph i">i</em> where i &lt;  2
         groupID + 8                         for c<em class="ph i">i</em> where i &gt;= 2

col =  (threadID_in_group * 2) + (i &amp; 0x1)    for c<em class="ph i">i</em> where i = {0,..,3}</pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-16832"><a name="warp-level-matrix-fragment-mma-16832" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-16832" name="warp-level-matrix-fragment-mma-16832" shape="rect">9.7.13.4.10.&nbsp;Matrix Fragments for mma.m16n8k32</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m16n8k32</samp> will compute an MMA operation of shape
                                    <samp class="ph codeph">.m16n8k32</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <ul class="ul">
                                          <li class="li"><samp class="ph codeph">.s4</samp> or <samp class="ph codeph">.u4</samp> :
                                             
                                             
                                             <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16832__matrix-mma-16832-i4-multiplicand-A-tab" shape="rect">
                                                   <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16832__matrix-mma-16832-i4-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                                   <thead class="thead" align="left">
                                                      <tr class="row">
                                                         <th class="entry" valign="top" width="13.333333333333334%" id="d54e45174" rowspan="1" colspan="1">.atype</th>
                                                         <th class="entry" valign="top" width="66.66666666666666%" id="d54e45177" rowspan="1" colspan="1">Fragment</th>
                                                         <th class="entry" valign="top" width="20%" id="d54e45180" rowspan="1" colspan="1">Elements (low to high)</th>
                                                      </tr>
                                                   </thead>
                                                   <tbody class="tbody">
                                                      <tr class="row">
                                                         <td class="entry" valign="top" width="13.333333333333334%" headers="d54e45174" rowspan="1" colspan="1"><samp class="ph codeph">.s4</samp> / <samp class="ph codeph">.u4</samp></td>
                                                         <td class="entry" valign="top" width="66.66666666666666%" headers="d54e45177" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.b32</samp>
                                                            registers, with each register containing eight <samp class="ph codeph">.u4</samp> /
                                                            <samp class="ph codeph">.s4</samp> elements from the matrix A.
                                                         </td>
                                                         <td class="entry" valign="top" width="20%" headers="d54e45180" rowspan="1" colspan="1">a0, a1, ..., a14, a15</td>
                                                      </tr>
                                                   </tbody>
                                                </table>
                                             </div>
                                             <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16832-A-i4.png" alt="MMA 16832 i4 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID                           for a<em class="ph i">i</em> where i &lt; 8
         groupID + 8                         for a<em class="ph i">i</em> where i &gt;= 8

col =  (threadID_in_group * 8) + (i &amp; 0x7)    for a<em class="ph i">i</em> where i = {0,..,15}</pre></div>
                                          </li>
                                          <li class="li"><samp class="ph codeph">.s8</samp> or <samp class="ph codeph">.u8</samp> :
                                             
                                             
                                             <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16832__matrix-mma-16832-i8-multiplicand-A-tab" shape="rect">
                                                   <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16832__matrix-mma-16832-i8-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                                   <thead class="thead" align="left">
                                                      <tr class="row">
                                                         <th class="entry" valign="top" width="13.333333333333334%" id="d54e45261" rowspan="1" colspan="1">.atype</th>
                                                         <th class="entry" valign="top" width="66.66666666666666%" id="d54e45264" rowspan="1" colspan="1">Fragment</th>
                                                         <th class="entry" valign="top" width="20%" id="d54e45267" rowspan="1" colspan="1">Elements (low to high)</th>
                                                      </tr>
                                                   </thead>
                                                   <tbody class="tbody">
                                                      <tr class="row">
                                                         <td class="entry" valign="top" width="13.333333333333334%" headers="d54e45261" rowspan="1" colspan="1"><samp class="ph codeph">.s8</samp> / <samp class="ph codeph">.u8</samp></td>
                                                         <td class="entry" valign="top" width="66.66666666666666%" headers="d54e45264" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.b32</samp>
                                                            registers, with each register containing four <samp class="ph codeph">.s8</samp> /
                                                            <samp class="ph codeph">.u8</samp> elements from the matrix A.
                                                         </td>
                                                         <td class="entry" valign="top" width="20%" headers="d54e45267" rowspan="1" colspan="1">a0, a1, .., a14, a15</td>
                                                      </tr>
                                                   </tbody>
                                                </table>
                                             </div>
                                             <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16832-A-i8.png" alt="MMA 16832 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">groupID = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =   groupID                                        for a<em class="ph i">i</em> where 0 &lt;= i &lt; 4 || 8 &lt;= i &lt; 12
       groupID + 8                                     otherwise

col =    (threadID_in_group * 4) + (i &amp; 0x3)           for a<em class="ph i">i</em> where i &lt; 8
         (threadID_in_group * 4) + (i &amp; 0x3) + 16      for a<em class="ph i">i</em> where i &gt;= 8</pre></div>
                                          </li>
                                       </ul>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <ul class="ul">
                                          <li class="li"> .s4 or .u4 :
                                             
                                             
                                             <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16832__matrix-mma-16832-multiplicand-B-tab" shape="rect">
                                                   <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16832__matrix-mma-16832-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                                   <thead class="thead" align="left">
                                                      <tr class="row">
                                                         <th class="entry" valign="top" width="13.333333333333334%" id="d54e45351" rowspan="1" colspan="1">.btype</th>
                                                         <th class="entry" valign="top" width="66.66666666666666%" id="d54e45354" rowspan="1" colspan="1">Fragment</th>
                                                         <th class="entry" valign="top" width="20%" id="d54e45357" rowspan="1" colspan="1">Elements (low to high)</th>
                                                      </tr>
                                                   </thead>
                                                   <tbody class="tbody">
                                                      <tr class="row">
                                                         <td class="entry" valign="top" width="13.333333333333334%" headers="d54e45351" rowspan="1" colspan="1"><samp class="ph codeph">.s4</samp> / <samp class="ph codeph">.u4</samp></td>
                                                         <td class="entry" valign="top" width="66.66666666666666%" headers="d54e45354" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.b32</samp>
                                                            register, containing eight <samp class="ph codeph">.s4</samp> /
                                                            <samp class="ph codeph">.u4</samp> elements from the matrix B.
                                                         </td>
                                                         <td class="entry" valign="top" width="20%" headers="d54e45357" rowspan="1" colspan="1">b0, b1, b2, b3, b4, b5, b6, b7</td>
                                                      </tr>
                                                   </tbody>
                                                </table>
                                             </div>
                                             <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16832-B-i4.png" alt="MMA 16832 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">groupID = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =    (threadID_in_group * 8) + (i &amp; 0x7)      for b<em class="ph i">i</em> where i = {0,..,7}
col =     groupID</pre></div>
                                          </li>
                                          <li class="li"> .s8 or .u8 :
                                             
                                             
                                             <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16832__matrix-mma-16832-multiplicand-B-tab" shape="rect">
                                                   <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16832__matrix-mma-16832-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                                   <thead class="thead" align="left">
                                                      <tr class="row">
                                                         <th class="entry" valign="top" width="13.333333333333334%" id="d54e45425" rowspan="1" colspan="1">.btype</th>
                                                         <th class="entry" valign="top" width="66.66666666666666%" id="d54e45428" rowspan="1" colspan="1">Fragment</th>
                                                         <th class="entry" valign="top" width="20%" id="d54e45431" rowspan="1" colspan="1">Elements (low to high)</th>
                                                      </tr>
                                                   </thead>
                                                   <tbody class="tbody">
                                                      <tr class="row">
                                                         <td class="entry" valign="top" width="13.333333333333334%" headers="d54e45425" rowspan="1" colspan="1"><samp class="ph codeph">.s8</samp> / <samp class="ph codeph">.u8</samp></td>
                                                         <td class="entry" valign="top" width="66.66666666666666%" headers="d54e45428" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.b32</samp>
                                                            registers, with each register containing four <samp class="ph codeph">.s8</samp> /
                                                            <samp class="ph codeph">.u8</samp> elements from the matrix B.
                                                         </td>
                                                         <td class="entry" valign="top" width="20%" headers="d54e45431" rowspan="1" colspan="1">b0, b1, b2, b3, b4, b5, b6, b7</td>
                                                      </tr>
                                                   </tbody>
                                                </table>
                                             </div>
                                             <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16832-B-i8_1.png" alt="MMA 16832 Matrix B"></img><br clear="none"></br><br clear="none"></br><img class="image" src="graphics/mma-16832-B-i8_2.png" alt="MMA 16832 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                             <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      (threadID_in_group * 4) + (i &amp; 0x3)           for b<em class="ph i">i</em> where i &lt; 4
           (threadID_in_group * 4) + (i &amp; 0x3) + 16      for b<em class="ph i">i</em> where i &gt;= 4

col =   groupID</pre></div>
                                          </li>
                                       </ul>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16832__matrix-mma-16832-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16832__matrix-mma-16832-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e45512" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e45515" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e45518" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e45512" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e45515" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.s32</samp> registers,
                                                      containing four <samp class="ph codeph">.s32</samp> elements
                                                      from the matrix C (or D).
                                                   </td>
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e45518" rowspan="1" colspan="1">c0, c1, c2, c3</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16832-C.png" alt="MMA 16832 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID                           for c<em class="ph i">i</em> where i &lt;  2
         groupID + 8                         for c<em class="ph i">i</em> where i &gt;= 2

col =  (threadID_in_group * 2) + (i &amp; 0x1)    for c<em class="ph i">i</em> where i = {0,..,3}</pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-16864"><a name="warp-level-matrix-fragment-mma-16864" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-16864" name="warp-level-matrix-fragment-mma-16864" shape="rect">9.7.13.4.11.&nbsp;Matrix Fragments for mma.m16n8k64</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m16n8k64</samp> will compute an MMA operation of shape
                                    <samp class="ph codeph">.m16n8k64</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16864__matrix-mma-16864-multiplicand-A-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16864__matrix-mma-16864-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e45614" rowspan="1" colspan="1">.atype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e45617" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e45620" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e45614" rowspan="1" colspan="1"><samp class="ph codeph">.s4</samp> / <samp class="ph codeph">.u4</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e45617" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.b32</samp>
                                                      registers, with each register containing eight <samp class="ph codeph">.s4</samp> /
                                                      <samp class="ph codeph">.u4</samp> elements from the matrix A.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e45620" rowspan="1" colspan="1">a0, a1, ..., a30, a31</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16864-A.png" alt="MMA 16864 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =     groupID                                     for a<em class="ph i">i</em> where 0 &lt;= i &lt; 8 || 16 &lt;= i &lt; 24
        groupID + 8                                   otherwise

col =      (threadID_in_group * 8) + (i &amp; 0x7)        for a<em class="ph i">i</em> where i &lt; 16
           (threadID_in_group * 8) + (i &amp; 0x7) + 32   for a<em class="ph i">i</em> where i &gt;= 16</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16864__matrix-mma-16864-multiplicand-B-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16864__matrix-mma-16864-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e45698" rowspan="1" colspan="1">.btype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e45701" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e45704" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e45698" rowspan="1" colspan="1"><samp class="ph codeph">.s4</samp> / <samp class="ph codeph">.u4</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e45701" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.b32</samp>
                                                      registers, with each register containing eight <samp class="ph codeph">.s4</samp> /
                                                      <samp class="ph codeph">.u4</samp> elements from the matrix B.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e45704" rowspan="1" colspan="1">b0, b1, ..., b14, b15</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16864-B_1.png" alt="MMA 16864 Matrix B"></img><br clear="none"></br><br clear="none"></br><img class="image" src="graphics/mma-16864-B_2.png" alt="MMA 16864 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      (threadID_in_group * 8) + (i &amp; 0x7)          for b<em class="ph i">i</em> where i &lt; 8
           (threadID_in_group * 8) + (i &amp; 0x7) + 32     for b<em class="ph i">i</em> where i &gt;= 8

col =   groupID</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-16864__matrix-mma-16864-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-16864__matrix-mma-16864-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e45782" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e45785" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e45788" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e45782" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e45785" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.s32</samp> registers,
                                                      containing four <samp class="ph codeph">.s32</samp> elements
                                                      from the matrix C (or D).
                                                   </td>
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e45788" rowspan="1" colspan="1">c0, c1, c2, c3</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-16864-C.png" alt="MMA 16864 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID                           for c<em class="ph i">i</em> where i &lt;  2
           groupID + 8                       for c<em class="ph i">i</em> where i &gt;= 2

col =  (threadID_in_group * 2) + (i &amp; 0x1)    for c<em class="ph i">i</em>  where i = {0,..,3}</pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-168128"><a name="warp-level-matrix-fragment-mma-168128" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-168128" name="warp-level-matrix-fragment-mma-168128" shape="rect">9.7.13.4.12.&nbsp;Matrix Fragments for mma.m16n8k128</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m16n8k128</samp> will compute an MMA operation of shape
                                    <samp class="ph codeph">.m16n8k128</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-168128__matrix-mma-168128-multiplicand-A-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-168128__matrix-mma-168128-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e45884" rowspan="1" colspan="1">.atype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e45887" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e45890" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e45884" rowspan="1" colspan="1"><samp class="ph codeph">.b1</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e45887" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.b32</samp>
                                                      registers, with each register containing thirty two <samp class="ph codeph">.b1</samp>
                                                      elements from the matrix A.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e45890" rowspan="1" colspan="1">a0, a1, ..., a62, a63</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-168128-A.png" alt="MMA 168128 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID                              for a<em class="ph i">i</em> where i &lt; 32
          groupID + 8                           for a<em class="ph i">i</em> where i &gt;= 32

col =  (threadID_in_group * 32) + (i &amp; 0x1F)     for a<em class="ph i">i</em> where i = {0, ...,63}</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-168128__matrix-mma-168128-multiplicand-B-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-168128__matrix-mma-168128-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e45962" rowspan="1" colspan="1">.btype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e45965" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e45968" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e45962" rowspan="1" colspan="1"><samp class="ph codeph">.b1</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e45965" rowspan="1" colspan="1">A vector expression containing a single <samp class="ph codeph">.b32</samp>
                                                      register containing thirty two <samp class="ph codeph">.b1</samp>
                                                      elements from the matrix B.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e45968" rowspan="1" colspan="1">b0, b1, ... , b30, b31</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-168128-B.png" alt="MMA 168128 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =  (threadID_in_group * 32) + i         for b<em class="ph i">i</em> where i = {0,...,31}
col = groupID</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-168128__matrix-mma-168128-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-168128__matrix-mma-168128-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e46034" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e46037" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e46040" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e46034" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e46037" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.s32</samp> registers,
                                                      containing four <samp class="ph codeph">.s32</samp> elements
                                                      from the matrix C (or D).
                                                   </td>
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e46040" rowspan="1" colspan="1">c0, c1, c2, c3</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-168128-C.png" alt="MMA 168128 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      groupID                           for c<em class="ph i">i</em> where i &lt;  2
          groupID + 8                        for c<em class="ph i">i</em> where i &gt;= 2

col =  (threadID_in_group * 2) + (i &amp; 0x1)    for c<em class="ph i">i</em> where i = {0, 1, 2, 3}</pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic concept nested4" id="warp-level-matrix-fragment-mma-168256"><a name="warp-level-matrix-fragment-mma-168256" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-fragment-mma-168256" name="warp-level-matrix-fragment-mma-168256" shape="rect">9.7.13.4.13.&nbsp;Matrix Fragments for mma.m16n8k256</a></h3>
                              <div class="body conbody">
                                 <p class="p">A warp executing <samp class="ph codeph">mma.m16n8k256</samp> will compute an MMA operation of shape
                                    <samp class="ph codeph">.m16n8k256</samp>.
                                 </p>
                                 <p class="p">Elements of the matrix are distributed across the threads in a warp so each thread of the warp
                                    holds a fragment of the matrix.
                                 </p>
                                 <ul class="ul">
                                    <li class="li">
                                       <p class="p">Multiplicand A:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-168256__matrix-mma-168256-multiplicand-A-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-168256__matrix-mma-168256-multiplicand-A-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e46136" rowspan="1" colspan="1">.atype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e46139" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e46142" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e46136" rowspan="1" colspan="1"><samp class="ph codeph">.b1</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e46139" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.b32</samp>
                                                      registers, with each register containing thirty two <samp class="ph codeph">.b1</samp>
                                                      elements from the matrix A.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e46142" rowspan="1" colspan="1">a0, a1, ..., a126, a127</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-168256-A.png" alt="MMA 168256 Matrix A"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =   groupID                                            for a<em class="ph i">i</em> where 0 &lt;= i &lt; 32 || 64 &lt;= i &lt; 96
        groupID + 8                                        otherwise

col =      (threadID_in_group * 32) + i                    for a<em class="ph i">i</em> where i &lt; 64
           (threadID_in_group * 32) + (i &amp; 0x1F) + 128     for a<em class="ph i">i</em> where i &gt;= 64</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Multiplicand B:</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-168256__matrix-mma-168256-multiplicand-B-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-168256__matrix-mma-168256-multiplicand-B-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="13.333333333333334%" id="d54e46214" rowspan="1" colspan="1">.btype</th>
                                                   <th class="entry" valign="top" width="66.66666666666666%" id="d54e46217" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="20%" id="d54e46220" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="13.333333333333334%" headers="d54e46214" rowspan="1" colspan="1"><samp class="ph codeph">.b1</samp></td>
                                                   <td class="entry" valign="top" width="66.66666666666666%" headers="d54e46217" rowspan="1" colspan="1">A vector expression containing two <samp class="ph codeph">.b32</samp>
                                                      registers, with each register containing thirty two <samp class="ph codeph">.b1</samp>
                                                      elements from the matrix B.
                                                   </td>
                                                   <td class="entry" valign="top" width="20%" headers="d54e46220" rowspan="1" colspan="1">b0, b1, ..., b62, b63</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-168256-B_1.png" alt="MMA 168256 Matrix B"></img><br clear="none"></br><br clear="none"></br><img class="image" src="graphics/mma-168256-B_2.png" alt="MMA 168256 Matrix B"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =      (threadID_in_group * 32) + (i &amp; 0x1F)             for b<em class="ph i">i</em> where i &lt; 32
           (threadID_in_group * 32) + (i &amp; 0x1F) + 128       for b<em class="ph i">i</em> where i &gt;= 32

col =      groupID</pre></div>
                                    </li>
                                    <li class="li">
                                       <p class="p">Accumulators (C or D):</p>
                                       <div class="tablenoborder"><a name="warp-level-matrix-fragment-mma-168256__matrix-mma-168256-multiplicand-C-tab" shape="rect">
                                             <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-fragment-mma-168256__matrix-mma-168256-multiplicand-C-tab" class="table" frame="border" border="1" rules="all">
                                             <thead class="thead" align="left">
                                                <tr class="row">
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e46292" rowspan="1" colspan="1">.ctype / .dtype</th>
                                                   <th class="entry" valign="top" width="62.5%" id="d54e46295" rowspan="1" colspan="1">Fragment</th>
                                                   <th class="entry" valign="top" width="18.749999999999996%" id="d54e46298" rowspan="1" colspan="1">Elements (low to high)</th>
                                                </tr>
                                             </thead>
                                             <tbody class="tbody">
                                                <tr class="row">
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e46292" rowspan="1" colspan="1"><samp class="ph codeph">.s32</samp></td>
                                                   <td class="entry" valign="top" width="62.5%" headers="d54e46295" rowspan="1" colspan="1">A vector expression containing four <samp class="ph codeph">.s32</samp> registers,
                                                      containing four <samp class="ph codeph">.s32</samp> elements
                                                      from the matrix C (or D).
                                                   </td>
                                                   <td class="entry" valign="top" width="18.749999999999996%" headers="d54e46298" rowspan="1" colspan="1">c0, c1, c2, c3</td>
                                                </tr>
                                             </tbody>
                                          </table>
                                       </div>
                                       <p class="p">The layout of the fragments held by different threads is shown below :</p><br clear="none"></br><img class="image" src="graphics/mma-168256-C.png" alt="MMA 168256 Matrix C"></img><br clear="none"></br><p class="p">where the row and column of a matrix fragment can be computed as :</p>
                                       <div class="p"><pre xml:space="preserve">groupID           = %laneid &gt;&gt; 2
threadID_in_group = %laneid % 4

row =        groupID                         for c<em class="ph i">i</em> where i &lt; 2
           groupID + 8                       for c<em class="ph i">i</em> where i &gt;= 2

col =  (threadID_in_group * 2) + (i &amp; 0x1)    for c<em class="ph i">i</em> where i = {0, 1, 2, 3}</pre></div>
                                    </li>
                                 </ul>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="warp-level-matrix-instructions-mma"><a name="warp-level-matrix-instructions-mma" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-instructions-mma" name="warp-level-matrix-instructions-mma" shape="rect">9.7.13.4.14.&nbsp;Multiply-and-Accumulate Instruction: mma</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">mma</h6>
                                    <p class="p">Perform matrix multiply-and-accumulate operation</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6>
                                    <p class="p">Half precision floating point type:</p><pre xml:space="preserve">mma.sync.aligned.m8n8k4.alayout.blayout.dtype.f16.f16.ctype  d, a, b, c;
mma.sync.aligned.m16n8k8.row.col.dtype.f16.f16.ctype  d, a, b, c;
<span class="ph">mma.sync.aligned.m16n8k16.row.col.dtype.f16.f16.ctype d, a, b, c;</span>

.alayout = {.row, .col};
.blayout = {.row, .col};
.ctype   = {.f16, .f32};
.dtype   = {.f16, .f32};
</pre><p class="p">Alternate floating point type :</p><pre xml:space="preserve">mma.sync.aligned.m16n8k4.row.col.f32.tf32.tf32.f32     d, a, b, c;
mma.sync.aligned.m16n8k8.row.col.f32.atype.btype.f32   d, a, b, c;
mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32    d, a, b, c;

.atype  = {.bf16, .tf32};
.btype  = {.bf16, .tf32};</pre><p class="p">Double precision floating point type:</p><pre xml:space="preserve">mma.sync.aligned.m8n8k4.row.col.f64.f64.f64.f64 d, a, b, c;</pre><p class="p">Integer type:</p><pre xml:space="preserve">mma.sync.aligned.shape.row.col{.satfinite}.s32.atype.btype.s32 d, a, b, c;

.shape   = {.m8n8k16<span class="ph">, .m16n8k16, .m16n8k32</span>}
.atype   = {.u8, .s8};
.btype   = {.u8, .s8};

mma.sync.aligned.shape.row.col{.satfinite}.s32.atype.btype.s32 d, a, b, c;

.shape   = {.m8n8k32<span class="ph">, .m16n8k32, .m16n8k64</span>}
.atype   = {.u4, .s4};
.btype   = {.u4, .s4};</pre><p class="p">Single bit:</p><pre xml:space="preserve">mma.sync.aligned.shape.row.col.s32.b1.b1.s32.xor.popc d, a, b, c;

.shape = {.m8n8k128, .m16n8k128, .m16n8k256}</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description </h6>
                                    <p class="p">Perform a <samp class="ph codeph">MxNxK</samp> matrix multiply and accumulate operation,
                                       <samp class="ph codeph">D = A*B+C</samp>, where the A matrix is <samp class="ph codeph">MxK</samp>, the B matrix
                                       is <samp class="ph codeph">KxN</samp>, and the C and D matrices are <samp class="ph codeph">MxN</samp>.
                                    </p>
                                    <p class="p">A warp executing <samp class="ph codeph">mma.sync.m8n8k4</samp> instruction computes 4 matrix multiply and
                                       accumulate operations. Rest of the <samp class="ph codeph">mma.sync</samp> operations compute a single
                                       matrix mutliply and accumulate operation per warp.
                                    </p>
                                    <p class="p">For single-bit <samp class="ph codeph">mma.sync</samp>, multiplication is replaced by a sequence of
                                       logical operations; specifically, <samp class="ph codeph">mma.xor.popc</samp> computes the XOR
                                       of a k-bit row of A with a k-bit column of B, then
                                       counts the number of set bits in the result (<samp class="ph codeph">popc</samp>).  This result is
                                       added to the corresponding element of C and written into D.
                                    </p>
                                    <p class="p">Operands <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> represent two multiplicand
                                       matrices A and B, while <samp class="ph codeph">c</samp> and <samp class="ph codeph">d</samp> represent the
                                       accumulator and destination matrices, distributed across the threads in warp.
                                    </p>
                                    <p class="p">The registers in each thread hold a fragment of matrix as described in <a class="xref" href="index.html#warp-level-matrix-instructions-for-mma" shape="rect">Matrix multiply-accumulate operation using mma instruction</a>.
                                    </p>
                                    <div class="p">The qualifiers <samp class="ph codeph">.dtype</samp>, <samp class="ph codeph">.atype</samp>, <samp class="ph codeph">.btype</samp>
                                       and <samp class="ph codeph">.ctype</samp> indicate the data-type of the elements in the matrices D, A,
                                       B and C respectively. Specific shapes have type restrictions :
                                       		
                                       <ul class="ul">
                                          <li class="li"><samp class="ph codeph">.m8n8k4</samp> : When <samp class="ph codeph">.ctype</samp> is <samp class="ph codeph">.f32</samp>,
                                             <samp class="ph codeph">.dtype</samp> must also be <samp class="ph codeph">.f32</samp>.
                                          </li>
                                          <li class="li"><samp class="ph codeph">.m16n8k8</samp> :
                                             
                                             <ul class="ul">
                                                <li class="li"><samp class="ph codeph">.dtype</samp> must be the same as <samp class="ph codeph">.ctype</samp>.
                                                </li>
                                                <li class="li"><samp class="ph codeph">.atype</samp> must be the same as <samp class="ph codeph">.btype</samp>.
                                                </li>
                                             </ul>
                                          </li>
                                       </ul>
                                    </div>
                                    <p class="p">The qualifiers <samp class="ph codeph">.alayout</samp> and <samp class="ph codeph">.blayout</samp> indicate the
                                       row-major or column-major layouts of matrices A and B respectively.
                                    </p>
                                    <dl class="dl">
                                       <dt class="dt dlterm">Precision and rounding :</dt>
                                       <dd class="dd">
                                          <ul class="ul">
                                             <li class="li"><samp class="ph codeph">.f16</samp> floating point operations:
                                                
                                                <p class="p">Element-wise multiplication of matrix A and B is performed with at least
                                                   single precision. When <samp class="ph codeph">.ctype</samp> or <samp class="ph codeph">.dtype</samp>
                                                   is <samp class="ph codeph">.f32</samp>, accumulation of the intermediate values is
                                                   performed with at least single precision.  When both
                                                   <samp class="ph codeph">.ctype</samp> and <samp class="ph codeph">.dtype</samp> are specified as
                                                   <samp class="ph codeph">.f16</samp>, the accumulation is performed with at least half
                                                   precision.
                                                </p>
                                                <p class="p">The accumulation order, rounding and handling of subnormal inputs is
                                                   unspecified.
                                                </p>
                                             </li>
                                             <li class="li"><samp class="ph codeph">.bf16</samp> and <samp class="ph codeph">.tf32</samp> floating point operations :
                                                
                                                <p class="p"> Element-wise multiplication of matrix A and B is performed with specified precision.
                                                   Accumulation of the intermediate values is performed with at least single precision.
                                                </p>
                                                <p class="p">The accumulation order, rounding, and handling of subnormal inputs are unspecified.</p>
                                             </li>
                                             <li class="li"><samp class="ph codeph">.f64</samp> floating point operations :
                                                
                                                <div class="p"> Precision of the element-wise multiplication and addition operation is identical
                                                   to that of <samp class="ph codeph">.f64</samp> precision fused multiply-add.
                                                   Supported rounding modifiers are :
                                                   
                                                   <ul class="ul">
                                                      <li class="li"><samp class="ph codeph">.rn</samp> : mantissa LSB rounds to nearest even. This is the default.
                                                      </li>
                                                      <li class="li"><samp class="ph codeph">.rz</samp> : mantissa LSB rounds towards zero.
                                                      </li>
                                                      <li class="li"><samp class="ph codeph">.rm</samp> : mantissa LSB rounds towards negative infinity.
                                                      </li>
                                                      <li class="li"><samp class="ph codeph">.rp</samp> : mantissa LSB rounds towards positive infinity.
                                                      </li>
                                                   </ul>
                                                </div>
                                             </li>
                                             <li class="li">Integer operations :
                                                
                                                <p class="p"> The integer <samp class="ph codeph">mma</samp> operation is performed with <samp class="ph codeph">.s32</samp>
                                                   accumulators. The <samp class="ph codeph">.satfinite</samp> qualifier indicates that on overflow, the accumulated value is limited to the range
                                                   <em class="ph i">MIN_INT32</em>..<em class="ph i">MAX_INT32</em> (where the bounds are defined as the minimum negative signed
                                                   32-bit integer and the maximum positive signed 32-bit integer respectively).
                                                </p>
                                                <p class="p">If <samp class="ph codeph">.satfinite</samp> is not specified, the accumulated value is wrapped instead.
                                                </p>
                                             </li>
                                          </ul>
                                       </dd>
                                    </dl>
                                    <p class="p">The mandatory <samp class="ph codeph">.sync</samp> qualifier indicates that <samp class="ph codeph">mma</samp> instruction causes the executing
                                       thread to wait until all threads in the warp execute the same <samp class="ph codeph">mma</samp> instruction before
                                       resuming execution.
                                    </p>
                                    <p class="p">The mandatory <samp class="ph codeph">.aligned</samp> qualifier indicates that all threads in the
                                       warp must execute the same <samp class="ph codeph">mma</samp> instruction. In conditionally
                                       executed code, a <samp class="ph codeph">mma</samp> instruction should only be used if it is known
                                       that all threads in the warp evaluate the condition identically, otherwise behavior
                                       is undefined.
                                    </p>
                                    <p class="p">The behavior of <samp class="ph codeph">mma</samp> instruction is undefined if all threads in the
                                       same warp do not use the same qualifiers, or if any thread in the warp has
                                       exited.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Shape <samp class="ph codeph">.m8n8k4</samp> is introduced in PTX ISA version 6.4.
                                    </p>
                                    <p class="p">Shapes <samp class="ph codeph">.m16n8k8</samp>, <samp class="ph codeph">.m8n8k16</samp> and <samp class="ph codeph">.m8n8k32</samp>
                                       are introduced in PTX ISA version 6.5.
                                    </p>
                                    <p class="p">Alternate floating point types <samp class="ph codeph">.bf16</samp> and
                                       <samp class="ph codeph">.tf32</samp> on shape <samp class="ph codeph">.m16n8k8</samp> are introduced in
                                       PTX ISA version 7.0.
                                    </p>
                                    <p class="p">Shapes <samp class="ph codeph">.m16n8k4</samp>, <samp class="ph codeph">.m16n8k16</samp>, <samp class="ph codeph">.m16n8k32</samp>,
                                       <samp class="ph codeph">.m16n8k64</samp>, <samp class="ph codeph">.m8n8k128</samp>, <samp class="ph codeph">.m16n8k128</samp> and
                                       <samp class="ph codeph">.m16n8k256</samp> are introduced in PTX ISA version 7.0.
                                    </p>
                                    <p class="p">Shapes <samp class="ph codeph">.m8n8k4</samp> with <samp class="ph codeph">.f64</samp> floating point
                                       type is introduced in PTX ISA version 7.0.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_70</samp> or higher.
                                    </p>
                                    <div class="note note"><span class="notetitle">Note:</span><samp class="ph codeph">mma.sync.m8n8k4</samp> is optimized for target architecture
                                       <samp class="ph codeph">sm_70</samp> and may have substantially reduced performance on other
                                       target architectures.
                                    </div>
                                    <p class="p">Shapes <samp class="ph codeph">.m16n8k8</samp>, <samp class="ph codeph">.m8n8k16</samp> and <samp class="ph codeph">.m8n8k32</samp>
                                       require <samp class="ph codeph">sm_75</samp> or higher.
                                    </p>
                                    <p class="p">Alternate floating point types <samp class="ph codeph">.bf16</samp> and
                                       <samp class="ph codeph">.tf32</samp> on shape <samp class="ph codeph">.m16n8k8</samp> require
                                       <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                    <p class="p">Shapes <samp class="ph codeph">.m16n8k4</samp>, <samp class="ph codeph">.m16n8k16</samp>,
                                       <samp class="ph codeph">.m16n8k32</samp>, <samp class="ph codeph">.m16n8k64</samp>, <samp class="ph codeph">.m8n8k128</samp>,
                                       <samp class="ph codeph">.m16n8k128</samp> and <samp class="ph codeph">.m16n8k256</samp> require
                                       <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                    <p class="p">Shapes <samp class="ph codeph">.m8n8k4</samp> with <samp class="ph codeph">.f64</samp> floating point
                                       type require <samp class="ph codeph">sm_80</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples of half precision floating point type</h6><pre xml:space="preserve">
    // f16 elements in C and D matrix
    .reg .f16x2 %Ra&lt;2&gt; %Rb&lt;2&gt; %Rc&lt;4&gt; %Rd&lt;4&gt;
    mma.sync.aligned.m8n8k4.row.col.f16.f16.f16.f16
    {%Rd0, %Rd1, %Rd2, %Rd3},
    {%Ra0, %Ra1},
    {%Rb0, %Rb1},
    {%Rc0, %Rc1, %Rc2, %Rc3};


    // f16 elements in C and f32 elements in D
    .reg .f16x2 %Ra&lt;2&gt; %Rb&lt;2&gt; %Rc&lt;4&gt;
    .reg .f32 %Rd&lt;8&gt;
    mma.sync.aligned.m8n8k4.row.col.f32.f16.f16.f16
    {%Rd0, %Rd1, %Rd2, %Rd3, %Rd4, %Rd5, %Rd6, %Rd7},
    {%Ra0, %Ra1},
    {%Rb0, %Rb1},
    {%Rc0, %Rc1, %Rc2, %Rc3};

     // f32 elements in C and D
    .reg .f16x2 %Ra&lt;2&gt;, %Rb&lt;1&gt;;
    .reg .f32 %Rc&lt;4&gt;, %Rd&lt;4&gt;;
    mma.sync.aligned.m16n8k8.row.col.f32.f16.f16.f32
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1},
      {%Rb0},
      {%Rc0, %Rc1, %Rc2, %Rc3};

<span class="ph">
    .reg .f16x2 %Ra&lt;4&gt;, %Rb&lt;2&gt;, %Rc&lt;2&gt;, %Rd&lt;2&gt;;
    mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16
      {%Rd0, %Rd1},
      {%Ra0, %Ra1, %Ra2, %Ra3},
      {%Rb0, %Rb1},
      {%Rc0, %Rc1};

    .reg .f16 %Ra&lt;4&gt;, %Rb&lt;2&gt;;
    .reg .f32 %Rc&lt;2&gt;, %Rd&lt;2&gt;;
    mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1, %Ra2, %Ra3},
      {%Rb0, %Rb1},
      {%Rc0, %Rc1, %Rc2, %Rc3};</span></pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples of alternate floating point type</h6><pre xml:space="preserve">
    .reg .b32 %Ra&lt;2&gt;, %Rb&lt;1&gt;;
    .reg .f32 %Rc&lt;4&gt;, %Rd&lt;4&gt;;
    mma.sync.aligned.m16n8k4.row.col.f32.tf32.tf32.f32
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1},
      {%Rb0},
      {%Rc0, %Rc1, %Rc2, %Rc3};

    .reg .f16x2 %Ra&lt;2&gt;, %Rb&lt;1&gt;;
    .reg .f32 %Rc&lt;4&gt;, %Rd&lt;4&gt;;
    mma.sync.aligned.m16n8k8.row.col.f32.bf16.bf16.f32
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1},
      {%Rb0},
      {%Rc0, %Rc1, %Rc2, %Rc3};

    .reg .b32 %Ra&lt;2&gt;, %Rb&lt;1&gt;;
    .reg .f32 %Rc&lt;4&gt;, %Rd&lt;4&gt;;
    mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1, %Rb2, %Rb3},
      {%Rb0, %Rb1},
      {%Rc0, %Rc1, %Rc2, %Rc3};

    .reg .f16x2 %Ra&lt;2&gt;, %Rb&lt;1&gt;;
    .reg .f32 %Rc&lt;4&gt;, %Rd&lt;4&gt;;
    mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1, %Ra2, %Ra3},
      {%Rb0, %Rb1},
      {%Rc0, %Rc1, %Rc2, %Rc3};</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples of integer type</h6><pre xml:space="preserve">
    .reg .b32 %Ra, %Rb, %Rc&lt;2&gt;, %Rd&lt;2&gt;;

    // s8 elements in A and u8 elements in B
    mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.u8.s32
      {%Rd0, %Rd1},
      {%Ra},
      {%Rb},
      {%Rc0, %Rc1};

    // u4 elements in A and B matrix
    mma.sync.aligned.m8n8k32.row.col.satfinite.s32.u4.u4.s32
      {%Rd0, %Rd1},
      {%Ra},
      {%Rb},
      {%Rc0, %Rc1};

<span class="ph">
    // s8 elements in A and u8 elements in B
    .reg .b32 %Ra&lt;2&gt;, %Rb, %Rc&lt;4&gt;, %Rd&lt;4&gt;;
    mma.sync.aligned.m16n8k16.row.col.satfinite.s32.s8.u8.s32
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1},
      {%Rb},
      {%Rc0, %Rc1, %Rc2, %Rc3};

    // u4 elements in A and s4 elements in B
    .reg .b32 %Ra&lt;2&gt;, %Rb, %Rc&lt;4&gt;, %Rd&lt;4&gt;;
    mma.sync.aligned.m16n8k32.row.col.satfinite.s32.u4.s4.s32
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1},
      {%Rb},
      {%Rc0, %Rc1, %Rc2, %Rc3};

    // s8 elements in A and s8 elements in B
    .reg .b32 %Ra&lt;4&gt;, %Rb&lt;2&gt;, %Rc&lt;4&gt;, %Rd&lt;4&gt;;
    mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1, %Ra2, %Ra3},
      {%Rb0, %Rb1},
      {%Rc0, %Rc1, %Rc2, %Rc3};

    // u8 elements in A and u8 elements in B
    .reg .b32 %Ra&lt;4&gt;, %Rb&lt;2&gt;, %Rc&lt;4&gt;, %Rd&lt;4&gt;;
    mma.sync.aligned.m16n8k64.row.col.satfinite.s32.u4.u4.s32
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1, %Ra2, %Ra3},
      {%Rb0, %Rb1 },
      {%Rc0, %Rc1, %Rc2, %Rc3};</span></pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples of single bit type</h6><pre xml:space="preserve">
    // b1 elements in A and B
    .reg .b32 %Ra, %Rb, %Rc&lt;2&gt;, %Rd&lt;2&gt;;
    mma.sync.aligned.m8n8k128.row.col.s32.b1.b1.s32.xor.popc
      {%Rd0, %Rd1},
      {%Ra},
      {%Rb},
      {%Rc0, %Rc1};

    .reg .b32 %Ra&lt;2&gt;, %Rb, %Rc&lt;4&gt;, %Rd&lt;4&gt;;
    mma.sync.aligned.m16n8k128.row.col.s32.b1.b1.s32.xor.popc
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1},
      {%Rb},
      {%Rc0, %Rc1, %Rc2, %Rc3};

    .reg .b32 %Ra&lt;4&gt;, %Rb&lt;2&gt;, %Rc&lt;4&gt;, %Rd&lt;4&gt;;
    mma.sync.aligned.m16n8k256.row.col.s32.b1.b1.s32.xor.popc
      {%Rd0, %Rd1, %Rd2, %Rd3},
      {%Ra0, %Ra1, %Ra2, %Ra3},
      {%Rb0, %Rb1},
      {%Rc0, %Rc1, %Rc2, %Rc3};</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples of .f64 floating point type</h6><pre xml:space="preserve">
    .reg .f64 %Ra, %Rb, %Rc&lt;2&gt;, %Rd&lt;2&gt;;
    mma.sync.aligned.m8n8k4.row.col.f64.f64.f64.f64
      {%Rd0, %Rd1},
      {%Ra},
      {%Rb},
      {%Rc0, %Rc1};</pre></div>
                              </div>
                           </div>
                           <div class="topic reference nested4" id="warp-level-matrix-instructions-ldmatrix"><a name="warp-level-matrix-instructions-ldmatrix" shape="rect">
                                 <!-- --></a><h3 class="title topictitle2"><a href="#warp-level-matrix-instructions-ldmatrix" name="warp-level-matrix-instructions-ldmatrix" shape="rect">9.7.13.4.15.&nbsp;Warp-level matrix load instruction: ldmatrix</a></h3>
                              <div class="body refbody">
                                 <div class="section">
                                    <h6 class="title sectiontitle">ldmatrix</h6>
                                    <p class="p">Collectively load one or more matrices from shared memory for <samp class="ph codeph">mma</samp> instruction
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Syntax</h6><pre xml:space="preserve">ldmatrix.sync.aligned.shape.num{.trans}{.ss}.type r, [p];

.shape  = {.m8n8};
.num    = {.x1, .x2, .x4};
.ss     = {.shared};
.type   = {.b16};

</pre></div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Description </h6>
                                    <p class="p">Collectively load one or more matrices across all threads in a warp from the location
                                       indicated by the address operand <samp class="ph codeph">p</samp>, from <samp class="ph codeph">.shared</samp> state space into destination register <samp class="ph codeph">r</samp>.
                                       If no state space is provided, generic addressing is used, such that the address in <samp class="ph codeph">p</samp>
                                       points into <samp class="ph codeph">.shared</samp> space. If the generic address doesn’t fall in <samp class="ph codeph">.shared</samp> state space,
                                       then the behavior is undefined.
                                    </p>
                                    <p class="p">The <samp class="ph codeph">.shape</samp> qualifier indicates the dimensions of the matrices being loaded. Each matrix element
                                       holds 16-bit data as indicated by the <samp class="ph codeph">.type</samp> qualifier. 
                                    </p>
                                    <p class="p">The values <samp class="ph codeph">.x1</samp>, <samp class="ph codeph">.x2</samp> and <samp class="ph codeph">.x4</samp> for <samp class="ph codeph">.num</samp> indicate one, two or four matrices respectively.
                                    </p>
                                    <p class="p">The mandatory <samp class="ph codeph">.sync</samp> qualifier indicates that <samp class="ph codeph">ldmatrix</samp> causes the executing thread to wait until
                                       all threads in the warp execute the same <samp class="ph codeph">ldmatrix</samp> instruction before resuming execution.
                                    </p>
                                    <p class="p">The mandatory <samp class="ph codeph">.aligned</samp> qualifier indicates that all threads in the warp must execute the
                                       same <samp class="ph codeph">ldmatrix</samp> instruction. In conditionally executed code, an <samp class="ph codeph">ldmatrix</samp>  instruction should
                                       only be used if it is known that all threads in the warp evaluate the condition identically,
                                       otherwise the behavior is undefined.
                                    </p>
                                    <p class="p">The behavior of <samp class="ph codeph">ldmatrix</samp> is undefined if all threads do not use the same qualifiers, or if
                                       any thread in the warp has exited.
                                    </p>
                                    <p class="p">The destination operand <samp class="ph codeph">r</samp> is a brace-enclosed vector expression consisting of 1, 2, or 4
                                       32-bit registers as per the value of <samp class="ph codeph">.num</samp>. Each component of the vector expression holds a
                                       fragment from the corresponding matrix.
                                    </p>
                                    <p class="p">Supported addressing modes for <samp class="ph codeph">p</samp> are described in <a class="xref" href="index.html#addresses-as-operands" shape="rect">Addresses as Operands</a>.
                                    </p>
                                    <p class="p">Consecutive instances of row need not be stored contiguously in memory. The eight addresses
                                       required for each matrix are provided by eight threads, depending upon the value of
                                       <samp class="ph codeph">.num</samp> as shown in the following table. Each address corresponds to the start of a matrix row.
                                       Addresses addr0--addr7 correspond to the rows of the first matrix, addresses addr8--addr15 correspond to the
                                       rows of the second matrix, and so on.
                                    </p>
                                    <div class="tablenoborder"><a name="warp-level-matrix-instructions-ldmatrix__ldmatrix-addr-tab" shape="rect">
                                          <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="warp-level-matrix-instructions-ldmatrix__ldmatrix-addr-tab" class="table" frame="border" border="1" rules="all">
                                          <thead class="thead" align="left">
                                             <tr class="row">
                                                <th class="entry" valign="top" width="14.285714285714285%" id="d54e47069" rowspan="1" colspan="1"><samp class="ph codeph">.num</samp></th>
                                                <th class="entry" valign="top" width="21.428571428571427%" id="d54e47073" rowspan="1" colspan="1">Threads 0--7</th>
                                                <th class="entry" valign="top" width="21.428571428571427%" id="d54e47076" rowspan="1" colspan="1">Threads 8--15</th>
                                                <th class="entry" valign="top" width="21.428571428571427%" id="d54e47079" rowspan="1" colspan="1">Threads 16--23</th>
                                                <th class="entry" valign="top" width="21.428571428571427%" id="d54e47082" rowspan="1" colspan="1">Threads 24--31</th>
                                             </tr>
                                          </thead>
                                          <tbody class="tbody">
                                             <tr class="row">
                                                <td class="entry" valign="top" width="14.285714285714285%" headers="d54e47069" rowspan="1" colspan="1"><samp class="ph codeph">.x1</samp></td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47073" rowspan="1" colspan="1">addr0--addr7</td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47076" rowspan="1" colspan="1">--</td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47079" rowspan="1" colspan="1">--</td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47082" rowspan="1" colspan="1">--</td>
                                             </tr>
                                             <tr class="row">
                                                <td class="entry" valign="top" width="14.285714285714285%" headers="d54e47069" rowspan="1" colspan="1"><samp class="ph codeph">.x2</samp></td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47073" rowspan="1" colspan="1">addr0--addr7</td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47076" rowspan="1" colspan="1">addr8--addr15</td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47079" rowspan="1" colspan="1">--</td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47082" rowspan="1" colspan="1">--</td>
                                             </tr>
                                             <tr class="row">
                                                <td class="entry" valign="top" width="14.285714285714285%" headers="d54e47069" rowspan="1" colspan="1"><samp class="ph codeph">.x4</samp></td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47073" rowspan="1" colspan="1">addr0--addr7</td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47076" rowspan="1" colspan="1">addr8--addr15</td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47079" rowspan="1" colspan="1">addr16--addr23</td>
                                                <td class="entry" valign="top" width="21.428571428571427%" headers="d54e47082" rowspan="1" colspan="1">addr24--addr31</td>
                                             </tr>
                                          </tbody>
                                       </table>
                                    </div>
                                    <div class="note note"><span class="notetitle">Note:</span> For .target <samp class="ph codeph">sm_75</samp> or below, all threads must contain valid addresses.
                                       Otherwise, the behavior is undefined. For <samp class="ph codeph">.num = .x1</samp> and <samp class="ph codeph">.num = .x2</samp>, addresses
                                       contained in lower threads can be copied to higher threads to achieve the expected behavior.
                                    </div>
                                    <p class="p">When reading 8x8 matrices, a group of four
                                       consecutive threads loads 16 bytes. The matrix addresses must be naturally aligned accordingly.
                                    </p>
                                    <p class="p">Each thread in a warp loads fragments of a row, with thread 0 receiving the first fragment in its
                                       register <samp class="ph codeph">r</samp>, and so on. A group of four threads loads an entire row of the matrix as shown in the
                                       following table.
                                    </p><br clear="none"></br><img class="image" src="graphics/mma-ldmatrix-fragments.png" alt="Fragments returned by ldmatrix"></img><br clear="none"></br><p class="p">When <samp class="ph codeph">.num</samp> = <samp class="ph codeph">.x2</samp>, the elements of the second matrix are loaded in the next destination register in
                                       each thread as per the layout in above table. Similarly, when <samp class="ph codeph">.num</samp> = <samp class="ph codeph">.x4</samp>, elements of the third and
                                       fourth matrices are loaded in the subsequent destination registers in each thread.
                                    </p>
                                    <p class="p">Optional qualifier <samp class="ph codeph">.trans</samp> indicates that the matrix is loaded in column-major format.
                                    </p>
                                    <p class="p">The <samp class="ph codeph">ldmatrix</samp> instruction is treated as a weak memory operation in the <a class="xref" href="index.html#memory-consistency-model" shape="rect">Memory Consistency Model</a>.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">PTX ISA Notes</h6>
                                    <p class="p">Introduced in PTX ISA version 6.5.</p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Target ISA Notes</h6>
                                    <p class="p">Requires <samp class="ph codeph">sm_75</samp> or higher.
                                    </p>
                                 </div>
                                 <div class="section">
                                    <h6 class="title sectiontitle">Examples</h6><pre xml:space="preserve">
    // Load a single 8x8 matrix using 64-bit addressing
    .reg .b64 addr;
    .reg .b32 d;
    ldmatrix.sync.aligned.m8n8.x1.shared.b16 {d}, [addr];
 
    // Load two 8x8 matrices in column-major format
    .reg .b64 addr;
    .reg .b32 d&lt;2&gt;;
    ldmatrix.sync.aligned.m8n8.x2.trans.shared.b16 {d0, d1}, [addr];

    // Load four 8x8 matrices
    .reg .b64 addr;
    .reg .b32 d&lt;4&gt;;
    ldmatrix.sync.aligned.m8n8.x4.b16 {d0, d1, d2, d3}, [addr];
          </pre></div>
                              </div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="video-instructions"><a name="video-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#video-instructions" name="video-instructions" shape="rect">9.7.14.&nbsp;Video Instructions</a></h3>
                        <div class="body conbody">
                           <p class="p">All video instructions operate on 32-bit register operands. However, the video instructions may be classified as either scalar
                              or SIMD based on whether their core operation applies to one or multiple values.
                           </p>
                           <div class="p">The video instructions are:
                              	 
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">vadd</samp>, <samp class="ph codeph">vadd2</samp>, <samp class="ph codeph">vadd4</samp></li>
                                 <li class="li"><samp class="ph codeph">vsub</samp>, <samp class="ph codeph">vsub2</samp>, <samp class="ph codeph">vsub4</samp></li>
                                 <li class="li"><samp class="ph codeph">vmad</samp></li>
                                 <li class="li"><samp class="ph codeph">vavrg2</samp>, <samp class="ph codeph">vavrg4</samp></li>
                                 <li class="li"><samp class="ph codeph">vabsdiff</samp>, <samp class="ph codeph">vabsdiff2</samp>, <samp class="ph codeph">vabsdiff4</samp></li>
                                 <li class="li"><samp class="ph codeph">vmin</samp>, <samp class="ph codeph">vmin2</samp>, <samp class="ph codeph">vmin4</samp></li>
                                 <li class="li"><samp class="ph codeph">vmax</samp>, <samp class="ph codeph">vmax2</samp>, <samp class="ph codeph">vmax4</samp></li>
                                 <li class="li"><samp class="ph codeph">vshl</samp></li>
                                 <li class="li"><samp class="ph codeph">vshr</samp></li>
                                 <li class="li"><samp class="ph codeph">vset</samp>, <samp class="ph codeph">vset2</samp>, <samp class="ph codeph">vset4</samp></li>
                              </ul>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="scalar-video-instructions"><a name="scalar-video-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#scalar-video-instructions" name="scalar-video-instructions" shape="rect">9.7.15.&nbsp;Scalar Video Instructions</a></h3>
                        <div class="body conbody">
                           <div class="p">All scalar video instructions operate on 32-bit register operands. The scalar video
                              instructions are:
                              
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">vadd</samp></li>
                                 <li class="li"><samp class="ph codeph">vsub</samp></li>
                                 <li class="li"><samp class="ph codeph">vabsdiff</samp></li>
                                 <li class="li"><samp class="ph codeph">vmin</samp></li>
                                 <li class="li"><samp class="ph codeph">vmax</samp></li>
                                 <li class="li"><samp class="ph codeph">vshl</samp></li>
                                 <li class="li"><samp class="ph codeph">vshr</samp></li>
                                 <li class="li"><samp class="ph codeph">vmad</samp></li>
                                 <li class="li"><samp class="ph codeph">vset</samp></li>
                              </ul>
                           </div>
                           <div class="p">The scalar video instructions execute the following stages:
                              
                              <ol class="ol">
                                 <li class="li">Extract and sign- or zero-extend byte, half-word, or word values from its source operands, to produce signed 33-bit input
                                    values.
                                 </li>
                                 <li class="li">Perform a scalar arithmetic operation to produce a signed 34-bit result.</li>
                                 <li class="li">Optionally clamp the result to the range of the destination type.</li>
                                 <li class="li">Optionally perform one of the following:
                                    
                                    <ul class="ul">
                                       <li class="li">apply a second operation to the intermediate result and a third operand, or </li>
                                       <li class="li">truncate the intermediate result to a byte or half-word value and merge into a specified position in the third operand to
                                          produce the final result. 
                                       </li>
                                    </ul>
                                 </li>
                              </ol>
                           </div>
                           <p class="p">The general format of scalar video instructions is as follows: </p><pre xml:space="preserve">// 32-bit scalar operation, with optional secondary operation
vop.dtype.atype.btype{.sat}        d, a{.asel}, b{.bsel};
vop.dtype.atype.btype{.sat}.secop  d, a{.asel}, b{.bsel}, c;

// 32-bit scalar operation, with optional data merge
vop.dtype.atype.btype{.sat}   d.dsel, a{.asel}, b{.bsel}, c;


.dtype = .atype = .btype = { .u32, .s32 };
.dsel  = .asel  = .bsel  = { .b0, .b1, .b2, .b3, .h0, .h1 };
.secop = { .add, .min, .max };</pre><p class="p">The source and destination operands are all 32-bit registers. The type of each operand
                              (<samp class="ph codeph">.u32</samp> or <samp class="ph codeph">.s32</samp>) is specified in the instruction type;
                              all combinations of <samp class="ph codeph">dtype</samp>, <samp class="ph codeph">atype</samp>, and
                              <samp class="ph codeph">btype</samp> are valid. Using the <samp class="ph codeph">atype/btype</samp> and
                              <samp class="ph codeph">asel/bsel</samp> specifiers, the input values are extracted and sign- or
                              zero-extended internally to <samp class="ph codeph">.s33</samp> values. The primary operation is then
                              performed to produce an <samp class="ph codeph">.s34</samp> intermediate result. The sign of the
                              intermediate result depends on dtype. 
                           </p>
                           <p class="p">The intermediate result is optionally clamped to the range of the destination type
                              (signed or unsigned), taking into account the subword destination size in the case of
                              optional data merging. 
                           </p><pre xml:space="preserve">.s33 optSaturate( .s34 tmp, Bool sat, Bool sign, Modifier dsel ) {
    if ( !sat )  return tmp;

    switch ( dsel ) {
        case .b0, .b1, .b2, .b3:
            if ( sign )  return CLAMP( tmp, S8_MAX, S8_MIN );
            else         return CLAMP( tmp, U8_MAX, U8_MIN );
        case .h0, .h1:
            if ( sign )  return CLAMP( tmp, S16_MAX, S16_MIN );
            else         return CLAMP( tmp, U16_MAX, U16_MIN );
        default:
            if ( sign )  return CLAMP( tmp, S32_MAX, S32_MIN );
            else         return CLAMP( tmp, U32_MAX, U32_MIN );
    }
}</pre><p class="p">This intermediate result is then optionally combined with the third source operand using
                              a secondary arithmetic operation or subword data merge, as shown in the following
                              pseudocode. The sign of the third operand is based on <samp class="ph codeph">dtype</samp>. 
                           </p><pre xml:space="preserve">.s33 optSecOp(Modifier secop, .s33 tmp, .s33 c) {
    switch ( secop ) {
        .add:     return tmp + c;
        .min:     return MIN(tmp, c);
        .max      return MAX(tmp, c);
        default:  return tmp;
    }
}</pre><pre xml:space="preserve">.s33 optMerge( Modifier dsel, .s33 tmp, .s33 c ) {
    switch ( dsel ) {
        case .h0:  return ((tmp &amp; 0xffff)        | (0xffff0000 &amp; c);
        case .h1:  return ((tmp &amp; 0xffff) &lt;&lt; 16) | (0x0000ffff &amp; c);
        case .b0:  return ((tmp &amp; 0xff)          | (0xffffff00 &amp; c);
        case .b1:  return ((tmp &amp; 0xff) &lt;&lt;  8)   | (0xffff00ff &amp; c);
        case .b2:  return ((tmp &amp; 0xff) &lt;&lt; 16)   | (0xff00ffff &amp; c);
        case .b3:  return ((tmp &amp; 0xff) &lt;&lt; 24)   | (0x00ffffff &amp; c);
        default:   return tmp;
    }
}</pre><p class="p">The lower 32-bits are then written to the destination operand. </p>
                        </div>
                        <div class="topic reference nested3" id="scalar-video-instructions-vadd-vsub-vabsdiff-vmin-vmax"><a name="scalar-video-instructions-vadd-vsub-vabsdiff-vmin-vmax" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#scalar-video-instructions-vadd-vsub-vabsdiff-vmin-vmax" name="scalar-video-instructions-vadd-vsub-vabsdiff-vmin-vmax" shape="rect">9.7.15.1.&nbsp;Scalar Video Instructions: vadd, vsub, vabsdiff, vmin, vmax</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">vadd, vsub</h5>
                                 <p class="p">Integer byte/half-word/word addition/subtraction.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">vabsdiff</h5>
                                 <p class="p">Integer byte/half-word/word absolute value of difference.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">vmin, vmax</h5>
                                 <p class="p">Integer byte/half-word/word minimum/maximum.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve"><strong class="ph b">// 32-bit scalar operation, with optional secondary operation</strong>
vop.dtype.atype.btype{.sat}       d, a{.asel}, b{.bsel};
vop.dtype.atype.btype{.sat}.op2   d, a{.asel}, b{.bsel}, c;

<strong class="ph b">// 32-bit scalar operation, with optional data merge</strong>
vop.dtype.atype.btype{.sat}  d.dsel, a{.asel}, b{.bsel}, c;

 vop   = { vadd, vsub, vabsdiff, vmin, vmax };
.dtype = .atype = .btype = { .u32, .s32 };
.dsel  = .asel  = .bsel  = { .b0, .b1, .b2, .b3, .h0, .h1 };
.op2   = { .add, .min, .max };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Perform scalar arithmetic operation with optional saturate, and optional secondary
                                    arithmetic operation or subword data merge.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">// extract byte/half-word/word and sign- or zero-extend
// based on source operand type
ta = partSelectSignExtend( a, atype, asel );
tb = partSelectSignExtend( b, btype, bsel );

switch ( vop ) {
    case vadd:     tmp = ta + tb;
    case vsub:     tmp = ta - tb;
    case vabsdiff: tmp = | ta - tb |;
    case vmin:     tmp = MIN( ta, tb );
    case vmax:     tmp = MAX( ta, tb );
}
// saturate, taking into account destination type and merge operations
tmp = optSaturate( tmp, sat, isSigned(dtype), dsel );
d = optSecondaryOp( op2, tmp, c );  // optional secondary operation
d = optMerge( dsel, tmp, c );       // optional merge with c operand</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">vadd</samp>, <samp class="ph codeph">vsub</samp>, <samp class="ph codeph">vabsdiff</samp>,
                                    <samp class="ph codeph">vmin</samp>, <samp class="ph codeph">vmax</samp> require <samp class="ph codeph">sm_20</samp> or
                                    higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">vadd.s32.u32.s32.sat      r1, r2.b0, r3.h0;
vsub.s32.s32.u32.sat      r1, r2.h1, r3.h1;
vabsdiff.s32.s32.s32.sat  r1.h0, r2.b0, r3.b2, c;
vmin.s32.s32.s32.sat.add  r1, r2, r3, c;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="scalar-video-instructions-vshl-vshr"><a name="scalar-video-instructions-vshl-vshr" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#scalar-video-instructions-vshl-vshr" name="scalar-video-instructions-vshl-vshr" shape="rect">9.7.15.2.&nbsp;Scalar Video Instructions: vshl, vshr</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">vshl, vshr</h5>
                                 <p class="p">Integer byte/half-word/word left/right shift.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve"><strong class="ph b">// 32-bit scalar operation, with optional secondary operation</strong>
vop.dtype.atype.u32{.sat}.mode       d, a{.asel}, b{.bsel};
vop.dtype.atype.u32{.sat}.mode.op2   d, a{.asel}, b{.bsel}, c;

<strong class="ph b">// 32-bit scalar operation, with optional data merge</strong>
vop.dtype.atype.u32{.sat}.mode  d.dsel, a{.asel}, b{.bsel}, c;

 vop   = { vshl, vshr };
.dtype = .atype = { .u32, .s32 };
.mode  = { .clamp, .wrap };
.dsel  = .asel  = .bsel  = { .b0, .b1, .b2, .b3, .h0, .h1 };
.op2   = { .add, .min, .max };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <dl class="dl">
                                    <dt class="dt dlterm"><samp class="ph codeph">vshl</samp></dt>
                                    <dd class="dd">Shift <samp class="ph codeph">a</samp> left by unsigned amount in <samp class="ph codeph">b</samp> with optional
                                       saturate, and optional secondary arithmetic operation or subword data merge.
                                       Left shift fills with zero.
                                    </dd>
                                    <dt class="dt dlterm"><samp class="ph codeph">vshr</samp></dt>
                                    <dd class="dd">Shift <samp class="ph codeph">a</samp> right by unsigned amount in <samp class="ph codeph">b</samp> with optional
                                       saturate, and optional secondary arithmetic operation or subword data merge.
                                       Signed shift fills with the sign bit, unsigned shift fills with zero.
                                    </dd>
                                 </dl>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">// extract byte/half-word/word and sign- or zero-extend
// based on source operand type
ta = partSelectSignExtend( a,atype, asel );
tb = partSelectSignExtend( b, .u32, bsel );
if ( mode == .clamp  &amp;&amp; tb &gt; 32 )  tb = 32;
if ( mode == .wrap )                       tb = tb &amp; 0x1f;
switch ( vop ){
   case vshl:  tmp = ta &lt;&lt; tb;
   case vshr:  tmp = ta &gt;&gt; tb;
}
// saturate, taking into account destination type and merge operations
tmp = optSaturate( tmp, sat, isSigned(dtype), dsel );
d = optSecondaryOp( op2, tmp, c );  // optional secondary operation
d = optMerge( dsel, tmp, c );       // optional merge with c operand</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">vshl</samp>, <samp class="ph codeph">vshr</samp> require <samp class="ph codeph">sm_20</samp> or
                                    higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">vshl.s32.u32.u32.clamp  r1, r2, r3;
vshr.u32.u32.u32.wrap   r1, r2, r3.h1;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="scalar-video-instructions-vmad"><a name="scalar-video-instructions-vmad" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#scalar-video-instructions-vmad" name="scalar-video-instructions-vmad" shape="rect">9.7.15.3.&nbsp;Scalar Video Instructions: vmad</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">vmad</h5>
                                 <p class="p">Integer byte/half-word/word multiply-accumulate.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve"><strong class="ph b">// 32-bit scalar operation</strong>
vmad.dtype.atype.btype{.sat}{.scale}     d, {-}a{.asel}, {-}b{.bsel},
                                         {-}c;
vmad.dtype.atype.btype.po{.sat}{.scale}  d, a{.asel}, b{.bsel}, c;

.dtype = .atype = .btype = { .u32, .s32 };
.asel  = .bsel  = { .b0, .b1, .b2, .b3, .h0, .h1 };
.scale = { .shr7, .shr15 };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Calculate <samp class="ph codeph">(a*b) + c</samp>, with optional operand negates, <dfn class="term">plus
                                       one</dfn> mode, and scaling.
                                 </p>
                                 <p class="p">The source operands support optional negation with some restrictions. Although PTX
                                    syntax allows separate negation of the <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp>
                                    operands, internally this is represented as negation of the product
                                    <samp class="ph codeph">(a*b)</samp>. That is, <samp class="ph codeph">(a*b)</samp> is negated if and only if
                                    exactly one of <samp class="ph codeph">a</samp> or <samp class="ph codeph">b</samp> is negated. PTX allows
                                    negation of either <samp class="ph codeph">(a*b)</samp> or <samp class="ph codeph">c</samp>.
                                 </p>
                                 <p class="p">The plus one mode (<samp class="ph codeph">.po</samp>) computes <samp class="ph codeph">(a*b) + c + 1</samp>,
                                    which is used in computing averages. Source operands may not be negated in
                                    <samp class="ph codeph">.po</samp> mode.
                                 </p>
                                 <p class="p">The intermediate result of <samp class="ph codeph">(a*b)</samp> is unsigned if atype and btype are
                                    unsigned and the product <samp class="ph codeph">(a*b)</samp> is not negated; otherwise, the
                                    intermediate result is signed. Input <samp class="ph codeph">c</samp> has the same sign as the
                                    intermediate result.
                                 </p>
                                 <p class="p">The final result is unsigned if the intermediate result is unsigned and
                                    <samp class="ph codeph">c</samp> is not negated.
                                 </p>
                                 <p class="p">Depending on the sign of the <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> operands, and
                                    the operand negates, the following combinations of operands are supported for
                                    VMAD:
                                 </p><pre xml:space="preserve">   (u32 * u32) + u32  // intermediate unsigned; final unsigned
  -(u32 * u32) + s32  // intermediate   signed; final   signed
   (u32 * u32) - u32  // intermediate unsigned; final   signed
   (u32 * s32) + s32  // intermediate   signed; final   signed
  -(u32 * s32) + s32  // intermediate   signed; final   signed
   (u32 * s32) - s32  // intermediate   signed; final   signed
   (s32 * u32) + s32  // intermediate   signed; final   signed
  -(s32 * u32) + s32  // intermediate   signed; final   signed
   (s32 * u32) - s32  // intermediate   signed; final   signed
   (s32 * s32) + s32  // intermediate   signed; final   signed
  -(s32 * s32) + s32  // intermediate   signed; final   signed
   (s32 * s32) - s32  // intermediate   signed; final   signed
</pre><p class="p">The intermediate result is optionally scaled via right-shift; this result is
                                    sign-extended if the final result is signed, and zero-extended otherwise.
                                 </p>
                                 <p class="p">The final result is optionally saturated to the appropriate 32-bit range based on the
                                    type (signed or unsigned) of the final result.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">// extract byte/half-word/word and sign- or zero-extend
// based on source operand type
ta = partSelectSignExtend( a, atype, asel );
tb = partSelectSignExtend( b, btype, bsel );
signedFinal = isSigned(atype) || isSigned(btype) ||
                                 (a.negate ^ b.negate) || c.negate; 
tmp[127:0] = ta * tb;

lsb = 0;
if ( .po )                  {              lsb = 1; } else
if ( a.negate ^ b.negate )  { tmp = ~tmp;  lsb = 1; } else
if ( c.negate )             { c   = ~c;    lsb = 1; }

c128[127:0] = (signedFinal) sext32( c ) : zext ( c );
tmp = tmp + c128 + lsb; 
switch( scale ) {
   case .shr7:   result = (tmp &gt;&gt;  7) &amp; 0xffffffffffffffff;
   case .shr15:  result = (tmp &gt;&gt; 15) &amp; 0xffffffffffffffff;
}
if ( .sat ) {
     if (signedFinal) result = CLAMP(result, S32_MAX, S32_MIN);
     else             result = CLAMP(result, U32_MAX, U32_MIN);
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">vmad</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">vmad.s32.s32.u32.sat    r0, r1, r2, -r3;
vmad.u32.u32.u32.shr15  r0, r1.h0, r2.h0, r3;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="scalar-video-instructions-vset"><a name="scalar-video-instructions-vset" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#scalar-video-instructions-vset" name="scalar-video-instructions-vset" shape="rect">9.7.15.4.&nbsp;Scalar Video Instructions: vset</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">vset</h5>
                                 <p class="p">Integer byte/half-word/word comparison.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve"><strong class="ph b">// 32-bit scalar operation, with optional secondary operation</strong>
vset.atype.btype.cmp       d, a{.asel}, b{.bsel};
vset.atype.btype.cmp.op2   d, a{.asel}, b{.bsel}, c;

<strong class="ph b">// 32-bit scalar operation, with optional data merge</strong>
vset.atype.btype.cmp  d.dsel, a{.asel}, b{.bsel}, c;

.atype = .btype = { .u32, .s32 };
.cmp   = { .eq, .ne, .lt, .le, .gt, .ge };
.dsel  = .asel  = .bsel  = { .b0, .b1, .b2, .b3, .h0, .h1 };
.op2   = { .add, .min, .max };</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Compare input values using specified comparison, with optional secondary arithmetic
                                    operation or subword data merge.
                                 </p>
                                 <p class="p"> The intermediate result of the comparison is always unsigned, and therefore
                                    destination <samp class="ph codeph">d</samp> and operand <samp class="ph codeph">c</samp> are also unsigned.
                                    
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">// extract byte/half-word/word and sign- or zero-extend
// based on source operand type
ta = partSelectSignExtend( a, atype, asel );
tb = partSelectSignExtend( b, btype, bsel );
tmp = compare( ta, tb, cmp ) ? 1 : 0;
d = optSecondaryOp( op2, tmp, c );    // optional secondary operation
d = optMerge( dsel, tmp, c );         // optional merge with c operand</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 2.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">vset</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">vset.s32.u32.lt    r1, r2, r3;
vset.u32.u32.ne    r1, r2, r3.h1;</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="simd-video-instructions"><a name="simd-video-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#simd-video-instructions" name="simd-video-instructions" shape="rect">9.7.16.&nbsp;SIMD Video Instructions</a></h3>
                        <div class="body conbody">
                           <p class="p">The SIMD video instructions operate on pairs of 16-bit values and quads of 8-bit values. </p>
                           <div class="p">The SIMD video instructions are:
                              		
                              <ul class="ul">
                                 <li class="li">vadd2, vadd4 </li>
                                 <li class="li">vsub2, vsub4 </li>
                                 <li class="li">vavrg2, vavrg4 </li>
                                 <li class="li">vabsdiff2, vabsdiff4 </li>
                                 <li class="li">vmin2, vmin4 </li>
                                 <li class="li">vmax2, vmax4 </li>
                                 <li class="li">vset2, vset4 </li>
                              </ul>
                           </div>
                           <div class="p">PTX includes SIMD video instructions for operation on pairs of 16-bit values and quads of 8-bit values. The SIMD video instructions
                              execute the following stages:
                              		
                              <ol class="ol">
                                 <li class="li">Form input vectors by extracting and sign- or zero-extending byte or half-word values from the source operands, to form pairs
                                    of signed 17-bit values.
                                 </li>
                                 <li class="li">Perform a SIMD arithmetic operation on the input pairs.</li>
                                 <li class="li">Optionally clamp the result to the appropriate signed or unsigned range, as determinted by the destination type.</li>
                                 <li class="li">Optionally perform one of the following:
                                    <ol class="ol" type="a">
                                       <li class="li">perform a second SIMD merge operation, or </li>
                                       <li class="li">apply a scalar accumulate operation to reduce the intermediate SIMD results to a single scalar. </li>
                                    </ol>
                                 </li>
                              </ol>
                           </div>
                           <p class="p">The general format of dual half-word SIMD video instructions is as follows: </p><pre xml:space="preserve">// 2-way SIMD operation, with second SIMD merge or accumulate
vop2.dtype.atype.btype{.sat}{.add}  d{.mask}, a{.asel}, b{.bsel}, c;

.dtype = .atype = .btype = { .u32, .s32 };
.mask  = { .h0, .h1, .h10 };
.asel  = .bsel = { .hxy, where x,y are from { 0, 1, 2, 3 } };
</pre><p class="p">The general format of quad byte SIMD video instructions is as follows: </p><pre xml:space="preserve">// 4-way SIMD operation, with second SIMD merge or accumulate
vop4.dtype.atype.btype{.sat}{.add}  d{.mask}, a{.asel}, b{.bsel}, c;

.dtype = .atype = .btype = { .u32, .s32 };
.mask  = { .b0,
           .b1, .b10
           .b2, .b20, .b21, .b210,
           .b3, .b30, .b31, .b310, .b32, .b320, .b321, .b3210 };
.asel = .bsel = .bxyzw, where x,y,z,w are from { 0, ..., 7 };
</pre><p class="p">The source and destination operands are all 32-bit registers. The type of each operand (<samp class="ph codeph">.u32</samp> or <samp class="ph codeph">.s32</samp>) is specified in the instruction type; all combinations of <samp class="ph codeph">dtype</samp>, <samp class="ph codeph">atype</samp>, and <samp class="ph codeph">btype</samp> are valid. Using the <samp class="ph codeph">atype/btype</samp> and <samp class="ph codeph">asel/bsel</samp> specifiers, the input values are extracted and sign- or zero-extended internally to <samp class="ph codeph">.s33</samp> values. The primary operation is then performed to produce an <samp class="ph codeph">.s34</samp> intermediate result. The sign of the intermediate result depends on <samp class="ph codeph">dtype</samp>. 
                           </p>
                           <p class="p">The intermediate result is optionally clamped to the range of the destination type (signed or unsigned), taking into account
                              the subword destination size in the case of optional data merging. 
                           </p>
                        </div>
                        <div class="topic reference nested3" id="simd-video-instructions-vadd2-vsub2-vavrg2-vabsdiff2-vmin2-vmax2"><a name="simd-video-instructions-vadd2-vsub2-vavrg2-vabsdiff2-vmin2-vmax2" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#simd-video-instructions-vadd2-vsub2-vavrg2-vabsdiff2-vmin2-vmax2" name="simd-video-instructions-vadd2-vsub2-vavrg2-vabsdiff2-vmin2-vmax2" shape="rect">9.7.16.1.&nbsp;SIMD Video Instructions: vadd2, vsub2, vavrg2, vabsdiff2, vmin2, vmax2</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">vadd2, vsub2</h5>
                                 <p class="p">Integer dual half-word SIMD addition/subtraction.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">vavrg2</h5>
                                 <p class="p">Integer dual half-word SIMD average.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">vabsdiff2</h5>
                                 <p class="p">Integer dual half-word SIMD absolute value of difference.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">vmin2, vmax2</h5>
                                 <p class="p">Integer dual half-word SIMD minimum/maximum.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">// SIMD instruction with secondary SIMD merge operation
vop2.dtype.atype.btype{.sat}  d{.mask}, a{.asel}, b{.bsel}, c;

// SIMD instruction with secondary accumulate operation
vop2.dtype.atype.btype.add  d{.mask}, a{.asel}, b{.bsel}, c;

 vop2  = { vadd2, vsub2, vavrg2, vabsdiff2, vmin2, vmax2 };
.dtype = .atype = .btype = { .u32, .s32 };
.mask  = { .h0, .h1, .h10 };  // defaults to .h10
.asel  = .bsel  = { .hxy, where x,y are from { 0, 1, 2, 3 } };
   .asel defaults to .h10
   .bsel defaults to .h32</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Two-way SIMD parallel arithmetic operation with secondary operation.</p>
                                 <p class="p">Elements of each dual half-word source to the operation are selected from any of the
                                    four half-words in the two source operands <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp>
                                    using the <samp class="ph codeph">asel</samp> and <samp class="ph codeph">bsel</samp> modifiers.
                                 </p>
                                 <p class="p">The selected half-words are then operated on in parallel.</p>
                                 <p class="p">The results are optionally clamped to the appropriate range determined by the
                                    destination type (signed or unsigned). Saturation cannot be used with the secondary
                                    accumulate operation.
                                 </p>
                                 <p class="p">For instructions with a secondary SIMD merge operation:</p>
                                 <ul class="sl simple">
                                    <li class="sli">For half-word positions indicated in mask, the selected half-word results are copied into destination <samp class="ph codeph">d</samp>.  For all other positions, the corresponding half-word from source operand <samp class="ph codeph">c</samp> is copied to <samp class="ph codeph">d</samp>.
                                    </li>
                                 </ul>
                                 <p class="p">For instructions with a secondary accumulate operation:</p>
                                 <ul class="sl simple">
                                    <li class="sli">For half-word positions indicated in mask, the selected half-word results are added to operand <samp class="ph codeph">c</samp>, producing a result in <samp class="ph codeph">d</samp>.
                                    </li>
                                 </ul>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">// extract pairs of half-words and sign- or zero-extend
// based on operand type
Va = extractAndSignExt_2( a, b, .asel, .atype );
Vb = extractAndSignExt_2( a, b, .bsel, .btype );
Vc = extractAndSignExt_2( c );

for (i=0; i&lt;2; i++) {
    switch ( vop2 ) {
       case vadd2:             t[i] = Va[i] + Vb[i];
       case vsub2:             t[i] = Va[i] - Vb[i];
       case vavrg2:            if ( ( Va[i] + Vb[i] ) &gt;= 0 ) {
                                   t[i] = ( Va[i] + Vb[i] + 1 ) &gt;&gt; 1;
                               } else {
                                   t[i] = ( Va[i] + Vb[i] ) &gt;&gt; 1;
                               }
       case vabsdiff2:         t[i] = | Va[i] - Vb[i] |;
       case vmin2:             t[i] = MIN( Va[i], Vb[i] );
       case vmax2:             t[i] = MAX( Va[i], Vb[i] );
    }
    if (.sat) {
        if ( .dtype == .s32 )  t[i] = CLAMP( t[i], S16_MAX, S16_MIN );
        else                   t[i] = CLAMP( t[i], U16_MAX, U16_MIN );
    }
}
// secondary accumulate or SIMD merge
mask = extractMaskBits( .mask );
if (.add) {
    d = c;
    for (i=0; i&lt;2; i++) {  d += mask[i] ? t[i] : 0;  }
} else {
    d = 0;
    for (i=0; i&lt;2; i++)  {  d |= mask[i] ? t[i] : Vc[i];  }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 3.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">vadd2</samp>, <samp class="ph codeph">vsub2</samp>, <samp class="ph codeph">varvg2</samp>,
                                    <samp class="ph codeph">vabsdiff2</samp>, <samp class="ph codeph">vmin2</samp>, <samp class="ph codeph">vmax2</samp> require
                                    <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">vadd2.s32.s32.u32.sat  r1, r2, r3, r1;
vsub2.s32.s32.s32.sat  r1.h0, r2.h10, r3.h32, r1;
vmin2.s32.u32.u32.add  r1.h10, r2.h00, r3.h22, r1;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="simd-video-instructions-vset2"><a name="simd-video-instructions-vset2" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#simd-video-instructions-vset2" name="simd-video-instructions-vset2" shape="rect">9.7.16.2.&nbsp;SIMD Video Instructions: vset2</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">vset2</h5>
                                 <p class="p">Integer dual half-word SIMD comparison.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve"><strong class="ph b">// SIMD instruction with secondary SIMD merge operation</strong>
vset2.atype.btype.cmp  d{.mask}, a{.asel}, b{.bsel}, c;

<strong class="ph b">// SIMD instruction with secondary accumulate operation</strong>
vset2.atype.btype.cmp.add  d{.mask}, a{.asel}, b{.bsel}, c;

.atype = .btype = { .u32, .s32 };
.cmp   = { .eq, .ne, .lt, .le, .gt, .ge };
.mask  = { .h0, .h1, .h10 };  // defaults to .h10
.asel  = .bsel  = { .hxy, where x,y are from { 0, 1, 2, 3 } };
   .asel defaults to .h10
   .bsel defaults to .h32</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Two-way SIMD parallel comparison with secondary operation.</p>
                                 <p class="p">Elements of each dual half-word source to the operation are selected from any of the
                                    four half-words in the two source operands <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp>
                                    using the <samp class="ph codeph">asel</samp> and <samp class="ph codeph">bsel</samp> modifiers.
                                 </p>
                                 <p class="p">The selected half-words are then compared in parallel.</p>
                                 <p class="p">The intermediate result of the comparison is always unsigned, and therefore the
                                    half-words of destination <samp class="ph codeph">d</samp> and operand <samp class="ph codeph">c</samp> are also
                                    unsigned.
                                 </p>
                                 <p class="p">For instructions with a secondary SIMD merge operation:</p>
                                 <ul class="sl simple">
                                    <li class="sli">For half-word positions indicated in mask, the selected half-word results are
                                       copied into destination <samp class="ph codeph">d</samp>. For all other positions, the
                                       corresponding half-word from source operand <samp class="ph codeph">b</samp> is copied to
                                       <samp class="ph codeph">d</samp>.
                                    </li>
                                 </ul>
                                 <p class="p">For instructions with a secondary accumulate operation:</p>
                                 <ul class="sl simple">
                                    <li class="sli">For half-word positions indicated in mask, the selected half-word results are
                                       added to operand <samp class="ph codeph">c</samp>, producing <samp class="ph codeph">a</samp> result in
                                       <samp class="ph codeph">d</samp>.
                                    </li>
                                 </ul>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">// extract pairs of half-words and sign- or zero-extend
// based on operand type
Va = extractAndSignExt_2( a, b, .asel, .atype );
Vb = extractAndSignExt_2( a, b, .bsel, .btype );
Vc = extractAndSignExt_2( c );
for (i=0; i&lt;2; i++) {
    t[i] = compare( Va[i], Vb[i], .cmp ) ? 1 : 0;
}
// secondary accumulate or SIMD merge
mask = extractMaskBits( .mask );
if (.add) {
    d = c;
    for (i=0; i&lt;2; i++) {  d += mask[i] ? t[i] : 0;  }
} else {
    d = 0;
    for (i=0; i&lt;2; i++)  {  d |= mask[i] ? t[i] : Vc[i];  }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 3.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">vset2</samp> requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">vset2.s32.u32.lt      r1, r2, r3, r0;
vset2.u32.u32.ne.add  r1, r2, r3, r0;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="simd-video-instructions-vadd4-vsub4-vavrg4-vabsdiff4-vmin4-vmax4"><a name="simd-video-instructions-vadd4-vsub4-vavrg4-vabsdiff4-vmin4-vmax4" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#simd-video-instructions-vadd4-vsub4-vavrg4-vabsdiff4-vmin4-vmax4" name="simd-video-instructions-vadd4-vsub4-vavrg4-vabsdiff4-vmin4-vmax4" shape="rect">9.7.16.3.&nbsp;SIMD Video Instructions: vadd4, vsub4, vavrg4, vabsdiff4, vmin4, vmax4</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">vadd4, vsub4</h5>
                                 <p class="p">Integer quad byte SIMD addition/subtraction.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">vavrg4</h5>
                                 <p class="p">Integer quad byte SIMD average.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">vabsdiff4</h5>
                                 <p class="p">Integer quad byte SIMD absolute value of difference.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">vmin4, vmax4</h5>
                                 <p class="p">Integer quad byte SIMD minimum/maximum.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve"><strong class="ph b">// SIMD instruction with secondary SIMD merge operation</strong>
vop4.dtype.atype.btype{.sat}  d{.mask}, a{.asel}, b{.bsel}, c;

<strong class="ph b">// SIMD instruction with secondary accumulate operation</strong>
vop4.dtype.atype.btype.add  d{.mask}, a{.asel}, b{.bsel}, c;
vop4  = { vadd4, vsub4, vavrg4, vabsdiff4, vmin4, vmax4 };

.dtype = .atype = .btype = { .u32, .s32 };
.mask  = { .b0,
           .b1, .b10
           .b2, .b20, .b21, .b210,
           .b3, .b30, .b31, .b310, .b32, .b320, .b321, .b3210 };
    defaults to .b3210
.asel = .bsel = .bxyzw, where x,y,z,w are from { 0, ..., 7 };
   .asel defaults to .b3210
   .bsel defaults to .b7654</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Four-way SIMD parallel arithmetic operation with secondary operation.</p>
                                 <p class="p">Elements of each quad byte source to the operation are selected from any of the eight
                                    bytes in the two source operands <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> using the
                                    <samp class="ph codeph">asel</samp> and <samp class="ph codeph">bsel</samp> modifiers.
                                 </p>
                                 <p class="p">The selected bytes are then operated on in parallel.</p>
                                 <p class="p">The results are optionally clamped to the appropriate range determined by the
                                    destination type (signed or unsigned). Saturation cannot be used with the secondary
                                    accumulate operation.
                                 </p>
                                 <p class="p">For instructions with a secondary SIMD merge operation:</p>
                                 <ul class="sl simple">
                                    <li class="sli">For byte positions indicated in mask, the selected byte results are copied into
                                       destination <samp class="ph codeph">d</samp>. For all other positions, the corresponding byte
                                       from source operand <samp class="ph codeph">c</samp> is copied to <samp class="ph codeph">d</samp>.
                                    </li>
                                 </ul>
                                 <p class="p">For instructions with a secondary accumulate operation:</p>
                                 <ul class="sl simple">
                                    <li class="sli">For byte positions indicated in mask, the selected byte results are added to
                                       operand <samp class="ph codeph">c</samp>, producing a result in <samp class="ph codeph">d</samp>.
                                    </li>
                                 </ul>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">// extract quads of bytes and sign- or zero-extend
// based on operand type
Va = extractAndSignExt_4( a, b, .asel, .atype );
Vb = extractAndSignExt_4( a, b, .bsel, .btype );
Vc = extractAndSignExt_4( c );
for (i=0; i&lt;4; i++) {
    switch ( vop4 ) {
        case vadd4:            t[i] = Va[i] + Vb[i];
        case vsub4:            t[i] = Va[i] - Vb[i];
        case vavrg4:           if ( ( Va[i] + Vb[i] ) &gt;= 0 ) {
                                   t[i] = ( Va[i] + Vb[i] + 1 ) &gt;&gt; 1;
                               } else {
                                   t[i] = ( Va[i] + Vb[i] ) &gt;&gt; 1;
                               }
        case vabsdiff4:        t[i] = | Va[i] - Vb[i] |;
        case vmin4:            t[i] = MIN( Va[i], Vb[i] );
        case vmax4:            t[i] = MAX( Va[i], Vb[i] );
    }
    if (.sat) {
        if ( .dtype == .s32 )  t[i] = CLAMP( t[i], S8_MAX, S8_MIN );
        else                   t[i] = CLAMP( t[i], U8_MAX, U8_MIN );
    }
}
// secondary accumulate or SIMD merge
mask = extractMaskBits( .mask );
if (.add) {
    d = c;
    for (i=0; i&lt;4; i++) {  d += mask[i] ? t[i] : 0;  }
} else {
    d = 0;
    for (i=0; i&lt;4; i++)  {  d |= mask[i] ? t[i] : Vc[i];  }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 3.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">vadd4</samp>, <samp class="ph codeph">vsub4</samp>, <samp class="ph codeph">varvg4</samp>,
                                    <samp class="ph codeph">vabsdiff4</samp>, <samp class="ph codeph">vmin4</samp>, <samp class="ph codeph">vmax4</samp> require
                                    <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">vadd4.s32.s32.u32.sat  r1, r2, r3, r1;
vsub4.s32.s32.s32.sat  r1.b0, r2.b3210, r3.b7654, r1;
vmin4.s32.u32.u32.add  r1.b00, r2.b0000, r3.b2222, r1;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="simd-video-instructions-vset4"><a name="simd-video-instructions-vset4" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#simd-video-instructions-vset4" name="simd-video-instructions-vset4" shape="rect">9.7.16.4.&nbsp;SIMD Video Instructions: vset4</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">vset4</h5>
                                 <p class="p">Integer quad byte SIMD comparison.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve"><strong class="ph b">// SIMD instruction with secondary SIMD merge operation</strong>
vset4.atype.btype.cmp  d{.mask}, a{.asel}, b{.bsel}, c;

<strong class="ph b">// SIMD instruction with secondary accumulate operation</strong>
vset4.atype.btype.cmp.add  d{.mask}, a{.asel}, b{.bsel}, c;

.atype = .btype = { .u32, .s32 };
.cmp   = { .eq, .ne, .lt, .le, .gt, .ge };
.mask  = { .b0,
           .b1, .b10
           .b2, .b20, .b21, .b210,
           .b3, .b30, .b31, .b310, .b32, .b320, .b321, .b3210 };
    defaults to .b3210
.asel = .bsel = .bxyzw, where x,y,z,w are from { 0, ..., 7 };
   .asel defaults to .b3210
   .bsel defaults to .b7654</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Four-way SIMD parallel comparison with secondary operation.</p>
                                 <p class="p">Elements of each quad byte source to the operation are selected from any of the eight
                                    bytes in the two source operands <samp class="ph codeph">a</samp> and <samp class="ph codeph">b</samp> using the
                                    <samp class="ph codeph">asel</samp> and <samp class="ph codeph">bsel</samp> modifiers.
                                 </p>
                                 <p class="p">The selected bytes are then compared in parallel.</p>
                                 <p class="p">The intermediate result of the comparison is always unsigned, and therefore the bytes
                                    of destination <samp class="ph codeph">d</samp> and operand <samp class="ph codeph">c</samp> are also
                                    unsigned.
                                 </p>
                                 <p class="p">For instructions with a secondary SIMD merge operation:</p>
                                 <ul class="sl simple">
                                    <li class="sli">For byte positions indicated in mask, the selected byte results are copied into
                                       destination <samp class="ph codeph">d</samp>. For all other positions, the corresponding byte
                                       from source operand <samp class="ph codeph">b</samp> is copied to <samp class="ph codeph">d</samp>.
                                    </li>
                                 </ul>
                                 <p class="p">For instructions with a secondary accumulate operation:</p>
                                 <ul class="sl simple">
                                    <li class="sli">For byte positions indicated in mask, the selected byte results are added to
                                       operand <samp class="ph codeph">c</samp>, producing a result in <samp class="ph codeph">d</samp>.
                                    </li>
                                 </ul>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Semantics</h5><pre xml:space="preserve">// extract quads of bytes and sign- or zero-extend
// based on operand type
Va = extractAndSignExt_4( a, b, .asel, .atype );
Vb = extractAndSignExt_4( a, b, .bsel, .btype );
Vc = extractAndSignExt_4( c );
for (i=0; i&lt;4; i++) {
    t[i] = compare( Va[i], Vb[i], cmp ) ? 1 : 0;
}
// secondary accumulate or SIMD merge
mask = extractMaskBits( .mask );
if (.add) {
    d = c;
    for (i=0; i&lt;4; i++) {  d += mask[i] ? t[i] : 0;  }
} else {
    d = 0;
    for (i=0; i&lt;4; i++)  {  d |= mask[i] ? t[i] : Vc[i];  }
}</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 3.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">vset4</samp> requires <samp class="ph codeph">sm_30</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">vset4.s32.u32.lt      r1, r2, r3, r0;
vset4.u32.u32.ne.max  r1, r2, r3, r0;</pre></div>
                           </div>
                        </div>
                     </div>
                     <div class="topic concept nested2" id="miscellaneous-instructions"><a name="miscellaneous-instructions" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#miscellaneous-instructions" name="miscellaneous-instructions" shape="rect">9.7.17.&nbsp;Miscellaneous Instructions</a></h3>
                        <div class="body conbody">
                           <div class="p">The Miscellaneous instructions are:
                              		
                              <ul class="ul">
                                 <li class="li"><samp class="ph codeph">brkpt</samp></li>
                                 <li class="li"><samp class="ph codeph">nanosleep</samp></li>
                                 <li class="li"><samp class="ph codeph">pmevent</samp></li>
                                 <li class="li"><samp class="ph codeph">trap</samp></li>
                              </ul>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="miscellaneous-instructions-brkpt"><a name="miscellaneous-instructions-brkpt" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#miscellaneous-instructions-brkpt" name="miscellaneous-instructions-brkpt" shape="rect">9.7.17.1.&nbsp;Miscellaneous Instructions: brkpt</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">brkpt</h5>
                                 <p class="p">Breakpoint.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">brkpt;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p"> Suspends execution.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">brkpt</samp> requires <samp class="ph codeph">sm_11</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    brkpt;
@p  brkpt;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="miscellaneous-instructions-nanosleep"><a name="miscellaneous-instructions-nanosleep" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#miscellaneous-instructions-nanosleep" name="miscellaneous-instructions-nanosleep" shape="rect">9.7.17.2.&nbsp;Miscellaneous Instructions: nanosleep</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">nanosleep</h5>
                                 <p class="p">Suspend the thread for an approximate delay given in nanoseconds.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">nanosleep.u32 t;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Suspends the thread for a sleep duration approximately
                                    close to the delay <samp class="ph codeph">t</samp>, specified in
                                    nanoseconds. <samp class="ph codeph">t</samp> may be a register or an
                                    immediate value.
                                 </p>
                                 <p class="p">The sleep duration is approximated, but guaranteed to be in
                                    the interval <samp class="ph codeph">[0, 2*t]</samp>. The implementation may
                                    reduce the sleep duration for individual threads within a warp
                                    such that all sleeping threads in the warp wake up together.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">nanosleep</samp> introduced in PTX ISA 6.3.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">nanosleep</samp> requires <samp class="ph codeph">sm_70</samp> or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">.reg .b32 r;
.reg .pred p;

nanosleep.u32 r;
nanosleep.u32 42;
@p nanosleep.u32 r;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="miscellaneous-instructions-pmevent"><a name="miscellaneous-instructions-pmevent" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#miscellaneous-instructions-pmevent" name="miscellaneous-instructions-pmevent" shape="rect">9.7.17.3.&nbsp;Miscellaneous Instructions: pmevent</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">pmevent</h5>
                                 <p class="p">Trigger one or more Performance Monitor events.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">pmevent       a;    // trigger a single performance monitor event
pmevent.mask  a;    // trigger one or more performance monitor events</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p">Triggers one or more of a fixed number of performance monitor events, with event index or mask specified by immediate operand
                                    <samp class="ph codeph">a</samp>. 
                                 </p>
                                 <p class="p"><samp class="ph codeph">pmevent</samp> (without modifier <samp class="ph codeph">.mask</samp>) triggers a single performance monitor event indexed by immediate operand <samp class="ph codeph">a</samp>, in the range <samp class="ph codeph">0..15</samp>.
                                 </p>
                                 <p class="p"><samp class="ph codeph">pmevent.mask</samp> triggers one or more of the performance monitor events. Each bit in the 16-bit immediate operand <samp class="ph codeph">a</samp> controls an event.
                                 </p>
                                 <p class="p">Programmatic performance moniter events may be combined with other hardware events using Boolean functions to increment one
                                    of the four performance counters. The relationship between events and counters is programmed via API calls from the host.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Notes</h5>
                                 <p class="p">Currently, there are sixteen performance monitor events, numbered 0 through 15.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p"><samp class="ph codeph">pmevent</samp> introduced in PTX ISA version 1.4.
                                 </p>
                                 <p class="p"><samp class="ph codeph">pmevent.mask</samp> introduced in PTX ISA version 3.0.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 			 pmevent supported on all target
                                 					architectures.
                                 <p class="p"><samp class="ph codeph">pmevent.mask</samp> requires <samp class="ph codeph">sm_20</samp>
                                    				or higher.
                                 </p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    pmevent      1;
@p  pmevent      7;
@q  pmevent.mask 0xff;</pre></div>
                           </div>
                        </div>
                        <div class="topic reference nested3" id="miscellaneous-instructions-trap"><a name="miscellaneous-instructions-trap" shape="rect">
                              <!-- --></a><h3 class="title topictitle2"><a href="#miscellaneous-instructions-trap" name="miscellaneous-instructions-trap" shape="rect">9.7.17.4.&nbsp;Miscellaneous Instructions: trap</a></h3>
                           <div class="body refbody">
                              <div class="section">
                                 <h5 class="title sectiontitle">trap</h5>
                                 <p class="p">Perform trap operation.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Syntax</h5><pre xml:space="preserve">trap;</pre></div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Description</h5>
                                 <p class="p"> Abort execution and generate an interrupt to the host CPU.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">PTX ISA Notes</h5>
                                 <p class="p">Introduced in PTX ISA version 1.0.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Target ISA Notes</h5>
                                 <p class="p">Supported on all target architectures.</p>
                              </div>
                              <div class="section">
                                 <h5 class="title sectiontitle">Examples</h5><pre xml:space="preserve">    trap;
@p  trap;</pre></div>
                           </div>
                        </div>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="special-registers"><a name="special-registers" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#special-registers" name="special-registers" shape="rect">10.&nbsp;Special Registers</a></h2>
                  <div class="body conbody">
                     <p class="p">PTX includes a number of predefined, read-only variables, which are visible as special
                        registers and accessed through <samp class="ph codeph">mov</samp> or <samp class="ph codeph">cvt</samp>
                        instructions.
                     </p>
                     <div class="p">The special registers are:
                        
                        <ul class="ul">
                           <li class="li"><samp class="ph codeph">%tid</samp></li>
                           <li class="li"><samp class="ph codeph">%ntid</samp></li>
                           <li class="li"><samp class="ph codeph">%laneid</samp></li>
                           <li class="li"><samp class="ph codeph">%warpid</samp></li>
                           <li class="li"><samp class="ph codeph">%nwarpid</samp></li>
                           <li class="li"><samp class="ph codeph">%ctaid</samp></li>
                           <li class="li"><samp class="ph codeph">%nctaid</samp></li>
                           <li class="li"><samp class="ph codeph">%smid</samp></li>
                           <li class="li"><samp class="ph codeph">%nsmid</samp></li>
                           <li class="li"><samp class="ph codeph">%gridid</samp></li>
                           <li class="li"><samp class="ph codeph">%lanemask_eq</samp>, <samp class="ph codeph">%lanemask_le</samp>, <samp class="ph codeph">%lanemask_lt</samp>,
                              <samp class="ph codeph">%lanemask_ge</samp>, <samp class="ph codeph">%lanemask_gt</samp></li>
                           <li class="li"><samp class="ph codeph">%clock</samp>, <samp class="ph codeph">%clock_hi</samp>, <samp class="ph codeph">%clock64</samp></li>
                           <li class="li"><samp class="ph codeph">%pm0, <samp class="ph codeph">...</samp>, %pm7</samp></li>
                           <li class="li"><samp class="ph codeph">%pm0_64, <samp class="ph codeph">...</samp>, %pm7_64</samp></li>
                           <li class="li"><samp class="ph codeph">%envreg0, <samp class="ph codeph">...</samp>, %envreg31</samp></li>
                           <li class="li"><samp class="ph codeph">%total_smem_size</samp></li>
                           <li class="li"><samp class="ph codeph">%dynamic_smem_size</samp></li>
                        </ul>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-tid"><a name="special-registers-tid" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-tid" name="special-registers-tid" shape="rect">10.1.&nbsp;Special Registers: %tid</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%tid</h3>
                           <p class="p">Thread identifier within a CTA. </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .v4 .u32 %tid;                  // thread id vector
.sreg .u32 %tid.x, %tid.y, %tid.z;    // thread id components</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description</h3>
                           <p class="p">A predefined, read-only, per-thread special register initialized with the thread
                              identifier within the CTA. The <samp class="ph codeph">%tid</samp> special register contains a 1D,
                              2D, or 3D vector to match the CTA shape; the <samp class="ph codeph">%tid</samp> value in unused
                              dimensions is <samp class="ph codeph">0</samp>. The fourth element is unused and always returns
                              zero. The number of threads in each dimension are specified by the predefined
                              special register <samp class="ph codeph">%ntid</samp>.
                           </p>
                           <p class="p"> Every thread in the CTA has a unique <samp class="ph codeph">%tid</samp>.
                           </p>
                           <p class="p"><samp class="ph codeph">%tid</samp> component values range from <samp class="ph codeph">0</samp> through
                              <samp class="ph codeph">%ntid-1</samp> in each CTA dimension. 
                           </p>
                           <p class="p"><samp class="ph codeph">%tid.y == %tid.z == 0</samp> in 1D CTAs. <samp class="ph codeph">%tid.z == 0</samp> in 2D
                              CTAs. 
                           </p>
                           <p class="p"> It is guaranteed that:</p><pre xml:space="preserve">0  &lt;=  %tid.x &lt;  %ntid.x
0  &lt;=  %tid.y &lt;  %ntid.y
0  &lt;=  %tid.z &lt;  %ntid.z</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 1.0 with type <samp class="ph codeph">.v4.u16</samp>.
                           </p>
                           <p class="p">Redefined as type <samp class="ph codeph">.v4.u32</samp> in PTX ISA version 2.0. For compatibility
                              with legacy PTX code, 16-bit <samp class="ph codeph">mov</samp> and <samp class="ph codeph">cvt</samp>
                              instructions may be used to read the lower 16-bits of each component of
                              <samp class="ph codeph">%tid</samp>. 
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Supported on all target architectures.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32      %r1,%tid.x;  // move tid.x to %rh

    // legacy code accessing 16-bit components of %tid
    mov.u16      %rh,%tid.x;
    cvt.u32.u16  %r2,%tid.z;  // zero-extend tid.z to %r2</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-ntid"><a name="special-registers-ntid" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-ntid" name="special-registers-ntid" shape="rect">10.2.&nbsp;Special Registers: %ntid</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%ntid</h3>
                           <p class="p">Number of thread IDs per CTA. </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .v4 .u32 %ntid;                   // CTA shape vector
.sreg .u32 %ntid.x, %ntid.y, %ntid.z;   // CTA dimensions</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description</h3>
                           <p class="p"> A predefined, read-only special register initialized with the number of thread ids
                              in each CTA dimension. The <samp class="ph codeph">%ntid</samp> special register contains a 3D CTA
                              shape vector that holds the CTA dimensions. CTA dimensions are non-zero; the fourth
                              element is unused and always returns zero. The total number of threads in a CTA is
                              <samp class="ph codeph">(%ntid.x&nbsp;*&nbsp;%ntid.y&nbsp;*&nbsp;%ntid.z)</samp>. 
                           </p>
                        </div>
                        <div class="section"><pre xml:space="preserve">%ntid.y == %ntid.z == 1 in 1D CTAs.
%ntid.z ==1 in 2D CTAs.</pre><p class="p"> Maximum values of %ntid.{x,y,z} are as follows:</p>
                           <div class="tablenoborder">
                              <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="entry" valign="top" width="25%" id="d54e49396" rowspan="1" colspan="1">.target architecture</th>
                                       <th class="entry" valign="top" width="25%" id="d54e49399" rowspan="1" colspan="1">%ntid.x</th>
                                       <th class="entry" valign="top" width="25%" id="d54e49402" rowspan="1" colspan="1">%ntid.y</th>
                                       <th class="entry" valign="top" width="25%" id="d54e49405" rowspan="1" colspan="1">%ntid.z</th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="25%" headers="d54e49396" rowspan="1" colspan="1">sm_1x</td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49399" rowspan="1" colspan="1">512</td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49402" rowspan="1" colspan="1">512</td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49405" rowspan="1" colspan="1">64</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="25%" headers="d54e49396" rowspan="1" colspan="1">sm_20, sm_3x, sm_5x, sm_6x, sm_7x <span class="ph">, sm_8x</span></td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49399" rowspan="1" colspan="1">1024</td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49402" rowspan="1" colspan="1">1024</td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49405" rowspan="1" colspan="1">64</td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p"> Introduced in PTX ISA version 1.0 with type <samp class="ph codeph">.v4.u16</samp>.
                           </p>
                           <p class="p"> Redefined as type <samp class="ph codeph">.v4.u32</samp> in PTX ISA version 2.0. For compatibility
                              with legacy PTX code, 16-bit <samp class="ph codeph">mov</samp> and <samp class="ph codeph">cvt</samp>
                              instructions may be used to read the lower 16-bits of each component of
                              <samp class="ph codeph">%ntid</samp>. 
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Supported on all target architectures.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    // compute unified thread id for 2D CTA
    mov.u32  %r0,%tid.x;
    mov.u32  %h1,%tid.y;
    mov.u32  %h2,%ntid.x;
    mad.u32  %r0,%h1,%h2,%r0;

    mov.u16  %rh,%ntid.x;      // legacy code</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-laneid"><a name="special-registers-laneid" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-laneid" name="special-registers-laneid" shape="rect">10.3.&nbsp;Special Registers: %laneid</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%laneid</h3>
                           <p class="p">Lane Identifier.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %laneid;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description</h3>
                           <p class="p"> A predefined, read-only special register that returns the thread's lane within the warp.
                              The lane identifier ranges from zero to <samp class="ph codeph">WARP_SZ-1</samp>.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 1.3.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Supported on all target architectures.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32  %r, %laneid;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-warpid"><a name="special-registers-warpid" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-warpid" name="special-registers-warpid" shape="rect">10.4.&nbsp;Special Registers: %warpid</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%warpid</h3>
                           <p class="p">Warp identifier.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %warpid;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p"> A predefined, read-only special register that returns the thread's warp identifier. The
                              warp identifier provides a unique warp number within a CTA but not across CTAs within a
                              grid. The warp identifier will be the same for all threads within a single warp.
                           </p>
                           <p class="p"> Note that <samp class="ph codeph">%warpid</samp> is volatile and returns the location of a thread at
                              the moment when read, but its value may change during execution, e.g., due to
                              rescheduling of threads following preemption. For this reason, <samp class="ph codeph">%ctaid</samp>
                              and <samp class="ph codeph">%tid</samp> should be used to compute a virtual warp index if such a value
                              is needed in kernel code; <samp class="ph codeph">%warpid</samp> is intended mainly to enable
                              profiling and diagnostic code to sample and log information such as work place mapping
                              and load distribution.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 1.3.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Supported on all target architectures.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32  %r, %warpid;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-nwarpid"><a name="special-registers-nwarpid" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-nwarpid" name="special-registers-nwarpid" shape="rect">10.5.&nbsp;Special Registers: %nwarpid</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%nwarpid</h3>
                           <p class="p">Number of warp identifiers.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %nwarpid;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description</h3>
                           <p class="p">A predefined, read-only special register that returns the maximum number of warp
                              identifiers.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 2.0.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%nwarpid</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">mov.u32  %r, %nwarpid;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-ctaid"><a name="special-registers-ctaid" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-ctaid" name="special-registers-ctaid" shape="rect">10.6.&nbsp;Special Registers: %ctaid</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%ctaid</h3>
                           <p class="p">CTA identifier within a grid.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .v4 .u32 %ctaid;                      // CTA id vector
.sreg .u32 %ctaid.x, %ctaid.y, %ctaid.z;    // CTA id components</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p"> A predefined, read-only special register initialized with the CTA identifier within
                              the CTA grid. The <samp class="ph codeph">%ctaid</samp> special register contains a 1D, 2D, or 3D
                              vector, depending on the shape and rank of the CTA grid. The fourth element is
                              unused and always returns zero.
                              
                           </p>
                           <p class="p"> It is guaranteed that: </p><pre xml:space="preserve">0  &lt;=  %ctaid.x &lt;  %nctaid.x
0  &lt;=  %ctaid.y &lt;  %nctaid.y
0  &lt;=  %ctaid.z &lt;  %nctaid.z</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p"> Introduced in PTX ISA version 1.0 with type <samp class="ph codeph">.v4.u16</samp>.
                           </p>
                           <p class="p"> Redefined as type <samp class="ph codeph">.v4.u32</samp> in PTX ISA version 2.0. For compatibility
                              with legacy PTX code, 16-bit <samp class="ph codeph">mov</samp> and <samp class="ph codeph">cvt</samp>
                              instructions may be used to read the lower 16-bits of each component of
                              <samp class="ph codeph">%ctaid</samp>. 
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Supported on all target architectures.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32  %r0,%ctaid.x;
    mov.u16  %rh,%ctaid.y;   // legacy code</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-nctaid"><a name="special-registers-nctaid" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-nctaid" name="special-registers-nctaid" shape="rect">10.7.&nbsp;Special Registers: %nctaid</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%nctaid</h3>
                           <p class="p">Number of CTA ids per grid.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .v4 .u32 %nctaid                      // Grid shape vector
.sreg .u32 %nctaid.x,%nctaid.y,%nctaid.z;   // Grid dimensions</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p"> A predefined, read-only special register initialized with the number of CTAs in each
                              grid dimension. The <samp class="ph codeph">%nctaid</samp> special register contains a 3D grid shape
                              vector, with each element having a value of at least <samp class="ph codeph">1</samp>. The fourth
                              element is unused and always returns zero.
                           </p>
                           <p class="p"> Maximum values of %nctaid.{x,y,z} are as follows:</p>
                           <div class="tablenoborder">
                              <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="entry" valign="top" width="25%" id="d54e49862" rowspan="1" colspan="1">.target architecture</th>
                                       <th class="entry" valign="top" width="25%" id="d54e49865" rowspan="1" colspan="1">%nctaid.x</th>
                                       <th class="entry" valign="top" width="25%" id="d54e49868" rowspan="1" colspan="1">%nctaid.y</th>
                                       <th class="entry" valign="top" width="25%" id="d54e49871" rowspan="1" colspan="1">%nctaid.z</th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="25%" headers="d54e49862" rowspan="1" colspan="1">sm_1x, sm_20</td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49865" rowspan="1" colspan="1">65535</td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49868" rowspan="1" colspan="1">65535</td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49871" rowspan="1" colspan="1">65535</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="25%" headers="d54e49862" rowspan="1" colspan="1">sm_3x, sm_5x, sm_6x, sm_7x <span class="ph">, sm_8x</span></td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49865" rowspan="1" colspan="1">2<sup class="ph sup">31</sup> -1
                                       </td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49868" rowspan="1" colspan="1">65535</td>
                                       <td class="entry" valign="top" width="25%" headers="d54e49871" rowspan="1" colspan="1">65535</td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p"> Introduced in PTX ISA version 1.0 with type <samp class="ph codeph">.v4.u16</samp>.
                           </p>
                           <p class="p"> Redefined as type <samp class="ph codeph">.v4.u32</samp> in PTX ISA version 2.0. For compatibility
                              with legacy PTX code, 16-bit <samp class="ph codeph">mov</samp> and <samp class="ph codeph">cvt</samp> instructions
                              may be used to read the lower 16-bits of each component of <samp class="ph codeph">%nctaid</samp>.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Supported on all target architectures.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32  %r0,%nctaid.x;
    mov.u16  %rh,%nctaid.x;     // legacy code</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-smid"><a name="special-registers-smid" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-smid" name="special-registers-smid" shape="rect">10.8.&nbsp;Special Registers: %smid</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%smid</h3>
                           <p class="p">SM identifier.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %smid;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p">A predefined, read-only special register that returns the processor (SM) identifier on
                              which a particular thread is executing. The SM identifier ranges from
                              <samp class="ph codeph">0</samp> to <samp class="ph codeph">%nsmid-1</samp>. The SM identifier numbering is not
                              guaranteed to be contiguous.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Notes</h3>
                           <p class="p"> Note that <samp class="ph codeph">%smid</samp> is volatile and returns the location of a thread at the
                              moment when read, but its value may change during execution, e.g. due to rescheduling of
                              threads following preemption. <samp class="ph codeph">%smid</samp> is intended mainly to enable
                              profiling and diagnostic code to sample and log information such as work place mapping
                              and load distribution.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 1.3.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Supported on all target architectures.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32  %r, %smid;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-nsmid"><a name="special-registers-nsmid" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-nsmid" name="special-registers-nsmid" shape="rect">10.9.&nbsp;Special Registers: %nsmid</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%nsmid</h3>
                           <p class="p">Number of SM identifiers.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %nsmid;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p">A predefined, read-only special register that returns the maximum number of SM
                              identifiers. The SM identifier numbering is not guaranteed to be contiguous, so
                              <samp class="ph codeph">%nsmid</samp> may be larger than the physical number of SMs in the
                              device.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 2.0.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%nsmid</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32  %r, %nsmid;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-gridid"><a name="special-registers-gridid" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-gridid" name="special-registers-gridid" shape="rect">10.10.&nbsp;Special Registers: %gridid</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%gridid</h3>
                           <p class="p">Grid identifier.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u64 %gridid;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p"> A predefined, read-only special register initialized with the per-grid temporal grid
                              identifier. The <samp class="ph codeph">%gridid</samp> is used by debuggers to distinguish CTAs within
                              concurrent (small) CTA grids.
                           </p>
                           <p class="p"> During execution, repeated launches of programs may occur, where each launch starts a
                              grid-of-CTAs. This variable provides the temporal grid launch number for this
                              context.
                           </p>
                           <p class="p"> For <samp class="ph codeph">sm_1x</samp> targets, <samp class="ph codeph">%gridid</samp> is limited to the range
                              [0..2<sup class="ph sup">16</sup>-1]. For <samp class="ph codeph">sm_20</samp>, <samp class="ph codeph">%gridid</samp> is limited
                              to the range [0..2<sup class="ph sup">32</sup>-1]. <samp class="ph codeph">sm_30</samp> supports the entire 64-bit
                              range.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p"> Introduced in PTX ISA version 1.0 as type <samp class="ph codeph">.u16</samp>.
                           </p>
                           <p class="p"> Redefined as type <samp class="ph codeph">.u32</samp> in PTX ISA version 1.3.
                           </p>
                           <p class="p"> Redefined as type <samp class="ph codeph">.u64</samp> in PTX ISA version 3.0.
                           </p>
                           <p class="p"> For compatibility with legacy PTX code, 16-bit and 32-bit <samp class="ph codeph">mov</samp> and
                              <samp class="ph codeph">cvt</samp> instructions may be used to read the lower 16-bits or 32-bits of
                              each component of <samp class="ph codeph">%gridid</samp>.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Supported on all target architectures.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u64  %s, %gridid;  // 64-bit read of %gridid
    mov.u32  %r, %gridid;  // legacy code with 32-bit %gridid</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-lanemask-eq"><a name="special-registers-lanemask-eq" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-lanemask-eq" name="special-registers-lanemask-eq" shape="rect">10.11.&nbsp;Special Registers: %lanemask_eq</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%lanemask_eq</h3>
                           <p class="p">32-bit mask with bit set in position equal to the thread's lane number in the warp.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %lanemask_eq;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p">A predefined, read-only special register initialized with a 32-bit mask with a bit set
                              in the position equal to the thread's lane number in the warp.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 2.0.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%lanemask_eq</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32     %r, %lanemask_eq;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-lanemask-le"><a name="special-registers-lanemask-le" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-lanemask-le" name="special-registers-lanemask-le" shape="rect">10.12.&nbsp;Special Registers: %lanemask_le</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%lanemask_le</h3>
                           <p class="p"> 32-bit mask with bits set in positions less than or equal to the thread's lane number
                              in the warp.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %lanemask_le;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p">A predefined, read-only special register initialized with a 32-bit mask with bits set in
                              positions less than or equal to the thread's lane number in the warp.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 2.0.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%lanemask_le</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32     %r, %lanemask_le</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-lanemask-lt"><a name="special-registers-lanemask-lt" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-lanemask-lt" name="special-registers-lanemask-lt" shape="rect">10.13.&nbsp;Special Registers: %lanemask_lt</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%lanemask_lt</h3>
                           <p class="p"> 32-bit mask with bits set in positions less than the thread's lane number in the
                              warp.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %lanemask_lt;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p">A predefined, read-only special register initialized with a 32-bit mask with bits set in
                              positions less than the thread's lane number in the warp.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 2.0.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%lanemask_lt</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32     %r, %lanemask_lt;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-lanemask-ge"><a name="special-registers-lanemask-ge" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-lanemask-ge" name="special-registers-lanemask-ge" shape="rect">10.14.&nbsp;Special Registers: %lanemask_ge</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%lanemask_ge</h3>
                           <p class="p">32-bit mask with bits set in positions greater than or equal to the thread's lane number
                              in the warp.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %lanemask_ge;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p">A predefined, read-only special register initialized with a 32-bit mask with bits set in
                              positions greater than or equal to the thread's lane number in the warp.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 2.0.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%lanemask_ge</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32     %r, %lanemask_ge;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-lanemask-gt"><a name="special-registers-lanemask-gt" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-lanemask-gt" name="special-registers-lanemask-gt" shape="rect">10.15.&nbsp;Special Registers: %lanemask_gt</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%lanemask_gt</h3>
                           <p class="p">32-bit mask with bits set in positions greater than the thread's lane number in the
                              warp.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %lanemask_gt;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p">A predefined, read-only special register initialized with a 32-bit mask with bits set in
                              positions greater than the thread's lane number in the warp.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 2.0.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%lanemask_gt</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32     %r, %lanemask_gt;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-clock"><a name="special-registers-clock" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-clock" name="special-registers-clock" shape="rect">10.16.&nbsp;Special Registers: %clock, %clock_hi</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%clock, %clock_hi</h3>
                           <div class="p">
                              <dl class="dl">
                                 <dt class="dt dlterm"><samp class="ph codeph">%clock</samp></dt>
                                 <dd class="dd">A predefined, read-only 32-bit unsigned cycle counter. </dd>
                                 <dt class="dt dlterm"><samp class="ph codeph">%clock_hi</samp></dt>
                                 <dd class="dd">The upper 32-bits of <samp class="ph codeph">%clock64</samp> special register.
                                 </dd>
                              </dl>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %clock;
.sreg .u32 %clock_hi;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description</h3>
                           <p class="p">Special register <samp class="ph codeph">%clock</samp> and <samp class="ph codeph">%clock_hi</samp> are
                              unsigned 32-bit read-only cycle counters that wrap silently.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%clock</samp> introduced in PTX ISA version 1.0.
                           </p>
                           <p class="p"><samp class="ph codeph">%clock_hi</samp> introduced in PTX ISA version 5.0.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%clock</samp> supported on all target architectures.
                           </p>
                           <p class="p"><samp class="ph codeph">%clock_hi</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32 r1,%clock;
    mov.u32 r2, %clock_hi;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-clock64"><a name="special-registers-clock64" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-clock64" name="special-registers-clock64" shape="rect">10.17.&nbsp;Special Registers: %clock64</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%clock64</h3>
                           <p class="p"> A predefined, read-only 64-bit unsigned cycle counter. </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u64 %clock64;          </pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description</h3>
                           <p class="p">Special register <samp class="ph codeph">%clock64</samp> is an unsigned 64-bit read-only cycle
                              counter that wraps silently.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Notes</h3>
                           <p class="p">The lower 32-bits of <samp class="ph codeph">%clock64</samp> are identical to
                              <samp class="ph codeph">%clock</samp>.
                           </p>
                           <p class="p">The upper 32-bits of <samp class="ph codeph">%clock64</samp> are identical to
                              <samp class="ph codeph">%clock_hi</samp>.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 2.0.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%clock64</samp> requires <samp class="ph codeph">sm_20</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u64  r1,%clock64;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-pm0-pm7"><a name="special-registers-pm0-pm7" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-pm0-pm7" name="special-registers-pm0-pm7" shape="rect">10.18.&nbsp;Special Registers: %pm0..%pm7</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%pm0..%pm7</h3>
                           <p class="p">Performance monitoring counters.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %pm&lt;8&gt;;  </pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description</h3>
                           <p class="p">Special registers <samp class="ph codeph">%pm0..%pm7</samp> are unsigned 32-bit read-only performance
                              monitor counters. Their behavior is currently undefined.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%pm0..%pm3</samp> introduced in PTX ISA version 1.3.
                           </p>
                           <p class="p"><samp class="ph codeph">%pm4..%pm7</samp> introduced in PTX ISA version 3.0.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%pm0..%pm3</samp> supported on all target architectures.
                           </p>
                           <p class="p"><samp class="ph codeph">%pm4..%pm7</samp> require <samp class="ph codeph">sm_20</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32  r1,%pm0;
    mov.u32  r1,%pm7;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-pm0_64-pm7_64"><a name="special-registers-pm0_64-pm7_64" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-pm0_64-pm7_64" name="special-registers-pm0_64-pm7_64" shape="rect">10.19.&nbsp;Special Registers: %pm0_64..%pm7_64</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%pm0_64..%pm7_64</h3>
                           <p class="p">64 bit Performance monitoring counters.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u64 %pm0_64; 
.sreg .u64 %pm1_64;
.sreg .u64 %pm2_64;
.sreg .u64 %pm3_64;
.sreg .u64 %pm4_64;
.sreg .u64 %pm5_64;
.sreg .u64 %pm6_64;
.sreg .u64 %pm7_64;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description</h3>
                           <p class="p">Special registers <samp class="ph codeph">%pm0_64..%pm7_64</samp> are unsigned 64-bit read-only
                              performance monitor counters. Their behavior is currently undefined.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Notes</h3>
                           <p class="p">The lower 32bits of <samp class="ph codeph">%pm0_64..%pm7_64</samp> are identical to
                              <samp class="ph codeph">%pm0..%pm7</samp>.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%pm0_64..%pm7_64</samp> introduced in PTX ISA version 4.0.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"><samp class="ph codeph">%pm0_64..%pm7_64</samp> require <samp class="ph codeph">sm_50</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32  r1,%pm0_64;
    mov.u32  r1,%pm7_64;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-envreg-32"><a name="special-registers-envreg-32" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-envreg-32" name="special-registers-envreg-32" shape="rect">10.20.&nbsp;Special Registers: %envreg&lt;32&gt;</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%envreg&lt;32&gt;</h3>
                           <p class="p">Driver-defined read-only registers.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .b32 %envreg&lt;32&gt;;     </pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description</h3>
                           <p class="p"> A set of 32 pre-defined read-only registers used to capture execution environment of PTX
                              program outside of PTX virtual machine. These registers are initialized by the driver
                              prior to kernel launch and can contain cta-wide or grid-wide values.
                           </p>
                           <p class="p"> Precise semantics of these registers is defined in the driver documentation.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 2.1.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Supported on all target architectures.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.b32      %r1,%envreg0;  // move envreg0 to %r1</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-globaltimer"><a name="special-registers-globaltimer" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-globaltimer" name="special-registers-globaltimer" shape="rect">10.21.&nbsp;Special Registers: %globaltimer, %globaltimer_lo, %globaltimer_hi</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%globaltimer, %globaltimer_lo, %globaltimer_hi</h3>
                           <div class="p">
                              <dl class="dl">
                                 <dt class="dt dlterm"><samp class="ph codeph">%globaltimer</samp></dt>
                                 <dd class="dd">A predefined, 64-bit global nanosecond timer.</dd>
                                 <dt class="dt dlterm"><samp class="ph codeph">%globaltimer_lo</samp></dt>
                                 <dd class="dd">The lower 32-bits of %globaltimer.</dd>
                                 <dt class="dt dlterm"><samp class="ph codeph">%globaltimer_hi</samp></dt>
                                 <dd class="dd">The upper 32-bits of %globaltimer.</dd>
                              </dl>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u64 %globaltimer;
.sreg .u32 %globaltimer_lo, %globaltimer_hi;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description</h3>
                           <p class="p">Special registers intended for use by NVIDIA tools. The behavior is target-specific and
                              may change or be removed in future GPUs. When JIT-compiled to other targets, the value
                              of these registers is unspecified.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 3.1.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Requires target <samp class="ph codeph">sm_30</samp> or higher.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u64  r1,%globaltimer;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-total-smem-size"><a name="special-registers-total-smem-size" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-total-smem-size" name="special-registers-total-smem-size" shape="rect">10.22.&nbsp;Special Registers: %total_smem_size</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%total_smem_size</h3>
                           <p class="p">Total size of shared memory used by a CTA of a kernel.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %total_smem_size;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p">A predefined, read-only special register initialized with total size of shared memory
                              allocated (statically and dynamically) for the CTA of a kernel at launch time.
                           </p>
                           <p class="p">Size is returned in multiples of shared memory allocation unit size supported by target
                              architecture.
                           </p>
                           <p class="p">Allocation unit values are as follows:</p>
                           <div class="tablenoborder">
                              <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                 <thead class="thead" align="left">
                                    <tr class="row">
                                       <th class="entry" valign="top" width="50%" id="d54e51193" rowspan="1" colspan="1">Target architecture</th>
                                       <th class="entry" valign="top" width="50%" id="d54e51196" rowspan="1" colspan="1">Shared memory allocation unit size</th>
                                    </tr>
                                 </thead>
                                 <tbody class="tbody">
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" headers="d54e51193" rowspan="1" colspan="1">sm_2x<span class="ph">, sm_8x</span></td>
                                       <td class="entry" valign="top" width="50%" headers="d54e51196" rowspan="1" colspan="1">128 bytes</td>
                                    </tr>
                                    <tr class="row">
                                       <td class="entry" valign="top" width="50%" headers="d54e51193" rowspan="1" colspan="1">sm_3x, sm_5x, sm_6x, sm_7x</td>
                                       <td class="entry" valign="top" width="50%" headers="d54e51196" rowspan="1" colspan="1">256 bytes</td>
                                    </tr>
                                 </tbody>
                              </table>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 4.1.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Requires sm_20 or higher.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32  %r, %total_smem_size;</pre></div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="special-registers-dynamic-smem-size"><a name="special-registers-dynamic-smem-size" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#special-registers-dynamic-smem-size" name="special-registers-dynamic-smem-size" shape="rect">10.23.&nbsp;Special Registers: %dynamic_smem_size</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">%dynamic_smem_size</h3>
                           <p class="p">Size of shared memory allocated dynamically at kernel launch.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax (predefined)</h3><pre xml:space="preserve">.sreg .u32 %dynamic_smem_size;</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description </h3>
                           <p class="p">Size of shared memory allocated dynamically at kernel launch.</p>
                           <p class="p">A predefined, read-only special register initialized with size of shared memory allocated
                              dynamically for the CTA of a kernel at launch time.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 4.1.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p">Requires sm_20 or higher.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">    mov.u32  %r, %dynamic_smem_size;</pre></div>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="directives"><a name="directives" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#directives" name="directives" shape="rect">11.&nbsp;Directives</a></h2>
                  <div class="topic concept nested1" id="ptx-module-directives"><a name="ptx-module-directives" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#ptx-module-directives" name="ptx-module-directives" shape="rect">11.1.&nbsp;PTX Module Directives</a></h3>
                     <div class="body conbody">
                        <div class="p">The following directives declare the PTX ISA version of the code in the module, the target architecture for which the code
                           was generated, and the size of addresses within the PTX module.
                           		
                           <ul class="ul">
                              <li class="li"><samp class="ph codeph">.version</samp></li>
                              <li class="li"><samp class="ph codeph">.target</samp></li>
                              <li class="li"><samp class="ph codeph">.address_size</samp></li>
                           </ul>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="ptx-module-directives-version"><a name="ptx-module-directives-version" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#ptx-module-directives-version" name="ptx-module-directives-version" shape="rect">11.1.1.&nbsp;PTX Module Directives: .version</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.version</h4>
                              <p class="p">PTX ISA version number.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.version  major.minor    // major, minor are integers</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Specifies the PTX language version number.</p>
                              <p class="p">The <dfn class="term">major</dfn> number is incremented when there are incompatible changes to
                                 the PTX language, such as changes to the syntax or semantics. The version major
                                 number is used by the PTX compiler to ensure correct execution of legacy PTX
                                 code.
                              </p>
                              <p class="p">The <dfn class="term">minor</dfn> number is incremented when new features are added to PTX. 
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Semantics</h4>
                              <p class="p">Indicates that this module must be compiled with tools that support an equal or
                                 greater version number.
                              </p>
                              <p class="p">Each PTX module must begin with a <samp class="ph codeph">.version</samp> directive, and no other
                                 <samp class="ph codeph">.version</samp> directive is allowed anywhere else within the module.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 1.0.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">    .version 3.1
    .version 3.0
    .version 2.3</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="ptx-module-directives-target"><a name="ptx-module-directives-target" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#ptx-module-directives-target" name="ptx-module-directives-target" shape="rect">11.1.2.&nbsp;PTX Module Directives: .target</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.target</h4>
                              <p class="p">Architecture and Platform target.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.target stringlist         // comma separated list of target specifiers
<span class="ph">string = { sm_80,                       // sm_8x target architectures
           sm_70, sm_72, sm_75,         // sm_7x target architectures</span>

           sm_60, sm_61, sm_62,         // sm_6x target architectures
           sm_50, sm_52, sm_53,         // sm_5x target architectures
           sm_30, sm_32, sm_35, sm_37   // sm_3x target architectures
           sm_20,                       // sm_2x target architectures
           sm_10, sm_11, sm_12, sm_13,  // sm_1x target architectures
           texmode_unified, texmode_independent,   // texturing mode
           debug,                                  // platform option
           map_f64_to_f32 };                       // platform option</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Specifies the set of features in the target architecture for which the current PTX
                                 code was generated. In general, generations of SM architectures follow an
                                 <dfn class="term">onion layer</dfn> model, where each generation adds new features and retains
                                 all features of previous generations. Therefore, PTX code generated for a given
                                 target can be run on later generation devices.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Semantics</h4>
                              <p class="p">Each PTX module must begin with a <samp class="ph codeph">.version</samp> directive, immediately
                                 followed by a <samp class="ph codeph">.target</samp> directive containing a target architecture
                                 and optional platform options. A <samp class="ph codeph">.target</samp> directive specifies a
                                 single target architecture, but subsequent <samp class="ph codeph">.target</samp> directives can
                                 be used to change the set of target features allowed during parsing. A program with
                                 multiple <samp class="ph codeph">.target</samp> directives will compile and run only on devices
                                 that support all features of the highest-numbered architecture listed in the
                                 program.
                              </p>
                              <p class="p">PTX features are checked against the specified target architecture, and an error is
                                 generated if an unsupported feature is used.&nbsp; The following table summarizes the
                                 features in PTX that vary according to target architecture.
                              </p>
                              <div class="tablenoborder">
                                 <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="25%" id="d54e51530" rowspan="1" colspan="1">Target</th>
                                          <th class="entry" valign="top" width="75%" id="d54e51533" rowspan="1" colspan="1">Description</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51530" rowspan="1" colspan="1">sm_80</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51533" rowspan="1" colspan="1">Baseline feature set for <samp class="ph codeph">sm_80</samp> architecture.
                                          </td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <div class="tablenoborder">
                                 <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="25%" id="d54e51567" rowspan="1" colspan="1">Target</th>
                                          <th class="entry" valign="top" width="75%" id="d54e51570" rowspan="1" colspan="1">Description</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51567" rowspan="1" colspan="1">sm_70</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51570" rowspan="1" colspan="1">Baseline feature set for <samp class="ph codeph">sm_70</samp> architecture.
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51567" rowspan="1" colspan="1">sm_72</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51570" rowspan="1" colspan="1">Adds support for integer multiplicand and accumulator matrices in
                                             <samp class="ph codeph">wmma</samp> instructions.
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51567" rowspan="1" colspan="1">sm_75</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51570" rowspan="1" colspan="1">Adds support for sub-byte integer and single-bit multiplicant
                                             matrices in <samp class="ph codeph">wmma</samp> instructions.
                                             
                                          </td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <div class="tablenoborder">
                                 <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="25%" id="d54e51629" rowspan="1" colspan="1">Target</th>
                                          <th class="entry" valign="top" width="75%" id="d54e51632" rowspan="1" colspan="1">Description</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51629" rowspan="1" colspan="1">sm_60</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51632" rowspan="1" colspan="1">Baseline feature set for <samp class="ph codeph">sm_60</samp> architecture.
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51629" rowspan="1" colspan="1">sm_61</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51632" rowspan="1" colspan="1">Adds support for <samp class="ph codeph">dp2a</samp> and <samp class="ph codeph">dp4a</samp> instructions.
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51629" rowspan="1" colspan="1">sm_62</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51632" rowspan="1" colspan="1">Baseline feature set for <samp class="ph codeph">sm_61</samp> architecture.
                                          </td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <div class="tablenoborder">
                                 <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="25%" id="d54e51693" rowspan="1" colspan="1">Target</th>
                                          <th class="entry" valign="top" width="75%" id="d54e51696" rowspan="1" colspan="1">Description</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51693" rowspan="1" colspan="1">sm_50</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51696" rowspan="1" colspan="1">Baseline feature set for <samp class="ph codeph">sm_50</samp> architecture.
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51693" rowspan="1" colspan="1">sm_52</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51696" rowspan="1" colspan="1">Baseline feature set for <samp class="ph codeph">sm_50</samp> architecture.
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51693" rowspan="1" colspan="1">sm_53</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51696" rowspan="1" colspan="1">Adds support for arithmetic, comparsion and texture instructions
                                             for <samp class="ph codeph">.f16</samp> and <samp class="ph codeph">.f16x2</samp> types.
                                          </td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <div class="tablenoborder">
                                 <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="25%" id="d54e51757" rowspan="1" colspan="1">Target</th>
                                          <th class="entry" valign="top" width="75%" id="d54e51760" rowspan="1" colspan="1">Description</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51757" rowspan="1" colspan="1">sm_30</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51760" rowspan="1" colspan="1">Baseline feature set for <samp class="ph codeph">sm_30</samp> architecture.
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51757" rowspan="1" colspan="1">sm_32</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51760" rowspan="1" colspan="1">
                                             <p class="p">Adds 64-bit {atom,red}.{and,or,xor,min,max} instructions.</p>
                                             <p class="p">Adds shf instruction.</p>
                                             <p class="p">Adds ld.global.nc instruction.</p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51757" rowspan="1" colspan="1">sm_35</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51760" rowspan="1" colspan="1">
                                             <p class="p">Adds support for CUDA Dynamic Parallelism.</p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51757" rowspan="1" colspan="1">sm_37</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51760" rowspan="1" colspan="1">
                                             <p class="p">Baseline feature set for <samp class="ph codeph">sm_35</samp> architecture.
                                             </p>
                                          </td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <p class="p"></p>
                              <div class="tablenoborder">
                                 <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="25%" id="d54e51841" rowspan="1" colspan="1">Target</th>
                                          <th class="entry" valign="top" width="75%" id="d54e51844" rowspan="1" colspan="1">Description</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51841" rowspan="1" colspan="1">sm_20</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51844" rowspan="1" colspan="1">Baseline feature set for <samp class="ph codeph">sm_20</samp> architecture.
                                          </td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <p class="p"></p>
                              <div class="tablenoborder">
                                 <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="25%" id="d54e51881" rowspan="1" colspan="1">Target</th>
                                          <th class="entry" valign="top" width="75%" id="d54e51884" rowspan="1" colspan="1">Description</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51881" rowspan="1" colspan="1">sm_10</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51884" rowspan="1" colspan="1">
                                             <p class="p">Baseline feature set for <samp class="ph codeph">sm_10</samp> architecture.
                                             </p>
                                             <p class="p">Requires map_f64_to_f32 if any .f64 instructions used.</p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51881" rowspan="1" colspan="1">sm_11</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51884" rowspan="1" colspan="1">
                                             <p class="p">Adds 64-bit {atom,red}.{and,or,xor,min,max} instructions.</p>
                                             <p class="p">Requires map_f64_to_f32 if any .f64 instructions used.</p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51881" rowspan="1" colspan="1">sm_12</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51884" rowspan="1" colspan="1">
                                             <p class="p">Adds {atom,red}.shared, 64-bit {atom,red}.global, vote instructions.</p>
                                             <p class="p">Requires map_f64_to_f32 if any .f64 instructions used.</p>
                                          </td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="25%" headers="d54e51881" rowspan="1" colspan="1">sm_13</td>
                                          <td class="entry" valign="top" width="75%" headers="d54e51884" rowspan="1" colspan="1">
                                             <p class="p">Adds double-precision support, including expanded rounding modifiers.</p>
                                             <p class="p">Disallows use of map_f64_to_f32.</p>
                                          </td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                              <p class="p">The texturing mode is specified for an entire module and cannot be changed within the
                                 module.
                              </p>
                              <p class="p">The <samp class="ph codeph">.target</samp> debug option declares that the PTX file contains DWARF debug
                                 information, and subsequent compilation of PTX will retain information needed for
                                 source-level debugging. If the debug option is declared, an error message is generated
                                 if no DWARF information is found in the file. The debug option requires PTX ISA version
                                 3.0 or later.
                              </p>
                              <p class="p"><samp class="ph codeph">map_f64_to_f32</samp> indicates that all double-precision
                                 instructions map to single-precision regardless of the target architecture. This enables
                                 high-level language compilers to compile programs containing type double to target
                                 device that do not support double-precision operations. Note that <samp class="ph codeph">.f64</samp>
                                 storage remains as 64-bits, with only half being used by instructions converted from
                                 <samp class="ph codeph">.f64</samp> to <samp class="ph codeph">.f32</samp>.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Notes</h4>
                              <p class="p">Targets of the form <samp class="ph codeph">compute_xx</samp> are also accepted as synonyms for
                                 <samp class="ph codeph">sm_xx</samp> targets.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 1.0.</p>
                              <p class="p">Target strings <samp class="ph codeph">sm_10</samp> and <samp class="ph codeph">sm_11</samp> introduced in PTX
                                 ISA version 1.0.
                              </p>
                              <p class="p">Target strings <samp class="ph codeph">sm_12</samp> and <samp class="ph codeph">sm_13</samp> introduced in PTX
                                 ISA version 1.2.
                              </p>
                              <p class="p">Target string <samp class="ph codeph">sm_20</samp> introduced in PTX ISA version 2.0.
                              </p>
                              <p class="p">Target string <samp class="ph codeph">sm_30</samp> introduced in PTX ISA version 3.0.
                              </p>
                              <p class="p">Target string <samp class="ph codeph">sm_35</samp> introduced in PTX ISA version 3.1.
                              </p>
                              <p class="p">Target strings <samp class="ph codeph">sm_32</samp> and <samp class="ph codeph">sm_50</samp>  introduced in PTX ISA
                                 version 4.0.
                              </p>
                              <p class="p">Target strings  <samp class="ph codeph">sm_37</samp> and <samp class="ph codeph">sm_52</samp> introduced in PTX
                                 ISA version 4.1.
                              </p>
                              <p class="p">Target string <samp class="ph codeph">sm_53</samp> introduced in PTX ISA version 4.2.
                              </p>
                              <p class="p">Target string <samp class="ph codeph">sm_60</samp>, <samp class="ph codeph">sm_61</samp>, <samp class="ph codeph">sm_62</samp>
                                 introduced in PTX ISA version 5.0.
                              </p>
                              <p class="p">Target string <samp class="ph codeph">sm_70</samp> introduced in PTX ISA version
                                 6.0.
                              </p>
                              <p class="p">Target string <samp class="ph codeph">sm_72</samp> introduced in PTX ISA version
                                 6.1.
                              </p>
                              <p class="p">Target string <samp class="ph codeph">sm_75</samp> introduced in PTX ISA version
                                 6.3.
                              </p>
                              <p class="p">Target string <samp class="ph codeph">sm_80</samp> introduced in PTX ISA version
                                 7.0.
                              </p>
                              <p class="p">Texturing mode introduced in PTX ISA version 1.5.</p>
                              <p class="p">Platform option <samp class="ph codeph">debug</samp> introduced in PTX ISA version 3.0.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">The <samp class="ph codeph">.target</samp> directive is supported on all target architectures.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">    .target sm_10       // baseline target architecture
    .target sm_13       // supports double-precision
    .target sm_20, texmode_independent</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="ptx-module-directives-address-size"><a name="ptx-module-directives-address-size" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#ptx-module-directives-address-size" name="ptx-module-directives-address-size" shape="rect">11.1.3.&nbsp;PTX Module Directives: .address_size</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.address_size</h4>
                              <p class="p">Address size used throughout PTX module.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.address_size  address-size
address-size = { 32, 64 };</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Specifies the address size assumed throughout the module by the PTX code and the binary DWARF information in PTX. </p>
                              <p class="p">Redefinition of this directive within a module is not allowed. In the presence of separate compilation all modules must specify
                                 (or default to) the same address size.
                              </p>
                              <p class="p">The <samp class="ph codeph">.address_size</samp> directive is optional, but it must immediately follow the <samp class="ph codeph">.target</samp>directive if present within a module.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Semantics</h4>
                              <p class="p">If the <samp class="ph codeph">.address_size</samp> directive is omitted, the address size defaults to 32.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 2.3.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">// example directives
   .address_size 32       // addresses are 32 bit
   .address_size 64       // addresses are 64 bit

// example of directive placement within a module
   .version 2.3
   .target sm_20
   .address_size 64
...
.entry foo () {
...
}
</pre></div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="specifying-kernel-entry-points-and-functions"><a name="specifying-kernel-entry-points-and-functions" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#specifying-kernel-entry-points-and-functions" name="specifying-kernel-entry-points-and-functions" shape="rect">11.2.&nbsp;Specifying Kernel Entry Points and Functions</a></h3>
                     <div class="body conbody">
                        <div class="p">The following directives specify kernel entry points and functions.
                           		
                           <ul class="ul">
                              <li class="li"><samp class="ph codeph">.entry</samp></li>
                              <li class="li"><samp class="ph codeph">.func</samp></li>
                           </ul>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="kernel-and-function-directives-entry"><a name="kernel-and-function-directives-entry" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#kernel-and-function-directives-entry" name="kernel-and-function-directives-entry" shape="rect">11.2.1.&nbsp;Kernel and Function Directives: .entry</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.entry</h4>
                              <p class="p">Kernel entry point and body, with optional parameters.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.entry kernel-name ( param-list )  kernel-body
.entry kernel-name  kernel-body</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Defines a kernel entry point name, parameters, and body for the kernel function.</p>
                              <p class="p">Parameters are passed via <samp class="ph codeph">.param</samp> space memory and are listed within
                                 an optional parenthesized parameter list. Parameters may be referenced by name
                                 within the kernel body and loaded into registers using <samp class="ph codeph">ld.param</samp>
                                 instructions.
                              </p>
                              <p class="p">In addition to normal parameters, opaque <samp class="ph codeph">.texref</samp>,
                                 <samp class="ph codeph">.samplerref</samp>, and <samp class="ph codeph">.surfref</samp> variables may be passed
                                 as parameters. These parameters can only be referenced by name within texture and
                                 surface load, store, and query instructions and cannot be accessed via
                                 <samp class="ph codeph">ld.param</samp> instructions.
                              </p>
                              <p class="p">The shape and size of the CTA executing the kernel are available in special
                                 registers.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Semantics</h4>
                              <p class="p">Specify the entry point for a kernel program.</p>
                              <p class="p">At kernel launch, the kernel dimensions and properties are established and made
                                 available via special registers, e.g., <samp class="ph codeph">%ntid</samp>, <samp class="ph codeph">%nctaid</samp>, etc. 
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">For PTX ISA version 1.4 and later, parameter variables are declared in the kernel
                                 parameter list. For PTX ISA versions 1.0 through 1.3, parameter variables are
                                 declared in the kernel body.
                              </p>
                              <p class="p">The maximum memory size supported by PTX for normal (non-opaque type) parameters is
                                 4352 bytes. Prior to PTX ISA version 1.5, the maximum size was 256 bytes. The CUDA
                                 and OpenCL drivers support the following limits for parameter memory:
                              </p>
                              <div class="tablenoborder">
                                 <table cellpadding="4" cellspacing="0" summary="" class="table" frame="border" border="1" rules="all">
                                    <thead class="thead" align="left">
                                       <tr class="row">
                                          <th class="entry" valign="top" width="16.666666666666664%" id="d54e52349" rowspan="1" colspan="1">Driver</th>
                                          <th class="entry" valign="top" width="83.33333333333334%" id="d54e52352" rowspan="1" colspan="1">Parameter memory size</th>
                                       </tr>
                                    </thead>
                                    <tbody class="tbody">
                                       <tr class="row">
                                          <td class="entry" valign="top" width="16.666666666666664%" headers="d54e52349" rowspan="1" colspan="1">CUDA</td>
                                          <td class="entry" valign="top" width="83.33333333333334%" headers="d54e52352" rowspan="1" colspan="1">256 bytes for <samp class="ph codeph">sm_1x</samp>, 4096 bytes for <samp class="ph codeph">sm_2x and higher</samp></td>
                                       </tr>
                                       <tr class="row">
                                          <td class="entry" valign="top" width="16.666666666666664%" headers="d54e52349" rowspan="1" colspan="1">OpenCL</td>
                                          <td class="entry" valign="top" width="83.33333333333334%" headers="d54e52352" rowspan="1" colspan="1">4352 bytes for all targets</td>
                                       </tr>
                                    </tbody>
                                 </table>
                              </div>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">.entry cta_fft
.entry filter ( .param .b32 x, .param .b32 y, .param .b32 z )
{
    .reg .b32 %r&lt;99&gt;;
    ld.param.b32  %r1, [x];
    ld.param.b32  %r2, [y];
    ld.param.b32  %r3, [z];
    ...
}
</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="kernel-and-function-directives-func"><a name="kernel-and-function-directives-func" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#kernel-and-function-directives-func" name="kernel-and-function-directives-func" shape="rect">11.2.2.&nbsp;Kernel and Function Directives: .func</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.func</h4>
                              <p class="p">Function definition.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.func fname .noreturn function-body
.func fname (param-list) .noreturn function-body
.func (ret-param) fname (param-list) function-body</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Defines a function, including input and return parameters and optional function body.</p>
                              <p class="p">An optional <samp class="ph codeph">.noreturn</samp> directive indicates that the function does not
                                 return to the caller function. <samp class="ph codeph">.noreturn</samp> directive cannot be
                                 specified on functions which have return parameters. See the description of .noreturn
                                 directive in <a class="xref" href="index.html#performance-tuning-directives-noreturn" shape="rect">Performance-Tuning Directives: .noreturn</a>.
                              </p>
                              <p class="p">A <samp class="ph codeph">.func</samp> definition with no body provides a function prototype.
                              </p>
                              <p class="p">The parameter lists define locally-scoped variables in the function body. Parameters
                                 must be base types in either the register or parameter state space. Parameters in
                                 register state space may be referenced directly within instructions in the function
                                 body. Parameters in <samp class="ph codeph">.param</samp> space are accessed using
                                 <samp class="ph codeph">ld.param</samp> and <samp class="ph codeph">st.param</samp> instructions in the body.
                                 Parameter passing is call-by-value.
                              </p>
                              <p class="p">The last parameter in the parameter list may be a <samp class="ph codeph">.param</samp> array of
                                 type <samp class="ph codeph">.b8</samp> with no size specified. It is used to pass an arbitrary
                                 number of parameters to the function packed into a single array object.
                              </p>
                              <p class="p">When calling a function with such an unsized last argument, the last argument may be
                                 omitted from the <samp class="ph codeph">call</samp> instruction if no parameter is passed through
                                 it. Accesses to this array parameter must be within the bounds of the array. The
                                 result of an access is undefined if no array was passed, or if the access was
                                 outside the bounds of the actual array being passed.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Semantics</h4>
                              <p class="p">The PTX syntax hides all details of the underlying calling convention and ABI.</p>
                              <p class="p">The implementation of parameter passing is left to the optimizing translator, which may use a combination of registers and
                                 stack locations to pass parameters. 
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Release Notes</h4>
                              <p class="p">For PTX ISA version 1.x code, parameters must be in the register state space, there is no stack, and recursion is illegal.</p>
                              <p class="p">PTX ISA versions 2.0 and later with target <samp class="ph codeph">sm_20</samp> or higher allow parameters in the <samp class="ph codeph">.param</samp> state space, implements an ABI with stack, and supports recursion.
                              </p>
                              <p class="p">PTX ISA versions 2.0 and later with target <samp class="ph codeph">sm_20</samp> or higher support at most one return value.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p"> Introduced in PTX ISA version 1.0. </p>
                              <p class="p"> Support for unsized array parameter introduced in PTX ISA version 6.0.</p>
                              <p class="p"> Support for <samp class="ph codeph">.noreturn</samp> directive introduced in PTX ISA version 6.4.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Functions without unsized array parameter supported on all target architectures.</p>
                              <p class="p">Unsized array parameter requires <samp class="ph codeph">sm_30</samp> or higher.
                              </p>
                              <p class="p"><samp class="ph codeph">.noreturn</samp> directive requires <samp class="ph codeph">sm_30</samp> or higher.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">    .func (.reg .b32 rval) foo (.reg .b32 N, .reg .f64 dbl) 
    {
    .reg .b32 localVar;

    ... use N, dbl;
    other code;

    mov.b32 rval,result;
    ret;
    }

    ...
    call (fooval), foo, (val0, val1);  // return value in fooval
    ...

    .func foo (.reg .b32 N, .reg .f64 dbl) .noreturn     
    {    
    .reg .b32 localVar;    
    ... use N, dbl;    
    other code;    
    mov.b32 rval, result;    
    ret;    
    }    
    ...    
    call foo, (val0, val1);   
    ...   

    .func (.param .u32 rval) bar(.param .u32 N, .param .align 4 .b8 numbers[])
    {
        .reg .b32 input0, input1;
        ld.param.b32   input0, [numbers + 0];
        ld.param.b32   input1, [numbers + 4];
        …
        other code;
        ret;
    }
    ...

    .param .u32 N;
    .param .align 4 .b8 numbers[8];
    st.param.u32    [N], 2;
    st.param.b32    [numbers + 0], 5;
    st.param.b32    [numbers + 4], 10;
    call (rval), bar, (N, numbers);
    ...</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="kernel-and-function-directives-alias"><a name="kernel-and-function-directives-alias" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#kernel-and-function-directives-alias" name="kernel-and-function-directives-alias" shape="rect">11.2.3.&nbsp;Kernel and Function Directives: .alias</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.alias</h4>
                              <p class="p">Define an alias to existing function symbol.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.alias fAlias, fAliasee;</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p"><samp class="ph codeph">.alias</samp> is a module scope directive that defines identifier
                                 <samp class="ph codeph">fAlias</samp> to be an alias to function specified by
                                 <samp class="ph codeph">fAliasee</samp>.
                              </p>
                              <p class="p">Both <samp class="ph codeph">fAlias</samp> and <samp class="ph codeph">fAliasee</samp> are non-entry function
                                 symbols.
                              </p>
                              <p class="p">Identifier <samp class="ph codeph">fAlias</samp> is a function declaration without body.
                              </p>
                              <p class="p">Identifier <samp class="ph codeph">fAliasee</samp> is a function symbol which must be defined in
                                 the same module as <samp class="ph codeph">.alias</samp> declaration. Function
                                 <samp class="ph codeph">fAliasee</samp> cannot have <samp class="ph codeph">.weak</samp> linkage.
                              </p>
                              <p class="p">Prototype of <samp class="ph codeph">fAlias</samp> and <samp class="ph codeph">fAliasee</samp> must match.
                              </p>
                              <p class="p">Program can use either <samp class="ph codeph">fAlias</samp> or <samp class="ph codeph">fAlisee</samp>
                                 identifiers to reference function defined with <samp class="ph codeph">fAliasee</samp>.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p"><samp class="ph codeph">.alias</samp> directive introduced in PTX ISA 6.3.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p"><samp class="ph codeph">.alias</samp> directive requires <samp class="ph codeph">sm_30</samp> or higher.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">.visible .func foo(.param .u32 p) {
   …
}
.visible .func bar(.param .u32 p);
.alias bar, foo;
.entry test()
{
      .param .u32 p;
      ....
      call foo, (p);       // call foo directly
       ….
       .param .u32 p; 
       call bar, (p);        // call foo through alias
}
.entry filter ( .param .b32 x, .param .b32 y, .param .b32 z )
{
    .reg .b32 %r1, %r2, %r3;
    ld.param.b32  %r1, [x];
    ld.param.b32  %r2, [y];
    ld.param.b32  %r3, [z];
    ...
}
</pre></div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="control-flow-directives"><a name="control-flow-directives" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-directives" name="control-flow-directives" shape="rect">11.3.&nbsp;Control Flow Directives</a></h3>
                     <div class="body conbody">
                        <div class="p">PTX provides directives for specifying potential targets for <samp class="ph codeph">brx.idx</samp> and
                           <samp class="ph codeph">call</samp> instructions. See the descriptions of <samp class="ph codeph">brx.idx</samp> and
                           <samp class="ph codeph">call</samp> for more information.
                           
                           <ul class="ul">
                              <li class="li"><samp class="ph codeph">.branchtargets</samp></li>
                              <li class="li"><samp class="ph codeph">.calltargets</samp></li>
                              <li class="li"><samp class="ph codeph">.callprototype</samp></li>
                           </ul>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="control-flow-directives-branchtargets"><a name="control-flow-directives-branchtargets" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-directives-branchtargets" name="control-flow-directives-branchtargets" shape="rect">11.3.1.&nbsp;Control Flow Directives: .branchtargets</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.branchtargets</h4>
                              <p class="p">Declare a list of potential branch targets.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">Label:   .branchtargets  list-of-labels ;</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Declares a list of potential branch targets for a subsequent <samp class="ph codeph">brx.idx</samp>, and associates the list with the label at the start of the line.
                              </p>
                              <p class="p">All control flow labels in the list must occur within the same function as the declaration.</p>
                              <p class="p">The list of labels may use the compact, shorthand syntax for enumerating a range of labels having a common prefix.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 2.1.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Requires <samp class="ph codeph">sm_20</samp> or higher.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">  .function foo () {
      .reg .u32 %r0;
      ...
      L1:
      ...
      L2:
      ...
      L3:
      ...
      ts: .branchtargets L1, L2, L3;
      @p brx.idx %r0, ts;
      ...</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="control-flow-directives-calltargets"><a name="control-flow-directives-calltargets" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-directives-calltargets" name="control-flow-directives-calltargets" shape="rect">11.3.2.&nbsp;Control Flow Directives: .calltargets</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.calltargets</h4>
                              <p class="p">Declare a list of potential call targets.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">Label:   .calltargets  list-of-functions ;</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Declares a list of potential call targets for a subsequent indirect call, and associates the list with the label at the start
                                 of the line.
                              </p>
                              <p class="p">All functions named in the list must be declared prior to the <samp class="ph codeph">.calltargets</samp> directive, and all functions must have the same type signature.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 2.1.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Requires <samp class="ph codeph">sm_20</samp> or higher.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">calltgt:  .calltargets  fastsin, fastcos;
...
@p   call  (%f1), %r0, (%x), calltgt;
...</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="control-flow-directives-callprototype"><a name="control-flow-directives-callprototype" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#control-flow-directives-callprototype" name="control-flow-directives-callprototype" shape="rect">11.3.3.&nbsp;Control Flow Directives: .callprototype</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.callprototype</h4>
                              <p class="p">Declare a prototype for use in an indirect call.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve"> // no input or return parameters
label: .callprototype _ .noreturn;
// input params, no return params
label: .callprototype _ (param-list) .noreturn;
// no input params, // return params
label: .callprototype (ret-param) _ ;
// input, return parameters
label: .callprototype (ret-param) _ (param-list);</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Defines a prototype with no specific function name, and associates the prototype with
                                 a label. The prototype may then be used in indirect call instructions where there is
                                 incomplete knowledge of the possible call targets. 
                              </p>
                              <p class="p">Parameters may have either base types in the register or parameter state spaces, or
                                 array types in parameter state space. The sink symbol <samp class="ph codeph">'_'</samp> may be used
                                 to avoid dummy parameter names.
                              </p>
                              <p class="p">An optional <samp class="ph codeph">.noreturn</samp> directive indicates that the function does not
                                 return to the caller function. <samp class="ph codeph">.noreturn</samp> directive cannot be
                                 specified on functions which have return parameters. See the description of .noreturn
                                 directive in <a class="xref" href="index.html#performance-tuning-directives-noreturn" shape="rect">Performance-Tuning Directives: .noreturn</a>.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 2.1.</p>
                              <p class="p"> Support for <samp class="ph codeph">.noreturn</samp> directive introduced in PTX ISA version 6.4.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Requires <samp class="ph codeph">sm_20</samp> or higher.
                              </p>
                              <p class="p"><samp class="ph codeph">.noreturn</samp> directive requires <samp class="ph codeph">sm_30</samp> or higher.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">Fproto1: .callprototype  _ ;
Fproto2: .callprototype  _ (.param .f32 _);
Fproto3: .callprototype  (.param .u32 _) _ ;
Fproto4: .callprototype  (.param .u32 _) _ (.param .f32 _);
...
@p   call  (%val), %r0, (%f1), Fproto4;
...

// example of array parameter
Fproto5: .callprototype _ (.param .b8 _[12]);

Fproto6: .callprototype  _ (.param .f32 _) .noreturn;
... 
@p   call  %r0, (%f1), Fproto6; 
...</pre></div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="performance-tuning-directives"><a name="performance-tuning-directives" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#performance-tuning-directives" name="performance-tuning-directives" shape="rect">11.4.&nbsp;Performance-Tuning Directives</a></h3>
                     <div class="body conbody">
                        <p class="p">To provide a mechanism for low-level performance tuning, PTX supports the following directives, which pass information to
                           the backend optimizing compiler. 
                        </p>
                        <ul class="ul">
                           <li class="li"><samp class="ph codeph">.maxnreg</samp></li>
                           <li class="li"><samp class="ph codeph">.maxntid</samp></li>
                           <li class="li"><samp class="ph codeph">.reqntid</samp></li>
                           <li class="li"><samp class="ph codeph">.minnctapersm</samp></li>
                           <li class="li"><samp class="ph codeph">.maxnctapersm</samp> (deprecated)
                           </li>
                           <li class="li"><samp class="ph codeph">.pragma</samp></li>
                        </ul>
                        <p class="p">The <samp class="ph codeph">.maxnreg</samp> directive specifies the maximum number of registers to be allocated to a single thread; the <samp class="ph codeph">.maxntid</samp> directive specifies the maximum number of threads in a thread block (CTA); the <samp class="ph codeph">.reqntid</samp> directive specifies the required number of threads in a thread block (CTA); and the <samp class="ph codeph">.minnctapersm</samp> directive specifies a minimum number of thread blocks to be scheduled on a single multiprocessor (SM). These can be used,
                           for example, to throttle the resource requirements (e.g., registers) to increase total thread count and provide a greater
                           opportunity to hide memory latency. The <samp class="ph codeph">.minnctapersm</samp> directive can be used together with either the <samp class="ph codeph">.maxntid</samp> or <samp class="ph codeph">.reqntid</samp> directive to trade-off registers-per-thread against multiprocessor utilization without needed to directly specify a maximum
                           number of registers. This may achieve better performance when compiling PTX for multiple devices having different numbers
                           of registers per SM. 
                        </p>
                        <p class="p">Currently, the <samp class="ph codeph">.maxnreg</samp>, <samp class="ph codeph">.maxntid</samp>, <samp class="ph codeph">.reqntid</samp>, and <samp class="ph codeph">.minnctapersm</samp> directives may be applied per-entry and must appear between an <samp class="ph codeph">.entry</samp> directive and its body. The directives take precedence over any module-level constraints passed to the optimizing backend.
                           A warning message is generated if the directives' constraints are inconsistent or cannot be met for the specified target device.
                           
                        </p>
                        <p class="p">A general <samp class="ph codeph">.pragma</samp> directive is supported for passing information to the PTX backend. The directive passes a list of strings to the backend,
                           and the strings have no semantics within the PTX virtual machine model. The interpretation of <samp class="ph codeph">.pragma</samp> values is determined by the backend implementation and is beyond the scope of the PTX ISA. Note that <samp class="ph codeph">.pragma</samp> directives may appear at module (file) scope, at entry-scope, or as statements within a kernel or device function body. 
                        </p>
                     </div>
                     <div class="topic reference nested2" id="performance-tuning-directives-maxnreg"><a name="performance-tuning-directives-maxnreg" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#performance-tuning-directives-maxnreg" name="performance-tuning-directives-maxnreg" shape="rect">11.4.1.&nbsp;Performance-Tuning Directives: .maxnreg</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.maxnreg</h4>
                              <p class="p">Maximum number of registers that can be allocated per thread.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.maxnreg n</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description </h4>
                              <p class="p">Declare the maximum number of registers per thread in a CTA.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Semantics</h4>
                              <p class="p">The compiler guarantees that this limit will not be exceeded. The actual number of registers used may be less; for example,
                                 the backend may be able to compile to fewer registers, or the maximum number of registers may be further constrained by <samp class="ph codeph">.maxntid</samp> and <samp class="ph codeph">.maxctapersm</samp>.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p"> Introduced in PTX ISA version 1.3. </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">    .entry foo .maxnreg 16 { ... }  // max regs per thread = 16</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="performance-tuning-directives-maxntid"><a name="performance-tuning-directives-maxntid" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#performance-tuning-directives-maxntid" name="performance-tuning-directives-maxntid" shape="rect">11.4.2.&nbsp;Performance-Tuning Directives: .maxntid</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.maxntid</h4>
                              <p class="p">Maximum number of threads in the thread block (CTA).</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.maxntid nx
.maxntid nx, ny
.maxntid nx, ny, nz</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description </h4>
                              <p class="p">Declare the maximum number of threads in the thread block (CTA). This maximum is specified by giving the maximum extent of
                                 each dimension of the 1D, 2D, or 3D CTA.&nbsp; The maximum number of threads is the product of the maximum extent in each dimension.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Semantics</h4>
                              <p class="p">The maximum number of threads in the thread block, computed as the product of the maximum extent specified for each dimension,
                                 is guaranteed not to be exceeded in any invocation of the kernel in which this directive appears. Exceeding the maximum number
                                 of threads results in a runtime error or kernel launch failure.
                              </p>
                              <p class="p">Note that this directive guarantees that the <em class="ph i">total</em> number of threads does not exceed the maximum, but does not guarantee that the limit in any particular dimension is not exceeded.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p"> Introduced in PTX ISA version 1.3. </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">    .entry foo .maxntid 256       { ... }  // max threads = 256
    .entry bar .maxntid 16,16,4   { ... }  // max threads = 1024</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="performance-tuning-directives-reqntid"><a name="performance-tuning-directives-reqntid" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#performance-tuning-directives-reqntid" name="performance-tuning-directives-reqntid" shape="rect">11.4.3.&nbsp;Performance-Tuning Directives: .reqntid</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.reqntid</h4>
                              <p class="p">Number of threads in the thread block (CTA).</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.reqntid nx
.reqntid nx, ny
.reqntid nx, ny, nz</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description </h4>
                              <p class="p">Declare the number of threads in the thread block (CTA) by specifying the extent of each dimension of the 1D, 2D, or 3D CTA.
                                 The total number of threads is the product of the number of threads in each dimension.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Semantics</h4>
                              <p class="p">The size of each CTA dimension specified in any invocation of the kernel is required to be equal to that specified in this
                                 directive. Specifying a different CTA dimension at launch will result in a runtime error or kernel launch failure.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Notes</h4>
                              <p class="p"> The <samp class="ph codeph">.reqntid</samp> directive cannot be used in conjunction with the <samp class="ph codeph">.maxntid</samp> directive.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p"> Introduced in PTX ISA version 2.1. </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">    .entry foo .reqntid 256       { ... }  // num threads = 256
    .entry bar .reqntid 16,16,4   { ... }  // num threads = 1024</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="performance-tuning-directives-minnctapersm"><a name="performance-tuning-directives-minnctapersm" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#performance-tuning-directives-minnctapersm" name="performance-tuning-directives-minnctapersm" shape="rect">11.4.4.&nbsp;Performance-Tuning Directives: .minnctapersm</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.minnctapersm</h4>
                              <p class="p">Minimum number of CTAs per SM.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.minnctapersm ncta</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Declare the minimum number of CTAs from the kernel's grid to be mapped to a single multiprocessor (SM).</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Notes</h4>
                              <p class="p">Optimizations based on <samp class="ph codeph">.minnctapersm</samp> need either
                                 <samp class="ph codeph">.maxntid</samp> or <samp class="ph codeph">.reqntid</samp> to be specified as well.
                              </p>
                              <p class="p">If the total number of threads on a single SM resulting from
                                 <samp class="ph codeph">.minnctapersm</samp> and <samp class="ph codeph">.maxntid</samp> /
                                 <samp class="ph codeph">.reqntid</samp> exceed maximum number of threads supported by an SM then
                                 directive <samp class="ph codeph">.minnctapersm</samp> will be ignored.
                              </p>
                              <p class="p">In PTX ISA version 2.1 or higher, a warning is generated if
                                 <samp class="ph codeph">.minnctapersm</samp> is specified without specifying either
                                 <samp class="ph codeph">.maxntid</samp> or <samp class="ph codeph">.reqntid</samp>.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 2.0 as a replacement for <samp class="ph codeph">.maxnctapersm</samp>.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">    .entry foo .maxntid 256 .minnctapersm 4 { ... }</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="performance-tuning-directives-maxnctapersm"><a name="performance-tuning-directives-maxnctapersm" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#performance-tuning-directives-maxnctapersm" name="performance-tuning-directives-maxnctapersm" shape="rect">11.4.5.&nbsp;Performance-Tuning Directives: .maxnctapersm (deprecated)</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.maxnctapersm</h4>
                              <p class="p">Maximum number of CTAs per SM.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.maxnctapersm ncta</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Declare the maximum number of CTAs from the kernel's grid that may be mapped to a single multiprocessor (SM).</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Notes</h4>
                              <p class="p">Optimizations based on .maxnctapersm generally need <samp class="ph codeph">.maxntid</samp> to be specified as well. The optimizing backend compiler uses <samp class="ph codeph">.maxntid</samp> and <samp class="ph codeph">.maxnctapersm</samp> to compute an upper-bound on per-thread register usage so that the specified number of CTAs can be mapped to a single multiprocessor.
                                 However, if the number of registers used by the backend is sufficiently lower than this bound, additional CTAs may be mapped
                                 to a single multiprocessor. For this reason, <samp class="ph codeph">.maxnctapersm</samp> has been renamed to .minnctapersm in PTX ISA version 2.0.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 1.3. Deprecated in PTX ISA version 2.0.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">    .entry foo .maxntid 256 .maxnctapersm 4 { ... }</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="performance-tuning-directives-noreturn"><a name="performance-tuning-directives-noreturn" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#performance-tuning-directives-noreturn" name="performance-tuning-directives-noreturn" shape="rect">11.4.6.&nbsp;Performance-Tuning Directives: .noreturn</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.noreturn</h4>
                              <p class="p">Indicate that the function does not return to its caller function.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.noreturn</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Indicate that the function does not return to its caller function.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Semantics</h4>
                              <p class="p">An optional <samp class="ph codeph">.noreturn</samp> directive indicates that the function does not
                                 return to caller function. <samp class="ph codeph">.noreturn</samp> directive can only be
                                 specified on device functions and must appear between a <samp class="ph codeph">.func</samp>
                                 directive and its body.
                              </p>
                              <p class="p">The directive cannot be specified on functions which have return parameters.</p>
                              <p class="p">If a function with <samp class="ph codeph">.noreturn</samp> directive returns to the caller
                                 function at runtime, then the behavior is undefined.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 6.4.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Requires <samp class="ph codeph">sm_30</samp> or higher.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">    .func foo .noreturn { ... }</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="performance-tuning-directives-pragma"><a name="performance-tuning-directives-pragma" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#performance-tuning-directives-pragma" name="performance-tuning-directives-pragma" shape="rect">11.4.7.&nbsp;Performance-Tuning Directives: .pragma</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.pragma</h4>
                              <p class="p">Pass directives to PTX backend compiler.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.pragma list-of-strings ;</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Pass module-scoped, entry-scoped, or statement-level directives to the PTX backend compiler.</p>
                              <p class="p">The <samp class="ph codeph">.pragma</samp> directive may occur at module-scope, at entry-scope, or at statement-level.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Semantics</h4>
                              <p class="p">The interpretation of <samp class="ph codeph">.pragma</samp> directive strings is implementation-specific and has no impact on PTX semantics. See <a class="xref" href="index.html#descriptions-pragma-strings" shape="rect">Descriptions of .pragma Strings</a> for descriptions of the pragma strings defined in <samp class="ph codeph">ptxas</samp>.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 2.0.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">    .pragma "nounroll";    // disable unrolling in backend

    // disable unrolling for current kernel
    .entry foo .pragma "nounroll"; { ... }</pre></div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="debugging-directives"><a name="debugging-directives" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#debugging-directives" name="debugging-directives" shape="rect">11.5.&nbsp;Debugging Directives</a></h3>
                     <div class="body conbody">
                        <p class="p">DWARF-format debug information is passed through PTX modules using the following directives:</p>
                        <ul class="ul">
                           <li class="li"><samp class="ph codeph">@@DWARF</samp></li>
                           <li class="li"><samp class="ph codeph">.section</samp></li>
                           <li class="li"><samp class="ph codeph">.file</samp></li>
                           <li class="li"><samp class="ph codeph">.loc</samp></li>
                        </ul>
                        <p class="p">The <samp class="ph codeph">.section</samp> directive was introduced in PTX ISA version 2.0 and replaces the <samp class="ph codeph">@@DWARF</samp> syntax. The <samp class="ph codeph">@@DWARF</samp> syntax was deprecated in PTX ISA version 2.0 but is supported for legacy PTX ISA version 1.x code. 
                        </p>
                        <p class="p">Beginning with PTX ISA version 3.0, PTX files containing DWARF debug information should include the <samp class="ph codeph">.target debug</samp> platform option. This forward declaration directs PTX compilation to retain mappings for source-level debugging. 
                        </p>
                     </div>
                     <div class="topic reference nested2" id="debugging-directives-atatdwarf"><a name="debugging-directives-atatdwarf" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#debugging-directives-atatdwarf" name="debugging-directives-atatdwarf" shape="rect">11.5.1.&nbsp;Debugging Directives: @@dwarf</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">@@dwarf</h4>
                              <p class="p">DWARF-format information.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">@@DWARF dwarf-string

dwarf-string may have one of the 
.byte   byte-list   // comma-separated hexadecimal byte values
.4byte  int32-list  // comma-separated hexadecimal integers in range [0..2<sup class="ph sup">32</sup>-1]
.quad   int64-list  // comma-separated hexadecimal integers in range [0..2<sup class="ph sup">64</sup>-1]
.4byte  label
.quad   label</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 1.2. Deprecated as of PTX ISA version 2.0, replaced by
                                 <samp class="ph codeph">.section</samp> directive.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">@@DWARF .section .debug_pubnames, "", @progbits
@@DWARF .byte   0x2b, 0x00, 0x00, 0x00, 0x02, 0x00
@@DWARF .4byte  .debug_info
@@DWARF .4byte  0x000006b5, 0x00000364, 0x61395a5f, 0x5f736f63
@@DWARF .4byte  0x6e69616d, 0x63613031, 0x6150736f, 0x736d6172
@@DWARF .byte   0x00, 0x00, 0x00, 0x00, 0x00</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="debugging-directives-section"><a name="debugging-directives-section" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#debugging-directives-section" name="debugging-directives-section" shape="rect">11.5.2.&nbsp;Debugging Directives: .section</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.section</h4>
                              <p class="p">PTX section definition.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.section section_name { dwarf-lines }

dwarf-lines have the following formats:
  .b8    byte-list   // comma-separated list of integers
                     // in range [0..255]
  .b16   int16-list  // comma-separated list of integers
                     // in range [0..2<sup class="ph sup">16</sup>-1]
  .b32   int32-list  // comma-separated list of integers
                     // in range [0..2<sup class="ph sup">32</sup>-1]
  .b64   int64-list  // comma-separated list of integers
                     // in range [0..2<sup class="ph sup">64</sup>-1]
  .b32   label
  .b64   label
  .b32   label+imm   // a sum of label address plus a constant integer byte                            
                     // offset(signed, 32bit)
  .b64   label+imm   // a sum of label address plus a constant integer byte                            
                     // offset(signed, 64bit)
</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 2.0, replaces <samp class="ph codeph">@@DWARF</samp> syntax. 
                              </p>
                              <p class="p">label+imm expression introduced in PTX ISA version 3.2.</p>
                              <p class="p">Support for <samp class="ph codeph">.b16</samp> integers in dwarf-lines introduced in PTX ISA
                                 version 6.0.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">.section .debug_pubnames
{
    .b8     0x2b, 0x00, 0x00, 0x00, 0x02, 0x00
    .b32    .debug_info
    .b32    0x000006b5, 0x00000364, 0x61395a5f, 0x5f736f63
    .b32    0x6e69616d, 0x63613031, 0x6150736f, 0x736d6172
    .b8     0x00, 0x00, 0x00, 0x00, 0x00
}

.section .debug_info
{
    .b32 11430           
    .b8 2, 0  
    .b32 .debug_abbrev
    .b8 8, 1, 108, 103, 101, 110, 102, 101, 58, 32, 69, 68, 71, 32, 52, 46, 49
    .b8 0            
    .b32 3, 37, 176
    .b32 .debug_loc+0x4              
    .b8 11, 112, 97
}
</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="debugging-directives-file"><a name="debugging-directives-file" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#debugging-directives-file" name="debugging-directives-file" shape="rect">11.5.3.&nbsp;Debugging Directives: .file</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.file</h4>
                              <p class="p">Source file name.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.file file_index "filename" {, <em class="ph i">timestamp</em>, <em class="ph i">file_size</em>} </pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Associates a source filename with an integer index. <samp class="ph codeph">.loc</samp>
                                 directives reference source files by index.
                              </p>
                              <p class="p"><samp class="ph codeph">.file</samp> directive allows optionally specifying an unsigned number
                                 representing time of last modification and an unsigned integer representing size in
                                 bytes of source file.
                                 <samp class="ph codeph">timestamp</samp> and <samp class="ph codeph">file_size</samp> value can be 0 to indicate
                                 this information is not available.
                              </p>
                              <p class="p"><samp class="ph codeph">timestamp</samp> value is in format of C and C++ data type <samp class="ph codeph">time_t</samp>.
                              </p>
                              <p class="p"><samp class="ph codeph">file_size</samp> is an unsigned 64-bit integer.
                              </p>
                              <p class="p">The <samp class="ph codeph">.file</samp> directive is allowed only in the outermost scope, i.e., at
                                 the same level as kernel and device function declarations. 
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Semantics</h4>
                              <p class="p">If timestamp and file size are not specified, they default to 0.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 1.0. </p>
                              <p class="p">Timestamp and file size introduced in PTX ISA version 3.2.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">.file 1 "example.cu"
.file 2 "kernel.cu"
.file 1 “kernel.cu”, 1339013327, 64118</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="debugging-directives-loc"><a name="debugging-directives-loc" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#debugging-directives-loc" name="debugging-directives-loc" shape="rect">11.5.4.&nbsp;Debugging Directives: .loc</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.loc</h4>
                              <p class="p">Source file location.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.loc file_index line_number column_position</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Declares the source file location (source file, line number, and column position) to be associated
                                 with lexically subsequent PTX instructions. <samp class="ph codeph">.loc</samp> refers to
                                 <samp class="ph codeph">file_index</samp> which is defined by a <samp class="ph codeph">.file</samp> directive.
                                 Note that a PTX instruction may have a single associated
                                 source location, determined by the nearest lexically preceding .loc directive, or no associated
                                 source location if there is no preceding .loc directive. Labels in PTX inherit the location of the
                                 closest lexically following instruction. A label with no following PTX instruction has no associated
                                 source location.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 1.0. </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">    .loc 2 4237 0
L1:                        // line 4237, col 0 of file #2,
                           // inherited from mov
    mov.u32  %r1,%r2;      // line 4237, col 0 of file #2
    add.u32  %r2,%r1,%r3;  // line 4237, col 0 of file #2
...
L2:                        // line 4239, col 5 of file #2,
                           // inherited from sub
    .loc 2 4239 5
    sub.u32  %r2,%r1,%r3;  // line 4239, col 5 of file #2</pre></div>
                        </div>
                     </div>
                  </div>
                  <div class="topic concept nested1" id="linking-directives"><a name="linking-directives" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#linking-directives" name="linking-directives" shape="rect">11.6.&nbsp;Linking Directives</a></h3>
                     <div class="body conbody">
                        <ul class="ul">
                           <li class="li"><samp class="ph codeph">.extern</samp></li>
                           <li class="li"><samp class="ph codeph">.visible</samp></li>
                           <li class="li"><samp class="ph codeph">.weak</samp></li>
                        </ul>
                     </div>
                     <div class="topic reference nested2" id="linking-directives-extern"><a name="linking-directives-extern" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#linking-directives-extern" name="linking-directives-extern" shape="rect">11.6.1.&nbsp;Linking Directives: .extern</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.extern</h4>
                              <p class="p">External symbol declaration.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.extern identifier</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Declares identifier to be defined external to the current module. The identifier must be declared <samp class="ph codeph">.visible</samp> in the module where it is defined.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 1.0. </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">.extern .global .b32 foo;  // foo is defined in another module</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="linking-directives-visible"><a name="linking-directives-visible" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#linking-directives-visible" name="linking-directives-visible" shape="rect">11.6.2.&nbsp;Linking Directives: .visible</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.visible</h4>
                              <p class="p">Visible (externally) symbol declaration.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.visible identifier</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Declares identifier to be globally visible. Unlike C, where identifiers are globally visible unless declared static, PTX identifiers
                                 are visible only within the current module unless declared <samp class="ph codeph">.visible</samp> outside the current.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 1.0. </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">.visible .global .b32 foo;  // foo will be externally visible</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="linking-directives-weak"><a name="linking-directives-weak" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#linking-directives-weak" name="linking-directives-weak" shape="rect">11.6.3.&nbsp;Linking Directives: .weak</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.weak</h4>
                              <p class="p">Visible (externally) symbol declaration.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.weak identifier</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Declares identifier to be globally visible but <dfn class="term">weak</dfn>. Weak symbols are
                                 similar to globally visible symbols, except during linking, weak symbols are only
                                 chosen after globally visible symbols during symbol resolution. Unlike globally
                                 visible symbols, multiple object files may declare the same weak symbol, and
                                 references to a symbol get resolved against a weak symbol only if no global 
                                 symbols have the same name.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 3.1. </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p">Supported on all target architectures.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">.weak .func (.reg .b32 val) foo;  // foo will be externally visible</pre></div>
                        </div>
                     </div>
                     <div class="topic reference nested2" id="linking-directives-common"><a name="linking-directives-common" shape="rect">
                           <!-- --></a><h3 class="title topictitle2"><a href="#linking-directives-common" name="linking-directives-common" shape="rect">11.6.4.&nbsp;Linking Directives: .common</a></h3>
                        <div class="body refbody">
                           <div class="section">
                              <h4 class="title sectiontitle">.common</h4>
                              <p class="p">Visible (externally) symbol declaration.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Syntax</h4><pre xml:space="preserve">.common identifier</pre></div>
                           <div class="section">
                              <h4 class="title sectiontitle">Description</h4>
                              <p class="p">Declares identifier to be globally visible but “common”.</p>
                              <p class="p">Common symbols are similar to globally visible symbols. However multiple object files
                                 may declare the same common symbol and they may have different types and sizes and
                                 references to a symbol get resolved against a common symbol with the largest size.
                              </p>
                              <p class="p">Only one object file can initialize a common symbol and that must have the largest
                                 size among all other definitions of that common symbol from different object
                                 files.
                              </p>
                              <p class="p"><samp class="ph codeph">.common</samp> linking directive can be used only on variables with
                                 <samp class="ph codeph">.global</samp> storage. It cannot be used on function symbols or on symbols
                                 with opaque type.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">PTX ISA Notes</h4>
                              <p class="p">Introduced in PTX ISA version 5.0.</p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Target ISA Notes</h4>
                              <p class="p"><samp class="ph codeph">.common</samp> directive requires sm_20 or higher.
                              </p>
                           </div>
                           <div class="section">
                              <h4 class="title sectiontitle">Examples</h4><pre xml:space="preserve">.common .global .u32 gbl;</pre></div>
                        </div>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="release-notes"><a name="release-notes" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#release-notes" name="release-notes" shape="rect">12.&nbsp;Release Notes</a></h2>
                  <div class="body conbody">
                     <p class="p">This section describes the history of change in the PTX ISA and
                        implementation. The first section describes ISA and implementation changes
                        in the current release of PTX ISA version 6.2, and the remaining sections
                        provide a record of changes in previous releases of PTX ISA versions back
                        to PTX ISA version 2.0.
                        
                     </p>
                     <p class="p"><a class="xref" href="index.html#release-notes__ptx-release-history" shape="rect">Table 29</a> shows the PTX release
                        history.
                        
                     </p>
                     <div class="tablenoborder"><a name="release-notes__ptx-release-history" shape="rect">
                           <!-- --></a><table cellpadding="4" cellspacing="0" summary="" id="release-notes__ptx-release-history" class="table" frame="border" border="1" rules="all">
                           <caption><span class="tablecap">Table 29. PTX Release History</span></caption>
                           <thead class="thead" align="left">
                              <tr class="row">
                                 <th class="entry" valign="top" width="18.181818181818183%" id="d54e54433" rowspan="1" colspan="1">PTX ISA Version</th>
                                 <th class="entry" valign="top" width="27.27272727272727%" id="d54e54436" rowspan="1" colspan="1">CUDA Release</th>
                                 <th class="entry" valign="top" width="54.54545454545454%" id="d54e54439" rowspan="1" colspan="1">Supported Targets</th>
                              </tr>
                           </thead>
                           <tbody class="tbody">
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 1.0</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 1.0</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 1.1</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 1.1</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 1.2</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 2.0</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 1.3</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 2.1</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 1.4</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 2.2</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 1.5</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">driver r190</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 2.0</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 3.0, driver r195</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 2.1</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 3.1, driver r256</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 2.2</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 3.2, driver r260</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 2.3</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 4.0, driver r270</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" rowspan="2" valign="top" width="18.181818181818183%" headers="d54e54433" colspan="1">PTX ISA 3.0</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 4.2, driver r295</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 4.1, driver r285</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>, <samp class="ph codeph">sm_30</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 3.1</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 5.0, driver r302</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>, <samp class="ph codeph">sm_{30,35}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 3.2</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 5.5, driver r319</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>, <samp class="ph codeph">sm_{30,35}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 4.0</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 6.0, driver r331</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35}</samp> , <samp class="ph codeph">sm_50</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 4.1</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 6.5, driver r340</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35,37}</samp> , <samp class="ph codeph">sm_{50,52}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 4.2</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 7.0, driver r346</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35,37}</samp> , <samp class="ph codeph">sm_{50,52,53}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 4.3</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 7.5, driver r352</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35,37}</samp> , <samp class="ph codeph">sm_{50,52,53}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 5.0</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 8.0, driver r361</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35,37}</samp> , <samp class="ph codeph">sm_{50,52,53}</samp>
                                    , <samp class="ph codeph">sm_{60,61,62}</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 6.0</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 9.0, driver r384</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35,37}</samp> , <samp class="ph codeph">sm_{50,52,53}</samp>
                                    , <samp class="ph codeph">sm_{60,61,62}</samp>
                                    , <samp class="ph codeph">sm_70</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 6.1</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 9.1, driver r387</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35,37}</samp> , <samp class="ph codeph">sm_{50,52,53}</samp>
                                    , <samp class="ph codeph">sm_{60,61,62}</samp>
                                    , <samp class="ph codeph">sm_70</samp>, <samp class="ph codeph">sm_72</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 6.2</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 9.2, driver r396</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35,37}</samp> , <samp class="ph codeph">sm_{50,52,53}</samp>
                                    , <samp class="ph codeph">sm_{60,61,62}</samp>
                                    , <samp class="ph codeph">sm_70</samp>, <samp class="ph codeph">sm_72</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 6.3</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 10.0, driver r400</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35,37}</samp> , <samp class="ph codeph">sm_{50,52,53}</samp> ,
                                    <samp class="ph codeph">sm_{60,61,62}</samp> , <samp class="ph codeph">sm_70</samp>,
                                    <samp class="ph codeph">sm_72</samp> , <samp class="ph codeph">sm_75</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 6.4</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 10.1, driver r418</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35,37}</samp> , <samp class="ph codeph">sm_{50,52,53}</samp> ,
                                    <samp class="ph codeph">sm_{60,61,62}</samp> , <samp class="ph codeph">sm_70</samp>,
                                    <samp class="ph codeph">sm_72</samp> , <samp class="ph codeph">sm_75</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 6.5</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 10.2, driver r440</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35,37}</samp> , <samp class="ph codeph">sm_{50,52,53}</samp> ,
                                    <samp class="ph codeph">sm_{60,61,62}</samp> , <samp class="ph codeph">sm_70</samp>,
                                    <samp class="ph codeph">sm_72</samp> , <samp class="ph codeph">sm_75</samp></td>
                              </tr>
                              <tr class="row">
                                 <td class="entry" valign="top" width="18.181818181818183%" headers="d54e54433" rowspan="1" colspan="1">PTX ISA 7.0</td>
                                 <td class="entry" valign="top" width="27.27272727272727%" headers="d54e54436" rowspan="1" colspan="1">CUDA 11.0, driver r445</td>
                                 <td class="entry" valign="top" width="54.54545454545454%" headers="d54e54439" rowspan="1" colspan="1"><samp class="ph codeph">sm_{10,11,12,13}</samp>, <samp class="ph codeph">sm_20</samp>,
                                    <samp class="ph codeph">sm_{30,32,35,37}</samp> , <samp class="ph codeph">sm_{50,52,53}</samp> ,
                                    <samp class="ph codeph">sm_{60,61,62}</samp> , <samp class="ph codeph">sm_{70,72,75}</samp><span class="ph">, <samp class="ph codeph">sm_80</samp></span></td>
                              </tr>
                           </tbody>
                        </table>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-7.0"><a name="changes-in-ptx-isa-version-7.0" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-7.0" name="changes-in-ptx-isa-version-7.0" shape="rect">Changes in PTX ISA Version 7.0</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 7.0 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li">Support for <samp class="ph codeph">sm_80</samp> target architecture.
                                 </li>
                                 <li class="li">Adds support for asynchronous copy instructions that allow copying of data
                                    asynchronously from one state space to another.
                                 </li>
                                 <li class="li">Adds support for <samp class="ph codeph">mbarrier</samp> instructions that allow
                                    creation of <dfn class="term">mbarrier objects</dfn> in memory and use of these objects
                                    to synchronize threads and asynchronous copy operations initiated by
                                    threads.
                                 </li>
                                 <li class="li">Adds support for <samp class="ph codeph">redux.sync</samp> instruction which
                                    allows reduction operation across threads in a warp.
                                 </li>
                                 <li class="li">Adds support for new alternate floating-point data formats <samp class="ph codeph">.bf16</samp>
                                    and <samp class="ph codeph">.tf32</samp>.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">wmma</samp> instruction to support <samp class="ph codeph">.f64</samp> type
                                    with shape <samp class="ph codeph">.m8n8k4</samp>.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">wmma</samp> instruction to support <samp class="ph codeph">.bf16</samp> data
                                    format.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">wmma</samp> instruction to support <samp class="ph codeph">.tf32</samp>
                                    data format with shape <samp class="ph codeph">.m16n16k8</samp>.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">mma</samp> instruction to support
                                    <samp class="ph codeph">.f64</samp> type with shape <samp class="ph codeph">.m8n8k4</samp>.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">mma</samp> instruction to support
                                    <samp class="ph codeph">.bf16</samp> and <samp class="ph codeph">.tf32</samp> data formats with
                                    shape <samp class="ph codeph">.m16n8k8</samp>.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">mma</samp> instruction to support new
                                    shapes <samp class="ph codeph">.m8n8k128</samp>, <samp class="ph codeph">.m16n8k4</samp>,
                                    <samp class="ph codeph">.m16n8k16</samp>, <samp class="ph codeph">.m16n8k32</samp>,
                                    <samp class="ph codeph">.m16n8k64</samp>, <samp class="ph codeph">.m16n8k128</samp> and
                                    <samp class="ph codeph">.m16n8k256</samp>.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">abs</samp> and <samp class="ph codeph">neg</samp> instructions to support
                                    <samp class="ph codeph">.bf16</samp> and <samp class="ph codeph">.bf16x2</samp> data formats.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">min</samp> and <samp class="ph codeph">max</samp> instructions to support
                                    <samp class="ph codeph">.NaN</samp> modifier and <samp class="ph codeph">.f16</samp>, <samp class="ph codeph">.f16x2</samp>,
                                    <samp class="ph codeph">.bf16</samp> and <samp class="ph codeph">.bf16x2</samp> data formats.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">fma</samp> instruction to support <samp class="ph codeph">.relu</samp>
                                    saturation mode and <samp class="ph codeph">.bf16</samp> and <samp class="ph codeph">.bf16x2</samp>
                                    data formats.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">cvt</samp> instruction to support <samp class="ph codeph">.relu</samp>
                                    saturation mode and <samp class="ph codeph">.f16</samp>, <samp class="ph codeph">.f16x2</samp>,
                                    <samp class="ph codeph">.bf16</samp>, <samp class="ph codeph">.bf16x2</samp> and <samp class="ph codeph">.tf32</samp>
                                    destination formats.
                                 </li>
                                 <li class="li">Adds support for <samp class="ph codeph">tanh</samp> instruction that computes hyperbolic-tangent.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">ex2</samp> instruction to support
                                    <samp class="ph codeph">.f16</samp> and <samp class="ph codeph">.f16x2</samp> types.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">None.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Features Unimplemented in PTX ISA Version 7.0</h3>
                           <p class="p">The following features remain unimplemented in PTX ISA version 7.0:</p>
                           <ul class="ul">
                              <li class="li">Allocation of per-thread, stack-based memory using <samp class="ph codeph">alloca</samp>.
                              </li>
                           </ul>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-6-5"><a name="changes-in-ptx-isa-version-6-5" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-6-5" name="changes-in-ptx-isa-version-6-5" shape="rect">12.2.&nbsp;Changes in PTX ISA Version 6.5</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 6.5 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li">Adds support for integer destination types for half precision comparison
                                    instruction <samp class="ph codeph">set</samp>.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">abs</samp> instruction to support
                                    <samp class="ph codeph">.f16</samp> and <samp class="ph codeph">.f16x2</samp> types.
                                 </li>
                                 <li class="li">Adds support for <samp class="ph codeph">cvt.pack</samp> instruction which allows
                                    converting two integer values and packing the results together.
                                 </li>
                                 <li class="li">Adds new shapes <samp class="ph codeph">.m16n8k8</samp>, <samp class="ph codeph">.m8n8k16</samp> and
                                    <samp class="ph codeph">.m8n8k32</samp> on the <samp class="ph codeph">mma</samp> instruction.
                                 </li>
                                 <li class="li">Adds support for <samp class="ph codeph">ldmatrix</samp> instruction which loads
                                    one or more matrices from shared memory for <samp class="ph codeph">mma</samp> instruction.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Removed Features</h3>
                           <div class="p">PTX ISA version 6.5 removes the following features:
                              
                              <ul class="ul">
                                 <li class="li">Support for <samp class="ph codeph">.satfinite</samp> qualifier on floating point
                                    <samp class="ph codeph">wmma.mma</samp> instruction has been removed. This support was
                                    deprecated since PTX ISA version 6.4.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">None.</p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-6-4"><a name="changes-in-ptx-isa-version-6-4" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-6-4" name="changes-in-ptx-isa-version-6-4" shape="rect">12.3.&nbsp;Changes in PTX ISA Version 6.4</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 6.4 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li">Adds support for <samp class="ph codeph">.noreturn</samp> directive which can be used to
                                    indicate a function does not return to it's caller function.
                                 </li>
                                 <li class="li">Adds support for <samp class="ph codeph">mma</samp> instruction which allows performing matrix
                                    multiply-and-accumulate operation.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Deprecated Features</h3>
                           <div class="p">PTX ISA version 6.4 deprecates the following features:
                              
                              <ul class="ul">
                                 <li class="li">Support for <samp class="ph codeph">.satfinite</samp> qualifier on floating point
                                    <samp class="ph codeph">wmma.mma</samp> instruction.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Removed Features</h3>
                           <div class="p">PTX ISA version 6.4 removes the following features:
                              
                              <ul class="ul">
                                 <li class="li">Support for <samp class="ph codeph">shfl</samp> and <samp class="ph codeph">vote</samp> instructions without
                                    the <samp class="ph codeph">.sync</samp> qualifier has been removed for <samp class="ph codeph">.target</samp><samp class="ph codeph">sm_70</samp> and higher. This support was deprecated since PTX ISA
                                    version 6.0 as documented in PTX ISA version 6.2.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <ul class="ul">
                              <li class="li">Clarified that resolving references of a <samp class="ph codeph">.weak</samp> symbol considers
                                 only <samp class="ph codeph">.weak</samp> or <samp class="ph codeph">.visible</samp> symbols with the same name
                                 and does not consider local symbols with the same name.
                              </li>
                              <li class="li">Clarified that in <samp class="ph codeph">cvt</samp> instruction, modifier
                                 <samp class="ph codeph">.ftz</samp> can only be specified when either <samp class="ph codeph">.atype</samp>
                                 or <samp class="ph codeph">.dtype</samp> is <samp class="ph codeph">.f32</samp>.
                              </li>
                           </ul>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-6-3"><a name="changes-in-ptx-isa-version-6-3" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-6-3" name="changes-in-ptx-isa-version-6-3" shape="rect">12.4.&nbsp;Changes in PTX ISA Version 6.3</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 6.3 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li">Support for <samp class="ph codeph">sm_75</samp> target architecture.
                                 </li>
                                 <li class="li">Adds support for a new instruction <samp class="ph codeph">nanosleep</samp> that suspends a
                                    thread for a specified duration.
                                 </li>
                                 <li class="li">Adds support for <samp class="ph codeph">.alias</samp> directive which allows definining alias
                                    to function symbol.
                                 </li>
                                 <li class="li"> Extends atomic and reduction instructions to perform <samp class="ph codeph">.f16</samp>
                                    addition operation and <samp class="ph codeph">.b16.cas</samp> operation.
                                 </li>
                                 <li class="li">The <samp class="ph codeph">wmma</samp> instructions are extended to support multiplicand
                                    matrices of type <samp class="ph codeph">.s8</samp>, <samp class="ph codeph">.u8</samp>,
                                    <samp class="ph codeph">.s4</samp>, <samp class="ph codeph">.u4</samp>, <samp class="ph codeph">.b1</samp> and accumulator
                                    matrices of type <samp class="ph codeph">.s32</samp>.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <ul class="ul">
                              <li class="li">
                                 <p class="p">Introduced the mandatory <samp class="ph codeph">.aligned</samp>
                                    qualifier for all <samp class="ph codeph">wmma</samp> instructions.
                                 </p>
                              </li>
                              <li class="li">
                                 <p class="p">Specified the alignment required for the base address and stride parameters
                                    passed to <samp class="ph codeph">wmma.load</samp> and <samp class="ph codeph">wmma.store</samp>.
                                 </p>
                              </li>
                              <li class="li">
                                 <p class="p">Clarified that layout of fragment returned by <samp class="ph codeph">wmma</samp> operation
                                    is architecture dependent and passing <samp class="ph codeph">wmma</samp> fragments around
                                    functions compiled for different link compatible SM architectures may not
                                    work as expected.
                                 </p>
                              </li>
                              <li class="li">
                                 <p class="p">Clarified that atomicity for <samp class="ph codeph">{atom/red}.f16x2}</samp> operations is
                                    guranteed separately for each of the two <samp class="ph codeph">.f16</samp> elements but
                                    not guranteed to be atomic as single 32-bit access.
                                 </p>
                              </li>
                           </ul>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-6-2"><a name="changes-in-ptx-isa-version-6-2" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-6-2" name="changes-in-ptx-isa-version-6-2" shape="rect">12.5.&nbsp;Changes in PTX ISA Version 6.2</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 6.2 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li"> A new instruction <samp class="ph codeph">activemask</samp> for querying
                                    active threads in a warp.
                                 </li>
                                 <li class="li">
                                    Extends atomic and reduction instructions to perform
                                    <samp class="ph codeph">.f16x2</samp> addition operation with mandatory
                                    <samp class="ph codeph">.noftz</samp> qualifier.
                                    
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Deprecated Features</h3>
                           <div class="p">PTX ISA version 6.2 deprecates the following features:
                              
                              <ul class="ul">
                                 <li class="li">The use of <samp class="ph codeph">shfl</samp> and <samp class="ph codeph">vote</samp>
                                    instructions without the <samp class="ph codeph">.sync</samp> is deprecated
                                    retrospectively from PTX ISA version 6.0, which introduced the
                                    <samp class="ph codeph">sm_70</samp> architecture that implements
                                    <a class="xref" href="index.html#independent-thread-scheduling" shape="rect">Independent Thread Scheduling</a>.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <ul class="ul">
                              <li class="li">Clarified that <samp class="ph codeph">wmma</samp> instructions can be used
                                 in conditionally executed code only if it is known that all
                                 threads in the warp evaluate the condition identically,
                                 otherwise behavior is undefined.
                              </li>
                              <li class="li">In the memory consistency model, the definition of <dfn class="term">morally strong
                                    operations</dfn> was updated to exclude fences from the requirement
                                 of <dfn class="term">complete overlap</dfn>  since fences do not access memory.
                              </li>
                           </ul>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-6-1"><a name="changes-in-ptx-isa-version-6-1" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-6-1" name="changes-in-ptx-isa-version-6-1" shape="rect">12.6.&nbsp;Changes in PTX ISA Version 6.1</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 6.1 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li">Support for <samp class="ph codeph">sm_72</samp> target architecture.
                                 </li>
                                 <li class="li">Support for new matrix shapes <samp class="ph codeph">32x8x16</samp> and
                                    <samp class="ph codeph">8x32x16</samp> in <samp class="ph codeph">wmma</samp> instruction.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">None.</p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-6-0"><a name="changes-in-ptx-isa-version-6-0" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-6-0" name="changes-in-ptx-isa-version-6-0" shape="rect">12.7.&nbsp;Changes in PTX ISA Version 6.0</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 6.0 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li">Support for <samp class="ph codeph">sm_70</samp> target architecture.
                                 </li>
                                 <li class="li">Specifies the memory consistency model for programs running
                                    on <samp class="ph codeph">sm_70</samp> and later architectures.
                                 </li>
                                 <li class="li">Various extensions to memory instructions to specify memory
                                    synchronization semantics and scopes at which such synchronization can be
                                    observed.
                                 </li>
                                 <li class="li">New instruction <samp class="ph codeph">wmma</samp> for matrix operations
                                    which allows loading matrices from memory, performing multiply-and-accumulate
                                    on them and storing result in memory.
                                 </li>
                                 <li class="li">Support for new <samp class="ph codeph">barrier</samp> instruction.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">neg</samp> instruction to support
                                    <samp class="ph codeph">.f16</samp> and <samp class="ph codeph">.f16x2</samp> types.
                                 </li>
                                 <li class="li">A new instruction <samp class="ph codeph">fns</samp> which allows finding n-th set bit in
                                    integer.
                                 </li>
                                 <li class="li">A new instruction <samp class="ph codeph">bar.warp.sync</samp> which allows synchronizing
                                    threads in warp.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">vote</samp> and <samp class="ph codeph">shfl</samp> instructions with
                                    <samp class="ph codeph">.sync</samp> modifier which waits for specified threads before
                                    executing the <samp class="ph codeph">vote</samp> and <samp class="ph codeph">shfl</samp> operation
                                    respectively.
                                 </li>
                                 <li class="li">A new instruction <samp class="ph codeph">match.sync</samp> which allows
                                    broadcasting and comparing a value across threads in warp.
                                 </li>
                                 <li class="li">A new instruction <samp class="ph codeph">brx.idx</samp> which allows branching to a label
                                    indexed from list of potential targets.
                                 </li>
                                 <li class="li">Support for unsized array parameter for <samp class="ph codeph">.func</samp> which can be
                                    used to implement variadic functions.
                                 </li>
                                 <li class="li">Support for <samp class="ph codeph">.b16</samp> integer type in dwarf-lines.
                                 </li>
                                 <li class="li">Support for taking address of device function return parameters using
                                    <samp class="ph codeph">mov</samp> instruction.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <div class="p">
                              <ul class="ul">
                                 <li class="li">Semantics of <samp class="ph codeph">bar</samp> instruction were updated to indicate that
                                    executing thread waits for other non-exited threads from it's warp.
                                 </li>
                                 <li class="li">Support for indirect branch introduced in PTX 2.1 which was unimplemented
                                    has been removed from the spec.
                                 </li>
                                 <li class="li">Support for taking address of labels, using labels in initializers which was
                                    unimplemented has been removed from the spec.
                                 </li>
                                 <li class="li">Support for variadic functions which was unimplemented has been removed from
                                    the spec.
                                 </li>
                              </ul>
                           </div>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-5-0"><a name="changes-in-ptx-isa-version-5-0" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-5-0" name="changes-in-ptx-isa-version-5-0" shape="rect">12.8.&nbsp;Changes in PTX ISA Version 5.0</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 5.0 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li">Support for <samp class="ph codeph">sm_60</samp>, <samp class="ph codeph">sm_61</samp>,
                                    <samp class="ph codeph">sm_62</samp> target architecture.
                                 </li>
                                 <li class="li">Extends atomic and reduction instructions to perform
                                    fp64 add operation.
                                 </li>
                                 <li class="li">Extends atomic and reduction instructions to specify
                                    <samp class="ph codeph">scope</samp> modifier.
                                 </li>
                                 <li class="li">A new <samp class="ph codeph">.common</samp> directive to permit linking multiple object files
                                    containing declarations of the same symbol with different size.
                                 </li>
                                 <li class="li">A new <samp class="ph codeph">dp4a</samp> instruction which allows 4-way
                                    dot product with accumulate operation.
                                 </li>
                                 <li class="li">A new <samp class="ph codeph">dp2a</samp> instruction which allows 2-way
                                    dot product with accumulate operation.
                                 </li>
                                 <li class="li">Support for special register <samp class="ph codeph">%clock_hi</samp>.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">Semantics of cache modifiers on <samp class="ph codeph">ld</samp> and <samp class="ph codeph">st</samp>
                              instructions were clarified to reflect cache operations are treated as performance
                              hint only and do not change memory consistency behavior of the program.
                           </p>
                           <p class="p">Semantics of <samp class="ph codeph">volatile</samp> operations on <samp class="ph codeph">ld</samp> and
                              <samp class="ph codeph">st</samp> instructions were clarified to reflect how
                              <samp class="ph codeph">volatile</samp> operations are handled by optimizing compiler.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-4-3"><a name="changes-in-ptx-isa-version-4-3" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-4-3" name="changes-in-ptx-isa-version-4-3" shape="rect">12.9.&nbsp;Changes in PTX ISA Version 4.3</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 4.3 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li">A new <samp class="ph codeph">lop3</samp> instruction which allows arbitrary
                                    logical operation on 3 inputs.
                                 </li>
                                 <li class="li">Adds support for 64-bit computations in extended precision arithmetic instructions.</li>
                                 <li class="li">Extends <samp class="ph codeph">tex.grad</samp> instruction to support <samp class="ph codeph">cube</samp>
                                    and <samp class="ph codeph">acube</samp> geometries.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">tld4</samp> instruction to support <samp class="ph codeph">a2d</samp>,
                                    <samp class="ph codeph">cube</samp> and <samp class="ph codeph">acube</samp> geometries.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">tex</samp> and <samp class="ph codeph">tld4</samp> instructions to support
                                    optional operands for offset vector and depth compare.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">txq</samp> instruction to support querying texture fields from
                                    specific LOD.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">None.</p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-4-2"><a name="changes-in-ptx-isa-version-4-2" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-4-2" name="changes-in-ptx-isa-version-4-2" shape="rect">12.10.&nbsp;Changes in PTX ISA Version 4.2</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 4.2 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li">Support for sm_53 target architecture.</li>
                                 <li class="li">Support for arithmetic, comparsion and texture
                                    instructions for <samp class="ph codeph">.f16</samp> and <samp class="ph codeph">.f16x2</samp>
                                    types.
                                 </li>
                                 <li class="li">Support for <samp class="ph codeph">memory_layout</samp> field for surfaces and
                                    <samp class="ph codeph">suq</samp> instruction support for querying this field.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">Semantics for parameter passing under ABI were updated to indicate
                              <samp class="ph codeph">ld.param</samp> and <samp class="ph codeph">st.param</samp> instructions used for
                              argument passing cannot be predicated. 
                           </p>
                           <p class="p">Semantics of <samp class="ph codeph">{atom/red}.add.f32</samp> were updated to indicate subnormal
                              inputs and results are flushed to sign-preserving zero for atomic operations on
                              global memory; whereas atomic operations on shared memory preserve subnormal inputs
                              and results and don't flush them to zero.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-4-1"><a name="changes-in-ptx-isa-version-4-1" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-4-1" name="changes-in-ptx-isa-version-4-1" shape="rect">12.11.&nbsp;Changes in PTX ISA Version 4.1</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 4.1 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li">Support for sm_37 and sm_52 target architectures.</li>
                                 <li class="li">Support for new fields <samp class="ph codeph">array_size</samp>,
                                    <samp class="ph codeph">num_mipmap_levels</samp> and <samp class="ph codeph">num_samples</samp> for
                                    Textures, and the <samp class="ph codeph">txq</samp> instruction support for querying
                                    these fields.
                                 </li>
                                 <li class="li">Support for new field <samp class="ph codeph">array_size</samp> for Surfaces, and the
                                    <samp class="ph codeph">suq</samp> instruction support for querying this field.
                                 </li>
                                 <li class="li">Support for special registers <samp class="ph codeph">%total_smem_size</samp> and
                                    <samp class="ph codeph">%dynamic_smem_size</samp>.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">None.</p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-4-0"><a name="changes-in-ptx-isa-version-4-0" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-4-0" name="changes-in-ptx-isa-version-4-0" shape="rect">12.12.&nbsp;Changes in PTX ISA Version 4.0</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 4.0 introduces the following new features:
                              
                              <ul class="ul">
                                 <li class="li">Support for sm_32 and sm_50 target architectures.</li>
                                 <li class="li">Support for 64bit performance counter special registers
                                    <samp class="ph codeph">%pm0_64,..,%pm7_64</samp>.
                                 </li>
                                 <li class="li">A new <samp class="ph codeph">istypep</samp> instruction.
                                 </li>
                                 <li class="li">A new instruction, <samp class="ph codeph">rsqrt.approx.ftz.f64</samp> has been added to
                                    compute a fast approximation of the square root reciprocal of a value.
                                 </li>
                                 <li class="li">Support for a new directive <samp class="ph codeph">.attribute</samp> for specifying special attributes of a
                                    variable.
                                 </li>
                                 <li class="li">Support for <samp class="ph codeph">.managed</samp> variable attribute.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">The <samp class="ph codeph">vote</samp> instruction semantics were updated to clearly indicate that
                              an inactive thread in a warp contributes a 0 for its entry when participating in
                              <samp class="ph codeph">vote.ballot.b32</samp>.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-3-2"><a name="changes-in-ptx-isa-version-3-2" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-3-2" name="changes-in-ptx-isa-version-3-2" shape="rect">12.13.&nbsp;Changes in PTX ISA Version 3.2</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <div class="p">PTX ISA version 3.2 introduces the following new features: 
                              
                              <ul class="ul">
                                 <li class="li">The texture instruction supports reads from multi-sample and multisample array
                                    textures.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">.section</samp> debugging directive to include label +
                                    immediate expressions.
                                 </li>
                                 <li class="li">Extends <samp class="ph codeph">.file</samp> directive to include timestamp and file size
                                    information.
                                 </li>
                              </ul>
                           </div>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">The <samp class="ph codeph">vavrg2</samp> and <samp class="ph codeph">vavrg4</samp> instruction semantics were
                              updated to indicate that instruction adds 1 only if Va[i] + Vb[i] is non-negative, and
                              that the addition result is shifted by 1 (rather than being divided by 2).
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-3-1"><a name="changes-in-ptx-isa-version-3-1" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-3-1" name="changes-in-ptx-isa-version-3-1" shape="rect">12.14.&nbsp;Changes in PTX ISA Version 3.1</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <p class="p">PTX ISA version 3.1 introduces the following new features:</p>
                           <ul class="ul">
                              <li class="li">Support for <samp class="ph codeph">sm_35</samp> target architecture.
                              </li>
                              <li class="li">Support for CUDA Dynamic Parallelism, which enables a kernel to create and synchronize
                                 new work.
                              </li>
                              <li class="li"><samp class="ph codeph">ld.global.nc</samp> for loading read-only global data though the non-coherent
                                 texture cache.
                              </li>
                              <li class="li">A new funnel shift instruction, <samp class="ph codeph">shf</samp>.
                              </li>
                              <li class="li">Extends atomic and reduction instructions to perform 64-bit <samp class="ph codeph">{and, or,
                                    xor}</samp> operations, and 64-bit integer <samp class="ph codeph">{min, max}</samp>
                                 operations.
                              </li>
                              <li class="li">Adds support for <samp class="ph codeph">mipmaps</samp>.
                              </li>
                              <li class="li">Adds support for indirect access to textures and surfaces.</li>
                              <li class="li">Extends support for generic addressing to include the <samp class="ph codeph">.const</samp> state
                                 space, and adds a new operator, <samp class="ph codeph">generic()</samp>, to form a generic address
                                 for <samp class="ph codeph">.global</samp> or <samp class="ph codeph">.const</samp> variables used in
                                 initializers.
                              </li>
                              <li class="li">A new <samp class="ph codeph">.weak</samp> directive to permit linking multiple object files
                                 containing declarations of the same symbol.
                              </li>
                           </ul>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">PTX 3.1 redefines the default addressing for global variables in initializers, from generic
                              addresses to offsets in the global state space. Legacy PTX code is treated as having an
                              implicit <samp class="ph codeph">generic()</samp> operator for each global variable used in an
                              initializer. PTX 3.1 code should either include explicit <samp class="ph codeph">generic()</samp>
                              operators in initializers, use <samp class="ph codeph">cvta.global</samp> to form generic addresses at
                              runtime, or load from the non-generic address using <samp class="ph codeph">ld.global</samp>.
                           </p>
                           <p class="p">Instruction <samp class="ph codeph">mad.f32</samp> requires a rounding modifier for <samp class="ph codeph">sm_20</samp>
                              and higher targets. However for PTX ISA version 3.0 and earlier, ptxas does not enforce
                              this requirement and <samp class="ph codeph">mad.f32</samp> silently defaults to
                              <samp class="ph codeph">mad.rn.f32</samp>. For PTX ISA version 3.1, ptxas generates a warning and
                              defaults to <samp class="ph codeph">mad.rn.f32</samp>, and in subsequent releases ptxas will enforce the
                              requirement for PTX ISA version 3.2 and later.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-3-0"><a name="changes-in-ptx-isa-version-3-0" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-3-0" name="changes-in-ptx-isa-version-3-0" shape="rect">12.15.&nbsp;Changes in PTX ISA Version 3.0</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <p class="p">PTX ISA version 3.0 introduces the following new features:</p>
                           <ul class="ul">
                              <li class="li">Support for <samp class="ph codeph">sm_30</samp> target architectures.
                              </li>
                              <li class="li">SIMD video instructions.</li>
                              <li class="li">A new warp shuffle instruction.</li>
                              <li class="li">Instructions <samp class="ph codeph">mad.cc</samp> and <samp class="ph codeph">madc</samp> for efficient, extended-precision integer multiplication.
                              </li>
                              <li class="li">Surface instructions with 3D and array geometries.</li>
                              <li class="li">The texture instruction supports reads from cubemap and cubemap array textures.</li>
                              <li class="li">Platform option <samp class="ph codeph">.target</samp> debug to declare that a PTX module contains <samp class="ph codeph">DWARF</samp> debug information.
                              </li>
                              <li class="li"><samp class="ph codeph">pmevent.mask</samp>, for triggering multiple performance monitor events.
                              </li>
                              <li class="li">Performance monitor counter special registers <samp class="ph codeph">%pm4..%pm7</samp>.
                              </li>
                           </ul>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">Special register <samp class="ph codeph">%gridid</samp> has been extended from 32-bits to 64-bits.
                           </p>
                           <p class="p">PTX ISA version 3.0 deprecates module-scoped <samp class="ph codeph">.reg</samp> and <samp class="ph codeph">.local</samp> variables when compiling to the Application Binary Interface (ABI). When compiling without use of the ABI, module-scoped
                              <samp class="ph codeph">.reg</samp> and <samp class="ph codeph">.local</samp> variables are supported as before. When compiling legacy PTX code (ISA versions prior to 3.0) containing module-scoped <samp class="ph codeph">.reg</samp> or <samp class="ph codeph">.local</samp> variables, the compiler silently disables use of the ABI.
                           </p>
                           <p class="p">The <samp class="ph codeph">shfl</samp> instruction semantics were updated to clearly indicate that value of source operand <samp class="ph codeph">a</samp> is unpredictable for inactive and predicated-off threads within the warp.
                           </p>
                           <p class="p">PTX modules no longer allow duplicate <samp class="ph codeph">.version</samp> directives. This feature was unimplemented, so there is no semantic change.
                           </p>
                           <p class="p">Unimplemented instructions <samp class="ph codeph">suld.p</samp> and <samp class="ph codeph">sust.p.{u32,s32,f32}</samp> have been removed.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-2-3"><a name="changes-in-ptx-isa-version-2-3" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-2-3" name="changes-in-ptx-isa-version-2-3" shape="rect">12.16.&nbsp;Changes in PTX ISA Version 2.3</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <p class="p">PTX 2.3 adds support for texture arrays. The texture array feature supports access to an array of 1D or 2D textures, where
                              an integer indexes into the array of textures, and then one or two single-precision floating point coordinates are used to
                              address within the selected 1D or 2D texture.
                           </p>
                           <p class="p">PTX 2.3 adds a new directive, <samp class="ph codeph">.address_size</samp>, for specifying the size of addresses.
                           </p>
                           <p class="p">Variables in <samp class="ph codeph">.const</samp> and <samp class="ph codeph">.global</samp> state spaces are initialized to zero by default.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">The semantics of the <samp class="ph codeph">.maxntid</samp> directive have been updated to match the current implementation. Specifically, <samp class="ph codeph">.maxntid</samp> only guarantees that the total number of threads in a thread block does not exceed the maximum. Previously, the semantics
                              indicated that the maximum was enforced separately in each dimension, which is not the case.
                           </p>
                           <p class="p">Bit field extract and insert instructions BFE and BFI now indicate that the <samp class="ph codeph">len</samp> and <samp class="ph codeph">pos</samp> operands are restricted to the value range <samp class="ph codeph">0..255</samp>.
                           </p>
                           <p class="p">Unimplemented instructions <samp class="ph codeph">{atom,red}.f32.{min,max}</samp> have been removed.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-2-2"><a name="changes-in-ptx-isa-version-2-2" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-2-2" name="changes-in-ptx-isa-version-2-2" shape="rect">12.17.&nbsp;Changes in PTX ISA Version 2.2</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <p class="p">PTX 2.2 adds a new directive for specifying kernel parameter attributes; specifically, there is a new directives for specifying
                              that a kernel parameter is a pointer, for specifying to which state space the parameter points, and for optionally specifying
                              the alignment of the memory to which the parameter points.
                           </p>
                           <p class="p">PTX 2.2 adds a new field named <samp class="ph codeph">force_unnormalized_coords</samp> to the <samp class="ph codeph">.samplerref</samp> opaque type. This field is used in the independent texturing mode to override the <samp class="ph codeph">normalized_coords</samp> field in the texture header. This field is needed to support languages such as OpenCL, which represent the property of normalized/unnormalized
                              coordinates in the sampler header rather than in the texture header.
                           </p>
                           <p class="p">PTX 2.2 deprecates explicit constant banks and supports a large, flat address space for the <samp class="ph codeph">.const</samp> state space. Legacy PTX that uses explicit constant banks is still supported.
                           </p>
                           <p class="p">PTX 2.2 adds a new <samp class="ph codeph">tld4</samp> instruction for loading a component (<samp class="ph codeph">r</samp>, <samp class="ph codeph">g</samp>, <samp class="ph codeph">b</samp>, or <samp class="ph codeph">a</samp>) from the four texels compising the bilinear interpolation footprint of a given texture location. This instruction may be
                              used to compute higher-precision bilerp results in software, or for performing higher-bandwidth texture loads.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">None.</p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-2-1"><a name="changes-in-ptx-isa-version-2-1" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-2-1" name="changes-in-ptx-isa-version-2-1" shape="rect">12.18.&nbsp;Changes in PTX ISA Version 2.1</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <p class="p">The underlying, stack-based ABI is supported in PTX ISA version 2.1 for <samp class="ph codeph">sm_2x</samp> targets.
                           </p>
                           <p class="p">Support for indirect calls has been implemented for <samp class="ph codeph">sm_2x</samp> targets.
                           </p>
                           <p class="p">New directives, <samp class="ph codeph">.branchtargets</samp> and <samp class="ph codeph">.calltargets</samp>, have been added for specifying potential targets for indirect branches and indirect function calls. A <samp class="ph codeph">.callprototype</samp> directive has been added for declaring the type signatures for indirect function calls.
                           </p>
                           <p class="p">The names of <samp class="ph codeph">.global</samp> and <samp class="ph codeph">.const</samp> variables can now be specified in variable initializers to represent their addresses.
                           </p>
                           <p class="p">A set of thirty-two driver-specific execution environment special registers has been added. These are named <samp class="ph codeph">%envreg0..%envreg31</samp>.
                           </p>
                           <p class="p">Textures and surfaces have new fields for channel data type and channel order, and the <samp class="ph codeph">txq</samp> and <samp class="ph codeph">suq</samp> instructions support queries for these fields.
                           </p>
                           <p class="p">Directive <samp class="ph codeph">.minnctapersm</samp> has replaced the <samp class="ph codeph">.maxnctapersm</samp> directive.
                           </p>
                           <p class="p">Directive <samp class="ph codeph">.reqntid</samp> has been added to allow specification of exact CTA dimensions.
                           </p>
                           <p class="p">A new instruction, <samp class="ph codeph">rcp.approx.ftz.f64</samp>, has been added to compute a fast, gross approximate reciprocal.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">A warning is emitted if <samp class="ph codeph">.minnctapersm</samp> is specified without also specifying <samp class="ph codeph">.maxntid</samp>.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="changes-in-ptx-isa-version-2-0"><a name="changes-in-ptx-isa-version-2-0" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#changes-in-ptx-isa-version-2-0" name="changes-in-ptx-isa-version-2-0" shape="rect">12.19.&nbsp;Changes in PTX ISA Version 2.0</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">New Features</h3>
                           <p class="p"><strong class="ph b">Floating Point Extensions</strong></p>
                           <p class="p">This section describes the floating-point changes in PTX ISA version 2.0 for <samp class="ph codeph">sm_20</samp> targets. The goal is to achieve IEEE 754 compliance wherever possible, while maximizing backward compatibility with legacy
                              PTX ISA version 1.x code and <samp class="ph codeph">sm_1x</samp> targets.
                           </p>
                           <p class="p">The changes from PTX ISA version 1.x are as follows:</p>
                           <ul class="ul">
                              <li class="li">Single-precision instructions support subnormal numbers by default for<samp class="ph codeph"> sm_20</samp> targets. The<samp class="ph codeph"> .ftz</samp> modifier may be used to enforce backward compatibility with<samp class="ph codeph"> sm_1x</samp>.
                              </li>
                              <li class="li">Single-precision add, sub, and mul now support <samp class="ph codeph">.rm</samp> and <samp class="ph codeph">.rp</samp> rounding modifiers for<samp class="ph codeph"> sm_20</samp> targets.
                              </li>
                              <li class="li">A single-precision fused multiply-add (fma) instruction has been added, with support for IEEE 754 compliant rounding modifiers
                                 and support for subnormal numbers. The <samp class="ph codeph">fma.f32</samp> instruction also supports <samp class="ph codeph">.ftz</samp> and <samp class="ph codeph">.sat</samp> modifiers.  <samp class="ph codeph">fma.f32</samp> requires <samp class="ph codeph">sm_20</samp>. The <samp class="ph codeph">mad.f32</samp> instruction has been extended with rounding modifiers so that it's synonymous with<samp class="ph codeph"> fma.f32</samp> for <samp class="ph codeph">sm_20</samp> targets. Both <samp class="ph codeph">fma.f32</samp> and <samp class="ph codeph">mad.f32</samp> require a rounding modifier for <samp class="ph codeph">sm_20</samp> targets.
                              </li>
                              <li class="li">The <samp class="ph codeph">mad.f32</samp> instruction <em class="ph i">without rounding</em> is retained so that compilers can generate code for <samp class="ph codeph">sm_1x</samp> targets. When code compiled for sm_1x is executed on<samp class="ph codeph"> sm_20</samp> devices, <samp class="ph codeph">mad.f32</samp> maps to <samp class="ph codeph">fma.rn.f32</samp>.
                              </li>
                              <li class="li"> Single- and double-precision <samp class="ph codeph">div</samp>, <samp class="ph codeph">rcp</samp>, and <samp class="ph codeph">sqrt</samp> with IEEE 754 compliant rounding have been added.  These are indicated by the use of a rounding modifier and require <samp class="ph codeph">sm_20</samp>.
                              </li>
                              <li class="li">Instructions <samp class="ph codeph">testp</samp> and <samp class="ph codeph">copysign</samp> have been added.
                              </li>
                           </ul>
                           <p class="p"><strong class="ph b">New Instructions</strong></p>
                           <p class="p">A <dfn class="term">load uniform</dfn> instruction, <samp class="ph codeph">ldu</samp>, has been added.
                           </p>
                           <p class="p">Surface instructions support additional <samp class="ph codeph">.clamp</samp> modifiers, <samp class="ph codeph">.clamp</samp> and<samp class="ph codeph"> .zero</samp>.
                           </p>
                           <p class="p">Instruction <samp class="ph codeph">sust</samp> now supports formatted surface stores.
                           </p>
                           <p class="p">A <dfn class="term">count leading zeros</dfn> instruction, <samp class="ph codeph">clz</samp>, has been added.
                           </p>
                           <p class="p">A <dfn class="term">find leading non-sign bit instruction</dfn>, <samp class="ph codeph">bfind</samp>, has been added.
                           </p>
                           <p class="p">A <dfn class="term">bit reversal</dfn> instruction, <samp class="ph codeph">brev</samp>, has been added.
                           </p>
                           <p class="p">Bit field extract and insert instructions, <samp class="ph codeph">bfe</samp> and <samp class="ph codeph">bfi</samp>, have been added.
                           </p>
                           <p class="p">A <dfn class="term">population count</dfn> instruction, <samp class="ph codeph">popc</samp>, has been added.
                           </p>
                           <p class="p">A<dfn class="term"> vote ballot</dfn> instruction, <samp class="ph codeph">vote.ballot.b32</samp>, has been added.
                           </p>
                           <p class="p">Instructions <samp class="ph codeph">{atom,red}.add.f32</samp> have been implemented.
                           </p>
                           <p class="p">Instructions <samp class="ph codeph">{atom,red}</samp>.shared have been extended to handle 64-bit data types for <samp class="ph codeph">sm_20</samp> targets.
                           </p>
                           <p class="p">A system-level membar instruction, <samp class="ph codeph">membar.sys</samp>, has been added.
                           </p>
                           <p class="p">The <samp class="ph codeph">bar</samp> instruction has been extended as follows:
                           </p>
                           <ul class="ul">
                              <li class="li">A <samp class="ph codeph">bar.arrive</samp> instruction has been added.
                              </li>
                              <li class="li">Instructions <samp class="ph codeph">bar.red.popc.u32</samp> and <samp class="ph codeph">bar.red.{and,or}.pred</samp> have been added.
                              </li>
                              <li class="li"><samp class="ph codeph">bar</samp> now supports optional thread count and register operands.
                              </li>
                           </ul>
                           <p class="p">Scalar video instructions (includes <samp class="ph codeph">prmt</samp>) have been added.
                           </p>
                           <p class="p">Instruction <samp class="ph codeph">isspacep</samp> for querying whether a generic address falls within a specified state space window has been added.
                           </p>
                           <p class="p">Instruction <samp class="ph codeph">cvta</samp> for converting global, local, and shared addresses to generic address and vice-versa has been added.
                           </p>
                           <p class="p"><strong class="ph b">Other New Features</strong></p>
                           <p class="p">Instructions <samp class="ph codeph">ld</samp>, <samp class="ph codeph">ldu</samp>, <samp class="ph codeph">st</samp>, <samp class="ph codeph">prefetch</samp>, <samp class="ph codeph">prefetchu</samp>, <samp class="ph codeph">isspacep</samp>, <samp class="ph codeph">cvta</samp>, <samp class="ph codeph">atom</samp>, and <samp class="ph codeph">red</samp> now support generic addressing.
                           </p>
                           <p class="p">New special registers <samp class="ph codeph">%nwarpid</samp>, <samp class="ph codeph">%nsmid</samp>, <samp class="ph codeph">%clock64</samp>, <samp class="ph codeph">%lanemask_{eq,le,lt,ge,gt}</samp> have been added.
                           </p>
                           <p class="p">Cache operations have been added to instructions <samp class="ph codeph">ld</samp>, <samp class="ph codeph">st</samp>, <samp class="ph codeph">suld</samp>, and <samp class="ph codeph">sust</samp>, e.g., for <samp class="ph codeph">prefetching</samp> to specified level of memory hierarchy.  Instructions <samp class="ph codeph">prefetch</samp> and <samp class="ph codeph">prefetchu</samp> have also been added.
                           </p>
                           <p class="p">The <samp class="ph codeph">.maxnctapersm</samp> directive was deprecated and replaced with <samp class="ph codeph">.minnctapersm</samp> to better match its behavior and usage.
                           </p>
                           <p class="p">A new directive,<samp class="ph codeph"> .section</samp>, has been added to replace the <samp class="ph codeph">@@DWARF</samp> syntax for passing DWARF-format debugging information through PTX.
                           </p>
                           <p class="p">A new directive, <samp class="ph codeph">.pragma nounroll</samp>, has been added to allow users to disable loop unrolling.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Semantic Changes and Clarifications</h3>
                           <p class="p">The errata in <samp class="ph codeph">cvt.ftz</samp> for PTX ISA versions 1.4 and earlier, where single-precision subnormal inputs and results were not flushed to zero if either
                              source or destination type size was 64-bits, has been fixed. In PTX ISA version 1.5 and later, <samp class="ph codeph">cvt.ftz</samp> (and <samp class="ph codeph">cvt</samp> for <samp class="ph codeph">.target sm_1x</samp>, where <samp class="ph codeph">.ftz</samp> is implied) instructions flush single-precision subnormal inputs and results to sign-preserving zero for all combinations
                              of floating-point instruction types. To maintain compatibility with legacy PTX code, if .version is 1.4 or earlier, single-precision
                              subnormal inputs and results are flushed to sign-preserving zero only when neither source nor destination type size is 64-bits.
                           </p>
                           <p class="p">Components of special registers <samp class="ph codeph">%tid</samp>, <samp class="ph codeph">%ntid</samp>, <samp class="ph codeph">%ctaid</samp>, and <samp class="ph codeph">%nctaid</samp> have been extended from 16-bits to 32-bits. These registers now have type <samp class="ph codeph">.v4.u32</samp>.
                           </p>
                           <p class="p">The number of samplers available in independent texturing mode was incorrectly listed as thirty-two in PTX ISA version 1.5;
                              the correct number is sixteen.
                           </p>
                        </div>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="descriptions-pragma-strings"><a name="descriptions-pragma-strings" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#descriptions-pragma-strings" name="descriptions-pragma-strings" shape="rect">A.&nbsp;Descriptions of .pragma Strings</a></h2>
                  <div class="body conbody">
                     <p class="p">This section describes the <samp class="ph codeph">.pragma</samp> strings defined by ptxas.
                     </p>
                  </div>
                  <div class="topic reference nested1" id="pragma-strings-nounroll"><a name="pragma-strings-nounroll" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#pragma-strings-nounroll" name="pragma-strings-nounroll" shape="rect">A.1.&nbsp;Pragma Strings: "nounroll"</a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">"nounroll"</h3>
                           <p class="p">Disable loop unrolling in optimizing the backend compiler.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Syntax</h3><pre xml:space="preserve">.pragma "nounroll";</pre></div>
                        <div class="section">
                           <h3 class="title sectiontitle">Description</h3>
                           <p class="p">The <samp class="ph codeph">"nounroll" pragma</samp> is a directive to disable loop unrolling in the optimizing backend compiler.
                           </p>
                           <p class="p">The <samp class="ph codeph">"nounroll" pragma</samp> is allowed at module, entry-function, and statement levels, with the following meanings:
                           </p>
                           <dl class="dl">
                              <dt class="dt dlterm">module scope</dt>
                              <dd class="dd">disables unrolling for all loops in module, including loops preceding the <samp class="ph codeph">.pragma</samp>.
                              </dd>
                              <dt class="dt dlterm">entry-function scope</dt>
                              <dd class="dd">disables unrolling for all loops in the entry function body.</dd>
                              <dt class="dt dlterm">statement-level pragma</dt>
                              <dd class="dd">disables unrolling of the loop for which the current block is the loop header.</dd>
                           </dl>
                           <p class="p">Note that in order to have the desired effect at statement level, the <samp class="ph codeph">"nounroll"</samp> directive must appear before any instruction statements in the loop header basic block for the desired loop. The loop header
                              block is defined as the block that dominates all blocks in the loop body and is the target of the loop backedge. Statement-level
                              <samp class="ph codeph">"nounroll"</samp> directives appearing outside of loop header blocks are silently ignored.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">PTX ISA Notes</h3>
                           <p class="p">Introduced in PTX ISA version 2.0.</p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Target ISA Notes</h3>
                           <p class="p"> Requires <samp class="ph codeph">sm_20</samp> or higher. Ignored for <samp class="ph codeph">sm_1x</samp> targets.
                           </p>
                        </div>
                        <div class="section">
                           <h3 class="title sectiontitle">Examples</h3><pre xml:space="preserve">.entry foo (...)
.pragma "nounroll";  // do not unroll any loop in this function
{
...
}

.func bar (...)
{
...
L1_head:
     .pragma "nounroll";  // do not unroll this loop
     ...
@p   bra L1_end;
L1_body:
     ...
L1_continue:
     bra L1_head;
L1_end:
     ...
}</pre></div>
                     </div>
                  </div>
               </div>
               <div class="topic concept nested0" id="notices-header"><a name="notices-header" shape="rect">
                     <!-- --></a><h2 class="title topictitle1"><a href="#notices-header" name="notices-header" shape="rect">Notices</a></h2>
                  <div class="topic reference nested1" id="notice"><a name="notice" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#notice" name="notice" shape="rect"></a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">Notice</h3>
                           <p class="p">ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND
                              SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE
                              WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS
                              FOR A PARTICULAR PURPOSE. 
                           </p>
                           <p class="p">Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the
                              consequences of use of such information or for any infringement of patents or other rights of third parties that may result
                              from its use. No license is granted by implication of otherwise under any patent rights of NVIDIA Corporation. Specifications
                              mentioned in this publication are subject to change without notice. This publication supersedes and replaces all other information
                              previously supplied. NVIDIA Corporation products are not authorized as critical components in life support devices or systems
                              without express written approval of NVIDIA Corporation.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="trademarks"><a name="trademarks" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#trademarks" name="trademarks" shape="rect"></a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">Trademarks</h3>
                           <p class="p">NVIDIA and the NVIDIA logo are trademarks or registered trademarks of NVIDIA Corporation
                              in the U.S. and other countries.  Other company and product names may be trademarks of
                              the respective companies with which they are associated.
                           </p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="opencl"><a name="opencl" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#opencl" name="opencl" shape="rect"></a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">OpenCL</h3>
                           <p class="p">OpenCL is a trademark of Apple Inc. used under license to the Khronos Group Inc.</p>
                        </div>
                     </div>
                  </div>
                  <div class="topic reference nested1" id="copyright-past-to-present"><a name="copyright-past-to-present" shape="rect">
                        <!-- --></a><h3 class="title topictitle2"><a href="#copyright-past-to-present" name="copyright-past-to-present" shape="rect"></a></h3>
                     <div class="body refbody">
                        <div class="section">
                           <h3 class="title sectiontitle">Copyright</h3>
                           <p class="p">© <span class="ph">2007</span>-<span class="ph">2020</span> NVIDIA
                              Corporation. All rights reserved.
                           </p>
                           <p class="p">This product includes software developed by the Syncro Soft SRL (http://www.sync.ro/).</p>
                        </div>
                     </div>
                  </div>
               </div>
               
               <hr id="contents-end"></hr>
               
            </article>
         </div>
      </div>
      <script language="JavaScript" type="text/javascript" charset="utf-8" src="../common/formatting/common.min.js"></script>
      <script language="JavaScript" type="text/javascript" charset="utf-8" src="../common/scripts/google-analytics/google-analytics-write.js"></script>
      <script language="JavaScript" type="text/javascript" charset="utf-8" src="../common/scripts/google-analytics/google-analytics-tracker.js"></script>
      <script type="text/javascript">var switchTo5x=true;</script><script type="text/javascript" src="http://w.sharethis.com/button/buttons.js"></script><script type="text/javascript">stLight.options({publisher: "998dc202-a267-4d8e-bce9-14debadb8d92", doNotHash: false, doNotCopy: false, hashAddressBar: false});</script><script type="text/javascript">_satellite.pageBottom();</script></body>
</html>