Loading plugins phase: Elapsed time ==> 0s.269ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s G:\DSA\PORIGE\Workspace03\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "Cmod.analog_0" on TopDesign is unconnected.
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_285)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_283.1)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_284)

ADD: sdb.M0065: information: Analog terminal "Ref1.analog_0" on TopDesign is unconnected.
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_283)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_278.1)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_282)

ADD: sdb.M0065: information: Analog terminal "Sar1.analog_0" on TopDesign is unconnected.
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_282)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_277.1)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_281)

ADD: sdb.M0065: information: Analog terminal "Ref0.analog_0" on TopDesign is unconnected.
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_281)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_276.1)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_280)

ADD: sdb.M0065: information: Analog terminal "Sar0.analog_0" on TopDesign is unconnected.
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_280)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_275.1)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_279)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.436ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.217ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Apr 23 14:14:19 2018


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Apr 23 14:14:19 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PowerMonitor_v1_50\B_PowerMonitor_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PM_AMux_v1_50\PM_AMux_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Note:  Using config. rule 'QGEN' to set csattribute 'clock_driver' on 'QGEN'.
Design01.v (line 3001, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
Design01.v (line 3175, col 78):  Note: Substituting module 'cmp_vv_vv' for '='.
Design01.v (line 4643, col 50):  Note: Substituting module 'cmp_vv_vv' for '='.
Design01.v (line 4695, col 76):  Note: Substituting module 'cmp_vv_vv' for '='.
Design01.v (line 5810, col 78):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Apr 23 14:14:20 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PowerMonitor_v1_50\B_PowerMonitor_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PM_AMux_v1_50\PM_AMux_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Apr 23 14:14:21 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PowerMonitor_v1_50\B_PowerMonitor_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PM_AMux_v1_50\PM_AMux_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule 'QGEN' to set csattribute 'clock_driver' on 'QGEN'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ShiftReg_5:Net_1\
	\ShiftReg_5:Net_2\
	\ShiftReg_5:bSR:ctrl_f0_full\
	\ShiftReg_6:Net_1\
	\ShiftReg_6:Net_2\
	\ShiftReg_6:bSR:ctrl_f0_full\
	\ShiftReg_7:Net_1\
	\ShiftReg_7:Net_2\
	\ShiftReg_7:bSR:ctrl_f0_full\
	\ShiftReg_8:Net_1\
	\ShiftReg_8:Net_2\
	\ShiftReg_8:bSR:ctrl_f0_full\
	Net_1669
	Net_1670
	Net_1671
	Net_1672
	Net_1673
	Net_1674
	Net_2044
	Net_2045
	Net_2046
	Net_2047
	Net_2048
	Net_2049
	Net_2050
	Net_2608
	Net_2602
	Net_2594
	\PowerMonitor_1:pgoodbus_1\
	\PowerMonitor_1:pgoodbus_32\
	\PowerMonitor_1:pgoodbus_31\
	\PowerMonitor_1:pgoodbus_30\
	\PowerMonitor_1:pgoodbus_29\
	\PowerMonitor_1:pgoodbus_28\
	\PowerMonitor_1:pgoodbus_27\
	\PowerMonitor_1:pgoodbus_26\
	\PowerMonitor_1:pgoodbus_25\
	\PowerMonitor_1:pgoodbus_24\
	\PowerMonitor_1:pgoodbus_23\
	\PowerMonitor_1:pgoodbus_22\
	\PowerMonitor_1:pgoodbus_21\
	\PowerMonitor_1:pgoodbus_20\
	\PowerMonitor_1:pgoodbus_19\
	\PowerMonitor_1:pgoodbus_18\
	\PowerMonitor_1:pgoodbus_17\
	\PowerMonitor_1:pgoodbus_16\
	\PowerMonitor_1:pgoodbus_15\
	\PowerMonitor_1:pgoodbus_14\
	\PowerMonitor_1:pgoodbus_13\
	\PowerMonitor_1:pgoodbus_12\
	\PowerMonitor_1:pgoodbus_11\
	\PowerMonitor_1:pgoodbus_10\
	\PowerMonitor_1:pgoodbus_9\
	\PowerMonitor_1:pgoodbus_8\
	\PowerMonitor_1:pgoodbus_7\
	\PowerMonitor_1:pgoodbus_6\
	\PowerMonitor_1:pgoodbus_5\
	\PowerMonitor_1:pgoodbus_4\
	\PowerMonitor_1:pgoodbus_3\
	\PowerMonitor_1:pgoodbus_2\
	\PowerMonitor_1:ADC:Net_481\
	\PowerMonitor_1:ADC:Net_482\
	Net_2591
	Net_2598_31
	Net_2598_30
	Net_2598_29
	Net_2598_28
	Net_2598_27
	Net_2598_26
	Net_2598_25
	Net_2598_24
	Net_2598_23
	Net_2598_22
	Net_2598_21
	Net_2598_20
	Net_2598_19
	Net_2598_18
	Net_2598_17
	Net_2598_16
	Net_2598_15
	Net_2598_14
	Net_2598_13
	Net_2598_12
	Net_2598_11
	Net_2598_10
	Net_2598_9
	Net_2598_8
	Net_2598_7
	Net_2598_6
	Net_2598_5
	Net_2598_4
	Net_2598_3
	Net_2598_2
	Net_2598_1
	Net_2598_0
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\Sel_Gen:control_bus_7\
	\Sel_Gen:control_bus_6\
	\Sel_Gen:control_bus_5\
	\Sel_Gen:control_bus_4\
	\Sel_Gen:control_bus_3\
	\Sel_Gen:control_bus_2\
	Net_2360
	Net_2361
	Net_2362
	Net_2363
	Net_2364
	Net_2365
	Net_2366
	\Counter:MODULE_1:b_31\
	\Counter:MODULE_1:b_30\
	\Counter:MODULE_1:b_29\
	\Counter:MODULE_1:b_28\
	\Counter:MODULE_1:b_27\
	\Counter:MODULE_1:b_26\
	\Counter:MODULE_1:b_25\
	\Counter:MODULE_1:b_24\
	\Counter:MODULE_1:b_23\
	\Counter:MODULE_1:b_22\
	\Counter:MODULE_1:b_21\
	\Counter:MODULE_1:b_20\
	\Counter:MODULE_1:b_19\
	\Counter:MODULE_1:b_18\
	\Counter:MODULE_1:b_17\
	\Counter:MODULE_1:b_16\
	\Counter:MODULE_1:b_15\
	\Counter:MODULE_1:b_14\
	\Counter:MODULE_1:b_13\
	\Counter:MODULE_1:b_12\
	\Counter:MODULE_1:b_11\
	\Counter:MODULE_1:b_10\
	\Counter:MODULE_1:b_9\
	\Counter:MODULE_1:b_8\
	\Counter:MODULE_1:b_7\
	\Counter:MODULE_1:b_6\
	\Counter:MODULE_1:b_5\
	\Counter:MODULE_1:b_4\
	\Counter:MODULE_1:b_3\
	\Counter:MODULE_1:b_2\
	\Counter:MODULE_1:b_1\
	\Counter:MODULE_1:b_0\
	\Counter:MODULE_1:g2:a0:a_31\
	\Counter:MODULE_1:g2:a0:a_30\
	\Counter:MODULE_1:g2:a0:a_29\
	\Counter:MODULE_1:g2:a0:a_28\
	\Counter:MODULE_1:g2:a0:a_27\
	\Counter:MODULE_1:g2:a0:a_26\
	\Counter:MODULE_1:g2:a0:a_25\
	\Counter:MODULE_1:g2:a0:a_24\
	\Counter:MODULE_1:g2:a0:b_31\
	\Counter:MODULE_1:g2:a0:b_30\
	\Counter:MODULE_1:g2:a0:b_29\
	\Counter:MODULE_1:g2:a0:b_28\
	\Counter:MODULE_1:g2:a0:b_27\
	\Counter:MODULE_1:g2:a0:b_26\
	\Counter:MODULE_1:g2:a0:b_25\
	\Counter:MODULE_1:g2:a0:b_24\
	\Counter:MODULE_1:g2:a0:b_23\
	\Counter:MODULE_1:g2:a0:b_22\
	\Counter:MODULE_1:g2:a0:b_21\
	\Counter:MODULE_1:g2:a0:b_20\
	\Counter:MODULE_1:g2:a0:b_19\
	\Counter:MODULE_1:g2:a0:b_18\
	\Counter:MODULE_1:g2:a0:b_17\
	\Counter:MODULE_1:g2:a0:b_16\
	\Counter:MODULE_1:g2:a0:b_15\
	\Counter:MODULE_1:g2:a0:b_14\
	\Counter:MODULE_1:g2:a0:b_13\
	\Counter:MODULE_1:g2:a0:b_12\
	\Counter:MODULE_1:g2:a0:b_11\
	\Counter:MODULE_1:g2:a0:b_10\
	\Counter:MODULE_1:g2:a0:b_9\
	\Counter:MODULE_1:g2:a0:b_8\
	\Counter:MODULE_1:g2:a0:b_7\
	\Counter:MODULE_1:g2:a0:b_6\
	\Counter:MODULE_1:g2:a0:b_5\
	\Counter:MODULE_1:g2:a0:b_4\
	\Counter:MODULE_1:g2:a0:b_3\
	\Counter:MODULE_1:g2:a0:b_2\
	\Counter:MODULE_1:g2:a0:b_1\
	\Counter:MODULE_1:g2:a0:b_0\
	\Counter:MODULE_1:g2:a0:s_31\
	\Counter:MODULE_1:g2:a0:s_30\
	\Counter:MODULE_1:g2:a0:s_29\
	\Counter:MODULE_1:g2:a0:s_28\
	\Counter:MODULE_1:g2:a0:s_27\
	\Counter:MODULE_1:g2:a0:s_26\
	\Counter:MODULE_1:g2:a0:s_25\
	\Counter:MODULE_1:g2:a0:s_24\
	\Counter:MODULE_1:g2:a0:s_23\
	\Counter:MODULE_1:g2:a0:s_22\
	\Counter:MODULE_1:g2:a0:s_21\
	\Counter:MODULE_1:g2:a0:s_20\
	\Counter:MODULE_1:g2:a0:s_19\
	\Counter:MODULE_1:g2:a0:s_18\
	\Counter:MODULE_1:g2:a0:s_17\
	\Counter:MODULE_1:g2:a0:s_16\
	\Counter:MODULE_1:g2:a0:s_15\
	\Counter:MODULE_1:g2:a0:s_14\
	\Counter:MODULE_1:g2:a0:s_13\
	\Counter:MODULE_1:g2:a0:s_12\
	\Counter:MODULE_1:g2:a0:s_11\
	\Counter:MODULE_1:g2:a0:s_10\
	\Counter:MODULE_1:g2:a0:s_9\
	\Counter:MODULE_1:g2:a0:s_8\
	\Counter:MODULE_1:g2:a0:s_7\
	\Counter:MODULE_1:g2:a0:s_6\
	\Counter:MODULE_1:g2:a0:s_5\
	\Counter:MODULE_1:g2:a0:s_4\
	\Counter:MODULE_1:g2:a0:s_3\
	\Counter:MODULE_1:g2:a0:s_2\
	\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2420
	Net_2421
	Net_2422
	Net_2423
	Net_2424
	Net_2425
	Net_2426
	Net_2664
	Net_2665
	Net_2667
	Net_2668
	Net_2669
	Net_2670
	Net_2774
	Net_2775
	Net_2776
	Net_2778
	Net_2779
	Net_2780
	Net_2781
	\MODULE_2:g1:a0:gx:u0:albi_3\
	\MODULE_2:g1:a0:gx:u0:agbi_3\
	\MODULE_2:g1:a0:gx:u0:lt_6\
	\MODULE_2:g1:a0:gx:u0:gt_6\
	\MODULE_2:g1:a0:gx:u0:lti_2\
	\MODULE_2:g1:a0:gx:u0:gti_2\
	\MODULE_2:g1:a0:gx:u0:albi_2\
	\MODULE_2:g1:a0:gx:u0:agbi_2\
	\MODULE_2:g1:a0:gx:u0:albi_1\
	\MODULE_2:g1:a0:gx:u0:agbi_1\
	\MODULE_2:g1:a0:gx:u0:albi_0\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:g1:a0:xgte\
	\MODULE_2:lt\
	\MODULE_2:gt\
	\MODULE_2:gte\
	\MODULE_2:lte\
	\MODULE_2:neq\
	\MODULE_3:g1:a0:gx:u0:albi_1\
	\MODULE_3:g1:a0:gx:u0:agbi_1\
	\MODULE_3:g1:a0:gx:u0:lt_0\
	\MODULE_3:g1:a0:gx:u0:gt_0\
	\MODULE_3:g1:a0:gx:u0:lt_1\
	\MODULE_3:g1:a0:gx:u0:gt_1\
	\MODULE_3:g1:a0:gx:u0:lti_0\
	\MODULE_3:g1:a0:gx:u0:gti_0\
	\MODULE_3:g1:a0:gx:u0:albi_0\
	\MODULE_3:g1:a0:gx:u0:agbi_0\
	\MODULE_3:g1:a0:xneq\
	\MODULE_3:g1:a0:xlt\
	\MODULE_3:g1:a0:xlte\
	\MODULE_3:g1:a0:xgt\
	\MODULE_3:g1:a0:xgte\
	\MODULE_3:lt\
	\MODULE_3:gt\
	\MODULE_3:gte\
	\MODULE_3:lte\
	\MODULE_3:neq\
	\MODULE_4:g1:a0:gx:u0:albi_1\
	\MODULE_4:g1:a0:gx:u0:agbi_1\
	\MODULE_4:g1:a0:gx:u0:lt_0\
	\MODULE_4:g1:a0:gx:u0:gt_0\
	\MODULE_4:g1:a0:gx:u0:lt_1\
	\MODULE_4:g1:a0:gx:u0:gt_1\
	\MODULE_4:g1:a0:gx:u0:lti_0\
	\MODULE_4:g1:a0:gx:u0:gti_0\
	\MODULE_4:g1:a0:gx:u0:albi_0\
	\MODULE_4:g1:a0:gx:u0:agbi_0\
	\MODULE_4:g1:a0:xneq\
	\MODULE_4:g1:a0:xlt\
	\MODULE_4:g1:a0:xlte\
	\MODULE_4:g1:a0:xgt\
	\MODULE_4:g1:a0:xgte\
	\MODULE_4:lt\
	\MODULE_4:gt\
	\MODULE_4:gte\
	\MODULE_4:lte\
	\MODULE_4:neq\
	\MODULE_5:g1:a0:gx:u0:albi_1\
	\MODULE_5:g1:a0:gx:u0:agbi_1\
	\MODULE_5:g1:a0:gx:u0:lt_0\
	\MODULE_5:g1:a0:gx:u0:gt_0\
	\MODULE_5:g1:a0:gx:u0:lt_1\
	\MODULE_5:g1:a0:gx:u0:gt_1\
	\MODULE_5:g1:a0:gx:u0:lti_0\
	\MODULE_5:g1:a0:gx:u0:gti_0\
	\MODULE_5:g1:a0:gx:u0:albi_0\
	\MODULE_5:g1:a0:gx:u0:agbi_0\
	\MODULE_5:g1:a0:xneq\
	\MODULE_5:g1:a0:xlt\
	\MODULE_5:g1:a0:xlte\
	\MODULE_5:g1:a0:xgt\
	\MODULE_5:g1:a0:xgte\
	\MODULE_5:lt\
	\MODULE_5:gt\
	\MODULE_5:gte\
	\MODULE_5:lte\
	\MODULE_5:neq\
	\MODULE_6:g1:a0:gx:u0:albi_1\
	\MODULE_6:g1:a0:gx:u0:agbi_1\
	\MODULE_6:g1:a0:gx:u0:lt_0\
	\MODULE_6:g1:a0:gx:u0:gt_0\
	\MODULE_6:g1:a0:gx:u0:lt_1\
	\MODULE_6:g1:a0:gx:u0:gt_1\
	\MODULE_6:g1:a0:gx:u0:lti_0\
	\MODULE_6:g1:a0:gx:u0:gti_0\
	\MODULE_6:g1:a0:gx:u0:albi_0\
	\MODULE_6:g1:a0:gx:u0:agbi_0\
	\MODULE_6:g1:a0:xneq\
	\MODULE_6:g1:a0:xlt\
	\MODULE_6:g1:a0:xlte\
	\MODULE_6:g1:a0:xgt\
	\MODULE_6:g1:a0:xgte\
	\MODULE_6:lt\
	\MODULE_6:gt\
	\MODULE_6:gte\
	\MODULE_6:lte\
	\MODULE_6:neq\

    Synthesized names
	\Counter:add_vi_vv_MODGEN_5_31\
	\Counter:add_vi_vv_MODGEN_5_30\
	\Counter:add_vi_vv_MODGEN_5_29\
	\Counter:add_vi_vv_MODGEN_5_28\
	\Counter:add_vi_vv_MODGEN_5_27\
	\Counter:add_vi_vv_MODGEN_5_26\
	\Counter:add_vi_vv_MODGEN_5_25\
	\Counter:add_vi_vv_MODGEN_5_24\
	\Counter:add_vi_vv_MODGEN_5_23\
	\Counter:add_vi_vv_MODGEN_5_22\
	\Counter:add_vi_vv_MODGEN_5_21\
	\Counter:add_vi_vv_MODGEN_5_20\
	\Counter:add_vi_vv_MODGEN_5_19\
	\Counter:add_vi_vv_MODGEN_5_18\
	\Counter:add_vi_vv_MODGEN_5_17\
	\Counter:add_vi_vv_MODGEN_5_16\
	\Counter:add_vi_vv_MODGEN_5_15\
	\Counter:add_vi_vv_MODGEN_5_14\
	\Counter:add_vi_vv_MODGEN_5_13\
	\Counter:add_vi_vv_MODGEN_5_12\
	\Counter:add_vi_vv_MODGEN_5_11\
	\Counter:add_vi_vv_MODGEN_5_10\
	\Counter:add_vi_vv_MODGEN_5_9\
	\Counter:add_vi_vv_MODGEN_5_8\
	\Counter:add_vi_vv_MODGEN_5_7\
	\Counter:add_vi_vv_MODGEN_5_6\
	\Counter:add_vi_vv_MODGEN_5_5\
	\Counter:add_vi_vv_MODGEN_5_4\
	\Counter:add_vi_vv_MODGEN_5_3\
	\Counter:add_vi_vv_MODGEN_5_2\

Deleted 355 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ShiftReg_5:bSR:status_2\ to zero
Aliasing \ShiftReg_5:bSR:status_1\ to zero
Aliasing \ShiftReg_5:bSR:reset\ to zero
Aliasing \ShiftReg_5:bSR:store\ to zero
Aliasing \ShiftReg_6:bSR:status_2\ to zero
Aliasing \ShiftReg_6:bSR:status_1\ to zero
Aliasing \ShiftReg_6:bSR:reset\ to zero
Aliasing \ShiftReg_6:bSR:store\ to zero
Aliasing \ShiftReg_7:bSR:status_2\ to zero
Aliasing \ShiftReg_7:bSR:status_1\ to zero
Aliasing \ShiftReg_7:bSR:reset\ to zero
Aliasing \ShiftReg_7:bSR:store\ to zero
Aliasing \ShiftReg_8:bSR:status_2\ to zero
Aliasing \ShiftReg_8:bSR:status_1\ to zero
Aliasing \ShiftReg_8:bSR:reset\ to zero
Aliasing \ShiftReg_8:bSR:store\ to zero
Aliasing \LUT_1:tmp__LUT_1_ins_0\ to \ShiftReg_5:Net_350\
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing Net_871_6 to zero
Aliasing Net_871_5 to zero
Aliasing Net_871_4 to zero
Aliasing Net_871_3 to zero
Aliasing Net_871_2 to zero
Aliasing Net_871_1 to zero
Aliasing Net_871_0 to one
Aliasing \EN_Channel1:clk\ to zero
Aliasing \EN_Channel1:rst\ to zero
Aliasing tmpOE__Led1_net_0 to one
Aliasing Net_572 to one
Aliasing tmpOE__i_2_net_0 to one
Aliasing tmpOE__Cmod_net_0 to one
Aliasing tmpOE__ButtonSW1_net_0 to one
Aliasing tmpOE__Sar0_net_0 to one
Aliasing \PowerMonitor_1:ADC:soc\ to one
Aliasing \PowerMonitor_1:ADC:Net_7\ to zero
Aliasing \PowerMonitor_1:ADC:Net_8\ to zero
Aliasing \PowerMonitor_1:PGA:Net_37\ to zero
Aliasing \PowerMonitor_1:PGA:Net_40\ to zero
Aliasing \PowerMonitor_1:PGA:Net_38\ to zero
Aliasing \PowerMonitor_1:PGA:Net_39\ to zero
Aliasing \PGA_1:Net_37\ to zero
Aliasing \PGA_1:Net_40\ to zero
Aliasing \PGA_1:Net_38\ to zero
Aliasing \PGA_1:Net_39\ to zero
Aliasing tmpOE__Vout_R1_net_0 to one
Aliasing tmpOE__Sen_net_0 to one
Aliasing tmpOE__Cap1_4_net_0 to one
Aliasing tmpOE__Cap1_3_net_0 to one
Aliasing tmpOE__Cap1_2_net_0 to one
Aliasing tmpOE__Cap1_1_net_0 to one
Aliasing tmpOE__Channel1_net_0 to one
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to one
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to one
Aliasing Net_1847 to one
Aliasing tmpOE__Vout_Ch3_net_0 to one
Aliasing tmpOE__Channel3_net_0 to one
Aliasing tmpOE__Cap2_1_net_0 to one
Aliasing \PGA_CH3:Net_37\ to zero
Aliasing \PGA_CH3:Net_40\ to zero
Aliasing \PGA_CH3:Net_38\ to zero
Aliasing \PGA_CH3:Net_39\ to zero
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:Net_383\ to zero
Aliasing \Sel_Gen:clk\ to zero
Aliasing \Sel_Gen:rst\ to zero
Aliasing \SWReg:status_7\ to zero
Aliasing \SWReg:status_6\ to zero
Aliasing \SWReg:status_5\ to zero
Aliasing \SWReg:status_4\ to zero
Aliasing \SWReg:status_3\ to zero
Aliasing \SWReg:status_2\ to zero
Aliasing \EN_Channel3:clk\ to zero
Aliasing \EN_Channel3:rst\ to zero
Aliasing tmpOE__Cap2_2_net_0 to one
Aliasing tmpOE__Cap2_3_net_0 to one
Aliasing tmpOE__Cap2_4_net_0 to one
Aliasing tmpOE__Channel2_net_0 to one
Aliasing tmpOE__Cap1_5_net_0 to one
Aliasing tmpOE__Cap1_6_net_0 to one
Aliasing tmpOE__Cap1_7_net_0 to one
Aliasing tmpOE__Cap1_8_net_0 to one
Aliasing tmpOE__Vout_R1_1_net_0 to one
Aliasing tmpOE__v_1_net_0 to one
Aliasing tmpOE__i_1_net_0 to one
Aliasing \Counter:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Counter:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Counter:MODIN1_1\ to \SWReg:status_1\
Aliasing \Counter:MODIN1_0\ to \SWReg:status_0\
Aliasing \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__v_2_net_0 to one
Aliasing \EN_Channel2:clk\ to zero
Aliasing \EN_Channel2:rst\ to zero
Aliasing tmpOE__Sar1_net_0 to one
Aliasing tmpOE__Ref1_net_0 to one
Aliasing \PGA_HC2:Net_37\ to zero
Aliasing \PGA_HC2:Net_40\ to zero
Aliasing \PGA_HC2:Net_38\ to zero
Aliasing \PGA_HC2:Net_39\ to zero
Aliasing tmpOE__Ref0_net_0 to one
Aliasing \Keybord_IN:status_3\ to zero
Aliasing \Keybord_IN:status_4\ to zero
Aliasing \Keybord_IN:status_5\ to zero
Aliasing \Keybord_IN:status_6\ to zero
Aliasing \Keybord_IN:status_7\ to zero
Aliasing tmpOE__Out_LL1_net_0 to one
Aliasing tmpOE__Out_LL2_net_0 to one
Aliasing \Keybord_OUT:clk\ to zero
Aliasing \Keybord_OUT:rst\ to zero
Aliasing tmpOE__Men_IN_net_0 to one
Aliasing tmpOE__L1_net_0 to one
Aliasing tmpOE__L2_net_0 to one
Aliasing tmpOE__L3_net_0 to one
Aliasing tmpOE__Power_net_0 to one
Aliasing \Power_In:status_1\ to zero
Aliasing \Power_In:status_2\ to zero
Aliasing \Power_In:status_3\ to zero
Aliasing \Power_In:status_4\ to zero
Aliasing \Power_In:status_5\ to zero
Aliasing \Power_In:status_6\ to zero
Aliasing \Power_In:status_7\ to zero
Aliasing \Menu:status_1\ to zero
Aliasing \Menu:status_2\ to zero
Aliasing \Menu:status_3\ to zero
Aliasing \Menu:status_4\ to zero
Aliasing \Menu:status_5\ to zero
Aliasing \Menu:status_6\ to zero
Aliasing \Menu:status_7\ to zero
Aliasing \Power_OFF:clk\ to zero
Aliasing \Power_OFF:rst\ to zero
Aliasing tmpOE__PowerOFF_net_0 to one
Aliasing tmpOE__GEN_OUT_P_net_0 to one
Aliasing tmpOE__RST_OUT_P_net_0 to one
Aliasing tmpOE__Q_GEN_net_0 to one
Aliasing \MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN4_1 to \SWReg:status_1\
Aliasing MODIN4_0 to \SWReg:status_0\
Aliasing \MODULE_3:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN7_1 to \SWReg:status_1\
Aliasing MODIN7_0 to \SWReg:status_0\
Aliasing \MODULE_4:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN8_1 to \SWReg:status_1\
Aliasing MODIN8_0 to \SWReg:status_0\
Aliasing \MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN10_1 to \SWReg:status_1\
Aliasing MODIN10_0 to \SWReg:status_0\
Aliasing \MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \ShiftReg_6:bSR:load_reg\\D\ to \ShiftReg_5:bSR:load_reg\\D\
Aliasing \ShiftReg_8:bSR:load_reg\\D\ to \ShiftReg_7:bSR:load_reg\\D\
Aliasing cydff_1D to \ShiftReg_7:Net_350\
Aliasing cydff_2D to \LUT_1:tmp__LUT_1_ins_2\
Aliasing AMuxHw_1_Decoder_old_id_1D to \SWReg:status_1\
Aliasing AMuxHw_1_Decoder_old_id_0D to \SWReg:status_0\
Aliasing Mux_CH3_Decoder_old_id_1D to \SWReg:status_1\
Aliasing Mux_CH3_Decoder_old_id_0D to \SWReg:status_0\
Aliasing AMux_CH2_Decoder_old_id_1D to \SWReg:status_1\
Aliasing AMux_CH2_Decoder_old_id_0D to \SWReg:status_0\
Removing Lhs of wire \ShiftReg_5:Net_350\[0] = Net_660[1]
Removing Rhs of wire Net_660[1] = \ShiftReg_6:bSR:so_24_0\[217]
Removing Rhs of wire \ShiftReg_5:bSR:ctrl_clk_enable\[4] = \ShiftReg_5:bSR:control_0\[5]
Removing Lhs of wire \ShiftReg_5:bSR:status_2\[20] = zero[13]
Removing Rhs of wire \ShiftReg_5:bSR:status_0\[21] = \ShiftReg_5:bSR:final_load\[22]
Removing Lhs of wire \ShiftReg_5:bSR:status_1\[23] = zero[13]
Removing Rhs of wire \ShiftReg_5:bSR:status_3\[24] = \ShiftReg_5:bSR:f0_blk_stat_final\[25]
Removing Rhs of wire \ShiftReg_5:bSR:status_3\[24] = \ShiftReg_5:bSR:f0_blk_stat_24_2\[36]
Removing Rhs of wire \ShiftReg_5:bSR:status_4\[26] = \ShiftReg_5:bSR:f0_bus_stat_final\[27]
Removing Rhs of wire \ShiftReg_5:bSR:status_4\[26] = \ShiftReg_5:bSR:f0_bus_stat_24_2\[37]
Removing Rhs of wire \ShiftReg_5:bSR:status_5\[28] = \ShiftReg_5:bSR:f1_blk_stat_final\[29]
Removing Rhs of wire \ShiftReg_5:bSR:status_5\[28] = \ShiftReg_5:bSR:f1_blk_stat_24_2\[38]
Removing Rhs of wire \ShiftReg_5:bSR:status_6\[30] = \ShiftReg_5:bSR:f1_bus_stat_final\[31]
Removing Rhs of wire \ShiftReg_5:bSR:status_6\[30] = \ShiftReg_5:bSR:f1_bus_stat_24_2\[39]
Removing Rhs of wire Net_703[35] = cydff_3[681]
Removing Lhs of wire \ShiftReg_5:bSR:reset\[41] = zero[13]
Removing Lhs of wire \ShiftReg_5:bSR:store\[42] = zero[13]
Removing Rhs of wire Net_667[167] = \ShiftReg_5:bSR:so_24_0\[54]
Removing Lhs of wire \ShiftReg_6:Net_350\[168] = Net_667[167]
Removing Rhs of wire \ShiftReg_6:bSR:ctrl_clk_enable\[171] = \ShiftReg_6:bSR:control_0\[172]
Removing Lhs of wire \ShiftReg_6:bSR:status_2\[184] = zero[13]
Removing Rhs of wire \ShiftReg_6:bSR:status_0\[185] = \ShiftReg_6:bSR:final_load\[186]
Removing Lhs of wire \ShiftReg_6:bSR:status_1\[187] = zero[13]
Removing Rhs of wire \ShiftReg_6:bSR:status_3\[188] = \ShiftReg_6:bSR:f0_blk_stat_final\[189]
Removing Rhs of wire \ShiftReg_6:bSR:status_3\[188] = \ShiftReg_6:bSR:f0_blk_stat_24_2\[199]
Removing Rhs of wire \ShiftReg_6:bSR:status_4\[190] = \ShiftReg_6:bSR:f0_bus_stat_final\[191]
Removing Rhs of wire \ShiftReg_6:bSR:status_4\[190] = \ShiftReg_6:bSR:f0_bus_stat_24_2\[200]
Removing Rhs of wire \ShiftReg_6:bSR:status_5\[192] = \ShiftReg_6:bSR:f1_blk_stat_final\[193]
Removing Rhs of wire \ShiftReg_6:bSR:status_5\[192] = \ShiftReg_6:bSR:f1_blk_stat_24_2\[201]
Removing Rhs of wire \ShiftReg_6:bSR:status_6\[194] = \ShiftReg_6:bSR:f1_bus_stat_final\[195]
Removing Rhs of wire \ShiftReg_6:bSR:status_6\[194] = \ShiftReg_6:bSR:f1_bus_stat_24_2\[202]
Removing Lhs of wire \ShiftReg_6:bSR:reset\[204] = zero[13]
Removing Lhs of wire \ShiftReg_6:bSR:store\[205] = zero[13]
Removing Lhs of wire \ShiftReg_7:Net_350\[330] = Net_697[331]
Removing Rhs of wire Net_697[331] = \LUT_1:tmp__LUT_1_reg_0\[664]
Removing Rhs of wire \ShiftReg_7:bSR:ctrl_clk_enable\[334] = \ShiftReg_7:bSR:control_0\[335]
Removing Lhs of wire \ShiftReg_7:bSR:status_2\[347] = zero[13]
Removing Rhs of wire \ShiftReg_7:bSR:status_0\[348] = \ShiftReg_7:bSR:final_load\[349]
Removing Lhs of wire \ShiftReg_7:bSR:status_1\[350] = zero[13]
Removing Rhs of wire \ShiftReg_7:bSR:status_3\[351] = \ShiftReg_7:bSR:f0_blk_stat_final\[352]
Removing Rhs of wire \ShiftReg_7:bSR:status_3\[351] = \ShiftReg_7:bSR:f0_blk_stat_24_2\[363]
Removing Rhs of wire \ShiftReg_7:bSR:status_4\[353] = \ShiftReg_7:bSR:f0_bus_stat_final\[354]
Removing Rhs of wire \ShiftReg_7:bSR:status_4\[353] = \ShiftReg_7:bSR:f0_bus_stat_24_2\[364]
Removing Rhs of wire \ShiftReg_7:bSR:status_5\[355] = \ShiftReg_7:bSR:f1_blk_stat_final\[356]
Removing Rhs of wire \ShiftReg_7:bSR:status_5\[355] = \ShiftReg_7:bSR:f1_blk_stat_24_2\[365]
Removing Rhs of wire \ShiftReg_7:bSR:status_6\[357] = \ShiftReg_7:bSR:f1_bus_stat_final\[358]
Removing Rhs of wire \ShiftReg_7:bSR:status_6\[357] = \ShiftReg_7:bSR:f1_bus_stat_24_2\[366]
Removing Rhs of wire Net_917[362] = cydff_4[718]
Removing Lhs of wire \ShiftReg_7:bSR:reset\[368] = zero[13]
Removing Lhs of wire \ShiftReg_7:bSR:store\[369] = zero[13]
Removing Rhs of wire Net_679[494] = \ShiftReg_7:bSR:so_24_0\[381]
Removing Lhs of wire \ShiftReg_8:Net_350\[495] = Net_679[494]
Removing Rhs of wire \ShiftReg_8:bSR:ctrl_clk_enable\[498] = \ShiftReg_8:bSR:control_0\[499]
Removing Lhs of wire \ShiftReg_8:bSR:status_2\[511] = zero[13]
Removing Rhs of wire \ShiftReg_8:bSR:status_0\[512] = \ShiftReg_8:bSR:final_load\[513]
Removing Lhs of wire \ShiftReg_8:bSR:status_1\[514] = zero[13]
Removing Rhs of wire \ShiftReg_8:bSR:status_3\[515] = \ShiftReg_8:bSR:f0_blk_stat_final\[516]
Removing Rhs of wire \ShiftReg_8:bSR:status_3\[515] = \ShiftReg_8:bSR:f0_blk_stat_24_2\[526]
Removing Rhs of wire \ShiftReg_8:bSR:status_4\[517] = \ShiftReg_8:bSR:f0_bus_stat_final\[518]
Removing Rhs of wire \ShiftReg_8:bSR:status_4\[517] = \ShiftReg_8:bSR:f0_bus_stat_24_2\[527]
Removing Rhs of wire \ShiftReg_8:bSR:status_5\[519] = \ShiftReg_8:bSR:f1_blk_stat_final\[520]
Removing Rhs of wire \ShiftReg_8:bSR:status_5\[519] = \ShiftReg_8:bSR:f1_blk_stat_24_2\[528]
Removing Rhs of wire \ShiftReg_8:bSR:status_6\[521] = \ShiftReg_8:bSR:f1_bus_stat_final\[522]
Removing Rhs of wire \ShiftReg_8:bSR:status_6\[521] = \ShiftReg_8:bSR:f1_bus_stat_24_2\[529]
Removing Lhs of wire \ShiftReg_8:bSR:reset\[531] = zero[13]
Removing Lhs of wire \ShiftReg_8:bSR:store\[532] = zero[13]
Removing Rhs of wire Net_698[657] = \ShiftReg_8:bSR:so_24_0\[544]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_2\[658] = Net_686[659]
Removing Rhs of wire Net_686[659] = \LUT_1:tmp__LUT_1_reg_1\[663]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[660] = Net_698[657]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[661] = Net_660[1]
Removing Lhs of wire Gen_ext_Channel1[668] = cydff_1[667]
Removing Lhs of wire Gen_RST_Channel1[671] = cydff_2[670]
Removing Rhs of wire Net_860[682] = \Control_Reg_1:control_out_0\[687]
Removing Rhs of wire Net_860[682] = \Control_Reg_1:control_0\[710]
Removing Rhs of wire Net_896[683] = cmp_vv_vv_MODGEN_1[684]
Removing Rhs of wire Net_896[683] = \MODULE_2:g1:a0:xeq\[2217]
Removing Rhs of wire Net_896[683] = \MODULE_2:g1:a0:gx:u0:aeqb_1\[2184]
Removing Lhs of wire \Control_Reg_1:clk\[685] = zero[13]
Removing Lhs of wire \Control_Reg_1:rst\[686] = zero[13]
Removing Rhs of wire Net_914[688] = \Control_Reg_1:control_out_1\[689]
Removing Rhs of wire Net_914[688] = \Control_Reg_1:control_1\[709]
Removing Lhs of wire Net_871_6[711] = zero[13]
Removing Lhs of wire Net_871_5[712] = zero[13]
Removing Lhs of wire Net_871_4[713] = zero[13]
Removing Lhs of wire Net_871_3[714] = zero[13]
Removing Lhs of wire Net_871_2[715] = zero[13]
Removing Lhs of wire Net_871_1[716] = zero[13]
Removing Lhs of wire Net_871_0[717] = one[10]
Removing Lhs of wire \EN_Channel1:clk\[722] = zero[13]
Removing Lhs of wire \EN_Channel1:rst\[723] = zero[13]
Removing Rhs of wire EN[724] = \EN_Channel1:control_out_0\[725]
Removing Rhs of wire EN[724] = \EN_Channel1:control_0\[748]
Removing Lhs of wire tmpOE__Led1_net_0[751] = one[10]
Removing Lhs of wire Net_572[752] = one[10]
Removing Lhs of wire AMuxHw_1_Decoder_enable[757] = EN[724]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[759] = \MODULE_3:g1:a0:xeq\[2261]
Removing Lhs of wire tmpOE__i_2_net_0[776] = one[10]
Removing Lhs of wire tmpOE__Cmod_net_0[783] = one[10]
Removing Lhs of wire tmpOE__ButtonSW1_net_0[790] = one[10]
Removing Lhs of wire tmpOE__Sar0_net_0[796] = one[10]
Removing Rhs of wire \PowerMonitor_1:ADC:aclock\[866] = \PowerMonitor_1:ADC:Net_478\[902]
Removing Rhs of wire \PowerMonitor_1:ADC:mod_dat_3\[867] = \PowerMonitor_1:ADC:Net_471_3\[903]
Removing Rhs of wire \PowerMonitor_1:ADC:mod_dat_2\[868] = \PowerMonitor_1:ADC:Net_471_2\[904]
Removing Rhs of wire \PowerMonitor_1:ADC:mod_dat_1\[869] = \PowerMonitor_1:ADC:Net_471_1\[905]
Removing Rhs of wire \PowerMonitor_1:ADC:mod_dat_0\[870] = \PowerMonitor_1:ADC:Net_471_0\[906]
Removing Lhs of wire \PowerMonitor_1:ADC:soc\[871] = one[10]
Removing Lhs of wire \PowerMonitor_1:ADC:Net_488\[878] = \PowerMonitor_1:ADC:Net_40\[877]
Removing Lhs of wire \PowerMonitor_1:ADC:Net_7\[899] = zero[13]
Removing Lhs of wire \PowerMonitor_1:ADC:Net_8\[900] = zero[13]
Removing Lhs of wire \PowerMonitor_1:PGA:Net_37\[963] = zero[13]
Removing Lhs of wire \PowerMonitor_1:PGA:Net_40\[964] = zero[13]
Removing Lhs of wire \PowerMonitor_1:PGA:Net_38\[965] = zero[13]
Removing Lhs of wire \PowerMonitor_1:PGA:Net_39\[966] = zero[13]
Removing Lhs of wire \PGA_1:Net_37\[1261] = zero[13]
Removing Lhs of wire \PGA_1:Net_40\[1262] = zero[13]
Removing Lhs of wire \PGA_1:Net_38\[1263] = zero[13]
Removing Lhs of wire \PGA_1:Net_39\[1264] = zero[13]
Removing Lhs of wire tmpOE__Vout_R1_net_0[1271] = one[10]
Removing Lhs of wire tmpOE__Sen_net_0[1278] = one[10]
Removing Lhs of wire tmpOE__Cap1_4_net_0[1295] = one[10]
Removing Lhs of wire tmpOE__Cap1_3_net_0[1301] = one[10]
Removing Lhs of wire tmpOE__Cap1_2_net_0[1307] = one[10]
Removing Lhs of wire tmpOE__Cap1_1_net_0[1313] = one[10]
Removing Lhs of wire tmpOE__Channel1_net_0[1319] = one[10]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[1334] = one[10]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[1341] = one[10]
Removing Lhs of wire Net_1847[1394] = one[10]
Removing Lhs of wire tmpOE__Vout_Ch3_net_0[1403] = one[10]
Removing Lhs of wire tmpOE__Channel3_net_0[1419] = one[10]
Removing Lhs of wire tmpOE__Cap2_1_net_0[1426] = one[10]
Removing Lhs of wire \PGA_CH3:Net_37\[1444] = zero[13]
Removing Lhs of wire \PGA_CH3:Net_40\[1445] = zero[13]
Removing Lhs of wire \PGA_CH3:Net_38\[1446] = zero[13]
Removing Lhs of wire \PGA_CH3:Net_39\[1447] = zero[13]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[1466] = zero[13]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[1467] = zero[13]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[1468] = zero[13]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[1469] = zero[13]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[1470] = zero[13]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[1471] = zero[13]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[1472] = zero[13]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[1473] = zero[13]
Removing Rhs of wire \ADC_SAR_1:Net_188\[1477] = \ADC_SAR_1:Net_221\[1478]
Removing Lhs of wire \ADC_SAR_1:Net_383\[1509] = zero[13]
Removing Rhs of wire Net_1849[1510] = cmp_vv_vv_MODGEN_3[1548]
Removing Rhs of wire Net_1849[1510] = \MODULE_4:g1:a0:xeq\[2305]
Removing Rhs of wire Net_1849[1510] = \MODULE_4:g1:a0:gx:u0:aeqb_1\[2294]
Removing Lhs of wire \Sel_Gen:clk\[1512] = zero[13]
Removing Lhs of wire \Sel_Gen:rst\[1513] = zero[13]
Removing Rhs of wire Net_1848_1[1526] = \Sel_Gen:control_out_1\[1527]
Removing Rhs of wire Net_1848_1[1526] = \Sel_Gen:control_1\[1537]
Removing Rhs of wire Net_1848_0[1528] = \Sel_Gen:control_out_0\[1529]
Removing Rhs of wire Net_1848_0[1528] = \Sel_Gen:control_0\[1538]
Removing Lhs of wire \SWReg:status_7\[1539] = zero[13]
Removing Lhs of wire \SWReg:status_6\[1540] = zero[13]
Removing Lhs of wire \SWReg:status_5\[1541] = zero[13]
Removing Lhs of wire \SWReg:status_4\[1542] = zero[13]
Removing Lhs of wire \SWReg:status_3\[1543] = zero[13]
Removing Lhs of wire \SWReg:status_2\[1544] = zero[13]
Removing Lhs of wire \SWReg:status_1\[1545] = CNT_1[762]
Removing Lhs of wire \SWReg:status_0\[1546] = CNT_0[764]
Removing Lhs of wire \EN_Channel3:clk\[1552] = zero[13]
Removing Lhs of wire \EN_Channel3:rst\[1553] = zero[13]
Removing Rhs of wire EN3[1554] = \EN_Channel3:control_out_0\[1555]
Removing Rhs of wire EN3[1554] = \EN_Channel3:control_0\[1578]
Removing Lhs of wire Mux_CH3_Decoder_enable[1579] = EN3[1554]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[1581] = \MODULE_5:g1:a0:xeq\[2349]
Removing Lhs of wire tmpOE__Cap2_2_net_0[1595] = one[10]
Removing Lhs of wire tmpOE__Cap2_3_net_0[1601] = one[10]
Removing Lhs of wire tmpOE__Cap2_4_net_0[1607] = one[10]
Removing Lhs of wire tmpOE__Channel2_net_0[1613] = one[10]
Removing Lhs of wire tmpOE__Cap1_5_net_0[1620] = one[10]
Removing Lhs of wire tmpOE__Cap1_6_net_0[1627] = one[10]
Removing Lhs of wire tmpOE__Cap1_7_net_0[1634] = one[10]
Removing Lhs of wire tmpOE__Cap1_8_net_0[1641] = one[10]
Removing Lhs of wire tmpOE__Vout_R1_1_net_0[1658] = one[10]
Removing Lhs of wire tmpOE__v_1_net_0[1667] = one[10]
Removing Lhs of wire tmpOE__i_1_net_0[1675] = one[10]
Removing Lhs of wire \Counter:add_vi_vv_MODGEN_5_1\[1680] = \Counter:MODULE_1:g2:a0:s_1\[1840]
Removing Lhs of wire \Counter:add_vi_vv_MODGEN_5_0\[1681] = \Counter:MODULE_1:g2:a0:s_0\[1841]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_23\[1722] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_22\[1723] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_21\[1724] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_20\[1725] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_19\[1726] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_18\[1727] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_17\[1728] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_16\[1729] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_15\[1730] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_14\[1731] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_13\[1732] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_12\[1733] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_11\[1734] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_10\[1735] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_9\[1736] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_8\[1737] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_7\[1738] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_6\[1739] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_5\[1740] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_4\[1741] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_3\[1742] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_2\[1743] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_1\[1744] = CNT_1[762]
Removing Lhs of wire \Counter:MODIN1_1\[1745] = CNT_1[762]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:a_0\[1746] = CNT_0[764]
Removing Lhs of wire \Counter:MODIN1_0\[1747] = CNT_0[764]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1879] = one[10]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1880] = one[10]
Removing Lhs of wire tmpOE__v_2_net_0[1883] = one[10]
Removing Lhs of wire \EN_Channel2:clk\[1889] = zero[13]
Removing Lhs of wire \EN_Channel2:rst\[1890] = zero[13]
Removing Rhs of wire EN2[1891] = \EN_Channel2:control_out_0\[1892]
Removing Rhs of wire EN2[1891] = \EN_Channel2:control_0\[1915]
Removing Lhs of wire AMux_CH2_Decoder_enable[1921] = EN2[1891]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[1923] = \MODULE_6:g1:a0:xeq\[2393]
Removing Lhs of wire tmpOE__Sar1_net_0[1932] = one[10]
Removing Lhs of wire tmpOE__Ref1_net_0[1939] = one[10]
Removing Lhs of wire \PGA_HC2:Net_37\[1947] = zero[13]
Removing Lhs of wire \PGA_HC2:Net_40\[1948] = zero[13]
Removing Lhs of wire \PGA_HC2:Net_38\[1949] = zero[13]
Removing Lhs of wire \PGA_HC2:Net_39\[1950] = zero[13]
Removing Lhs of wire tmpOE__Ref0_net_0[1956] = one[10]
Removing Lhs of wire \Keybord_IN:status_0\[1962] = Net_2714[1963]
Removing Lhs of wire \Keybord_IN:status_1\[1964] = Net_2715[1965]
Removing Lhs of wire \Keybord_IN:status_2\[1966] = Net_2661[1967]
Removing Lhs of wire \Keybord_IN:status_3\[1968] = zero[13]
Removing Lhs of wire \Keybord_IN:status_4\[1969] = zero[13]
Removing Lhs of wire \Keybord_IN:status_5\[1970] = zero[13]
Removing Lhs of wire \Keybord_IN:status_6\[1971] = zero[13]
Removing Lhs of wire \Keybord_IN:status_7\[1972] = zero[13]
Removing Lhs of wire tmpOE__Out_LL1_net_0[1976] = one[10]
Removing Rhs of wire Net_2655[1977] = \Keybord_OUT:control_out_0\[1991]
Removing Rhs of wire Net_2655[1977] = \Keybord_OUT:control_0\[2013]
Removing Lhs of wire tmpOE__Out_LL2_net_0[1983] = one[10]
Removing Rhs of wire Net_2663[1984] = \Keybord_OUT:control_out_1\[1992]
Removing Rhs of wire Net_2663[1984] = \Keybord_OUT:control_1\[2012]
Removing Lhs of wire \Keybord_OUT:clk\[1989] = zero[13]
Removing Lhs of wire \Keybord_OUT:rst\[1990] = zero[13]
Removing Lhs of wire tmpOE__Men_IN_net_0[2015] = one[10]
Removing Lhs of wire tmpOE__L1_net_0[2021] = one[10]
Removing Lhs of wire tmpOE__L2_net_0[2026] = one[10]
Removing Lhs of wire tmpOE__L3_net_0[2031] = one[10]
Removing Lhs of wire tmpOE__Power_net_0[2036] = one[10]
Removing Lhs of wire \Power_In:status_0\[2041] = Net_2662[2037]
Removing Lhs of wire \Power_In:status_1\[2042] = zero[13]
Removing Lhs of wire \Power_In:status_2\[2043] = zero[13]
Removing Lhs of wire \Power_In:status_3\[2044] = zero[13]
Removing Lhs of wire \Power_In:status_4\[2045] = zero[13]
Removing Lhs of wire \Power_In:status_5\[2046] = zero[13]
Removing Lhs of wire \Power_In:status_6\[2047] = zero[13]
Removing Lhs of wire \Power_In:status_7\[2048] = zero[13]
Removing Lhs of wire \Menu:status_0\[2050] = Net_2658[2016]
Removing Lhs of wire \Menu:status_1\[2051] = zero[13]
Removing Lhs of wire \Menu:status_2\[2052] = zero[13]
Removing Lhs of wire \Menu:status_3\[2053] = zero[13]
Removing Lhs of wire \Menu:status_4\[2054] = zero[13]
Removing Lhs of wire \Menu:status_5\[2055] = zero[13]
Removing Lhs of wire \Menu:status_6\[2056] = zero[13]
Removing Lhs of wire \Menu:status_7\[2057] = zero[13]
Removing Lhs of wire \Power_OFF:clk\[2060] = zero[13]
Removing Lhs of wire \Power_OFF:rst\[2061] = zero[13]
Removing Rhs of wire Net_2777[2062] = \Power_OFF:control_out_0\[2063]
Removing Rhs of wire Net_2777[2062] = \Power_OFF:control_0\[2086]
Removing Lhs of wire tmpOE__PowerOFF_net_0[2088] = one[10]
Removing Lhs of wire tmpOE__GEN_OUT_P_net_0[2094] = one[10]
Removing Lhs of wire tmpOE__RST_OUT_P_net_0[2100] = one[10]
Removing Lhs of wire tmpOE__Q_GEN_net_0[2106] = one[10]
Removing Lhs of wire \MODULE_2:g1:a0:newa_6\[2112] = MODIN2_6[2113]
Removing Lhs of wire MODIN2_6[2113] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_5\[2114] = MODIN2_5[2115]
Removing Lhs of wire MODIN2_5[2115] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_4\[2116] = MODIN2_4[2117]
Removing Lhs of wire MODIN2_4[2117] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_3\[2118] = MODIN2_3[2119]
Removing Lhs of wire MODIN2_3[2119] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_2\[2120] = MODIN2_2[2121]
Removing Lhs of wire MODIN2_2[2121] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_1\[2122] = MODIN2_1[2123]
Removing Lhs of wire MODIN2_1[2123] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_0\[2124] = MODIN2_0[2125]
Removing Lhs of wire MODIN2_0[2125] = one[10]
Removing Lhs of wire \MODULE_2:g1:a0:newb_6\[2126] = MODIN3_6[2127]
Removing Lhs of wire MODIN3_6[2127] = Net_872_6[673]
Removing Lhs of wire \MODULE_2:g1:a0:newb_5\[2128] = MODIN3_5[2129]
Removing Lhs of wire MODIN3_5[2129] = Net_872_5[674]
Removing Lhs of wire \MODULE_2:g1:a0:newb_4\[2130] = MODIN3_4[2131]
Removing Lhs of wire MODIN3_4[2131] = Net_872_4[675]
Removing Lhs of wire \MODULE_2:g1:a0:newb_3\[2132] = MODIN3_3[2133]
Removing Lhs of wire MODIN3_3[2133] = Net_872_3[676]
Removing Lhs of wire \MODULE_2:g1:a0:newb_2\[2134] = MODIN3_2[2135]
Removing Lhs of wire MODIN3_2[2135] = Net_872_2[677]
Removing Lhs of wire \MODULE_2:g1:a0:newb_1\[2136] = MODIN3_1[2137]
Removing Lhs of wire MODIN3_1[2137] = Net_872_1[678]
Removing Lhs of wire \MODULE_2:g1:a0:newb_0\[2138] = MODIN3_0[2139]
Removing Lhs of wire MODIN3_0[2139] = Net_872_0[679]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_6\[2140] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_5\[2141] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_4\[2142] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_3\[2143] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_2\[2144] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_1\[2145] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_0\[2146] = one[10]
Removing Lhs of wire \MODULE_2:g1:a0:datab_6\[2147] = Net_872_6[673]
Removing Lhs of wire \MODULE_2:g1:a0:datab_5\[2148] = Net_872_5[674]
Removing Lhs of wire \MODULE_2:g1:a0:datab_4\[2149] = Net_872_4[675]
Removing Lhs of wire \MODULE_2:g1:a0:datab_3\[2150] = Net_872_3[676]
Removing Lhs of wire \MODULE_2:g1:a0:datab_2\[2151] = Net_872_2[677]
Removing Lhs of wire \MODULE_2:g1:a0:datab_1\[2152] = Net_872_1[678]
Removing Lhs of wire \MODULE_2:g1:a0:datab_0\[2153] = Net_872_0[679]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_6\[2154] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_5\[2155] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_4\[2156] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_3\[2157] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_2\[2158] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_1\[2159] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_0\[2160] = one[10]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_6\[2161] = Net_872_6[673]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_5\[2162] = Net_872_5[674]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_4\[2163] = Net_872_4[675]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_3\[2164] = Net_872_3[676]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_2\[2165] = Net_872_2[677]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_1\[2166] = Net_872_1[678]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_0\[2167] = Net_872_0[679]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:aeqb_0\[2175] = one[10]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eq_0\[2176] = \MODULE_2:g1:a0:gx:u0:xnor_array_0\[2174]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eqi_0\[2183] = \MODULE_2:g1:a0:gx:u0:eq_6\[2182]
Removing Lhs of wire \MODULE_3:g1:a0:newa_1\[2228] = CNT_1[762]
Removing Lhs of wire MODIN4_1[2229] = CNT_1[762]
Removing Lhs of wire \MODULE_3:g1:a0:newa_0\[2230] = CNT_0[764]
Removing Lhs of wire MODIN4_0[2231] = CNT_0[764]
Removing Lhs of wire \MODULE_3:g1:a0:newb_1\[2232] = MODIN5_1[2233]
Removing Lhs of wire MODIN5_1[2233] = AMuxHw_1_Decoder_old_id_1[761]
Removing Lhs of wire \MODULE_3:g1:a0:newb_0\[2234] = MODIN5_0[2235]
Removing Lhs of wire MODIN5_0[2235] = AMuxHw_1_Decoder_old_id_0[763]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_1\[2236] = CNT_1[762]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_0\[2237] = CNT_0[764]
Removing Lhs of wire \MODULE_3:g1:a0:datab_1\[2238] = AMuxHw_1_Decoder_old_id_1[761]
Removing Lhs of wire \MODULE_3:g1:a0:datab_0\[2239] = AMuxHw_1_Decoder_old_id_0[763]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_1\[2240] = CNT_1[762]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_0\[2241] = CNT_0[764]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_1\[2242] = AMuxHw_1_Decoder_old_id_1[761]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_0\[2243] = AMuxHw_1_Decoder_old_id_0[763]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:aeqb_0\[2246] = one[10]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eq_0\[2247] = \MODULE_3:g1:a0:gx:u0:xnor_array_0\[2245]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eqi_0\[2249] = \MODULE_3:g1:a0:gx:u0:eq_1\[2248]
Removing Rhs of wire \MODULE_3:g1:a0:xeq\[2261] = \MODULE_3:g1:a0:gx:u0:aeqb_1\[2250]
Removing Lhs of wire \MODULE_4:g1:a0:newa_1\[2272] = MODIN6_1[2273]
Removing Lhs of wire MODIN6_1[2273] = Net_1848_1[1526]
Removing Lhs of wire \MODULE_4:g1:a0:newa_0\[2274] = MODIN6_0[2275]
Removing Lhs of wire MODIN6_0[2275] = Net_1848_0[1528]
Removing Lhs of wire \MODULE_4:g1:a0:newb_1\[2276] = CNT_1[762]
Removing Lhs of wire MODIN7_1[2277] = CNT_1[762]
Removing Lhs of wire \MODULE_4:g1:a0:newb_0\[2278] = CNT_0[764]
Removing Lhs of wire MODIN7_0[2279] = CNT_0[764]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_1\[2280] = Net_1848_1[1526]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_0\[2281] = Net_1848_0[1528]
Removing Lhs of wire \MODULE_4:g1:a0:datab_1\[2282] = CNT_1[762]
Removing Lhs of wire \MODULE_4:g1:a0:datab_0\[2283] = CNT_0[764]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_1\[2284] = Net_1848_1[1526]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_0\[2285] = Net_1848_0[1528]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_1\[2286] = CNT_1[762]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_0\[2287] = CNT_0[764]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:aeqb_0\[2290] = one[10]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eq_0\[2291] = \MODULE_4:g1:a0:gx:u0:xnor_array_0\[2289]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eqi_0\[2293] = \MODULE_4:g1:a0:gx:u0:eq_1\[2292]
Removing Lhs of wire \MODULE_5:g1:a0:newa_1\[2316] = CNT_1[762]
Removing Lhs of wire MODIN8_1[2317] = CNT_1[762]
Removing Lhs of wire \MODULE_5:g1:a0:newa_0\[2318] = CNT_0[764]
Removing Lhs of wire MODIN8_0[2319] = CNT_0[764]
Removing Lhs of wire \MODULE_5:g1:a0:newb_1\[2320] = MODIN9_1[2321]
Removing Lhs of wire MODIN9_1[2321] = Mux_CH3_Decoder_old_id_1[1583]
Removing Lhs of wire \MODULE_5:g1:a0:newb_0\[2322] = MODIN9_0[2323]
Removing Lhs of wire MODIN9_0[2323] = Mux_CH3_Decoder_old_id_0[1584]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_1\[2324] = CNT_1[762]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_0\[2325] = CNT_0[764]
Removing Lhs of wire \MODULE_5:g1:a0:datab_1\[2326] = Mux_CH3_Decoder_old_id_1[1583]
Removing Lhs of wire \MODULE_5:g1:a0:datab_0\[2327] = Mux_CH3_Decoder_old_id_0[1584]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_1\[2328] = CNT_1[762]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_0\[2329] = CNT_0[764]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_1\[2330] = Mux_CH3_Decoder_old_id_1[1583]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_0\[2331] = Mux_CH3_Decoder_old_id_0[1584]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:aeqb_0\[2334] = one[10]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eq_0\[2335] = \MODULE_5:g1:a0:gx:u0:xnor_array_0\[2333]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eqi_0\[2337] = \MODULE_5:g1:a0:gx:u0:eq_1\[2336]
Removing Rhs of wire \MODULE_5:g1:a0:xeq\[2349] = \MODULE_5:g1:a0:gx:u0:aeqb_1\[2338]
Removing Lhs of wire \MODULE_6:g1:a0:newa_1\[2360] = CNT_1[762]
Removing Lhs of wire MODIN10_1[2361] = CNT_1[762]
Removing Lhs of wire \MODULE_6:g1:a0:newa_0\[2362] = CNT_0[764]
Removing Lhs of wire MODIN10_0[2363] = CNT_0[764]
Removing Lhs of wire \MODULE_6:g1:a0:newb_1\[2364] = MODIN11_1[2365]
Removing Lhs of wire MODIN11_1[2365] = AMux_CH2_Decoder_old_id_1[1924]
Removing Lhs of wire \MODULE_6:g1:a0:newb_0\[2366] = MODIN11_0[2367]
Removing Lhs of wire MODIN11_0[2367] = AMux_CH2_Decoder_old_id_0[1925]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_1\[2368] = CNT_1[762]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_0\[2369] = CNT_0[764]
Removing Lhs of wire \MODULE_6:g1:a0:datab_1\[2370] = AMux_CH2_Decoder_old_id_1[1924]
Removing Lhs of wire \MODULE_6:g1:a0:datab_0\[2371] = AMux_CH2_Decoder_old_id_0[1925]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_1\[2372] = CNT_1[762]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_0\[2373] = CNT_0[764]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_1\[2374] = AMux_CH2_Decoder_old_id_1[1924]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_0\[2375] = AMux_CH2_Decoder_old_id_0[1925]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:aeqb_0\[2378] = one[10]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_0\[2379] = \MODULE_6:g1:a0:gx:u0:xnor_array_0\[2377]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eqi_0\[2381] = \MODULE_6:g1:a0:gx:u0:eq_1\[2380]
Removing Rhs of wire \MODULE_6:g1:a0:xeq\[2393] = \MODULE_6:g1:a0:gx:u0:aeqb_1\[2382]
Removing Lhs of wire \ShiftReg_5:bSR:load_reg\\D\[2404] = Net_703[35]
Removing Lhs of wire \ShiftReg_6:bSR:load_reg\\D\[2405] = Net_703[35]
Removing Lhs of wire \ShiftReg_7:bSR:load_reg\\D\[2406] = Net_917[362]
Removing Lhs of wire \ShiftReg_8:bSR:load_reg\\D\[2407] = Net_917[362]
Removing Lhs of wire cydff_1D[2410] = Net_697[331]
Removing Lhs of wire cydff_2D[2411] = Net_686[659]
Removing Lhs of wire cydff_3D[2412] = Net_860[682]
Removing Lhs of wire cydff_4D[2413] = Net_914[688]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_1D[2414] = CNT_1[762]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_0D[2416] = CNT_0[764]
Removing Lhs of wire \PowerMonitor_1:B_PowerMonitor:control1_reg_2\\D\[2422] = \PowerMonitor_1:B_PowerMonitor:control1_2\[813]
Removing Lhs of wire \PowerMonitor_1:B_PowerMonitor:eocReg\\D\[2423] = \PowerMonitor_1:B_PowerMonitor:eocSig\[819]
Removing Lhs of wire Mux_CH3_Decoder_old_id_1D[2424] = CNT_1[762]
Removing Lhs of wire Mux_CH3_Decoder_old_id_0D[2425] = CNT_0[764]
Removing Lhs of wire AMux_CH2_Decoder_old_id_1D[2430] = CNT_1[762]
Removing Lhs of wire AMux_CH2_Decoder_old_id_0D[2431] = CNT_0[764]

------------------------------------------------------
Aliased 0 equations, 422 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1870' (cost = 0):
Net_1870 <= (not cydff_1);

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (CNT_0);

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:s_0\' (cost = 0):
\Counter:MODULE_1:g2:a0:s_0\ <= (not CNT_0);

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((CNT_1 and CNT_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_6\ <= (not Net_872_6);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= (not Net_872_5);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= (not Net_872_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_3\ <= (not Net_872_3);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= (not Net_872_2);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= (not Net_872_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= (Net_872_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_3\ <= ((not Net_872_3 and not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_4\ <= ((not Net_872_4 and not Net_872_3 and not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_5\ <= ((not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_3\ <= (Net_872_3);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:lt_4\ <= (Net_872_3
	OR Net_872_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_0\ <= (not Net_872_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_1\ <= (Net_872_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:gt_1\ <= ((not Net_872_1 and not Net_872_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not AMuxHw_1_Decoder_old_id_1 and not CNT_1)
	OR (AMuxHw_1_Decoder_old_id_1 and CNT_1));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not AMuxHw_1_Decoder_old_id_0 and not CNT_0)
	OR (AMuxHw_1_Decoder_old_id_0 and CNT_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_3:g1:a0:gx:u0:eq_1\ <= ((not AMuxHw_1_Decoder_old_id_1 and not CNT_1 and not AMuxHw_1_Decoder_old_id_0 and not CNT_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not CNT_1 and AMuxHw_1_Decoder_old_id_0 and CNT_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not CNT_0 and AMuxHw_1_Decoder_old_id_1 and CNT_1)
	OR (AMuxHw_1_Decoder_old_id_1 and CNT_1 and AMuxHw_1_Decoder_old_id_0 and CNT_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not CNT_1 and not Net_1848_1)
	OR (CNT_1 and Net_1848_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not CNT_0 and not Net_1848_0)
	OR (CNT_0 and Net_1848_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= ((not CNT_1 and not Mux_CH3_Decoder_old_id_1)
	OR (CNT_1 and Mux_CH3_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not CNT_0 and not Mux_CH3_Decoder_old_id_0)
	OR (CNT_0 and Mux_CH3_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_5:g1:a0:gx:u0:eq_1\ <= ((not CNT_1 and not CNT_0 and not Mux_CH3_Decoder_old_id_1 and not Mux_CH3_Decoder_old_id_0)
	OR (not CNT_1 and not Mux_CH3_Decoder_old_id_1 and CNT_0 and Mux_CH3_Decoder_old_id_0)
	OR (not CNT_0 and not Mux_CH3_Decoder_old_id_0 and CNT_1 and Mux_CH3_Decoder_old_id_1)
	OR (CNT_1 and CNT_0 and Mux_CH3_Decoder_old_id_1 and Mux_CH3_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not CNT_1 and not AMux_CH2_Decoder_old_id_1)
	OR (CNT_1 and AMux_CH2_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not CNT_0 and not AMux_CH2_Decoder_old_id_0)
	OR (CNT_0 and AMux_CH2_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not CNT_1 and not CNT_0 and not AMux_CH2_Decoder_old_id_1 and not AMux_CH2_Decoder_old_id_0)
	OR (not CNT_1 and not AMux_CH2_Decoder_old_id_1 and CNT_0 and AMux_CH2_Decoder_old_id_0)
	OR (not CNT_0 and not AMux_CH2_Decoder_old_id_0 and CNT_1 and AMux_CH2_Decoder_old_id_1)
	OR (CNT_1 and CNT_0 and AMux_CH2_Decoder_old_id_1 and AMux_CH2_Decoder_old_id_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_6\ <= ((not Net_872_6 and not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:xeq\' (cost = 4):
\MODULE_3:g1:a0:xeq\ <= ((not AMuxHw_1_Decoder_old_id_1 and not CNT_1 and not AMuxHw_1_Decoder_old_id_0 and not CNT_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not CNT_1 and AMuxHw_1_Decoder_old_id_0 and CNT_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not CNT_0 and AMuxHw_1_Decoder_old_id_1 and CNT_1)
	OR (AMuxHw_1_Decoder_old_id_1 and CNT_1 and AMuxHw_1_Decoder_old_id_0 and CNT_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:eq_1\ <= ((not CNT_1 and not CNT_0 and not Net_1848_1 and not Net_1848_0)
	OR (not CNT_1 and not Net_1848_1 and CNT_0 and Net_1848_0)
	OR (not CNT_0 and not Net_1848_0 and CNT_1 and Net_1848_1)
	OR (CNT_1 and CNT_0 and Net_1848_1 and Net_1848_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:xeq\' (cost = 4):
\MODULE_5:g1:a0:xeq\ <= ((not CNT_1 and not CNT_0 and not Mux_CH3_Decoder_old_id_1 and not Mux_CH3_Decoder_old_id_0)
	OR (not CNT_1 and not Mux_CH3_Decoder_old_id_1 and CNT_0 and Mux_CH3_Decoder_old_id_0)
	OR (not CNT_0 and not Mux_CH3_Decoder_old_id_0 and CNT_1 and Mux_CH3_Decoder_old_id_1)
	OR (CNT_1 and CNT_0 and Mux_CH3_Decoder_old_id_1 and Mux_CH3_Decoder_old_id_0));

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:s_1\' (cost = 2):
\Counter:MODULE_1:g2:a0:s_1\ <= ((not CNT_0 and CNT_1)
	OR (not CNT_1 and CNT_0));

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:xeq\' (cost = 4):
\MODULE_6:g1:a0:xeq\ <= ((not CNT_1 and not CNT_0 and not AMux_CH2_Decoder_old_id_1 and not AMux_CH2_Decoder_old_id_0)
	OR (not CNT_1 and not AMux_CH2_Decoder_old_id_1 and CNT_0 and AMux_CH2_Decoder_old_id_0)
	OR (not CNT_0 and not AMux_CH2_Decoder_old_id_0 and CNT_1 and AMux_CH2_Decoder_old_id_1)
	OR (CNT_1 and CNT_0 and AMux_CH2_Decoder_old_id_1 and AMux_CH2_Decoder_old_id_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_896' (cost = 1):
Net_896 <= ((not Net_872_6 and not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for 'AMuxHw_1_Decoder_is_active' (cost = 64):
AMuxHw_1_Decoder_is_active <= ((not AMuxHw_1_Decoder_old_id_1 and not CNT_1 and not AMuxHw_1_Decoder_old_id_0 and not CNT_0 and EN)
	OR (not AMuxHw_1_Decoder_old_id_1 and not CNT_1 and EN and AMuxHw_1_Decoder_old_id_0 and CNT_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not CNT_0 and EN and AMuxHw_1_Decoder_old_id_1 and CNT_1)
	OR (EN and AMuxHw_1_Decoder_old_id_1 and CNT_1 and AMuxHw_1_Decoder_old_id_0 and CNT_0));

Note:  Expanding virtual equation for 'Net_1849' (cost = 4):
Net_1849 <= ((not CNT_1 and not CNT_0 and not Net_1848_1 and not Net_1848_0)
	OR (not CNT_1 and not Net_1848_1 and CNT_0 and Net_1848_0)
	OR (not CNT_0 and not Net_1848_0 and CNT_1 and Net_1848_1)
	OR (CNT_1 and CNT_0 and Net_1848_1 and Net_1848_0));

Note:  Expanding virtual equation for 'Mux_CH3_Decoder_is_active' (cost = 64):
Mux_CH3_Decoder_is_active <= ((not CNT_1 and not CNT_0 and not Mux_CH3_Decoder_old_id_1 and not Mux_CH3_Decoder_old_id_0 and EN3)
	OR (not CNT_1 and not Mux_CH3_Decoder_old_id_1 and CNT_0 and EN3 and Mux_CH3_Decoder_old_id_0)
	OR (not CNT_0 and not Mux_CH3_Decoder_old_id_0 and CNT_1 and EN3 and Mux_CH3_Decoder_old_id_1)
	OR (CNT_1 and CNT_0 and EN3 and Mux_CH3_Decoder_old_id_1 and Mux_CH3_Decoder_old_id_0));

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'AMux_CH2_Decoder_is_active' (cost = 64):
AMux_CH2_Decoder_is_active <= ((not CNT_1 and not CNT_0 and not AMux_CH2_Decoder_old_id_1 and not AMux_CH2_Decoder_old_id_0 and EN2)
	OR (not CNT_1 and not AMux_CH2_Decoder_old_id_1 and CNT_0 and EN2 and AMux_CH2_Decoder_old_id_0)
	OR (not CNT_0 and not AMux_CH2_Decoder_old_id_0 and CNT_1 and EN2 and AMux_CH2_Decoder_old_id_1)
	OR (CNT_1 and CNT_0 and EN2 and AMux_CH2_Decoder_old_id_1 and AMux_CH2_Decoder_old_id_0));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 67 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \MODULE_2:g1:a0:gx:u0:gt_5\ to zero
Removing Lhs of wire \ADC_SAR_1:Net_188\[1477] = \ADC_SAR_1:Net_385\[1475]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[1850] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[1860] = zero[13]
Removing Lhs of wire \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[1870] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:gt_5\[2198] = zero[13]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.164ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 23 April 2018 14:14:22
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.066ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_1\ kept \MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_1\ kept zero
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_0\ kept \MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_0\ kept \MODULE_2:g1:a0:gx:u0:gt_2\
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=6, Signal=Net_2113
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=6, Signal=Net_2430
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=6, Signal=Net_2059
    Digital Clock 3: Automatic-assigning  clock 'PowerMonitor_1_ADC_Ext_CP_Clk'. Fanout=1, Signal=\PowerMonitor_1:ADC:Net_487\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'PowerMonitor_1_ADC_theACLK'. Fanout=1, Signal=\PowerMonitor_1:ADC:Net_40\
    Digital Clock 4: Automatic-assigning  clock 'pmon_clock'. Fanout=3, Signal=Net_2579
    Digital Clock 5: Automatic-assigning  clock 'Clock_4'. Fanout=0, Signal=Net_2697
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PowerMonitor_1:B_PowerMonitor:Sync:PM_1_8_Ctrl1\:controlcell'
    Removed unused cell/equation '\PowerMonitor_1:B_PowerMonitor:SyncCtl:ctrlreg1\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ShiftReg_5:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_6:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_7:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_8:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \PowerMonitor_1:B_PowerMonitor:clock_enable_block\: with output requested to be synchronous
        ClockIn: pmon_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pmon_clock, EnableOut: Constant 1
    UDB Clk/Enable \PowerMonitor_1:B_PowerMonitor:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: pmon_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pmon_clock, EnableOut: Constant 1
    UDB Clk/Enable \PowerMonitor_1:B_PowerMonitor:Sync:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: pmon_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pmon_clock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_849:macrocell.q
        Effective Clock: Net_849:macrocell.q
        Enable Signal: True
    Routed Clock: Net_853:macrocell.q
        Effective Clock: Net_853:macrocell.q
        Enable Signal: True
    Routed Clock: \Count7_1:Counter7\:count7cell.tc
        Effective Clock: BUS_CLK
        Enable Signal: \Count7_1:Counter7\:count7cell.tc
    Routed Clock: cydff_1:macrocell.q
        Effective Clock: cydff_1:macrocell.q
        Enable Signal: True
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: ButtonSW1(0)

Info: plm.M0038: The pin named Ref1(0) at location P3[2] prevents usage of special purposes: DSM:ExtVref. (App=cydsfit)
Info: plm.M0038: The pin named Ref0(0) at location P0[3] prevents usage of special purposes: DSM:ExtVref. (App=cydsfit)
Info: plm.M0038: The pin named RST_OUT_P(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \ShiftReg_8:bSR:load_reg\, Duplicate of \ShiftReg_7:bSR:load_reg\ 
    MacroCell: Name=\ShiftReg_8:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_8:bSR:load_reg\ (fanout=1)

    Removing \ShiftReg_6:bSR:load_reg\, Duplicate of \ShiftReg_5:bSR:load_reg\ 
    MacroCell: Name=\ShiftReg_6:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_6:bSR:load_reg\ (fanout=1)

    Removing \ShiftReg_8:bSR:status_0\, Duplicate of \ShiftReg_7:bSR:status_0\ 
    MacroCell: Name=\ShiftReg_8:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_8:bSR:status_0\ (fanout=4)

    Removing \ShiftReg_6:bSR:status_0\, Duplicate of \ShiftReg_5:bSR:status_0\ 
    MacroCell: Name=\ShiftReg_6:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_6:bSR:status_0\ (fanout=4)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Led1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Led1(0)__PA ,
            pin_input => __ONE__ ,
            pad => Led1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = i_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => i_2(0)__PA ,
            analog_term => Net_2587 ,
            pad => i_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cmod(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cmod(0)__PA ,
            pad => Cmod(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ButtonSW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ButtonSW1(0)__PA ,
            pad => ButtonSW1(0)_PAD );

    Pin : Name = Sar0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sar0(0)__PA ,
            pad => Sar0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vout_R1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_R1(0)__PA ,
            analog_term => Net_1819 ,
            pad => Vout_R1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sen(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sen(0)__PA ,
            analog_term => Net_1797 ,
            pad => Sen(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cap1_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_4(0)__PA ,
            analog_term => Net_2179 ,
            pad => Cap1_4(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = Cap1_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_3(0)__PA ,
            analog_term => Net_2180 ,
            pad => Cap1_3(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = Cap1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_2(0)__PA ,
            analog_term => Net_2177 ,
            pad => Cap1_2(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = Cap1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_1(0)__PA ,
            analog_term => Net_2181 ,
            pad => Cap1_1(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = Channel1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Channel1(0)__PA ,
            analog_term => Net_2192 ,
            pad => Channel1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Vout_Ch3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_Ch3(0)__PA ,
            analog_term => Net_1953 ,
            pad => Vout_Ch3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Channel3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Channel3(0)__PA ,
            analog_term => Net_2116 ,
            pad => Channel3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cap2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap2_1(0)__PA ,
            analog_term => Net_2334 ,
            pad => Cap2_1(0)_PAD ,
            pin_input => Mux_CH3_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = Cap2_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap2_2(0)__PA ,
            analog_term => Net_2369 ,
            pad => Cap2_2(0)_PAD ,
            pin_input => Mux_CH3_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = Cap2_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap2_3(0)__PA ,
            analog_term => Net_2370 ,
            pad => Cap2_3(0)_PAD ,
            pin_input => Mux_CH3_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = Cap2_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap2_4(0)__PA ,
            analog_term => Net_2371 ,
            pad => Cap2_4(0)_PAD ,
            pin_input => Mux_CH3_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = Channel2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Channel2(0)__PA ,
            analog_term => Net_2377 ,
            pad => Channel2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cap1_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_5(0)__PA ,
            analog_term => Net_2378 ,
            pad => Cap1_5(0)_PAD ,
            pin_input => AMux_CH2_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = Cap1_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_6(0)__PA ,
            analog_term => Net_2379 ,
            pad => Cap1_6(0)_PAD ,
            pin_input => AMux_CH2_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = Cap1_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_7(0)__PA ,
            analog_term => Net_2380 ,
            pad => Cap1_7(0)_PAD ,
            pin_input => AMux_CH2_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = Cap1_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_8(0)__PA ,
            analog_term => Net_2381 ,
            pad => Cap1_8(0)_PAD ,
            pin_input => AMux_CH2_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = Vout_R1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_R1_1(0)__PA ,
            analog_term => Net_2387 ,
            pad => Vout_R1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = v_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => v_1(0)__PA ,
            analog_term => Net_2581 ,
            pad => v_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = i_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => i_1(0)__PA ,
            analog_term => Net_2586 ,
            pad => i_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = v_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => v_2(0)__PA ,
            analog_term => Net_2582 ,
            pad => v_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sar1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sar1(0)__PA ,
            pad => Sar1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ref1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ref1(0)__PA ,
            pad => Ref1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ref0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ref0(0)__PA ,
            pad => Ref0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_LL1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_LL1(0)__PA ,
            pin_input => Net_2655 ,
            pad => Out_LL1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_LL2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_LL2(0)__PA ,
            pin_input => Net_2663 ,
            pad => Out_LL2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Men_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Men_IN(0)__PA ,
            fb => Net_2658 ,
            pad => Men_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L1(0)__PA ,
            fb => Net_2714 ,
            pad => L1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L2(0)__PA ,
            fb => Net_2715 ,
            pad => L2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L3(0)__PA ,
            fb => Net_2661 ,
            pad => L3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Power(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Power(0)__PA ,
            fb => Net_2662 ,
            pad => Power(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PowerOFF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PowerOFF(0)__PA ,
            pin_input => Net_2777 ,
            pad => PowerOFF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GEN_OUT_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GEN_OUT_P(0)__PA ,
            pin_input => cydff_1 ,
            pad => GEN_OUT_P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RST_OUT_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RST_OUT_P(0)__PA ,
            pin_input => cydff_2 ,
            pad => RST_OUT_P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Q_GEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Q_GEN(0)__PA ,
            fb => QGEN ,
            pad => Q_GEN(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\ShiftReg_5:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_5:bSR:status_0\ (fanout=8)

    MacroCell: Name=\ShiftReg_7:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_7:bSR:status_0\ (fanout=8)

    MacroCell: Name=Net_853, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_867 * ClockBlock_BUS_CLK_local
        );
        Output = Net_853 (fanout=1)

    MacroCell: Name=Net_849, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_872_6 * !Net_872_5 * !Net_872_4 * !Net_872_3 * !Net_872_2 * 
              !Net_872_1 * Net_872_0 * ClockBlock_BUS_CLK_local
        );
        Output = Net_849 (fanout=1)

    MacroCell: Name=Net_2551, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !cydff_1 * !CNT_1 * !CNT_0 * !Net_1848_1 * !Net_1848_0
            + !cydff_1 * !CNT_1 * CNT_0 * !Net_1848_1 * Net_1848_0
            + !cydff_1 * CNT_1 * !CNT_0 * Net_1848_1 * !Net_1848_0
            + !cydff_1 * CNT_1 * CNT_0 * Net_1848_1 * Net_1848_0
        );
        Output = Net_2551 (fanout=1)

    MacroCell: Name=\ShiftReg_5:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_5:bSR:load_reg\ (fanout=1)

    MacroCell: Name=\ShiftReg_7:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_7:bSR:load_reg\ (fanout=1)

    MacroCell: Name=Net_686, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + Net_660 * Net_698 * !Net_686
        );
        Output = Net_686 (fanout=3)

    MacroCell: Name=Net_697, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + !Net_660 * Net_698 * !Net_686
            + Net_660 * !Net_698 * !Net_686
            + Net_660 * Net_698 * Net_686
        );
        Output = Net_697 (fanout=4)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697
        );
        Output = cydff_1 (fanout=4)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_853)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = cydff_2 (fanout=3)

    MacroCell: Name=Net_703, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = Net_703 (fanout=2)

    MacroCell: Name=Net_917, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = Net_917 (fanout=2)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1
        );
        Output = AMuxHw_1_Decoder_old_id_1 (fanout=4)

    MacroCell: Name=CNT_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (cydff_1)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_2 * !CNT_1 * CNT_0
            + !cydff_2 * CNT_1 * !CNT_0
        );
        Output = CNT_1 (fanout=18)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_0
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=4)

    MacroCell: Name=CNT_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_2 * !CNT_0
        );
        Output = CNT_0 (fanout=19)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN * !AMuxHw_1_Decoder_old_id_1 * !CNT_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !CNT_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN * !AMuxHw_1_Decoder_old_id_1 * !CNT_1 * 
              AMuxHw_1_Decoder_old_id_0 * CNT_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN * AMuxHw_1_Decoder_old_id_1 * CNT_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !CNT_0
        );
        Output = AMuxHw_1_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN * AMuxHw_1_Decoder_old_id_1 * CNT_1 * 
              AMuxHw_1_Decoder_old_id_0 * CNT_0
        );
        Output = AMuxHw_1_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=Mux_CH3_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1
        );
        Output = Mux_CH3_Decoder_old_id_1 (fanout=4)

    MacroCell: Name=Mux_CH3_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_0
        );
        Output = Mux_CH3_Decoder_old_id_0 (fanout=4)

    MacroCell: Name=Mux_CH3_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CNT_1 * !CNT_0 * EN3 * !Mux_CH3_Decoder_old_id_1 * 
              !Mux_CH3_Decoder_old_id_0
        );
        Output = Mux_CH3_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=Mux_CH3_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CNT_1 * CNT_0 * EN3 * !Mux_CH3_Decoder_old_id_1 * 
              Mux_CH3_Decoder_old_id_0
        );
        Output = Mux_CH3_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=Mux_CH3_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1 * !CNT_0 * EN3 * Mux_CH3_Decoder_old_id_1 * 
              !Mux_CH3_Decoder_old_id_0
        );
        Output = Mux_CH3_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=Mux_CH3_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1 * CNT_0 * EN3 * Mux_CH3_Decoder_old_id_1 * 
              Mux_CH3_Decoder_old_id_0
        );
        Output = Mux_CH3_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=AMux_CH2_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1
        );
        Output = AMux_CH2_Decoder_old_id_1 (fanout=4)

    MacroCell: Name=AMux_CH2_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_0
        );
        Output = AMux_CH2_Decoder_old_id_0 (fanout=4)

    MacroCell: Name=AMux_CH2_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CNT_1 * !CNT_0 * EN2 * !AMux_CH2_Decoder_old_id_1 * 
              !AMux_CH2_Decoder_old_id_0
        );
        Output = AMux_CH2_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMux_CH2_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CNT_1 * CNT_0 * EN2 * !AMux_CH2_Decoder_old_id_1 * 
              AMux_CH2_Decoder_old_id_0
        );
        Output = AMux_CH2_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMux_CH2_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1 * !CNT_0 * EN2 * AMux_CH2_Decoder_old_id_1 * 
              !AMux_CH2_Decoder_old_id_0
        );
        Output = AMux_CH2_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMux_CH2_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1 * CNT_0 * EN2 * AMux_CH2_Decoder_old_id_1 * 
              AMux_CH2_Decoder_old_id_0
        );
        Output = AMux_CH2_Decoder_one_hot_3 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            so_comb => Net_667 ,
            chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            f0_bus_stat_comb => \ShiftReg_5:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_5:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_5:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_5:bSR:status_5\ ,
            chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            so_comb => Net_660 ,
            chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            f0_bus_stat_comb => \ShiftReg_6:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_6:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_6:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_6:bSR:status_5\ ,
            chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            so_comb => Net_679 ,
            chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            f0_bus_stat_comb => \ShiftReg_7:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_7:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_7:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_7:bSR:status_5\ ,
            chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            so_comb => Net_698 ,
            chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            f0_bus_stat_comb => \ShiftReg_8:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_8:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_8:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_8:bSR:status_5\ ,
            chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\SWReg:sts:sts_reg\
        PORT MAP (
            status_1 => CNT_1 ,
            status_0 => CNT_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Keybord_IN:sts:sts_reg\
        PORT MAP (
            status_2 => Net_2661 ,
            status_1 => Net_2715 ,
            status_0 => Net_2714 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Power_In:sts:sts_reg\
        PORT MAP (
            status_0 => Net_2662 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Menu:sts:sts_reg\
        PORT MAP (
            status_0 => Net_2658 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ShiftReg_5:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_5:bSR:status_6\ ,
            status_5 => \ShiftReg_5:bSR:status_5\ ,
            status_4 => \ShiftReg_5:bSR:status_4\ ,
            status_3 => \ShiftReg_5:bSR:status_3\ ,
            status_0 => \ShiftReg_5:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_6:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_6:bSR:status_6\ ,
            status_5 => \ShiftReg_6:bSR:status_5\ ,
            status_4 => \ShiftReg_6:bSR:status_4\ ,
            status_3 => \ShiftReg_6:bSR:status_3\ ,
            status_0 => \ShiftReg_5:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_7:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_7:bSR:status_6\ ,
            status_5 => \ShiftReg_7:bSR:status_5\ ,
            status_4 => \ShiftReg_7:bSR:status_4\ ,
            status_3 => \ShiftReg_7:bSR:status_3\ ,
            status_0 => \ShiftReg_7:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_8:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_8:bSR:status_6\ ,
            status_5 => \ShiftReg_8:bSR:status_5\ ,
            status_4 => \ShiftReg_8:bSR:status_4\ ,
            status_3 => \ShiftReg_8:bSR:status_3\ ,
            status_0 => \ShiftReg_7:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ShiftReg_5:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_5:bSR:control_7\ ,
            control_6 => \ShiftReg_5:bSR:control_6\ ,
            control_5 => \ShiftReg_5:bSR:control_5\ ,
            control_4 => \ShiftReg_5:bSR:control_4\ ,
            control_3 => \ShiftReg_5:bSR:control_3\ ,
            control_2 => \ShiftReg_5:bSR:control_2\ ,
            control_1 => \ShiftReg_5:bSR:control_1\ ,
            control_0 => \ShiftReg_5:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_6:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_6:bSR:control_7\ ,
            control_6 => \ShiftReg_6:bSR:control_6\ ,
            control_5 => \ShiftReg_6:bSR:control_5\ ,
            control_4 => \ShiftReg_6:bSR:control_4\ ,
            control_3 => \ShiftReg_6:bSR:control_3\ ,
            control_2 => \ShiftReg_6:bSR:control_2\ ,
            control_1 => \ShiftReg_6:bSR:control_1\ ,
            control_0 => \ShiftReg_6:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_7:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_7:bSR:control_7\ ,
            control_6 => \ShiftReg_7:bSR:control_6\ ,
            control_5 => \ShiftReg_7:bSR:control_5\ ,
            control_4 => \ShiftReg_7:bSR:control_4\ ,
            control_3 => \ShiftReg_7:bSR:control_3\ ,
            control_2 => \ShiftReg_7:bSR:control_2\ ,
            control_1 => \ShiftReg_7:bSR:control_1\ ,
            control_0 => \ShiftReg_7:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_8:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_8:bSR:control_7\ ,
            control_6 => \ShiftReg_8:bSR:control_6\ ,
            control_5 => \ShiftReg_8:bSR:control_5\ ,
            control_4 => \ShiftReg_8:bSR:control_4\ ,
            control_3 => \ShiftReg_8:bSR:control_3\ ,
            control_2 => \ShiftReg_8:bSR:control_2\ ,
            control_1 => \ShiftReg_8:bSR:control_1\ ,
            control_0 => \ShiftReg_8:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => Net_914 ,
            control_0 => Net_860 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\EN_Channel1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \EN_Channel1:control_7\ ,
            control_6 => \EN_Channel1:control_6\ ,
            control_5 => \EN_Channel1:control_5\ ,
            control_4 => \EN_Channel1:control_4\ ,
            control_3 => \EN_Channel1:control_3\ ,
            control_2 => \EN_Channel1:control_2\ ,
            control_1 => \EN_Channel1:control_1\ ,
            control_0 => EN );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Sel_Gen:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Sel_Gen:control_7\ ,
            control_6 => \Sel_Gen:control_6\ ,
            control_5 => \Sel_Gen:control_5\ ,
            control_4 => \Sel_Gen:control_4\ ,
            control_3 => \Sel_Gen:control_3\ ,
            control_2 => \Sel_Gen:control_2\ ,
            control_1 => Net_1848_1 ,
            control_0 => Net_1848_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000010"
        }
        Clock Enable: True

    controlcell: Name =\EN_Channel3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \EN_Channel3:control_7\ ,
            control_6 => \EN_Channel3:control_6\ ,
            control_5 => \EN_Channel3:control_5\ ,
            control_4 => \EN_Channel3:control_4\ ,
            control_3 => \EN_Channel3:control_3\ ,
            control_2 => \EN_Channel3:control_2\ ,
            control_1 => \EN_Channel3:control_1\ ,
            control_0 => EN3 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\EN_Channel2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \EN_Channel2:control_7\ ,
            control_6 => \EN_Channel2:control_6\ ,
            control_5 => \EN_Channel2:control_5\ ,
            control_4 => \EN_Channel2:control_4\ ,
            control_3 => \EN_Channel2:control_3\ ,
            control_2 => \EN_Channel2:control_2\ ,
            control_1 => \EN_Channel2:control_1\ ,
            control_0 => EN2 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Keybord_OUT:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Keybord_OUT:control_7\ ,
            control_6 => \Keybord_OUT:control_6\ ,
            control_5 => \Keybord_OUT:control_5\ ,
            control_4 => \Keybord_OUT:control_4\ ,
            control_3 => \Keybord_OUT:control_3\ ,
            control_2 => \Keybord_OUT:control_2\ ,
            control_1 => Net_2663 ,
            control_0 => Net_2655 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Power_OFF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Power_OFF:control_7\ ,
            control_6 => \Power_OFF:control_6\ ,
            control_5 => \Power_OFF:control_5\ ,
            control_4 => \Power_OFF:control_4\ ,
            control_3 => \Power_OFF:control_3\ ,
            control_2 => \Power_OFF:control_2\ ,
            control_1 => \Power_OFF:control_1\ ,
            control_0 => Net_2777 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Count7_1:Counter7\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            count_6 => Net_872_6 ,
            count_5 => Net_872_5 ,
            count_4 => Net_872_4 ,
            count_3 => Net_872_3 ,
            count_2 => Net_872_2 ,
            count_1 => Net_872_1 ,
            count_0 => Net_872_0 ,
            tc => Net_867 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\PowerMonitor_1:ADC:IRQ\
        PORT MAP (
            interrupt => \PowerMonitor_1:Net_2323\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_4\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =USB_isr
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_2647 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   46 :    2 :   48 : 95.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   34 :  158 :  192 : 17.71 %
  Unique P-terms              :   36 :  348 :  384 :  9.38 %
  Total P-terms               :   41 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    Status Registers          :    4 :      :      :        
    StatusI Registers         :    4 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   11 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    3 :    1 :    4 : 75.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    4 :    0 :    4 : 100.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.509ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.rpt (Tech mapping)

Tech Mapping phase: Elapsed time ==> 0s.625ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0055: The signal \PowerMonitor_1:PGA_REF\ is constrained to switch via Location abusl1 in Amux::\PowerMonitor_1:PM_AMux_Current\. (App=cydsfit)
Initial Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Cap1_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Cap1_2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Cap1_3(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Cap1_4(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Cap1_5(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Cap1_6(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Cap1_7(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Cap1_8(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Cap2_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Cap2_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Cap2_3(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Cap2_4(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Channel1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Channel2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Channel3(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Cmod(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : GEN_OUT_P(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : L1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : L2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : L3(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Led1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Men_IN(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Out_LL1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Out_LL2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Power(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : PowerOFF(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Q_GEN(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : RST_OUT_P(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Ref0(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Ref1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Sar0(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Sar1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Sen(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Vout_Ch3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Vout_R1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Vout_R1_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : i_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : i_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : v_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : v_2(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_Channel2:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \Opamp_Channel1_1:ABuf\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Op_CN3:ABuf\ (fixed)
SC[0]@[FFB(SC,0)] : \PowerMonitor_1:PGA:SC\ (fixed)
DSM[0]@[FFB(DSM,0)] : \PowerMonitor_1:ADC:DSM4\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\
SC[1]@[FFB(SC,1)] : \PGA_1:SC\
SC[2]@[FFB(SC,2)] : \PGA_CH3:SC\
SC[3]@[FFB(SC,3)] : \PGA_HC2:SC\
Vref[6]@[FFB(Vref,6)] : \PowerMonitor_1:ADC_Vssa_1:vRef_1\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 69% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Cap1_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Cap1_2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Cap1_3(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Cap1_4(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Cap1_5(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Cap1_6(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Cap1_7(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Cap1_8(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Cap2_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Cap2_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Cap2_3(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Cap2_4(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Channel1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Channel2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Channel3(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Cmod(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : GEN_OUT_P(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : L1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : L2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : L3(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Led1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Men_IN(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Out_LL1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Out_LL2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Power(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : PowerOFF(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Q_GEN(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : RST_OUT_P(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Ref0(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Ref1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Sar0(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Sar1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Sen(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Vout_Ch3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Vout_R1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Vout_R1_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : i_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : i_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : v_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : v_2(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_Channel2:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \Opamp_Channel1_1:ABuf\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Op_CN3:ABuf\ (fixed)
SC[0]@[FFB(SC,0)] : \PowerMonitor_1:PGA:SC\ (fixed)
DSM[0]@[FFB(DSM,0)] : \PowerMonitor_1:ADC:DSM4\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\
SC[2]@[FFB(SC,2)] : \PGA_1:SC\
SC[1]@[FFB(SC,1)] : \PGA_CH3:SC\
SC[3]@[FFB(SC,3)] : \PGA_HC2:SC\
Vref[6]@[FFB(Vref,6)] : \PowerMonitor_1:ADC_Vssa_1:vRef_1\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 19s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_2192" overuses wire "sc3 out Wire"
Net "Net_2377" overuses wire "AGR[5]"
Net "Net_2116" overuses wire "AGR[7]"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "AmuxEye::AMux_1" overuses wire "AGR[4]"
Net "AmuxEye::AMux_1" overuses wire "AGR[5]"
Net "AmuxEye::AMux_1" overuses wire "AGR[4]"
Net "AmuxNose::AMux_1" overuses wire "sc3 out Wire"
Net "AmuxEye::AMux_CH2" overuses wire "SIO Ref[0] Sw__1b"
Net "AmuxEye::AMux_CH2" overuses wire "SIO Ref[0] Sw__0b"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[4]"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[7]"
Net "Net_2192" overuses wire "sc3 out Wire"
Net "Net_2116" overuses wire "AGR[7]"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "AmuxEye::AMux_1" overuses wire "AGR[6]"
Net "AmuxEye::AMux_1" overuses wire "AGL[6]"
Net "AmuxEye::AMux_1" overuses wire "AGR[6]"
Net "AmuxNose::AMux_1" overuses wire "sc3 out Wire"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[7]"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[6]"
Net "AmuxEye::\PowerMonitor_1:PM_AMux_Voltage\" overuses wire "AGL[6]"
Net "Net_2192" overuses wire "AGL[4]"
Net "Net_2192" overuses wire "AGR[4]"
Net "\PowerMonitor_1:CSA1\" overuses wire "Vssa Wire"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "GPIO P3[5] Mux__5b"
Net "Net_1685" overuses wire "GPIO P3[5] Mux__6b"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "AmuxEye::AMux_1" overuses wire "Vssa Wire"
Net "AmuxEye::AMux_1" overuses wire "Vssa Wire Alt1"
Net "AmuxEye::AMux_1" overuses wire "DSM+ Swx__0b"
Net "AmuxEye::AMux_1" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMux_1" overuses wire "AGL[4]"
Net "AmuxEye::AMux_CH2" overuses wire "amuxbusR"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[4]"
Net "AmuxEye::Mux_CH3" overuses wire "amuxbusR"
Net "AmuxEye::Mux_CH3" overuses wire "amuxbusR"
Net "AmuxEye::Mux_CH3" overuses wire "amuxbusR"
Net "AmuxEye::Mux_CH3" overuses wire "amuxbusR"
Net "AmuxEye::\PowerMonitor_1:PM_AMux_Voltage\" overuses wire "dsm0+ Wire"
Net "AmuxEye::\PowerMonitor_1:PM_AMux_Voltage\" overuses wire "dsm0+ Wire"
Net "AmuxEye::\PowerMonitor_1:PM_AMux_Voltage\" overuses wire "DSM+ Swx__0b"
Net "AmuxNose::\PowerMonitor_1:PM_AMux_Voltage\" overuses wire "Vssa Wire Alt1"
Net "Net_2192" overuses wire "sc3 out Wire"
Net "Net_2192" overuses wire "AGR[4]"
Net "Net_2116" overuses wire "AGR[7]"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[0]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[2]"
Net "AmuxEye::AMux_1" overuses wire "AGL[2]"
Net "AmuxNose::AMux_1" overuses wire "sc3 out Wire"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[7]"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[4]"
Net "AmuxEye::\PowerMonitor_1:PM_AMux_Voltage\" overuses wire "AGL[0]"
Net "\ADC_SAR_1:Net_233\" overuses wire "sc1 out Wire"
Net "AmuxNose::AMux_1" overuses wire "sc1 out Wire"
Net "AmuxEye::AMux_CH2" overuses wire "amuxbusR"
Net "AmuxEye::AMux_CH2" overuses wire "amuxbusR"
Net "AmuxEye::Mux_CH3" overuses wire "amuxbusR"
Net "AmuxEye::Mux_CH3" overuses wire "amuxbusR"
Net "AmuxEye::Mux_CH3" overuses wire "amuxbusR"
Net "AmuxEye::Mux_CH3" overuses wire "amuxbusR"
Net "Net_2192" overuses wire "AGR[4]"
Net "Net_2116" overuses wire "AGR[7]"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[4]"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[7]"
Net "Net_2192" overuses wire "AGR[1]"
Net "AmuxEye::AMux_1" overuses wire "AGR[2]"
Net "AmuxEye::AMux_1" overuses wire "AGR[1]"
Net "AmuxEye::AMux_1" overuses wire "AGR[2]"
Net "AmuxEye::Mux_CH3" overuses wire "AGR[2]"
Net "AmuxEye::Mux_CH3" overuses wire "AGR[2]"
Net "Net_2377" overuses wire "sc3 Vin Wire"
Net "Net_1685" overuses wire "AGR[3]"
Net "AmuxEye::AMux_1" overuses wire "AGR[0]"
Net "AmuxEye::AMux_1" overuses wire "sc3 Vin Wire"
Net "AmuxEye::AMux_1" overuses wire "AGR[0]"
Net "AmuxEye::AMux_1" overuses wire "AGR[3]"
Net "AmuxEye::Mux_CH3" overuses wire "AGR[0]"
Net "Net_2377" overuses wire "AGR[5]"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "AGR[5]"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "AGR[5]"
Net "Net_1685" overuses wire "AGL[5]"
Net "Net_1685" overuses wire "AGR[5]"
Net "Net_1685" overuses wire "AGL[5]"
Net "Net_1685" overuses wire "AGL[5]"
Net "AmuxEye::Mux_CH3" overuses wire "GPIO P1[6] Sw__0b"
Net "AmuxEye::Mux_CH3" overuses wire "GPIO P1[6] Wire"
Net "AmuxNose::Mux_CH3" overuses wire "GPIO P1[6] Sw__0b"
Net "AmuxNose::Mux_CH3" overuses wire "GPIO P1[6] Wire"
Net "AmuxEye::\PowerMonitor_1:PM_AMux_Current\" overuses wire "AGL[5]"
Net "AmuxEye::\PowerMonitor_1:PM_AMux_Current\" overuses wire "AGL[5]"
Net "Net_2192" overuses wire "AGR[1]"
Net "\ADC_SAR_1:Net_233\" overuses wire "sc1 out Wire"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "AGR[1]"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "AmuxNose::AMux_1" overuses wire "sc1 out Wire"
Net "Net_2192" overuses wire "AGR[4]"
Net "\ADC_SAR_1:Net_233\" overuses wire "sc1 out Wire"
Net "Net_1685" overuses wire "AGR[6]"
Net "Net_1685" overuses wire "AGR[6]"
Net "AmuxNose::AMux_1" overuses wire "sc1 out Wire"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[4]"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[6]"
Net "Net_2377" overuses wire "AGR[5]"
Net "Net_1685" overuses wire "AGR[5]"
Net "Net_1685" overuses wire "AGR[2]"
Net "Net_1685" overuses wire "AGR[5]"
Net "AmuxEye::Mux_CH3" overuses wire "AGR[2]"
Net "AmuxEye::Mux_CH3" overuses wire "AGR[2]"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_1:Net_233\" overuses wire "1.024v_vref Wire"
Net "Net_1685" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_1:Net_233\" overuses wire "sc1 out Wire"
Net "Net_1685" overuses wire "AGR[3]"
Net "Net_1685" overuses wire "GPIO P0[4] Mux__8b"
Net "Net_1685" overuses wire "GPIO P0[4] Mux__4b"
Net "AmuxEye::AMux_1" overuses wire "AGR[3]"
Net "AmuxNose::AMux_1" overuses wire "sc1 out Wire"
Net "Net_2192" overuses wire "AGR[1]"
Net "Net_1685" overuses wire "AGR[1]"
Net "Net_2192" overuses wire "AGR[4]"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[4]"
Net "Net_2192" overuses wire "sc3 out Wire"
Net "Net_2192" overuses wire "AGR[0]"
Net "Net_1685" overuses wire "AGR[0]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[0]"
Net "AmuxNose::AMux_1" overuses wire "sc3 out Wire"
Net "AmuxEye::\PowerMonitor_1:PM_AMux_Voltage\" overuses wire "AGL[0]"
Net "Net_2192" overuses wire "amuxbusR"
Net "AmuxEye::Mux_CH3" overuses wire "amuxbusR"
Net "AmuxEye::Mux_CH3" overuses wire "amuxbusR"
Net "Net_2192" overuses wire "AGR[1]"
Net "Net_1685" overuses wire "AGR[1]"
Net "Net_2192" overuses wire "AGR[4]"
Net "AmuxEye::AMux_CH2" overuses wire "AGR[4]"
Net "Net_2192" overuses wire "AGR[1]"
Net "Net_1685" overuses wire "AGR[1]"
Net "Net_1685" overuses wire "AGR[3]"
Net "AmuxEye::AMux_1" overuses wire "AGR[3]"
Net "Net_2377" overuses wire "AGR[5]"
Net "Net_1685" overuses wire "AGR[5]"
Net "Net_1685" overuses wire "GPIO P0[4] Mux__8b"
Net "Net_1685" overuses wire "GPIO P0[4] Mux__4b"
Net "Net_1685" overuses wire "GPIO P0[4] Mux__8b"
Net "Net_1685" overuses wire "GPIO P0[4] Mux__4b"
Analog Routing phase: Elapsed time ==> 0s.818ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2192 {
    sc_2_vin
    agl1_x_sc_2_vin
    agl1
    agl1_x_agr1
    agr1
    agr1_x_vidac_1_iout
    vidac_1_iout
    p3_0_x_vidac_1_iout
    p3_0
  }
  Net: Net_2181 {
    p2_3
  }
  Net: Net_2177 {
    p2_4
  }
  Net: Net_2180 {
    p2_5
  }
  Net: Net_2179 {
    p2_6
  }
  Net: Net_2651 {
    sar_1_vplus
  }
  Net: CH1 {
    sc_2_vout
  }
  Net: CH2 {
    sc_3_vout
  }
  Net: CH3 {
    sc_1_vout
  }
  Net: Net_2377 {
    sc_3_vin
    agr5_x_sc_3_vin
    agr5
    agr5_x_p3_1
    p3_1
  }
  Net: Net_2378 {
    p15_0
  }
  Net: Net_2379 {
    p15_1
  }
  Net: Net_2380 {
    p15_2
  }
  Net: Net_2381 {
    p15_3
  }
  Net: Net_2116 {
    sc_1_vin
    abusr2_x_sc_1_vin
    abusr2
    abusr2_x_opamp_3_vplus
    opamp_3_vplus
    opamp_3_vplus_x_p3_3
    p3_3
  }
  Net: Net_2334 {
    p1_2
  }
  Net: Net_2369 {
    p1_4
  }
  Net: Net_2370 {
    p1_5
  }
  Net: Net_2371 {
    p1_6
  }
  Net: \PowerMonitor_1:negSignal\ {
    dsm_0_vminus
  }
  Net: Net_2586 {
    p0_5
  }
  Net: Net_2587 {
    p0_7
  }
  Net: \PowerMonitor_1:CSA1\ {
    common_vssa
  }
  Net: \PowerMonitor_1:PGA_REF\ {
    sc_0_vout
  }
  Net: \PowerMonitor_1:posSignal\ {
    dsm_0_vplus
  }
  Net: Net_2581 {
    p0_6
  }
  Net: Net_2582 {
    p2_0
  }
  Net: Net_1797 {
    opamp_1_vminus
    opamp_1_vminus_x_p3_4
    p3_4
  }
  Net: Net_1953 {
    p3_6
  }
  Net: Net_1819 {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_2387 {
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: \ADC_SAR_1:Net_233\ {
    sc_0_vin
    sc_0_bgref_x_sc_0_vin
    sc_0_bgref
    common_vref_1024
    sar_1_vref_1024
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref
  }
  Net: Net_1685 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    comp_vref_vdda_x_comp_vref_vdda_0256
    comp_vref_vdda_0256
    comp_3_vminus_x_comp_vref_vdda_0256
    comp_3_vminus
    abusr3_x_comp_3_vminus
    abusr3
    abusr3_x_vidac_1_vout
    vidac_1_vout
    abusr1_x_vidac_1_vout
    abusr1
    abusr1_x_sc_3_vref
    sc_3_vref
    comp_2_vminus_x_comp_vref_vdda_0256
    comp_2_vminus
    agl7_x_comp_2_vminus
    agl7
    agl7_x_opamp_2_vplus
    opamp_2_vplus
    agr0_x_vidac_1_vout
    agr0
    agr0_x_sc_1_vref
    sc_1_vref
    abusr3_x_opamp_1_vplus
    opamp_1_vplus
    agl7_x_sc_2_vref
    sc_2_vref
    agl7_x_opamp_0_vplus
    opamp_0_vplus
  }
  Net: \PowerMonitor_1:ADC:Net_349\ {
  }
  Net: \PowerMonitor_1:ADC:Net_257\ {
  }
  Net: \PowerMonitor_1:ADC:Net_352\ {
  }
  Net: \PowerMonitor_1:ADC:Net_12\ {
  }
  Net: \PowerMonitor_1:PGA:Net_17\ {
  }
  Net: AmuxNet::AMuxHw_1 {
    agl1_x_p6_5
    p6_5
    amuxbusl_x_p6_5
    amuxbusl
    amuxbusl_x_p2_4
    amuxbusl_x_p2_6
    amuxbusl_x_p2_3
    agl1_x_p2_5
    p2_4
    p2_6
    p2_3
    p2_5
  }
  Net: AmuxNet::AMux_1 {
    sar_1_vplus
    agr3_x_sar_1_vplus
    agr3
    agr3_x_sc_1_vout
    abusr0_x_sar_1_vplus
    abusr0
    abusl0_x_abusr0
    abusl0
    abusl0_x_sc_2_vout
    abusr0_x_sc_3_vout
    sc_1_vout
    sc_2_vout
    sc_3_vout
  }
  Net: AmuxNet::AMux_CH2 {
    sc_3_vin
    agr4_x_sc_3_vin
    agr4
    agr4_x_p15_0
    agr7_x_sc_3_vin
    agr7
    agr7_x_p15_3
    agr6_x_sc_3_vin
    agr6
    agr6_x_p15_2
    agr5_x_p15_1
    p15_0
    p15_3
    p15_2
    p15_1
  }
  Net: AmuxNet::Mux_CH3 {
    p3_3
    amuxbusr_x_p3_3
    amuxbusr
    amuxbusr_x_p1_5
    sc_1_vin
    agr2_x_sc_1_vin
    agr2
    agr2_x_p1_6
    amuxbusr_x_p1_4
    agr2_x_p1_2
    p1_5
    p1_6
    p1_4
    p1_2
  }
  Net: AmuxNet::\PowerMonitor_1:PM_AMux_Current\ {
    dsm_0_vminus
    abusl1_x_dsm_0_vminus
    abusl1
    abusl1_x_sc_0_vout
    agl5_x_dsm_0_vminus
    agl5
    agl5_x_p0_5
    agl5_x_vidac_2_iout
    vidac_2_iout
    p0_7_x_vidac_2_iout
    dsm_0_vminus_x_dsm_0_vminus_vssa
    sc_0_vout
    p0_5
    p0_7
    dsm_0_vminus_vssa
  }
  Net: AmuxNet::\PowerMonitor_1:PM_AMux_Voltage\ {
    dsm_0_vplus
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_p2_0
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p0_6
    dsm_0_vplus_x_dsm_0_vplus_vssa
    p2_0
    p0_6
    dsm_0_vplus_vssa
  }
}
Map of item to net {
  sc_2_vin                                         -> Net_2192
  agl1_x_sc_2_vin                                  -> Net_2192
  agl1                                             -> Net_2192
  agl1_x_agr1                                      -> Net_2192
  agr1                                             -> Net_2192
  agr1_x_vidac_1_iout                              -> Net_2192
  vidac_1_iout                                     -> Net_2192
  p3_0_x_vidac_1_iout                              -> Net_2192
  p3_0                                             -> Net_2192
  sc_3_vin                                         -> Net_2377
  agr5_x_sc_3_vin                                  -> Net_2377
  agr5                                             -> Net_2377
  agr5_x_p3_1                                      -> Net_2377
  p3_1                                             -> Net_2377
  sc_1_vin                                         -> Net_2116
  abusr2_x_sc_1_vin                                -> Net_2116
  abusr2                                           -> Net_2116
  abusr2_x_opamp_3_vplus                           -> Net_2116
  opamp_3_vplus                                    -> Net_2116
  opamp_3_vplus_x_p3_3                             -> Net_2116
  p3_3                                             -> Net_2116
  common_vssa                                      -> \PowerMonitor_1:CSA1\
  opamp_1_vminus                                   -> Net_1797
  opamp_1_vminus_x_p3_4                            -> Net_1797
  p3_4                                             -> Net_1797
  p3_6                                             -> Net_1953
  p0_0                                             -> Net_1819
  opamp_2_vminus_x_p0_0                            -> Net_1819
  opamp_2_vminus                                   -> Net_1819
  p0_1                                             -> Net_2387
  opamp_0_vminus_x_p0_1                            -> Net_2387
  opamp_0_vminus                                   -> Net_2387
  sar_1_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_1:Net_126\
  sc_0_vin                                         -> \ADC_SAR_1:Net_233\
  sc_0_bgref_x_sc_0_vin                            -> \ADC_SAR_1:Net_233\
  sc_0_bgref                                       -> \ADC_SAR_1:Net_233\
  common_vref_1024                                 -> \ADC_SAR_1:Net_233\
  sar_1_vref_1024                                  -> \ADC_SAR_1:Net_233\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_SAR_1:Net_233\
  sar_1_vref                                       -> \ADC_SAR_1:Net_233\
  common_Vdda/2                                    -> Net_1685
  common_Vdda/2_x_comp_vref_vdda                   -> Net_1685
  comp_vref_vdda                                   -> Net_1685
  comp_vref_vdda_x_comp_vref_vdda_0256             -> Net_1685
  comp_vref_vdda_0256                              -> Net_1685
  comp_3_vminus_x_comp_vref_vdda_0256              -> Net_1685
  comp_3_vminus                                    -> Net_1685
  abusr3_x_comp_3_vminus                           -> Net_1685
  abusr3                                           -> Net_1685
  abusr3_x_vidac_1_vout                            -> Net_1685
  vidac_1_vout                                     -> Net_1685
  abusr1_x_vidac_1_vout                            -> Net_1685
  abusr1                                           -> Net_1685
  abusr1_x_sc_3_vref                               -> Net_1685
  sc_3_vref                                        -> Net_1685
  comp_2_vminus_x_comp_vref_vdda_0256              -> Net_1685
  comp_2_vminus                                    -> Net_1685
  agl7_x_comp_2_vminus                             -> Net_1685
  agl7                                             -> Net_1685
  agl7_x_opamp_2_vplus                             -> Net_1685
  opamp_2_vplus                                    -> Net_1685
  agr0_x_vidac_1_vout                              -> Net_1685
  agr0                                             -> Net_1685
  agr0_x_sc_1_vref                                 -> Net_1685
  sc_1_vref                                        -> Net_1685
  abusr3_x_opamp_1_vplus                           -> Net_1685
  opamp_1_vplus                                    -> Net_1685
  agl7_x_sc_2_vref                                 -> Net_1685
  sc_2_vref                                        -> Net_1685
  agl7_x_opamp_0_vplus                             -> Net_1685
  opamp_0_vplus                                    -> Net_1685
  p2_3                                             -> Net_2181
  p2_4                                             -> Net_2177
  p2_5                                             -> Net_2180
  p2_6                                             -> Net_2179
  sar_1_vplus                                      -> Net_2651
  sc_2_vout                                        -> CH1
  sc_3_vout                                        -> CH2
  sc_1_vout                                        -> CH3
  p15_0                                            -> Net_2378
  p15_1                                            -> Net_2379
  p15_2                                            -> Net_2380
  p15_3                                            -> Net_2381
  p1_2                                             -> Net_2334
  p1_4                                             -> Net_2369
  p1_5                                             -> Net_2370
  p1_6                                             -> Net_2371
  dsm_0_vminus                                     -> \PowerMonitor_1:negSignal\
  p0_5                                             -> Net_2586
  p0_7                                             -> Net_2587
  sc_0_vout                                        -> \PowerMonitor_1:PGA_REF\
  dsm_0_vplus                                      -> \PowerMonitor_1:posSignal\
  p0_6                                             -> Net_2581
  p2_0                                             -> Net_2582
  agl1_x_p6_5                                      -> AmuxNet::AMuxHw_1
  p6_5                                             -> AmuxNet::AMuxHw_1
  amuxbusl_x_p6_5                                  -> AmuxNet::AMuxHw_1
  amuxbusl                                         -> AmuxNet::AMuxHw_1
  amuxbusl_x_p2_4                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p2_6                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p2_3                                  -> AmuxNet::AMuxHw_1
  agl1_x_p2_5                                      -> AmuxNet::AMuxHw_1
  agr3_x_sar_1_vplus                               -> AmuxNet::AMux_1
  agr3                                             -> AmuxNet::AMux_1
  agr3_x_sc_1_vout                                 -> AmuxNet::AMux_1
  abusr0_x_sar_1_vplus                             -> AmuxNet::AMux_1
  abusr0                                           -> AmuxNet::AMux_1
  abusl0_x_abusr0                                  -> AmuxNet::AMux_1
  abusl0                                           -> AmuxNet::AMux_1
  abusl0_x_sc_2_vout                               -> AmuxNet::AMux_1
  abusr0_x_sc_3_vout                               -> AmuxNet::AMux_1
  agr4_x_sc_3_vin                                  -> AmuxNet::AMux_CH2
  agr4                                             -> AmuxNet::AMux_CH2
  agr4_x_p15_0                                     -> AmuxNet::AMux_CH2
  agr7_x_sc_3_vin                                  -> AmuxNet::AMux_CH2
  agr7                                             -> AmuxNet::AMux_CH2
  agr7_x_p15_3                                     -> AmuxNet::AMux_CH2
  agr6_x_sc_3_vin                                  -> AmuxNet::AMux_CH2
  agr6                                             -> AmuxNet::AMux_CH2
  agr6_x_p15_2                                     -> AmuxNet::AMux_CH2
  agr5_x_p15_1                                     -> AmuxNet::AMux_CH2
  amuxbusr_x_p3_3                                  -> AmuxNet::Mux_CH3
  amuxbusr                                         -> AmuxNet::Mux_CH3
  amuxbusr_x_p1_5                                  -> AmuxNet::Mux_CH3
  agr2_x_sc_1_vin                                  -> AmuxNet::Mux_CH3
  agr2                                             -> AmuxNet::Mux_CH3
  agr2_x_p1_6                                      -> AmuxNet::Mux_CH3
  amuxbusr_x_p1_4                                  -> AmuxNet::Mux_CH3
  agr2_x_p1_2                                      -> AmuxNet::Mux_CH3
  abusl1_x_dsm_0_vminus                            -> AmuxNet::\PowerMonitor_1:PM_AMux_Current\
  abusl1                                           -> AmuxNet::\PowerMonitor_1:PM_AMux_Current\
  abusl1_x_sc_0_vout                               -> AmuxNet::\PowerMonitor_1:PM_AMux_Current\
  agl5_x_dsm_0_vminus                              -> AmuxNet::\PowerMonitor_1:PM_AMux_Current\
  agl5                                             -> AmuxNet::\PowerMonitor_1:PM_AMux_Current\
  agl5_x_p0_5                                      -> AmuxNet::\PowerMonitor_1:PM_AMux_Current\
  agl5_x_vidac_2_iout                              -> AmuxNet::\PowerMonitor_1:PM_AMux_Current\
  vidac_2_iout                                     -> AmuxNet::\PowerMonitor_1:PM_AMux_Current\
  p0_7_x_vidac_2_iout                              -> AmuxNet::\PowerMonitor_1:PM_AMux_Current\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\PowerMonitor_1:PM_AMux_Current\
  dsm_0_vminus_vssa                                -> AmuxNet::\PowerMonitor_1:PM_AMux_Current\
  agl0_x_dsm_0_vplus                               -> AmuxNet::\PowerMonitor_1:PM_AMux_Voltage\
  agl0                                             -> AmuxNet::\PowerMonitor_1:PM_AMux_Voltage\
  agl0_x_p2_0                                      -> AmuxNet::\PowerMonitor_1:PM_AMux_Voltage\
  agl6_x_dsm_0_vplus                               -> AmuxNet::\PowerMonitor_1:PM_AMux_Voltage\
  agl6                                             -> AmuxNet::\PowerMonitor_1:PM_AMux_Voltage\
  agl6_x_p0_6                                      -> AmuxNet::\PowerMonitor_1:PM_AMux_Voltage\
  dsm_0_vplus_x_dsm_0_vplus_vssa                   -> AmuxNet::\PowerMonitor_1:PM_AMux_Voltage\
  dsm_0_vplus_vssa                                 -> AmuxNet::\PowerMonitor_1:PM_AMux_Voltage\
}
Mux Info {
  Mux: AMuxHw_1 {
     Mouth: Net_2192
     Guts:  AmuxNet::AMuxHw_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2181
      Outer: amuxbusl_x_p2_3
      Inner: __open__
      Path {
        p2_3
        amuxbusl_x_p2_3
        amuxbusl
        amuxbusl_x_p6_5
        p6_5
        agl1_x_p6_5
      }
    }
    Arm: 1 {
      Net:   Net_2177
      Outer: amuxbusl_x_p2_4
      Inner: __open__
      Path {
        p2_4
        amuxbusl_x_p2_4
        amuxbusl
        amuxbusl_x_p6_5
        p6_5
        agl1_x_p6_5
      }
    }
    Arm: 2 {
      Net:   Net_2180
      Outer: agl1_x_p2_5
      Inner: __open__
      Path {
        p2_5
        agl1_x_p2_5
      }
    }
    Arm: 3 {
      Net:   Net_2179
      Outer: amuxbusl_x_p2_6
      Inner: __open__
      Path {
        p2_6
        amuxbusl_x_p2_6
        amuxbusl
        amuxbusl_x_p6_5
        p6_5
        agl1_x_p6_5
      }
    }
  }
  Mux: AMux_1 {
     Mouth: Net_2651
     Guts:  AmuxNet::AMux_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   CH1
      Outer: abusl0_x_sc_2_vout
      Inner: abusl0_x_abusr0
      Path {
        sc_2_vout
        abusl0_x_sc_2_vout
        abusl0
        abusl0_x_abusr0
        abusr0
        abusr0_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   CH2
      Outer: abusr0_x_sc_3_vout
      Inner: __open__
      Path {
        sc_3_vout
        abusr0_x_sc_3_vout
        abusr0
        abusr0_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   CH3
      Outer: agr3_x_sc_1_vout
      Inner: agr3_x_sar_1_vplus
      Path {
        sc_1_vout
        agr3_x_sc_1_vout
        agr3
        agr3_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
  Mux: AMux_CH2 {
     Mouth: Net_2377
     Guts:  AmuxNet::AMux_CH2
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2378
      Outer: agr4_x_p15_0
      Inner: agr4_x_sc_3_vin
      Path {
        p15_0
        agr4_x_p15_0
        agr4
        agr4_x_sc_3_vin
        sc_3_vin
      }
    }
    Arm: 1 {
      Net:   Net_2379
      Outer: agr5_x_p15_1
      Inner: __open__
      Path {
        p15_1
        agr5_x_p15_1
      }
    }
    Arm: 2 {
      Net:   Net_2380
      Outer: agr6_x_p15_2
      Inner: agr6_x_sc_3_vin
      Path {
        p15_2
        agr6_x_p15_2
        agr6
        agr6_x_sc_3_vin
        sc_3_vin
      }
    }
    Arm: 3 {
      Net:   Net_2381
      Outer: agr7_x_p15_3
      Inner: agr7_x_sc_3_vin
      Path {
        p15_3
        agr7_x_p15_3
        agr7
        agr7_x_sc_3_vin
        sc_3_vin
      }
    }
  }
  Mux: Mux_CH3 {
     Mouth: Net_2116
     Guts:  AmuxNet::Mux_CH3
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2334
      Outer: agr2_x_p1_2
      Inner: __open__
      Path {
        p1_2
        agr2_x_p1_2
        agr2
        agr2_x_sc_1_vin
        sc_1_vin
      }
    }
    Arm: 1 {
      Net:   Net_2369
      Outer: amuxbusr_x_p1_4
      Inner: __open__
      Path {
        p1_4
        amuxbusr_x_p1_4
        amuxbusr
        amuxbusr_x_p3_3
        p3_3
      }
    }
    Arm: 2 {
      Net:   Net_2370
      Outer: amuxbusr_x_p1_5
      Inner: __open__
      Path {
        p1_5
        amuxbusr_x_p1_5
        amuxbusr
        amuxbusr_x_p3_3
        p3_3
      }
    }
    Arm: 3 {
      Net:   Net_2371
      Outer: agr2_x_p1_6
      Inner: __open__
      Path {
        p1_6
        agr2_x_p1_6
        agr2
        agr2_x_sc_1_vin
        sc_1_vin
      }
    }
  }
  Mux: \PowerMonitor_1:PM_AMux_Current\ {
     Mouth: \PowerMonitor_1:negSignal\
     Guts:  AmuxNet::\PowerMonitor_1:PM_AMux_Current\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_2586
      Outer: agl5_x_p0_5
      Inner: __open__
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   Net_2587
      Outer: p0_7_x_vidac_2_iout
      Inner: agl5_x_vidac_2_iout
      Path {
        p0_7
        p0_7_x_vidac_2_iout
        vidac_2_iout
        agl5_x_vidac_2_iout
        agl5
        agl5_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 2 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 3 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 4 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 5 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 6 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 7 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 8 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 9 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 10 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 11 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 12 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 13 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 14 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 15 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 16 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 17 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 18 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 19 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 20 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 21 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 22 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 23 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 24 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 25 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 26 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 27 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 28 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 29 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 30 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 31 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 32 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 33 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 34 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 35 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 36 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 37 {
      Net:   \PowerMonitor_1:PGA_REF\
      Outer: abusl1_x_sc_0_vout
      Inner: abusl1_x_dsm_0_vminus
      Path {
        sc_0_vout
        abusl1_x_sc_0_vout
        abusl1
        abusl1_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
  }
  Mux: \PowerMonitor_1:PM_AMux_Voltage\ {
     Mouth: \PowerMonitor_1:posSignal\
     Guts:  AmuxNet::\PowerMonitor_1:PM_AMux_Voltage\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_2581
      Outer: agl6_x_p0_6
      Inner: agl6_x_dsm_0_vplus
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_2582
      Outer: agl0_x_p2_0
      Inner: agl0_x_dsm_0_vplus
      Path {
        p2_0
        agl0_x_p2_0
        agl0
        agl0_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 4 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 5 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 6 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 7 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 8 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 9 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 10 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 11 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 12 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 13 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 14 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 15 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 16 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 17 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 18 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 19 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 20 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 21 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 22 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 23 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 24 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 25 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 26 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 27 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 28 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 29 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 30 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 31 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 32 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 33 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 34 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 35 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 36 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 37 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 38 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 39 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 40 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 41 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 42 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 43 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 44 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 45 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 46 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 47 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 48 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 49 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 50 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 51 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 52 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 53 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 54 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 55 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 56 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 57 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 58 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 59 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 60 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 61 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 62 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 63 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 64 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 65 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 66 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 67 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 68 {
      Net:   \PowerMonitor_1:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.418ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   29 :   19 :   48 :  60.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.34
                   Pterms :            1.38
               Macrocells :            1.17
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.377ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         19 :       3.42 :       1.79
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Mux_CH3_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CNT_1 * !CNT_0 * EN3 * !Mux_CH3_Decoder_old_id_1 * 
              !Mux_CH3_Decoder_old_id_0
        );
        Output = Mux_CH3_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Mux_CH3_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1 * CNT_0 * EN3 * Mux_CH3_Decoder_old_id_1 * 
              Mux_CH3_Decoder_old_id_0
        );
        Output = Mux_CH3_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Power_In:sts:sts_reg\
    PORT MAP (
        status_0 => Net_2662 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Power_OFF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Power_OFF:control_7\ ,
        control_6 => \Power_OFF:control_6\ ,
        control_5 => \Power_OFF:control_5\ ,
        control_4 => \Power_OFF:control_4\ ,
        control_3 => \Power_OFF:control_3\ ,
        control_2 => \Power_OFF:control_2\ ,
        control_1 => \Power_OFF:control_1\ ,
        control_0 => Net_2777 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Mux_CH3_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CNT_1 * CNT_0 * EN3 * !Mux_CH3_Decoder_old_id_1 * 
              Mux_CH3_Decoder_old_id_0
        );
        Output = Mux_CH3_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Mux_CH3_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1 * !CNT_0 * EN3 * Mux_CH3_Decoder_old_id_1 * 
              !Mux_CH3_Decoder_old_id_0
        );
        Output = Mux_CH3_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\EN_Channel3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \EN_Channel3:control_7\ ,
        control_6 => \EN_Channel3:control_6\ ,
        control_5 => \EN_Channel3:control_5\ ,
        control_4 => \EN_Channel3:control_4\ ,
        control_3 => \EN_Channel3:control_3\ ,
        control_2 => \EN_Channel3:control_2\ ,
        control_1 => \EN_Channel3:control_1\ ,
        control_0 => EN3 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1
        );
        Output = AMuxHw_1_Decoder_old_id_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_0
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        f0_bus_stat_comb => \ShiftReg_6:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_6:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_6:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_6:bSR:status_5\ ,
        chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_6:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_6:bSR:status_6\ ,
        status_5 => \ShiftReg_6:bSR:status_5\ ,
        status_4 => \ShiftReg_6:bSR:status_4\ ,
        status_3 => \ShiftReg_6:bSR:status_3\ ,
        status_0 => \ShiftReg_5:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN * !AMuxHw_1_Decoder_old_id_1 * !CNT_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !CNT_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN * AMuxHw_1_Decoder_old_id_1 * CNT_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !CNT_0
        );
        Output = AMuxHw_1_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\EN_Channel1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \EN_Channel1:control_7\ ,
        control_6 => \EN_Channel1:control_6\ ,
        control_5 => \EN_Channel1:control_5\ ,
        control_4 => \EN_Channel1:control_4\ ,
        control_3 => \EN_Channel1:control_3\ ,
        control_2 => \EN_Channel1:control_2\ ,
        control_1 => \EN_Channel1:control_1\ ,
        control_0 => EN );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN * AMuxHw_1_Decoder_old_id_1 * CNT_1 * 
              AMuxHw_1_Decoder_old_id_0 * CNT_0
        );
        Output = AMuxHw_1_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN * !AMuxHw_1_Decoder_old_id_1 * !CNT_1 * 
              AMuxHw_1_Decoder_old_id_0 * CNT_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        f0_bus_stat_comb => \ShiftReg_5:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_5:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_5:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_5:bSR:status_5\ ,
        chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_5:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_5:bSR:status_6\ ,
        status_5 => \ShiftReg_5:bSR:status_5\ ,
        status_4 => \ShiftReg_5:bSR:status_4\ ,
        status_3 => \ShiftReg_5:bSR:status_3\ ,
        status_0 => \ShiftReg_5:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Keybord_OUT:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Keybord_OUT:control_7\ ,
        control_6 => \Keybord_OUT:control_6\ ,
        control_5 => \Keybord_OUT:control_5\ ,
        control_4 => \Keybord_OUT:control_4\ ,
        control_3 => \Keybord_OUT:control_3\ ,
        control_2 => \Keybord_OUT:control_2\ ,
        control_1 => Net_2663 ,
        control_0 => Net_2655 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Mux_CH3_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_0
        );
        Output = Mux_CH3_Decoder_old_id_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Mux_CH3_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2113) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1
        );
        Output = Mux_CH3_Decoder_old_id_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_703, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = Net_703 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ShiftReg_5:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_5:bSR:status_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ShiftReg_5:bSR:load_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_5:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        so_comb => Net_667 ,
        chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\ShiftReg_6:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_6:bSR:control_7\ ,
        control_6 => \ShiftReg_6:bSR:control_6\ ,
        control_5 => \ShiftReg_6:bSR:control_5\ ,
        control_4 => \ShiftReg_6:bSR:control_4\ ,
        control_3 => \ShiftReg_6:bSR:control_3\ ,
        control_2 => \ShiftReg_6:bSR:control_2\ ,
        control_1 => \ShiftReg_6:bSR:control_1\ ,
        control_0 => \ShiftReg_6:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\ShiftReg_5:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_5:bSR:control_7\ ,
        control_6 => \ShiftReg_5:bSR:control_6\ ,
        control_5 => \ShiftReg_5:bSR:control_5\ ,
        control_4 => \ShiftReg_5:bSR:control_4\ ,
        control_3 => \ShiftReg_5:bSR:control_3\ ,
        control_2 => \ShiftReg_5:bSR:control_2\ ,
        control_1 => \ShiftReg_5:bSR:control_1\ ,
        control_0 => \ShiftReg_5:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=AMux_CH2_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1
        );
        Output = AMux_CH2_Decoder_old_id_1 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        so_comb => Net_679 ,
        chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\ShiftReg_7:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_7:bSR:control_7\ ,
        control_6 => \ShiftReg_7:bSR:control_6\ ,
        control_5 => \ShiftReg_7:bSR:control_5\ ,
        control_4 => \ShiftReg_7:bSR:control_4\ ,
        control_3 => \ShiftReg_7:bSR:control_3\ ,
        control_2 => \ShiftReg_7:bSR:control_2\ ,
        control_1 => \ShiftReg_7:bSR:control_1\ ,
        control_0 => \ShiftReg_7:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=AMux_CH2_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1 * CNT_0 * EN2 * AMux_CH2_Decoder_old_id_1 * 
              AMux_CH2_Decoder_old_id_0
        );
        Output = AMux_CH2_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=AMux_CH2_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CNT_1 * !CNT_0 * EN2 * !AMux_CH2_Decoder_old_id_1 * 
              !AMux_CH2_Decoder_old_id_0
        );
        Output = AMux_CH2_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2551, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !cydff_1 * !CNT_1 * !CNT_0 * !Net_1848_1 * !Net_1848_0
            + !cydff_1 * !CNT_1 * CNT_0 * !Net_1848_1 * Net_1848_0
            + !cydff_1 * CNT_1 * !CNT_0 * Net_1848_1 * !Net_1848_0
            + !cydff_1 * CNT_1 * CNT_0 * Net_1848_1 * Net_1848_0
        );
        Output = Net_2551 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_853, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_867 * ClockBlock_BUS_CLK_local
        );
        Output = Net_853 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697
        );
        Output = cydff_1 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        so_comb => Net_660 ,
        chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\Sel_Gen:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Sel_Gen:control_7\ ,
        control_6 => \Sel_Gen:control_6\ ,
        control_5 => \Sel_Gen:control_5\ ,
        control_4 => \Sel_Gen:control_4\ ,
        control_3 => \Sel_Gen:control_3\ ,
        control_2 => \Sel_Gen:control_2\ ,
        control_1 => Net_1848_1 ,
        control_0 => Net_1848_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000010"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=8, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_849, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_872_6 * !Net_872_5 * !Net_872_4 * !Net_872_3 * !Net_872_2 * 
              !Net_872_1 * Net_872_0 * ClockBlock_BUS_CLK_local
        );
        Output = Net_849 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=3, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_686, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + Net_660 * Net_698 * !Net_686
        );
        Output = Net_686 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_697, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + !Net_660 * Net_698 * !Net_686
            + Net_660 * !Net_698 * !Net_686
            + Net_660 * Net_698 * Net_686
        );
        Output = Net_697 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        so_comb => Net_698 ,
        chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

count7cell: Name =\Count7_1:Counter7\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        count_6 => Net_872_6 ,
        count_5 => Net_872_5 ,
        count_4 => Net_872_4 ,
        count_3 => Net_872_3 ,
        count_2 => Net_872_2 ,
        count_1 => Net_872_1 ,
        count_0 => Net_872_0 ,
        tc => Net_867 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_917, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = Net_917 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ShiftReg_7:bSR:load_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_7:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ShiftReg_7:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_7:bSR:status_0\ (fanout=8)
        Properties               : 
        {
        }
}

statuscell: Name =\SWReg:sts:sts_reg\
    PORT MAP (
        status_1 => CNT_1 ,
        status_0 => CNT_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => Net_914 ,
        control_0 => Net_860 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=CNT_1, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (cydff_1)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_2 * !CNT_1 * CNT_0
            + !cydff_2 * CNT_1 * !CNT_0
        );
        Output = CNT_1 (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=CNT_0, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_2 * !CNT_0
        );
        Output = CNT_0 (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\

statuscell: Name =\Keybord_IN:sts:sts_reg\
    PORT MAP (
        status_2 => Net_2661 ,
        status_1 => Net_2715 ,
        status_0 => Net_2714 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=AMux_CH2_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_1 * !CNT_0 * EN2 * AMux_CH2_Decoder_old_id_1 * 
              !AMux_CH2_Decoder_old_id_0
        );
        Output = AMux_CH2_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=AMux_CH2_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CNT_1 * CNT_0 * EN2 * !AMux_CH2_Decoder_old_id_1 * 
              AMux_CH2_Decoder_old_id_0
        );
        Output = AMux_CH2_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        f0_bus_stat_comb => \ShiftReg_7:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_7:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_7:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_7:bSR:status_5\ ,
        chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_7:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_7:bSR:status_6\ ,
        status_5 => \ShiftReg_7:bSR:status_5\ ,
        status_4 => \ShiftReg_7:bSR:status_4\ ,
        status_3 => \ShiftReg_7:bSR:status_3\ ,
        status_0 => \ShiftReg_7:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\EN_Channel2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \EN_Channel2:control_7\ ,
        control_6 => \EN_Channel2:control_6\ ,
        control_5 => \EN_Channel2:control_5\ ,
        control_4 => \EN_Channel2:control_4\ ,
        control_3 => \EN_Channel2:control_3\ ,
        control_2 => \EN_Channel2:control_2\ ,
        control_1 => \EN_Channel2:control_1\ ,
        control_0 => EN2 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=AMux_CH2_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2430) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CNT_0
        );
        Output = AMux_CH2_Decoder_old_id_0 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_853)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = cydff_2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        f0_bus_stat_comb => \ShiftReg_8:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_8:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_8:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_8:bSR:status_5\ ,
        chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_8:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_8:bSR:status_6\ ,
        status_5 => \ShiftReg_8:bSR:status_5\ ,
        status_4 => \ShiftReg_8:bSR:status_4\ ,
        status_3 => \ShiftReg_8:bSR:status_3\ ,
        status_0 => \ShiftReg_7:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\

statuscell: Name =\Menu:sts:sts_reg\
    PORT MAP (
        status_0 => Net_2658 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\ShiftReg_8:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_8:bSR:control_7\ ,
        control_6 => \ShiftReg_8:bSR:control_6\ ,
        control_5 => \ShiftReg_8:bSR:control_5\ ,
        control_4 => \ShiftReg_8:bSR:control_4\ ,
        control_3 => \ShiftReg_8:bSR:control_3\ ,
        control_2 => \ShiftReg_8:bSR:control_2\ ,
        control_1 => \ShiftReg_8:bSR:control_1\ ,
        control_0 => \ShiftReg_8:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_2647 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_1:ep_4\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =USB_isr
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\PowerMonitor_1:ADC:IRQ\
        PORT MAP (
            interrupt => \PowerMonitor_1:Net_2323\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vout_R1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_R1(0)__PA ,
        analog_term => Net_1819 ,
        pad => Vout_R1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Vout_R1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_R1_1(0)__PA ,
        analog_term => Net_2387 ,
        pad => Vout_R1_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Sar1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sar1(0)__PA ,
        pad => Sar1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Ref0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ref0(0)__PA ,
        pad => Ref0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Sar0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sar0(0)__PA ,
        pad => Sar0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = i_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => i_1(0)__PA ,
        analog_term => Net_2586 ,
        pad => i_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = v_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => v_1(0)__PA ,
        analog_term => Net_2581 ,
        pad => v_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = i_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => i_2(0)__PA ,
        analog_term => Net_2587 ,
        pad => i_2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Cap2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap2_1(0)__PA ,
        analog_term => Net_2334 ,
        pad => Cap2_1(0)_PAD ,
        pin_input => Mux_CH3_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Cap2_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap2_2(0)__PA ,
        analog_term => Net_2369 ,
        pad => Cap2_2(0)_PAD ,
        pin_input => Mux_CH3_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Cap2_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap2_3(0)__PA ,
        analog_term => Net_2370 ,
        pad => Cap2_3(0)_PAD ,
        pin_input => Mux_CH3_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Cap2_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap2_4(0)__PA ,
        analog_term => Net_2371 ,
        pad => Cap2_4(0)_PAD ,
        pin_input => Mux_CH3_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ButtonSW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ButtonSW1(0)__PA ,
        pad => ButtonSW1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = v_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => v_2(0)__PA ,
        analog_term => Net_2582 ,
        pad => v_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Led1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Led1(0)__PA ,
        pin_input => __ONE__ ,
        pad => Led1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Q_GEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Q_GEN(0)__PA ,
        fb => QGEN ,
        pad => Q_GEN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Cap1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_1(0)__PA ,
        analog_term => Net_2181 ,
        pad => Cap1_1(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Cap1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_2(0)__PA ,
        analog_term => Net_2177 ,
        pad => Cap1_2(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Cap1_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_3(0)__PA ,
        analog_term => Net_2180 ,
        pad => Cap1_3(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Cap1_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_4(0)__PA ,
        analog_term => Net_2179 ,
        pad => Cap1_4(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_3 );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Channel1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Channel1(0)__PA ,
        analog_term => Net_2192 ,
        pad => Channel1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Channel2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Channel2(0)__PA ,
        analog_term => Net_2377 ,
        pad => Channel2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Ref1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ref1(0)__PA ,
        pad => Ref1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Channel3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Channel3(0)__PA ,
        analog_term => Net_2116 ,
        pad => Channel3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Sen(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sen(0)__PA ,
        analog_term => Net_1797 ,
        pad => Sen(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GEN_OUT_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GEN_OUT_P(0)__PA ,
        pin_input => cydff_1 ,
        pad => GEN_OUT_P(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Vout_Ch3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_Ch3(0)__PA ,
        analog_term => Net_1953 ,
        pad => Vout_Ch3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RST_OUT_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RST_OUT_P(0)__PA ,
        pin_input => cydff_2 ,
        pad => RST_OUT_P(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = L1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L1(0)__PA ,
        fb => Net_2714 ,
        pad => L1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = L2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L2(0)__PA ,
        fb => Net_2715 ,
        pad => L2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = L3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L3(0)__PA ,
        fb => Net_2661 ,
        pad => L3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Men_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Men_IN(0)__PA ,
        fb => Net_2658 ,
        pad => Men_IN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Out_LL1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_LL1(0)__PA ,
        pin_input => Net_2655 ,
        pad => Out_LL1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Out_LL2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_LL2(0)__PA ,
        pin_input => Net_2663 ,
        pad => Out_LL2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Power(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Power(0)__PA ,
        fb => Net_2662 ,
        pad => Power(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PowerOFF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PowerOFF(0)__PA ,
        pin_input => Net_2777 ,
        pad => PowerOFF(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Cap1_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_5(0)__PA ,
        analog_term => Net_2378 ,
        pad => Cap1_5(0)_PAD ,
        pin_input => AMux_CH2_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Cap1_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_6(0)__PA ,
        analog_term => Net_2379 ,
        pad => Cap1_6(0)_PAD ,
        pin_input => AMux_CH2_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Cap1_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_7(0)__PA ,
        analog_term => Net_2380 ,
        pad => Cap1_7(0)_PAD ,
        pin_input => AMux_CH2_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Cap1_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_8(0)__PA ,
        analog_term => Net_2381 ,
        pad => Cap1_8(0)_PAD ,
        pin_input => AMux_CH2_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Cmod(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cmod(0)__PA ,
        pad => Cmod(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dsi_clkin_div => QGEN ,
            dclk_glb_0 => Net_2113 ,
            dclk_0 => Net_2113_local ,
            dclk_glb_1 => Net_2430 ,
            dclk_1 => Net_2430_local ,
            dclk_glb_2 => Net_2059 ,
            dclk_2 => Net_2059_local ,
            dclk_glb_3 => \PowerMonitor_1:ADC:Net_487\ ,
            dclk_3 => \PowerMonitor_1:ADC:Net_487_local\ ,
            aclk_glb_0 => \ADC_SAR_1:Net_385\ ,
            aclk_0 => \ADC_SAR_1:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_381_local\ ,
            aclk_glb_1 => \PowerMonitor_1:ADC:Net_40\ ,
            aclk_1 => \PowerMonitor_1:ADC:Net_40_local\ ,
            clk_a_dig_glb_1 => \PowerMonitor_1:ADC:Net_40_adig\ ,
            clk_a_dig_1 => \PowerMonitor_1:ADC:Net_40_adig_local\ ,
            dclk_glb_4 => Net_2579 ,
            dclk_4 => Net_2579_local ,
            dclk_glb_5 => Net_2697 ,
            dclk_5 => Net_2697_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\PowerMonitor_1:ADC:DSM4\
        PORT MAP (
            aclock => \PowerMonitor_1:ADC:Net_40\ ,
            vplus => \PowerMonitor_1:posSignal\ ,
            vminus => \PowerMonitor_1:negSignal\ ,
            reset_dec => \PowerMonitor_1:ADC:mod_reset\ ,
            extclk_cp_udb => \PowerMonitor_1:ADC:Net_487_local\ ,
            ext_pin_1 => \PowerMonitor_1:ADC:Net_349\ ,
            ext_pin_2 => \PowerMonitor_1:ADC:Net_257\ ,
            ext_vssa => \PowerMonitor_1:ADC:Net_352\ ,
            qtz_ref => \PowerMonitor_1:ADC:Net_12\ ,
            dec_clock => \PowerMonitor_1:ADC:aclock\ ,
            mod_dat_3 => \PowerMonitor_1:ADC:mod_dat_3\ ,
            mod_dat_2 => \PowerMonitor_1:ADC:mod_dat_2\ ,
            mod_dat_1 => \PowerMonitor_1:ADC:mod_dat_1\ ,
            mod_dat_0 => \PowerMonitor_1:ADC:mod_dat_0\ ,
            dout_udb_7 => \PowerMonitor_1:ADC:Net_9_7\ ,
            dout_udb_6 => \PowerMonitor_1:ADC:Net_9_6\ ,
            dout_udb_5 => \PowerMonitor_1:ADC:Net_9_5\ ,
            dout_udb_4 => \PowerMonitor_1:ADC:Net_9_4\ ,
            dout_udb_3 => \PowerMonitor_1:ADC:Net_9_3\ ,
            dout_udb_2 => \PowerMonitor_1:ADC:Net_9_2\ ,
            dout_udb_1 => \PowerMonitor_1:ADC:Net_9_1\ ,
            dout_udb_0 => \PowerMonitor_1:ADC:Net_9_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\PowerMonitor_1:ADC:DEC\
        PORT MAP (
            aclock => \PowerMonitor_1:ADC:aclock\ ,
            mod_dat_3 => \PowerMonitor_1:ADC:mod_dat_3\ ,
            mod_dat_2 => \PowerMonitor_1:ADC:mod_dat_2\ ,
            mod_dat_1 => \PowerMonitor_1:ADC:mod_dat_1\ ,
            mod_dat_0 => \PowerMonitor_1:ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \PowerMonitor_1:ADC:mod_reset\ ,
            interrupt => \PowerMonitor_1:Net_2323\ );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\PowerMonitor_1:PGA:SC\
        PORT MAP (
            vref => \PowerMonitor_1:PGA:Net_17\ ,
            vin => \ADC_SAR_1:Net_233\ ,
            modout => \PowerMonitor_1:PGA:Net_41\ ,
            vout => \PowerMonitor_1:PGA_REF\ );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,1): 
    sccell: Name =\PGA_CH3:SC\
        PORT MAP (
            vref => Net_1685 ,
            vin => Net_2116 ,
            modout => \PGA_CH3:Net_41\ ,
            vout => CH3 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,2): 
    sccell: Name =\PGA_1:SC\
        PORT MAP (
            vref => Net_1685 ,
            vin => Net_2192 ,
            modout => \PGA_1:Net_41\ ,
            vout => CH1 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,3): 
    sccell: Name =\PGA_HC2:SC\
        PORT MAP (
            vref => Net_1685 ,
            vin => Net_2377 ,
            modout => \PGA_HC2:Net_41\ ,
            vout => CH2 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_479 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\Opamp_Channel2:ABuf\
        PORT MAP (
            vplus => Net_1685 ,
            vminus => Net_2387 ,
            vout => Net_2387 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\Op_CN3:ABuf\
        PORT MAP (
            vplus => Net_1685 ,
            vminus => Net_1797 ,
            vout => Net_1953 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\Opamp_Channel1_1:ABuf\
        PORT MAP (
            vplus => Net_1685 ,
            vminus => Net_1819 ,
            vout => Net_1819 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_1685 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_SAR_1:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_1:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\PowerMonitor_1:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \PowerMonitor_1:CSA1\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_2651 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_233\ ,
            clock => \ADC_SAR_1:Net_385\ ,
            pump_clock => \ADC_SAR_1:Net_385\ ,
            sof_udb => Net_2551 ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_2650 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_2647 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_1
        PORT MAP (
            muxin_3 => Net_2179 ,
            muxin_2 => Net_2180 ,
            muxin_1 => Net_2177 ,
            muxin_0 => Net_2181 ,
            vout => Net_2192 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\PowerMonitor_1:PM_AMux_Current\
        PORT MAP (
            muxin_37 => \PowerMonitor_1:PGA_REF\ ,
            muxin_36 => \PowerMonitor_1:CSA1\ ,
            muxin_35 => \PowerMonitor_1:CSA1\ ,
            muxin_34 => \PowerMonitor_1:CSA1\ ,
            muxin_33 => \PowerMonitor_1:CSA1\ ,
            muxin_32 => \PowerMonitor_1:CSA1\ ,
            muxin_31 => \PowerMonitor_1:CSA1\ ,
            muxin_30 => \PowerMonitor_1:CSA1\ ,
            muxin_29 => \PowerMonitor_1:CSA1\ ,
            muxin_28 => \PowerMonitor_1:CSA1\ ,
            muxin_27 => \PowerMonitor_1:CSA1\ ,
            muxin_26 => \PowerMonitor_1:CSA1\ ,
            muxin_25 => \PowerMonitor_1:CSA1\ ,
            muxin_24 => \PowerMonitor_1:CSA1\ ,
            muxin_23 => \PowerMonitor_1:CSA1\ ,
            muxin_22 => \PowerMonitor_1:CSA1\ ,
            muxin_21 => \PowerMonitor_1:CSA1\ ,
            muxin_20 => \PowerMonitor_1:CSA1\ ,
            muxin_19 => \PowerMonitor_1:CSA1\ ,
            muxin_18 => \PowerMonitor_1:CSA1\ ,
            muxin_17 => \PowerMonitor_1:CSA1\ ,
            muxin_16 => \PowerMonitor_1:CSA1\ ,
            muxin_15 => \PowerMonitor_1:CSA1\ ,
            muxin_14 => \PowerMonitor_1:CSA1\ ,
            muxin_13 => \PowerMonitor_1:CSA1\ ,
            muxin_12 => \PowerMonitor_1:CSA1\ ,
            muxin_11 => \PowerMonitor_1:CSA1\ ,
            muxin_10 => \PowerMonitor_1:CSA1\ ,
            muxin_9 => \PowerMonitor_1:CSA1\ ,
            muxin_8 => \PowerMonitor_1:CSA1\ ,
            muxin_7 => \PowerMonitor_1:CSA1\ ,
            muxin_6 => \PowerMonitor_1:CSA1\ ,
            muxin_5 => \PowerMonitor_1:CSA1\ ,
            muxin_4 => \PowerMonitor_1:CSA1\ ,
            muxin_3 => \PowerMonitor_1:CSA1\ ,
            muxin_2 => \PowerMonitor_1:CSA1\ ,
            muxin_1 => Net_2587 ,
            muxin_0 => Net_2586 ,
            vout => \PowerMonitor_1:negSignal\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000000000000000000000000000000000"
            muxin_width = 38
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\PowerMonitor_1:PM_AMux_Voltage\
        PORT MAP (
            muxin_68 => \PowerMonitor_1:CSA1\ ,
            muxin_67 => \PowerMonitor_1:CSA1\ ,
            muxin_66 => \PowerMonitor_1:CSA1\ ,
            muxin_65 => \PowerMonitor_1:CSA1\ ,
            muxin_64 => \PowerMonitor_1:CSA1\ ,
            muxin_63 => \PowerMonitor_1:CSA1\ ,
            muxin_62 => \PowerMonitor_1:CSA1\ ,
            muxin_61 => \PowerMonitor_1:CSA1\ ,
            muxin_60 => \PowerMonitor_1:CSA1\ ,
            muxin_59 => \PowerMonitor_1:CSA1\ ,
            muxin_58 => \PowerMonitor_1:CSA1\ ,
            muxin_57 => \PowerMonitor_1:CSA1\ ,
            muxin_56 => \PowerMonitor_1:CSA1\ ,
            muxin_55 => \PowerMonitor_1:CSA1\ ,
            muxin_54 => \PowerMonitor_1:CSA1\ ,
            muxin_53 => \PowerMonitor_1:CSA1\ ,
            muxin_52 => \PowerMonitor_1:CSA1\ ,
            muxin_51 => \PowerMonitor_1:CSA1\ ,
            muxin_50 => \PowerMonitor_1:CSA1\ ,
            muxin_49 => \PowerMonitor_1:CSA1\ ,
            muxin_48 => \PowerMonitor_1:CSA1\ ,
            muxin_47 => \PowerMonitor_1:CSA1\ ,
            muxin_46 => \PowerMonitor_1:CSA1\ ,
            muxin_45 => \PowerMonitor_1:CSA1\ ,
            muxin_44 => \PowerMonitor_1:CSA1\ ,
            muxin_43 => \PowerMonitor_1:CSA1\ ,
            muxin_42 => \PowerMonitor_1:CSA1\ ,
            muxin_41 => \PowerMonitor_1:CSA1\ ,
            muxin_40 => \PowerMonitor_1:CSA1\ ,
            muxin_39 => \PowerMonitor_1:CSA1\ ,
            muxin_38 => \PowerMonitor_1:CSA1\ ,
            muxin_37 => \PowerMonitor_1:CSA1\ ,
            muxin_36 => \PowerMonitor_1:CSA1\ ,
            muxin_35 => \PowerMonitor_1:CSA1\ ,
            muxin_34 => \PowerMonitor_1:CSA1\ ,
            muxin_33 => \PowerMonitor_1:CSA1\ ,
            muxin_32 => \PowerMonitor_1:CSA1\ ,
            muxin_31 => \PowerMonitor_1:CSA1\ ,
            muxin_30 => \PowerMonitor_1:CSA1\ ,
            muxin_29 => \PowerMonitor_1:CSA1\ ,
            muxin_28 => \PowerMonitor_1:CSA1\ ,
            muxin_27 => \PowerMonitor_1:CSA1\ ,
            muxin_26 => \PowerMonitor_1:CSA1\ ,
            muxin_25 => \PowerMonitor_1:CSA1\ ,
            muxin_24 => \PowerMonitor_1:CSA1\ ,
            muxin_23 => \PowerMonitor_1:CSA1\ ,
            muxin_22 => \PowerMonitor_1:CSA1\ ,
            muxin_21 => \PowerMonitor_1:CSA1\ ,
            muxin_20 => \PowerMonitor_1:CSA1\ ,
            muxin_19 => \PowerMonitor_1:CSA1\ ,
            muxin_18 => \PowerMonitor_1:CSA1\ ,
            muxin_17 => \PowerMonitor_1:CSA1\ ,
            muxin_16 => \PowerMonitor_1:CSA1\ ,
            muxin_15 => \PowerMonitor_1:CSA1\ ,
            muxin_14 => \PowerMonitor_1:CSA1\ ,
            muxin_13 => \PowerMonitor_1:CSA1\ ,
            muxin_12 => \PowerMonitor_1:CSA1\ ,
            muxin_11 => \PowerMonitor_1:CSA1\ ,
            muxin_10 => \PowerMonitor_1:CSA1\ ,
            muxin_9 => \PowerMonitor_1:CSA1\ ,
            muxin_8 => \PowerMonitor_1:CSA1\ ,
            muxin_7 => \PowerMonitor_1:CSA1\ ,
            muxin_6 => \PowerMonitor_1:CSA1\ ,
            muxin_5 => \PowerMonitor_1:CSA1\ ,
            muxin_4 => \PowerMonitor_1:CSA1\ ,
            muxin_3 => \PowerMonitor_1:CSA1\ ,
            muxin_2 => \PowerMonitor_1:CSA1\ ,
            muxin_1 => Net_2582 ,
            muxin_0 => Net_2581 ,
            vout => \PowerMonitor_1:posSignal\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000000000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 69
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_2 => CH3 ,
            muxin_1 => CH2 ,
            muxin_0 => CH1 ,
            vout => Net_2651 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =Mux_CH3
        PORT MAP (
            muxin_3 => Net_2371 ,
            muxin_2 => Net_2370 ,
            muxin_1 => Net_2369 ,
            muxin_0 => Net_2334 ,
            vout => Net_2116 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_CH2
        PORT MAP (
            muxin_3 => Net_2381 ,
            muxin_2 => Net_2380 ,
            muxin_1 => Net_2379 ,
            muxin_0 => Net_2378 ,
            vout => Net_2377 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |        Vout_R1(0) | Analog(Net_1819)
     |   1 |     * |      NONE |      HI_Z_ANALOG |      Vout_R1_1(0) | Analog(Net_2387)
     |   2 |     * |      NONE |      HI_Z_ANALOG |           Sar1(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |           Ref0(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |           Sar0(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |            i_1(0) | Analog(Net_2586)
     |   6 |     * |      NONE |      HI_Z_ANALOG |            v_1(0) | Analog(Net_2581)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            i_2(0) | Analog(Net_2587)
-----+-----+-------+-----------+------------------+-------------------+-------------------------------------------------
   1 |   2 |     * |      NONE |      HI_Z_ANALOG |         Cap2_1(0) | In(Mux_CH3_Decoder_one_hot_0), Analog(Net_2334)
     |   4 |     * |      NONE |      HI_Z_ANALOG |         Cap2_2(0) | In(Mux_CH3_Decoder_one_hot_1), Analog(Net_2369)
     |   5 |     * |      NONE |      HI_Z_ANALOG |         Cap2_3(0) | In(Mux_CH3_Decoder_one_hot_2), Analog(Net_2370)
     |   6 |     * |      NONE |      HI_Z_ANALOG |         Cap2_4(0) | In(Mux_CH3_Decoder_one_hot_3), Analog(Net_2371)
     |   7 |       |      NONE |     HI_Z_DIGITAL |      ButtonSW1(0) | 
-----+-----+-------+-----------+------------------+-------------------+-------------------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |            v_2(0) | Analog(Net_2582)
     |   1 |     * |      NONE |         CMOS_OUT |           Led1(0) | In(__ONE__)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |          Q_GEN(0) | FB(QGEN)
     |   3 |     * |      NONE |      HI_Z_ANALOG |         Cap1_1(0) | In(AMuxHw_1_Decoder_one_hot_0), Analog(Net_2181)
     |   4 |     * |      NONE |      HI_Z_ANALOG |         Cap1_2(0) | In(AMuxHw_1_Decoder_one_hot_1), Analog(Net_2177)
     |   5 |     * |      NONE |      HI_Z_ANALOG |         Cap1_3(0) | In(AMuxHw_1_Decoder_one_hot_2), Analog(Net_2180)
     |   6 |     * |      NONE |      HI_Z_ANALOG |         Cap1_4(0) | In(AMuxHw_1_Decoder_one_hot_3), Analog(Net_2179)
-----+-----+-------+-----------+------------------+-------------------+-------------------------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |       Channel1(0) | Analog(Net_2192)
     |   1 |     * |      NONE |      HI_Z_ANALOG |       Channel2(0) | Analog(Net_2377)
     |   2 |     * |      NONE |      HI_Z_ANALOG |           Ref1(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |       Channel3(0) | Analog(Net_2116)
     |   4 |     * |      NONE |      HI_Z_ANALOG |            Sen(0) | Analog(Net_1797)
     |   5 |     * |      NONE |         CMOS_OUT |      GEN_OUT_P(0) | In(cydff_1)
     |   6 |     * |      NONE |      HI_Z_ANALOG |       Vout_Ch3(0) | Analog(Net_1953)
     |   7 |     * |      NONE |         CMOS_OUT |      RST_OUT_P(0) | In(cydff_2)
-----+-----+-------+-----------+------------------+-------------------+-------------------------------------------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |             L1(0) | FB(Net_2714)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |             L2(0) | FB(Net_2715)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |             L3(0) | FB(Net_2661)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |         Men_IN(0) | FB(Net_2658)
     |   4 |     * |      NONE |    RES_PULL_DOWN |        Out_LL1(0) | In(Net_2655)
     |   5 |     * |      NONE |    RES_PULL_DOWN |        Out_LL2(0) | In(Net_2663)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Power(0) | FB(Net_2662)
     |   7 |     * |      NONE |         CMOS_OUT |       PowerOFF(0) | In(Net_2777)
-----+-----+-------+-----------+------------------+-------------------+-------------------------------------------------
  15 |   0 |     * |      NONE |      HI_Z_ANALOG |         Cap1_5(0) | In(AMux_CH2_Decoder_one_hot_0), Analog(Net_2378)
     |   1 |     * |      NONE |      HI_Z_ANALOG |         Cap1_6(0) | In(AMux_CH2_Decoder_one_hot_1), Analog(Net_2379)
     |   2 |     * |      NONE |      HI_Z_ANALOG |         Cap1_7(0) | In(AMux_CH2_Decoder_one_hot_2), Analog(Net_2380)
     |   3 |     * |      NONE |      HI_Z_ANALOG |         Cap1_8(0) | In(AMux_CH2_Decoder_one_hot_3), Analog(Net_2381)
     |   4 |     * |      NONE |      HI_Z_ANALOG |           Cmod(0) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.268ms
Digital Placement phase: Elapsed time ==> 4s.050ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.562ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.260ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Design01_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "CyBUS_CLK(routed)". See the timing report for details. (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Warning: sta.M0021: Design01_timing.html: Warning-1350: Asynchronous path(s) exist from "cydff_1/q" to "Clock_3". See the timing report for details. (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Warning: sta.M0021: Design01_timing.html: Warning-1350: Asynchronous path(s) exist from "cydff_1/q" to "Clock_2". See the timing report for details. (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Warning: sta.M0021: Design01_timing.html: Warning-1350: Asynchronous path(s) exist from "cydff_1/q" to "Clock_1". See the timing report for details. (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Warning: sta.M0019: Design01_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Warning: sta.M0019: Design01_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK(routed) ) to clock ( cydff_1/q ). (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.980ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.380ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 30s.493ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 30s.494ms
API generation phase: Elapsed time ==> 5s.414ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.001ms
