//
// Module mopshub_lib.seu_core_design.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 12:15:13 06/23/23
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module seu_core_design( 
   // Port Declarations
   input   wire           clk, 
   input   wire           rst, 
   input   wire           status_uncorrectable, 
  // output  wire           uncorrectable_txwrite, 
  // output  wire    [7:0]  uncorrectable_count_txdata, 
   output  wire           error_count_txwrite,
   output  wire    [7:0]  error_count_txdata, 
   output  wire    [7:0]  out_data_uart, 
   output  wire           request_trig
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [4:0] data1;
wire  [4:0] data2;
wire rst_signal = !status_uncorrectable || rst;
// Instances 
seu_checker seu_checker0( 
   .rst               (rst_signal), 
   .clk               (clk), 
   .status_uncorrectable    (status_uncorrectable),
  // .uncorrectable_count_txdata     (uncorrectable_count_txdata),
  // .uncorrectable_txwrite   (uncorrectable_txwrite),
   .error_count_txdata      (error_count_txdata),
   .error_count_txwrite     (error_count_txwrite),
   .data1             (data1), 
   .data2             (data2)
); 

seu_counter DUT_counter( 
   .rst           (rst_signal), 
   .clk           (clk), 
   .out_data      (data2), 
   .out_data_uart (out_data_uart), 
   .request_trig  (request_trig)
); 

seu_counter Golden_counter( 
   .rst           (rst_signal), 
   .clk           (clk), 
   .out_data      (data1), 
   .out_data_uart (), 
   .request_trig  ()
); 
endmodule // seu_core_design

