#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x260bf60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x260c0f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2618280 .functor NOT 1, L_0x2643410, C4<0>, C4<0>, C4<0>;
L_0x2643170 .functor XOR 1, L_0x2643010, L_0x26430d0, C4<0>, C4<0>;
L_0x2643300 .functor XOR 1, L_0x2643170, L_0x2643230, C4<0>, C4<0>;
v0x263ef70_0 .net *"_ivl_10", 0 0, L_0x2643230;  1 drivers
v0x263f070_0 .net *"_ivl_12", 0 0, L_0x2643300;  1 drivers
v0x263f150_0 .net *"_ivl_2", 0 0, L_0x2641130;  1 drivers
v0x263f210_0 .net *"_ivl_4", 0 0, L_0x2643010;  1 drivers
v0x263f2f0_0 .net *"_ivl_6", 0 0, L_0x26430d0;  1 drivers
v0x263f420_0 .net *"_ivl_8", 0 0, L_0x2643170;  1 drivers
v0x263f500_0 .net "a", 0 0, v0x263bab0_0;  1 drivers
v0x263f5a0_0 .net "b", 0 0, v0x263bb50_0;  1 drivers
v0x263f640_0 .net "c", 0 0, v0x263bbf0_0;  1 drivers
v0x263f6e0_0 .var "clk", 0 0;
v0x263f780_0 .net "d", 0 0, v0x263bd30_0;  1 drivers
v0x263f820_0 .net "q_dut", 0 0, L_0x2642eb0;  1 drivers
v0x263f8c0_0 .net "q_ref", 0 0, L_0x26182f0;  1 drivers
v0x263f960_0 .var/2u "stats1", 159 0;
v0x263fa00_0 .var/2u "strobe", 0 0;
v0x263faa0_0 .net "tb_match", 0 0, L_0x2643410;  1 drivers
v0x263fb60_0 .net "tb_mismatch", 0 0, L_0x2618280;  1 drivers
v0x263fc20_0 .net "wavedrom_enable", 0 0, v0x263be20_0;  1 drivers
v0x263fcc0_0 .net "wavedrom_title", 511 0, v0x263bec0_0;  1 drivers
L_0x2641130 .concat [ 1 0 0 0], L_0x26182f0;
L_0x2643010 .concat [ 1 0 0 0], L_0x26182f0;
L_0x26430d0 .concat [ 1 0 0 0], L_0x2642eb0;
L_0x2643230 .concat [ 1 0 0 0], L_0x26182f0;
L_0x2643410 .cmp/eeq 1, L_0x2641130, L_0x2643300;
S_0x260c280 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x260c0f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x25f7ea0 .functor OR 1, v0x263bab0_0, v0x263bb50_0, C4<0>, C4<0>;
L_0x260c9e0 .functor OR 1, v0x263bbf0_0, v0x263bd30_0, C4<0>, C4<0>;
L_0x26182f0 .functor AND 1, L_0x25f7ea0, L_0x260c9e0, C4<1>, C4<1>;
v0x26184f0_0 .net *"_ivl_0", 0 0, L_0x25f7ea0;  1 drivers
v0x2618590_0 .net *"_ivl_2", 0 0, L_0x260c9e0;  1 drivers
v0x25f7ff0_0 .net "a", 0 0, v0x263bab0_0;  alias, 1 drivers
v0x25f8090_0 .net "b", 0 0, v0x263bb50_0;  alias, 1 drivers
v0x263af30_0 .net "c", 0 0, v0x263bbf0_0;  alias, 1 drivers
v0x263b040_0 .net "d", 0 0, v0x263bd30_0;  alias, 1 drivers
v0x263b100_0 .net "q", 0 0, L_0x26182f0;  alias, 1 drivers
S_0x263b260 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x260c0f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x263bab0_0 .var "a", 0 0;
v0x263bb50_0 .var "b", 0 0;
v0x263bbf0_0 .var "c", 0 0;
v0x263bc90_0 .net "clk", 0 0, v0x263f6e0_0;  1 drivers
v0x263bd30_0 .var "d", 0 0;
v0x263be20_0 .var "wavedrom_enable", 0 0;
v0x263bec0_0 .var "wavedrom_title", 511 0;
E_0x2606f00/0 .event negedge, v0x263bc90_0;
E_0x2606f00/1 .event posedge, v0x263bc90_0;
E_0x2606f00 .event/or E_0x2606f00/0, E_0x2606f00/1;
E_0x2607150 .event posedge, v0x263bc90_0;
E_0x25f09f0 .event negedge, v0x263bc90_0;
S_0x263b5b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x263b260;
 .timescale -12 -12;
v0x263b7b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x263b8b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x263b260;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x263c020 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x260c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x263fff0 .functor AND 1, v0x263bab0_0, v0x263bb50_0, C4<1>, C4<1>;
L_0x2640080 .functor NOT 1, v0x263bbf0_0, C4<0>, C4<0>, C4<0>;
L_0x2640110 .functor AND 1, L_0x263fff0, L_0x2640080, C4<1>, C4<1>;
L_0x2640180 .functor AND 1, L_0x2640110, v0x263bd30_0, C4<1>, C4<1>;
L_0x2640270 .functor NOT 1, v0x263bb50_0, C4<0>, C4<0>, C4<0>;
L_0x26402e0 .functor AND 1, v0x263bab0_0, L_0x2640270, C4<1>, C4<1>;
L_0x26403e0 .functor AND 1, L_0x26402e0, v0x263bbf0_0, C4<1>, C4<1>;
L_0x26404a0 .functor NOT 1, v0x263bd30_0, C4<0>, C4<0>, C4<0>;
L_0x2640560 .functor AND 1, L_0x26403e0, L_0x26404a0, C4<1>, C4<1>;
L_0x2640670 .functor OR 1, L_0x2640180, L_0x2640560, C4<0>, C4<0>;
L_0x26407e0 .functor NOT 1, v0x263bb50_0, C4<0>, C4<0>, C4<0>;
L_0x2640850 .functor AND 1, v0x263bab0_0, L_0x26407e0, C4<1>, C4<1>;
L_0x2640930 .functor AND 1, L_0x2640850, v0x263bbf0_0, C4<1>, C4<1>;
L_0x26409f0 .functor AND 1, L_0x2640930, v0x263bd30_0, C4<1>, C4<1>;
L_0x26408c0 .functor OR 1, L_0x2640670, L_0x26409f0, C4<0>, C4<0>;
L_0x2640bd0 .functor NOT 1, v0x263bab0_0, C4<0>, C4<0>, C4<0>;
L_0x2640de0 .functor AND 1, L_0x2640bd0, v0x263bb50_0, C4<1>, C4<1>;
L_0x2640fb0 .functor NOT 1, v0x263bbf0_0, C4<0>, C4<0>, C4<0>;
L_0x26411d0 .functor AND 1, L_0x2640de0, L_0x2640fb0, C4<1>, C4<1>;
L_0x26412e0 .functor AND 1, L_0x26411d0, v0x263bd30_0, C4<1>, C4<1>;
L_0x2641560 .functor OR 1, L_0x26408c0, L_0x26412e0, C4<0>, C4<0>;
L_0x2641670 .functor NOT 1, v0x263bab0_0, C4<0>, C4<0>, C4<0>;
L_0x26417a0 .functor AND 1, L_0x2641670, v0x263bb50_0, C4<1>, C4<1>;
L_0x2641860 .functor AND 1, L_0x26417a0, v0x263bbf0_0, C4<1>, C4<1>;
L_0x26419f0 .functor NOT 1, v0x263bd30_0, C4<0>, C4<0>, C4<0>;
L_0x2641a60 .functor AND 1, L_0x2641860, L_0x26419f0, C4<1>, C4<1>;
L_0x2641c50 .functor OR 1, L_0x2641560, L_0x2641a60, C4<0>, C4<0>;
L_0x2641d60 .functor NOT 1, v0x263bab0_0, C4<0>, C4<0>, C4<0>;
L_0x2641ec0 .functor AND 1, L_0x2641d60, v0x263bb50_0, C4<1>, C4<1>;
L_0x2641f80 .functor AND 1, L_0x2641ec0, v0x263bbf0_0, C4<1>, C4<1>;
L_0x2642140 .functor AND 1, L_0x2641f80, v0x263bd30_0, C4<1>, C4<1>;
L_0x2642200 .functor OR 1, L_0x2641c50, L_0x2642140, C4<0>, C4<0>;
L_0x2642420 .functor AND 1, v0x263bab0_0, v0x263bb50_0, C4<1>, C4<1>;
L_0x2642490 .functor AND 1, L_0x2642420, v0x263bbf0_0, C4<1>, C4<1>;
L_0x2642670 .functor NOT 1, v0x263bd30_0, C4<0>, C4<0>, C4<0>;
L_0x26426e0 .functor AND 1, L_0x2642490, L_0x2642670, C4<1>, C4<1>;
L_0x2642920 .functor OR 1, L_0x2642200, L_0x26426e0, C4<0>, C4<0>;
L_0x2642a30 .functor AND 1, v0x263bab0_0, v0x263bb50_0, C4<1>, C4<1>;
L_0x2642be0 .functor AND 1, L_0x2642a30, v0x263bbf0_0, C4<1>, C4<1>;
L_0x2642ca0 .functor AND 1, L_0x2642be0, v0x263bd30_0, C4<1>, C4<1>;
L_0x2642eb0 .functor OR 1, L_0x2642920, L_0x2642ca0, C4<0>, C4<0>;
v0x263c310_0 .net *"_ivl_0", 0 0, L_0x263fff0;  1 drivers
v0x263c3f0_0 .net *"_ivl_10", 0 0, L_0x26402e0;  1 drivers
v0x263c4d0_0 .net *"_ivl_12", 0 0, L_0x26403e0;  1 drivers
v0x263c5c0_0 .net *"_ivl_14", 0 0, L_0x26404a0;  1 drivers
v0x263c6a0_0 .net *"_ivl_16", 0 0, L_0x2640560;  1 drivers
v0x263c7d0_0 .net *"_ivl_18", 0 0, L_0x2640670;  1 drivers
v0x263c8b0_0 .net *"_ivl_2", 0 0, L_0x2640080;  1 drivers
v0x263c990_0 .net *"_ivl_20", 0 0, L_0x26407e0;  1 drivers
v0x263ca70_0 .net *"_ivl_22", 0 0, L_0x2640850;  1 drivers
v0x263cb50_0 .net *"_ivl_24", 0 0, L_0x2640930;  1 drivers
v0x263cc30_0 .net *"_ivl_26", 0 0, L_0x26409f0;  1 drivers
v0x263cd10_0 .net *"_ivl_28", 0 0, L_0x26408c0;  1 drivers
v0x263cdf0_0 .net *"_ivl_30", 0 0, L_0x2640bd0;  1 drivers
v0x263ced0_0 .net *"_ivl_32", 0 0, L_0x2640de0;  1 drivers
v0x263cfb0_0 .net *"_ivl_34", 0 0, L_0x2640fb0;  1 drivers
v0x263d090_0 .net *"_ivl_36", 0 0, L_0x26411d0;  1 drivers
v0x263d170_0 .net *"_ivl_38", 0 0, L_0x26412e0;  1 drivers
v0x263d250_0 .net *"_ivl_4", 0 0, L_0x2640110;  1 drivers
v0x263d330_0 .net *"_ivl_40", 0 0, L_0x2641560;  1 drivers
v0x263d410_0 .net *"_ivl_42", 0 0, L_0x2641670;  1 drivers
v0x263d4f0_0 .net *"_ivl_44", 0 0, L_0x26417a0;  1 drivers
v0x263d5d0_0 .net *"_ivl_46", 0 0, L_0x2641860;  1 drivers
v0x263d6b0_0 .net *"_ivl_48", 0 0, L_0x26419f0;  1 drivers
v0x263d790_0 .net *"_ivl_50", 0 0, L_0x2641a60;  1 drivers
v0x263d870_0 .net *"_ivl_52", 0 0, L_0x2641c50;  1 drivers
v0x263d950_0 .net *"_ivl_54", 0 0, L_0x2641d60;  1 drivers
v0x263da30_0 .net *"_ivl_56", 0 0, L_0x2641ec0;  1 drivers
v0x263db10_0 .net *"_ivl_58", 0 0, L_0x2641f80;  1 drivers
v0x263dbf0_0 .net *"_ivl_6", 0 0, L_0x2640180;  1 drivers
v0x263dcd0_0 .net *"_ivl_60", 0 0, L_0x2642140;  1 drivers
v0x263ddb0_0 .net *"_ivl_62", 0 0, L_0x2642200;  1 drivers
v0x263de90_0 .net *"_ivl_64", 0 0, L_0x2642420;  1 drivers
v0x263df70_0 .net *"_ivl_66", 0 0, L_0x2642490;  1 drivers
v0x263e260_0 .net *"_ivl_68", 0 0, L_0x2642670;  1 drivers
v0x263e340_0 .net *"_ivl_70", 0 0, L_0x26426e0;  1 drivers
v0x263e420_0 .net *"_ivl_72", 0 0, L_0x2642920;  1 drivers
v0x263e500_0 .net *"_ivl_74", 0 0, L_0x2642a30;  1 drivers
v0x263e5e0_0 .net *"_ivl_76", 0 0, L_0x2642be0;  1 drivers
v0x263e6c0_0 .net *"_ivl_78", 0 0, L_0x2642ca0;  1 drivers
v0x263e7a0_0 .net *"_ivl_8", 0 0, L_0x2640270;  1 drivers
v0x263e880_0 .net "a", 0 0, v0x263bab0_0;  alias, 1 drivers
v0x263e920_0 .net "b", 0 0, v0x263bb50_0;  alias, 1 drivers
v0x263ea10_0 .net "c", 0 0, v0x263bbf0_0;  alias, 1 drivers
v0x263eb00_0 .net "d", 0 0, v0x263bd30_0;  alias, 1 drivers
v0x263ebf0_0 .net "q", 0 0, L_0x2642eb0;  alias, 1 drivers
S_0x263ed50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x260c0f0;
 .timescale -12 -12;
E_0x2606ca0 .event anyedge, v0x263fa00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x263fa00_0;
    %nor/r;
    %assign/vec4 v0x263fa00_0, 0;
    %wait E_0x2606ca0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x263b260;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x263bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x263bbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x263bb50_0, 0;
    %assign/vec4 v0x263bab0_0, 0;
    %wait E_0x25f09f0;
    %wait E_0x2607150;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x263bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x263bbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x263bb50_0, 0;
    %assign/vec4 v0x263bab0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2606f00;
    %load/vec4 v0x263bab0_0;
    %load/vec4 v0x263bb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x263bbf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x263bd30_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x263bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x263bbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x263bb50_0, 0;
    %assign/vec4 v0x263bab0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x263b8b0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2606f00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x263bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x263bbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x263bb50_0, 0;
    %assign/vec4 v0x263bab0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x260c0f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x263f6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x263fa00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x260c0f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x263f6e0_0;
    %inv;
    %store/vec4 v0x263f6e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x260c0f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x263bc90_0, v0x263fb60_0, v0x263f500_0, v0x263f5a0_0, v0x263f640_0, v0x263f780_0, v0x263f8c0_0, v0x263f820_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x260c0f0;
T_7 ;
    %load/vec4 v0x263f960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x263f960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x263f960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x263f960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x263f960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x263f960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x263f960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x260c0f0;
T_8 ;
    %wait E_0x2606f00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x263f960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263f960_0, 4, 32;
    %load/vec4 v0x263faa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x263f960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263f960_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x263f960_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263f960_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x263f8c0_0;
    %load/vec4 v0x263f8c0_0;
    %load/vec4 v0x263f820_0;
    %xor;
    %load/vec4 v0x263f8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x263f960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263f960_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x263f960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263f960_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/circuit3/iter0/response2/top_module.sv";
