Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ba49ceaa5f864bb3962316ebdce2af8a --incr --debug typical --relax --mt 2 -L v_vid_in_axi4s_v4_0_7 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_combiner_v1_1_14 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_combiner_v1_1_14.axis_combiner_v1_1_14_top(C_FAMI...
Compiling module xil_defaultlib.design_1_axis_combiner_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.design_1_axis_dwidth_converter_0...
Compiling module xil_defaultlib.design_1_axis_dwidth_converter_0...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module v_vid_in_axi4s_v4_0_7.v_vid_in_axi4s_v4_0_7_cdc_single
Compiling module v_vid_in_axi4s_v4_0_7.v_vid_in_axi4s_v4_0_7_formatter(...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_reg_pipe_bit(PIPE_STAGES=2)
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,SIM_ASSE...
Compiling module xpm.xpm_reg_pipe_bit(PIPE_STAGES=3)
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(WIDTH=13)
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=13)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=14)
Compiling module xpm.xpm_cdc_gray(WIDTH=14)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module v_vid_in_axi4s_v4_0_7.v_vid_in_axi4s_v4_0_7_fifo_async...
Compiling module v_vid_in_axi4s_v4_0_7.v_vid_in_axi4s_v4_0_7_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_7.v_vid_in_axi4s_v4_0_7(C_FAMILY="...
Compiling module xil_defaultlib.design_1_v_vid_in_axi4s_0_0
Compiling module xil_defaultlib.design_1_v_vid_in_axi4s_0_1
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
