library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity ProjetoFinal is
	port map(KEY : in std_logic_vector(2 downto 0);
				LEDG : out std_logic_vector(7 downto 0);
				LEDR : out std_logic_vector(7 downto 0);
				HEX  : out std_logic_vector(7 downto 0);
				CLOCK_50 : in std_logic;);
end ProjetoFinal;

architecture Behav of ProjetoFinal is
	signal s_key : std_logic;
	
	begin
		s_key <= not KEY(0);
		
		
		