
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103438                       # Number of seconds simulated
sim_ticks                                103437809500                       # Number of ticks simulated
final_tick                               103437809500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157221                       # Simulator instruction rate (inst/s)
host_op_rate                                   157221                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              176770161                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185096                       # Number of bytes of host memory used
host_seconds                                   585.15                       # Real time elapsed on the host
sim_insts                                    91998378                       # Number of instructions simulated
sim_ops                                      91998378                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 103437809500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5556608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         118848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5675456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5556608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5556608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               88679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          53719312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1148980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              54868293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     53719312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         53719312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          98378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                98378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          98378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         53719312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1148980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54966671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.117807437250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          308                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          308                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               97912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5429                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       88680                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      86507                       # Number of write requests accepted
system.mem_ctrls.readBursts                     88680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    86507                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 299328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5376192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  349312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5675520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5536448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  84003                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 81031                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  103437799000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 88680                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                86507                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.307247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.251762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.299941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1353     46.04%     46.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          694     23.61%     69.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          231      7.86%     77.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          188      6.40%     83.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          208      7.08%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          144      4.90%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           78      2.65%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.44%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           30      1.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.178571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.412915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            228     74.03%     74.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            57     18.51%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            13      4.22%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             6      1.95%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.32%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.32%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           308                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.720779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.673728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.291399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               92     29.87%     29.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.65%     30.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              143     46.43%     76.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46     14.94%     91.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      6.82%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      1.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           308                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       180480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       118848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       349312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1744816.531521773897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1148980.247885083081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3377024.336541078519                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86823                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        86507                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    205068500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    419283500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2652988017750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      2361.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    225785.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30667899.91                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    536658250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               624352000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23385000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    114744.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               133494.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         2.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     54.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2505                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4679                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.45                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     590442.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 17385900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9221850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                27496140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               27749520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1180108800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            487578000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             83977920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3432997140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2420778720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      21529693860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            29217252630                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            282.462020                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         102149326250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    174576000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     499200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  88316660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   6304099000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     614707250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7528567250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3684240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1931655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5890500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 741240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         464667840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            161581890                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             45163680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1094020950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1197881760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      23587790520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            26563722675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            256.808635                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         102964602750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    102641000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     196560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  97446372000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3119468000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     173614500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2399154000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 103437809500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                13991054                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10131859                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            855730                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12080182                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6952993                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.557022                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1416670                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          450577                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             445417                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5160                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           63                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13715119                       # DTB read hits
system.cpu.dtb.read_misses                         29                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 13715148                       # DTB read accesses
system.cpu.dtb.write_hits                     7858142                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 7858148                       # DTB write accesses
system.cpu.dtb.data_hits                     21573261                       # DTB hits
system.cpu.dtb.data_misses                         35                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 21573296                       # DTB accesses
system.cpu.itb.fetch_hits                    58007215                       # ITB hits
system.cpu.itb.fetch_misses                        53                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                58007268                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99164                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    103437809500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        206875664                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           61385219                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      103904723                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13991054                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8815080                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     143281283                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1711654                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           804                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  58007215                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                266986                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          205523181                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.505562                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.739397                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                132111889     64.28%     64.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 42917861     20.88%     85.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 30493431     14.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            205523181                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.067630                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.502257                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12514332                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             142681529                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3936959                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              45710411                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 679950                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              6729342                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                179893                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               97922965                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  6631                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 679950                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 13794573                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               109154405                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       10199366                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7883099                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              63811788                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               96897535                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              22596263                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     12                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   3696                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            74000632                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             134982224                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        131346787                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3275426                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              72680870                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1319762                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1198900                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         819176                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  88019009                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13719954                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7858159                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            720024                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   91038781                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             1539189                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  92459811                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             91114                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          579591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       160023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     205523181                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.449875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.546844                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           118360811     57.59%     57.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            81864929     39.83%     97.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5297441      2.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       205523181                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 8446552     99.59%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 19628      0.23%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  3680      0.04%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 11502      0.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  265      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                52      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67916884     73.46%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               384355      0.42%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1185099      1.28%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              408219      0.44%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               90602      0.10%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             158325      0.17%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               13093      0.01%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               5067      0.01%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14177000     15.33%     91.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7767906      8.40%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          262958      0.28%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          90251      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               92459811                       # Type of FU issued
system.cpu.iq.rate                           0.446934                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8481627                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.091733                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          394553241                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          90916413                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     90025364                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4462303                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2241149                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2194234                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               98692697                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2248689                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6857                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3773                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 679950                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  354169                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   196                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            95996161                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            219724                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13719954                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7858159                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             819176                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   192                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         354613                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       332712                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               687325                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              92220074                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13715148                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            239737                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       3418191                       # number of nop insts executed
system.cpu.iew.exec_refs                     21573296                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12759237                       # Number of branches executed
system.cpu.iew.exec_stores                    7858148                       # Number of stores executed
system.cpu.iew.exec_rate                     0.445775                       # Inst execution rate
system.cpu.iew.wb_sent                       92219679                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      92219598                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  23054995                       # num instructions producing a value
system.cpu.iew.wb_consumers                  23530934                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.445773                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.979774                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          592348                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1539189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            679892                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    204832288                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.465765                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.563765                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    116495496     56.87%     56.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     81269828     39.68%     96.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7066964      3.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    204832288                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             95403756                       # Number of instructions committed
system.cpu.commit.committedOps               95403756                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       21567483                       # Number of memory references committed
system.cpu.commit.loads                      13713097                       # Number of loads committed
system.cpu.commit.membars                      720012                       # Number of memory barriers committed
system.cpu.commit.branches                   12743197                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2186149                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  88264427                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1379257                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      3405384      3.57%      3.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         67491583     70.74%     74.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          384355      0.40%     74.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     74.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1173745      1.23%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         403955      0.42%     76.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          81645      0.09%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        157433      0.17%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          13093      0.01%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          5067      0.01%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        14172055     14.85%     91.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7764230      8.14%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       261054      0.27%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        90157      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          95403756                       # Class of committed instruction
system.cpu.commit.bw_lim_events               7066964                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    293760700                       # The number of ROB reads
system.cpu.rob.rob_writes                   192683101                       # The number of ROB writes
system.cpu.timesIdled                           57377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1352483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    91998378                       # Number of Instructions Simulated
system.cpu.committedOps                      91998378                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.248688                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.248688                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.444704                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.444704                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                130449845                       # number of integer regfile reads
system.cpu.int_regfile_writes                71431938                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3254529                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1650331                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2203135                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1440028                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 103437809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           952.102412                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              127972                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            149.674854                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   952.102412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.929788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.929788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          983                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          43140865                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         43140865                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 103437809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     12993060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12993060                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7133657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7133657                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       720009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       720009                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       720012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       720012                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     20126717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20126717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     20126717                       # number of overall hits
system.cpu.dcache.overall_hits::total        20126717                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2046                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2046                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          717                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          717                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2763                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2763                       # number of overall misses
system.cpu.dcache.overall_misses::total          2763                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    565474000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    565474000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     64335500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     64335500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       202000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       202000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    629809500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    629809500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    629809500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    629809500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12995106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12995106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7134374                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7134374                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     20129480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20129480                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20129480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20129480                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000157                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 276380.254154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 276380.254154                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89728.730823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89728.730823                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 67333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 227944.082519                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 227944.082519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 227944.082519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 227944.082519                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          159                       # number of writebacks
system.cpu.dcache.writebacks::total               159                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          466                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          466                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          442                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          908                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          908                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1580                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          275                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1855                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    436546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    436546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     41362000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     41362000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    477908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    477908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    477908500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    477908500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 276295.253165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 276295.253165                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 150407.272727                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 150407.272727                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        63500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        63500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 257632.614555                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 257632.614555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 257632.614555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 257632.614555                       # average overall mshr miss latency
system.cpu.dcache.replacements                    855                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 103437809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.682926                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4473120                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86348                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.803400                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.682926                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.903678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.903678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         116101252                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        116101252                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 103437809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     57913568                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57913568                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     57913568                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57913568                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     57913568                       # number of overall hits
system.cpu.icache.overall_hits::total        57913568                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        93647                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         93647                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        93647                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          93647                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        93647                       # number of overall misses
system.cpu.icache.overall_misses::total         93647                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2345114500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2345114500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   2345114500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2345114500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2345114500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2345114500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     58007215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     58007215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     58007215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     58007215                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     58007215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     58007215                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001614                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001614                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001614                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001614                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001614                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001614                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25042.067552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25042.067552                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25042.067552                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25042.067552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25042.067552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25042.067552                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86348                       # number of writebacks
system.cpu.icache.writebacks::total             86348                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         6824                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6824                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         6824                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6824                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         6824                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6824                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86823                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        86823                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86823                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86823                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86823                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2091165000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2091165000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2091165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2091165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2091165000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2091165000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001497                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001497                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001497                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001497                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001497                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001497                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24085.380602                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24085.380602                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24085.380602                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24085.380602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24085.380602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24085.380602                       # average overall mshr miss latency
system.cpu.icache.replacements                  86348                       # number of replacements
system.membus.snoop_filter.tot_requests        175883                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        87204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 103437809500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              88404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          159                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86348                       # Transaction distribution
system.membus.trans_dist::CleanEvict              696                       # Transaction distribution
system.membus.trans_dist::ReadExReq               275                       # Transaction distribution
system.membus.trans_dist::ReadExResp              275                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86823                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1582                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       259993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 264562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11082880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       129024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11211904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             88680                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003358                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   88679    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               88680                       # Request fanout histogram
system.membus.reqLayer0.occupancy           535441000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          434977250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9926750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------