-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
-- Date        : Wed Jun 27 16:04:53 2018
-- Host        : nick-laptop running 64-bit Ubuntu 16.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_hog_0_4_sim_netlist.vhdl
-- Design      : design_1_hog_0_4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb_rom is
  port (
    \tmp_66_reg_2400_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    lut1_ce0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_102_reg_2400_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    lut01_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_1232_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_pipeline_reg_pp0_iter5_abscond5_reg_2337 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0]\ : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter5_abscond7_reg_2332 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC;
    sum_ce1 : in STD_LOGIC;
    \tmp_103_reg_2348_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_101_reg_2360_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb_rom is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lut0_ce0 : STD_LOGIC;
  signal lut0_q0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tmp_102_reg_2400[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_102_reg_2400[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_102_reg_2400[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_102_reg_2400[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_102_reg_2400[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_102_reg_2400[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_102_reg_2400[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_102_reg_2400[0]_i_9_n_8\ : STD_LOGIC;
  signal \^tmp_102_reg_2400_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_102_reg_2400_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_102_reg_2400_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_102_reg_2400_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_104_reg_2384[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_104_reg_2384[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_104_reg_2384[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_104_reg_2384[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_104_reg_2384[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_104_reg_2384[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_104_reg_2384[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_104_reg_2384[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_104_reg_2384_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_104_reg_2384_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_104_reg_2384_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_tmp_102_reg_2400_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_104_reg_2384_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of q0_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d7";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1792;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 6;
begin
  CO(0) <= \^co\(0);
  \tmp_102_reg_2400_reg[0]\(0) <= \^tmp_102_reg_2400_reg[0]\(0);
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0005000500040004000300030003000200020002000100010001000000000000",
      INIT_01 => X"000B000A000A000A000900090009000800080007000700070006000600060005",
      INIT_02 => X"001100100010000F000F000F000E000E000E000D000D000D000C000C000B000B",
      INIT_03 => X"0016001600160015001500150014001400130013001300120012001200110011",
      INIT_04 => X"001C001C001B001B001B001A001A001A00190019001900180018001700170017",
      INIT_05 => X"0022002200210021002100200020001F001F001F001E001E001E001D001D001D",
      INIT_06 => X"0028002700270027002600260026002500250025002400240023002300230022",
      INIT_07 => X"002E002D002D002D002C002C002B002B002B002A002A002A0029002900290028",
      INIT_08 => X"00330033003300320032003200310031003100300030002F002F002F002E002E",
      INIT_09 => X"0039003900390038003800370037003700360036003600350035003500340034",
      INIT_0A => X"003F003F003E003E003E003D003D003D003C003C003B003B003B003A003A003A",
      INIT_0B => X"004500450044004400430043004300420042004200410041004100400040003F",
      INIT_0C => X"004B004A004A004A004900490049004800480047004700470046004600460045",
      INIT_0D => X"005100500050004F004F004F004E004E004E004D004D004D004C004C004B004B",
      INIT_0E => X"0056005600560055005500550054005400530053005300520052005200510051",
      INIT_0F => X"005C005C005B005B005B005A005A005A00590059005900580058005700570057",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => Q(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => \reg_1232_reg[7]\(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000001111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 7) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 7),
      DOADO(6 downto 0) => lut0_q0(6 downto 0),
      DOBDO(15 downto 7) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 7),
      DOBDO(6 downto 0) => \tmp_66_reg_2400_reg[0]\(6 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => lut0_ce0,
      ENBWREN => lut01_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000DF00000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\,
      I4 => \^tmp_102_reg_2400_reg[0]\(0),
      I5 => sum_ce1,
      O => lut1_ce0
    );
q0_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_103_reg_2348_reg[7]\(0),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\,
      I4 => \^tmp_102_reg_2400_reg[0]\(0),
      I5 => \tmp_101_reg_2360_reg[7]\(0),
      O => ADDRARDADDR(0)
    );
\q0_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0]\,
      O => lut0_ce0
    );
q0_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_103_reg_2348_reg[7]\(7),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\,
      I4 => \^tmp_102_reg_2400_reg[0]\(0),
      I5 => \tmp_101_reg_2360_reg[7]\(7),
      O => ADDRARDADDR(7)
    );
q0_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_103_reg_2348_reg[7]\(6),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\,
      I4 => \^tmp_102_reg_2400_reg[0]\(0),
      I5 => \tmp_101_reg_2360_reg[7]\(6),
      O => ADDRARDADDR(6)
    );
q0_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_103_reg_2348_reg[7]\(5),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\,
      I4 => \^tmp_102_reg_2400_reg[0]\(0),
      I5 => \tmp_101_reg_2360_reg[7]\(5),
      O => ADDRARDADDR(5)
    );
q0_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_103_reg_2348_reg[7]\(4),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\,
      I4 => \^tmp_102_reg_2400_reg[0]\(0),
      I5 => \tmp_101_reg_2360_reg[7]\(4),
      O => ADDRARDADDR(4)
    );
q0_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_103_reg_2348_reg[7]\(3),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\,
      I4 => \^tmp_102_reg_2400_reg[0]\(0),
      I5 => \tmp_101_reg_2360_reg[7]\(3),
      O => ADDRARDADDR(3)
    );
q0_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_103_reg_2348_reg[7]\(2),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\,
      I4 => \^tmp_102_reg_2400_reg[0]\(0),
      I5 => \tmp_101_reg_2360_reg[7]\(2),
      O => ADDRARDADDR(2)
    );
q0_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_103_reg_2348_reg[7]\(1),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\,
      I4 => \^tmp_102_reg_2400_reg[0]\(0),
      I5 => \tmp_101_reg_2360_reg[7]\(1),
      O => ADDRARDADDR(1)
    );
\tmp_102_reg_2400[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"85202085"
    )
        port map (
      I0 => lut0_q0(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(0),
      I3 => lut0_q0(1),
      I4 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(1),
      O => \tmp_102_reg_2400[0]_i_10_n_8\
    );
\tmp_102_reg_2400[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400B0000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(7),
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(6),
      I4 => lut0_q0(6),
      O => \tmp_102_reg_2400[0]_i_3_n_8\
    );
\tmp_102_reg_2400[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DCEAAF4000008C"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I1 => lut0_q0(4),
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2]\,
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(4),
      I4 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(5),
      I5 => lut0_q0(5),
      O => \tmp_102_reg_2400[0]_i_4_n_8\
    );
\tmp_102_reg_2400[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DCEAAF4000008C"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I1 => lut0_q0(2),
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(2),
      I4 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(3),
      I5 => lut0_q0(3),
      O => \tmp_102_reg_2400[0]_i_5_n_8\
    );
\tmp_102_reg_2400[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3ACF000A"
    )
        port map (
      I0 => lut0_q0(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(0),
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(1),
      I4 => lut0_q0(1),
      O => \tmp_102_reg_2400[0]_i_6_n_8\
    );
\tmp_102_reg_2400[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09096081"
    )
        port map (
      I0 => lut0_q0(6),
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(6),
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(7),
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4]\,
      I4 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      O => \tmp_102_reg_2400[0]_i_7_n_8\
    );
\tmp_102_reg_2400[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82141482960000C3"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(5),
      I2 => lut0_q0(5),
      I3 => lut0_q0(4),
      I4 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(4),
      I5 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2]\,
      O => \tmp_102_reg_2400[0]_i_8_n_8\
    );
\tmp_102_reg_2400[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82141482960000C3"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(3),
      I2 => lut0_q0(3),
      I3 => lut0_q0(2),
      I4 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(2),
      I5 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0]\,
      O => \tmp_102_reg_2400[0]_i_9_n_8\
    );
\tmp_102_reg_2400_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^tmp_102_reg_2400_reg[0]\(0),
      CO(2) => \tmp_102_reg_2400_reg[0]_i_2_n_9\,
      CO(1) => \tmp_102_reg_2400_reg[0]_i_2_n_10\,
      CO(0) => \tmp_102_reg_2400_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_102_reg_2400[0]_i_3_n_8\,
      DI(2) => \tmp_102_reg_2400[0]_i_4_n_8\,
      DI(1) => \tmp_102_reg_2400[0]_i_5_n_8\,
      DI(0) => \tmp_102_reg_2400[0]_i_6_n_8\,
      O(3 downto 0) => \NLW_tmp_102_reg_2400_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_102_reg_2400[0]_i_7_n_8\,
      S(2) => \tmp_102_reg_2400[0]_i_8_n_8\,
      S(1) => \tmp_102_reg_2400[0]_i_9_n_8\,
      S(0) => \tmp_102_reg_2400[0]_i_10_n_8\
    );
\tmp_104_reg_2384[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"85202085"
    )
        port map (
      I0 => lut0_q0(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(0),
      I3 => lut0_q0(1),
      I4 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(1),
      O => \tmp_104_reg_2384[0]_i_10_n_8\
    );
\tmp_104_reg_2384[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400B0000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(7),
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(6),
      I4 => lut0_q0(6),
      O => \tmp_104_reg_2384[0]_i_3_n_8\
    );
\tmp_104_reg_2384[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DCEAAF4000008C"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I1 => lut0_q0(4),
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2]\,
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(4),
      I4 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(5),
      I5 => lut0_q0(5),
      O => \tmp_104_reg_2384[0]_i_4_n_8\
    );
\tmp_104_reg_2384[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DCEAAF4000008C"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I1 => lut0_q0(2),
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(2),
      I4 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(3),
      I5 => lut0_q0(3),
      O => \tmp_104_reg_2384[0]_i_5_n_8\
    );
\tmp_104_reg_2384[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3ACF000A"
    )
        port map (
      I0 => lut0_q0(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(0),
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(1),
      I4 => lut0_q0(1),
      O => \tmp_104_reg_2384[0]_i_6_n_8\
    );
\tmp_104_reg_2384[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09096081"
    )
        port map (
      I0 => lut0_q0(6),
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(6),
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(7),
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4]\,
      I4 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      O => \tmp_104_reg_2384[0]_i_7_n_8\
    );
\tmp_104_reg_2384[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82141482960000C3"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(5),
      I2 => lut0_q0(5),
      I3 => lut0_q0(4),
      I4 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(4),
      I5 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2]\,
      O => \tmp_104_reg_2384[0]_i_8_n_8\
    );
\tmp_104_reg_2384[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82141482960000C3"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(3),
      I2 => lut0_q0(3),
      I3 => lut0_q0(2),
      I4 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(2),
      I5 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0]\,
      O => \tmp_104_reg_2384[0]_i_9_n_8\
    );
\tmp_104_reg_2384_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \tmp_104_reg_2384_reg[0]_i_2_n_9\,
      CO(1) => \tmp_104_reg_2384_reg[0]_i_2_n_10\,
      CO(0) => \tmp_104_reg_2384_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_104_reg_2384[0]_i_3_n_8\,
      DI(2) => \tmp_104_reg_2384[0]_i_4_n_8\,
      DI(1) => \tmp_104_reg_2384[0]_i_5_n_8\,
      DI(0) => \tmp_104_reg_2384[0]_i_6_n_8\,
      O(3 downto 0) => \NLW_tmp_104_reg_2384_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_104_reg_2384[0]_i_7_n_8\,
      S(2) => \tmp_104_reg_2384[0]_i_8_n_8\,
      S(1) => \tmp_104_reg_2384[0]_i_9_n_8\,
      S(0) => \tmp_104_reg_2384[0]_i_10_n_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_70_reg_2418_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_104_reg_2384_reg[0]\ : out STD_LOGIC;
    \abs5_reg_2377_reg[6]\ : out STD_LOGIC;
    \tmp_104_reg_2384_reg[0]_0\ : out STD_LOGIC;
    \tmp_106_reg_2409_reg[0]\ : out STD_LOGIC;
    \tmp_105_reg_2418_reg[0]\ : out STD_LOGIC;
    lut2_ce0 : out STD_LOGIC;
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    lut1_ce0 : in STD_LOGIC;
    lut12_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_reg_2393_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\ : in STD_LOGIC;
    \tmp_102_reg_2400_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_104_reg_2384_reg[0]_1\ : in STD_LOGIC;
    \tmp_106_reg_2409_reg[0]_0\ : in STD_LOGIC;
    \tmp_105_reg_2418_reg[0]_0\ : in STD_LOGIC;
    \abs5_reg_2377_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_reg_2393_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud_rom is
  signal \grp_computeHistogram1_fu_987/lut12_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lut1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_reg_i_20_n_10 : STD_LOGIC;
  signal q0_reg_i_20_n_11 : STD_LOGIC;
  signal q0_reg_i_20_n_9 : STD_LOGIC;
  signal \q0_reg_i_21__1_n_8\ : STD_LOGIC;
  signal q0_reg_i_23_n_10 : STD_LOGIC;
  signal q0_reg_i_23_n_11 : STD_LOGIC;
  signal q0_reg_i_23_n_9 : STD_LOGIC;
  signal q0_reg_i_25_n_8 : STD_LOGIC;
  signal q0_reg_i_26_n_8 : STD_LOGIC;
  signal q0_reg_i_27_n_8 : STD_LOGIC;
  signal q0_reg_i_28_n_8 : STD_LOGIC;
  signal q0_reg_i_29_n_8 : STD_LOGIC;
  signal q0_reg_i_30_n_8 : STD_LOGIC;
  signal q0_reg_i_31_n_8 : STD_LOGIC;
  signal q0_reg_i_32_n_8 : STD_LOGIC;
  signal \q0_reg_i_33__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_34__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_35__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_36__0_n_8\ : STD_LOGIC;
  signal q0_reg_i_37_n_8 : STD_LOGIC;
  signal q0_reg_i_38_n_8 : STD_LOGIC;
  signal q0_reg_i_39_n_8 : STD_LOGIC;
  signal q0_reg_i_40_n_8 : STD_LOGIC;
  signal tmp_105_fu_1740_p2 : STD_LOGIC;
  signal \tmp_105_reg_2418[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_105_reg_2418[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_105_reg_2418[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_105_reg_2418[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_105_reg_2418[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_105_reg_2418[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_105_reg_2418[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_105_reg_2418[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_105_reg_2418_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_105_reg_2418_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_105_reg_2418_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal tmp_106_fu_1735_p2 : STD_LOGIC;
  signal \tmp_70_reg_2418[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_70_reg_2418[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_70_reg_2418[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_70_reg_2418[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_70_reg_2418[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_70_reg_2418[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_70_reg_2418[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_70_reg_2418[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_70_reg_2418_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_70_reg_2418_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_70_reg_2418_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_105_reg_2418_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_70_reg_2418_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of q0_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 7;
begin
\abs5_reg_2377[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(2),
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(0),
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(1),
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(3),
      O => \abs5_reg_2377_reg[6]\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000C000B000A000A000900080007000600050005000400030002000100000000",
      INIT_01 => X"001A00190018001700160015001400140013001200110010000F000F000E000D",
      INIT_02 => X"002700260025002400240023002200210020001F001F001E001D001C001B001A",
      INIT_03 => X"003400340033003200310030002F002E002E002D002C002B002A002900290028",
      INIT_04 => X"004200410040003F003E003E003D003C003B003A003900390038003700360035",
      INIT_05 => X"004F004E004E004D004C004B004A004900480048004700460045004400430043",
      INIT_06 => X"005D005C005B005A005900580058005700560055005400530053005200510050",
      INIT_07 => X"006A006900680068006700660065006400630062006200610060005F005E005D",
      INIT_08 => X"0077007700760075007400730072007200710070006F006E006D006D006C006B",
      INIT_09 => X"0085008400830082008200810080007F007E007D007C007C007B007A00790078",
      INIT_0A => X"0092009100910090008F008E008D008C008C008B008A00890088008700870086",
      INIT_0B => X"00A0009F009E009D009C009C009B009A00990098009700960096009500940093",
      INIT_0C => X"00AD00AC00AB00AB00AA00A900A800A700A600A600A500A400A300A200A100A1",
      INIT_0D => X"00BB00BA00B900B800B700B600B600B500B400B300B200B100B100B000AF00AE",
      INIT_0E => X"00C800C700C600C500C500C400C300C200C100C000C000BF00BE00BD00BC00BB",
      INIT_0F => X"00D500D500D400D300D200D100D000D000CF00CE00CD00CC00CB00CB00CA00C9",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => lut1_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \grp_computeHistogram1_fu_987/lut12_q0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => lut1_ce0,
      ENBWREN => lut12_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(0),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\(0),
      I2 => \q0_reg_i_21__1_n_8\,
      O => q0_reg_0(0)
    );
\q0_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0\,
      I2 => tmp_106_fu_1735_p2,
      I3 => \q0_reg_i_21__1_n_8\,
      O => lut2_ce0
    );
q0_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_106_fu_1735_p2,
      CO(2) => q0_reg_i_20_n_9,
      CO(1) => q0_reg_i_20_n_10,
      CO(0) => q0_reg_i_20_n_11,
      CYINIT => '0',
      DI(3) => q0_reg_i_25_n_8,
      DI(2) => q0_reg_i_26_n_8,
      DI(1) => q0_reg_i_27_n_8,
      DI(0) => q0_reg_i_28_n_8,
      O(3 downto 0) => NLW_q0_reg_i_20_O_UNCONNECTED(3 downto 0),
      S(3) => q0_reg_i_29_n_8,
      S(2) => q0_reg_i_30_n_8,
      S(1) => q0_reg_i_31_n_8,
      S(0) => q0_reg_i_32_n_8
    );
\q0_reg_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000501"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\,
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\,
      I2 => \tmp_102_reg_2400_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\,
      I4 => tmp_105_fu_1740_p2,
      O => \q0_reg_i_21__1_n_8\
    );
q0_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => q0_reg_i_23_n_9,
      CO(1) => q0_reg_i_23_n_10,
      CO(0) => q0_reg_i_23_n_11,
      CYINIT => '0',
      DI(3) => \q0_reg_i_33__0_n_8\,
      DI(2) => \q0_reg_i_34__0_n_8\,
      DI(1) => \q0_reg_i_35__0_n_8\,
      DI(0) => \q0_reg_i_36__0_n_8\,
      O(3 downto 0) => NLW_q0_reg_i_23_O_UNCONNECTED(3 downto 0),
      S(3) => q0_reg_i_37_n_8,
      S(2) => q0_reg_i_38_n_8,
      S(1) => q0_reg_i_39_n_8,
      S(0) => q0_reg_i_40_n_8
    );
q0_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut1_q0(6),
      I1 => \abs5_reg_2377_reg[7]\(6),
      I2 => \abs5_reg_2377_reg[7]\(7),
      I3 => lut1_q0(7),
      O => q0_reg_i_25_n_8
    );
q0_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut1_q0(4),
      I1 => \abs5_reg_2377_reg[7]\(4),
      I2 => \abs5_reg_2377_reg[7]\(5),
      I3 => lut1_q0(5),
      O => q0_reg_i_26_n_8
    );
q0_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut1_q0(2),
      I1 => \abs5_reg_2377_reg[7]\(2),
      I2 => \abs5_reg_2377_reg[7]\(3),
      I3 => lut1_q0(3),
      O => q0_reg_i_27_n_8
    );
q0_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut1_q0(0),
      I1 => \abs5_reg_2377_reg[7]\(0),
      I2 => \abs5_reg_2377_reg[7]\(1),
      I3 => lut1_q0(1),
      O => q0_reg_i_28_n_8
    );
q0_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut1_q0(6),
      I1 => \abs5_reg_2377_reg[7]\(6),
      I2 => lut1_q0(7),
      I3 => \abs5_reg_2377_reg[7]\(7),
      O => q0_reg_i_29_n_8
    );
q0_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut1_q0(4),
      I1 => \abs5_reg_2377_reg[7]\(4),
      I2 => lut1_q0(5),
      I3 => \abs5_reg_2377_reg[7]\(5),
      O => q0_reg_i_30_n_8
    );
q0_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut1_q0(2),
      I1 => \abs5_reg_2377_reg[7]\(2),
      I2 => lut1_q0(3),
      I3 => \abs5_reg_2377_reg[7]\(3),
      O => q0_reg_i_31_n_8
    );
q0_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut1_q0(0),
      I1 => \abs5_reg_2377_reg[7]\(0),
      I2 => lut1_q0(1),
      I3 => \abs5_reg_2377_reg[7]\(1),
      O => q0_reg_i_32_n_8
    );
\q0_reg_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \grp_computeHistogram1_fu_987/lut12_q0\(7),
      O => \q0_reg_i_33__0_n_8\
    );
\q0_reg_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \grp_computeHistogram1_fu_987/lut12_q0\(5),
      O => \q0_reg_i_34__0_n_8\
    );
\q0_reg_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \grp_computeHistogram1_fu_987/lut12_q0\(3),
      O => \q0_reg_i_35__0_n_8\
    );
\q0_reg_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \grp_computeHistogram1_fu_987/lut12_q0\(1),
      O => \q0_reg_i_36__0_n_8\
    );
q0_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(6),
      I1 => Q(6),
      I2 => \grp_computeHistogram1_fu_987/lut12_q0\(7),
      I3 => Q(7),
      O => q0_reg_i_37_n_8
    );
q0_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(4),
      I1 => Q(4),
      I2 => \grp_computeHistogram1_fu_987/lut12_q0\(5),
      I3 => Q(5),
      O => q0_reg_i_38_n_8
    );
q0_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(2),
      I1 => Q(2),
      I2 => \grp_computeHistogram1_fu_987/lut12_q0\(3),
      I3 => Q(3),
      O => q0_reg_i_39_n_8
    );
\q0_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(7),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\(7),
      I2 => \q0_reg_i_21__1_n_8\,
      O => q0_reg_0(7)
    );
q0_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(0),
      I1 => Q(0),
      I2 => \grp_computeHistogram1_fu_987/lut12_q0\(1),
      I3 => Q(1),
      O => q0_reg_i_40_n_8
    );
\q0_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(6),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\(6),
      I2 => \q0_reg_i_21__1_n_8\,
      O => q0_reg_0(6)
    );
\q0_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(5),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\(5),
      I2 => \q0_reg_i_21__1_n_8\,
      O => q0_reg_0(5)
    );
\q0_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(4),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\(4),
      I2 => \q0_reg_i_21__1_n_8\,
      O => q0_reg_0(4)
    );
\q0_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(3),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\(3),
      I2 => \q0_reg_i_21__1_n_8\,
      O => q0_reg_0(3)
    );
\q0_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(2),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\(2),
      I2 => \q0_reg_i_21__1_n_8\,
      O => q0_reg_0(2)
    );
\q0_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(1),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\(1),
      I2 => \q0_reg_i_21__1_n_8\,
      O => q0_reg_0(1)
    );
\tmp_104_reg_2384[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(4),
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(2),
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(0),
      I3 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(1),
      I4 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(3),
      I5 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(5),
      O => \tmp_104_reg_2384_reg[0]\
    );
\tmp_104_reg_2384[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(0),
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(1),
      O => \tmp_104_reg_2384_reg[0]_0\
    );
\tmp_105_reg_2418[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFA0000080A"
    )
        port map (
      I0 => tmp_105_fu_1740_p2,
      I1 => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\,
      I2 => \tmp_102_reg_2400_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\,
      I4 => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\,
      I5 => \tmp_105_reg_2418_reg[0]_0\,
      O => \tmp_105_reg_2418_reg[0]\
    );
\tmp_105_reg_2418[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut1_q0(0),
      I1 => \abs_reg_2393_reg[7]_0\(0),
      I2 => lut1_q0(1),
      I3 => \abs_reg_2393_reg[7]_0\(1),
      O => \tmp_105_reg_2418[0]_i_10_n_8\
    );
\tmp_105_reg_2418[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut1_q0(6),
      I1 => \abs_reg_2393_reg[7]_0\(6),
      I2 => \abs_reg_2393_reg[7]_0\(7),
      I3 => lut1_q0(7),
      O => \tmp_105_reg_2418[0]_i_3_n_8\
    );
\tmp_105_reg_2418[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut1_q0(4),
      I1 => \abs_reg_2393_reg[7]_0\(4),
      I2 => \abs_reg_2393_reg[7]_0\(5),
      I3 => lut1_q0(5),
      O => \tmp_105_reg_2418[0]_i_4_n_8\
    );
\tmp_105_reg_2418[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut1_q0(2),
      I1 => \abs_reg_2393_reg[7]_0\(2),
      I2 => \abs_reg_2393_reg[7]_0\(3),
      I3 => lut1_q0(3),
      O => \tmp_105_reg_2418[0]_i_5_n_8\
    );
\tmp_105_reg_2418[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut1_q0(0),
      I1 => \abs_reg_2393_reg[7]_0\(0),
      I2 => \abs_reg_2393_reg[7]_0\(1),
      I3 => lut1_q0(1),
      O => \tmp_105_reg_2418[0]_i_6_n_8\
    );
\tmp_105_reg_2418[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut1_q0(6),
      I1 => \abs_reg_2393_reg[7]_0\(6),
      I2 => lut1_q0(7),
      I3 => \abs_reg_2393_reg[7]_0\(7),
      O => \tmp_105_reg_2418[0]_i_7_n_8\
    );
\tmp_105_reg_2418[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut1_q0(4),
      I1 => \abs_reg_2393_reg[7]_0\(4),
      I2 => lut1_q0(5),
      I3 => \abs_reg_2393_reg[7]_0\(5),
      O => \tmp_105_reg_2418[0]_i_8_n_8\
    );
\tmp_105_reg_2418[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut1_q0(2),
      I1 => \abs_reg_2393_reg[7]_0\(2),
      I2 => lut1_q0(3),
      I3 => \abs_reg_2393_reg[7]_0\(3),
      O => \tmp_105_reg_2418[0]_i_9_n_8\
    );
\tmp_105_reg_2418_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_105_fu_1740_p2,
      CO(2) => \tmp_105_reg_2418_reg[0]_i_2_n_9\,
      CO(1) => \tmp_105_reg_2418_reg[0]_i_2_n_10\,
      CO(0) => \tmp_105_reg_2418_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_105_reg_2418[0]_i_3_n_8\,
      DI(2) => \tmp_105_reg_2418[0]_i_4_n_8\,
      DI(1) => \tmp_105_reg_2418[0]_i_5_n_8\,
      DI(0) => \tmp_105_reg_2418[0]_i_6_n_8\,
      O(3 downto 0) => \NLW_tmp_105_reg_2418_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_105_reg_2418[0]_i_7_n_8\,
      S(2) => \tmp_105_reg_2418[0]_i_8_n_8\,
      S(1) => \tmp_105_reg_2418[0]_i_9_n_8\,
      S(0) => \tmp_105_reg_2418[0]_i_10_n_8\
    );
\tmp_106_reg_2409[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => tmp_106_fu_1735_p2,
      I1 => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\,
      I4 => \tmp_104_reg_2384_reg[0]_1\,
      I5 => \tmp_106_reg_2409_reg[0]_0\,
      O => \tmp_106_reg_2409_reg[0]\
    );
\tmp_70_reg_2418[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(0),
      I1 => \abs_reg_2393_reg[7]\(0),
      I2 => \grp_computeHistogram1_fu_987/lut12_q0\(1),
      I3 => \abs_reg_2393_reg[7]\(1),
      O => \tmp_70_reg_2418[0]_i_10_n_8\
    );
\tmp_70_reg_2418[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(6),
      I1 => \abs_reg_2393_reg[7]\(6),
      I2 => \abs_reg_2393_reg[7]\(7),
      I3 => \grp_computeHistogram1_fu_987/lut12_q0\(7),
      O => \tmp_70_reg_2418[0]_i_3_n_8\
    );
\tmp_70_reg_2418[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(4),
      I1 => \abs_reg_2393_reg[7]\(4),
      I2 => \abs_reg_2393_reg[7]\(5),
      I3 => \grp_computeHistogram1_fu_987/lut12_q0\(5),
      O => \tmp_70_reg_2418[0]_i_4_n_8\
    );
\tmp_70_reg_2418[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(2),
      I1 => \abs_reg_2393_reg[7]\(2),
      I2 => \abs_reg_2393_reg[7]\(3),
      I3 => \grp_computeHistogram1_fu_987/lut12_q0\(3),
      O => \tmp_70_reg_2418[0]_i_5_n_8\
    );
\tmp_70_reg_2418[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(0),
      I1 => \abs_reg_2393_reg[7]\(0),
      I2 => \abs_reg_2393_reg[7]\(1),
      I3 => \grp_computeHistogram1_fu_987/lut12_q0\(1),
      O => \tmp_70_reg_2418[0]_i_6_n_8\
    );
\tmp_70_reg_2418[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(6),
      I1 => \abs_reg_2393_reg[7]\(6),
      I2 => \grp_computeHistogram1_fu_987/lut12_q0\(7),
      I3 => \abs_reg_2393_reg[7]\(7),
      O => \tmp_70_reg_2418[0]_i_7_n_8\
    );
\tmp_70_reg_2418[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(4),
      I1 => \abs_reg_2393_reg[7]\(4),
      I2 => \grp_computeHistogram1_fu_987/lut12_q0\(5),
      I3 => \abs_reg_2393_reg[7]\(5),
      O => \tmp_70_reg_2418[0]_i_8_n_8\
    );
\tmp_70_reg_2418[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut12_q0\(2),
      I1 => \abs_reg_2393_reg[7]\(2),
      I2 => \grp_computeHistogram1_fu_987/lut12_q0\(3),
      I3 => \abs_reg_2393_reg[7]\(3),
      O => \tmp_70_reg_2418[0]_i_9_n_8\
    );
\tmp_70_reg_2418_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_70_reg_2418_reg[0]\(0),
      CO(2) => \tmp_70_reg_2418_reg[0]_i_2_n_9\,
      CO(1) => \tmp_70_reg_2418_reg[0]_i_2_n_10\,
      CO(0) => \tmp_70_reg_2418_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_70_reg_2418[0]_i_3_n_8\,
      DI(2) => \tmp_70_reg_2418[0]_i_4_n_8\,
      DI(1) => \tmp_70_reg_2418[0]_i_5_n_8\,
      DI(0) => \tmp_70_reg_2418[0]_i_6_n_8\,
      O(3 downto 0) => \NLW_tmp_70_reg_2418_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_70_reg_2418[0]_i_7_n_8\,
      S(2) => \tmp_70_reg_2418[0]_i_8_n_8\,
      S(1) => \tmp_70_reg_2418[0]_i_9_n_8\,
      S(0) => \tmp_70_reg_2418[0]_i_10_n_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe_rom is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_73_reg_2427_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_72_reg_2436_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lut3_ce0 : out STD_LOGIC;
    \tmp_108_reg_2427_reg[0]\ : out STD_LOGIC;
    \tmp_107_reg_2436_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    lut2_ce0 : in STD_LOGIC;
    lut23_ce0 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\ : in STD_LOGIC;
    \tmp_104_reg_2384_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC;
    \tmp_106_reg_2409_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    \tmp_105_reg_2418_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_108_reg_2427 : in STD_LOGIC;
    \tmp_107_reg_2436_reg[0]_0\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe_rom is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_computeHistogram1_fu_987/lut23_q0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal lut2_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q0_reg_i_21_n_8 : STD_LOGIC;
  signal \q0_reg_i_25__0_n_10\ : STD_LOGIC;
  signal \q0_reg_i_25__0_n_11\ : STD_LOGIC;
  signal \q0_reg_i_25__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_25__0_n_9\ : STD_LOGIC;
  signal \q0_reg_i_26__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_27__0_n_10\ : STD_LOGIC;
  signal \q0_reg_i_27__0_n_11\ : STD_LOGIC;
  signal \q0_reg_i_27__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_27__0_n_9\ : STD_LOGIC;
  signal \q0_reg_i_28__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_29__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_30__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_31__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_32__0_n_8\ : STD_LOGIC;
  signal q0_reg_i_33_n_8 : STD_LOGIC;
  signal q0_reg_i_34_n_8 : STD_LOGIC;
  signal q0_reg_i_35_n_8 : STD_LOGIC;
  signal q0_reg_i_36_n_8 : STD_LOGIC;
  signal \q0_reg_i_37__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_38__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_39__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_40__0_n_8\ : STD_LOGIC;
  signal tmp_107_fu_1757_p2 : STD_LOGIC;
  signal \tmp_107_reg_2436[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_107_reg_2436[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_107_reg_2436[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_107_reg_2436[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_107_reg_2436[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_107_reg_2436[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_107_reg_2436[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_107_reg_2436[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_107_reg_2436[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_107_reg_2436_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_107_reg_2436_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_107_reg_2436_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_107_reg_2436_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal tmp_108_fu_1748_p2 : STD_LOGIC;
  signal \tmp_72_reg_2436[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_72_reg_2436[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_72_reg_2436[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_72_reg_2436[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_72_reg_2436[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_72_reg_2436_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_72_reg_2436_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_72_reg_2436_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_72_reg_2436_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_q0_reg_i_20__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q0_reg_i_20__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q0_reg_i_23__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q0_reg_i_23__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q0_reg_i_25__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q0_reg_i_27__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_107_reg_2436_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_107_reg_2436_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_107_reg_2436_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_72_reg_2436_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_72_reg_2436_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_72_reg_2436_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of q0_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 8;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001900180016001400130011000F000D000C000A000800060005000300010000",
      INIT_01 => X"0035003300320030002E002C002B002900270026002400220020001F001D001B",
      INIT_02 => X"0051004F004D004C004A00480046004500430041003F003E003C003A00390037",
      INIT_03 => X"006C006B006900670066006400620060005F005D005B00590058005600540053",
      INIT_04 => X"00880086008500830081007F007E007C007A007900770075007300720070006E",
      INIT_05 => X"00A400A200A0009F009D009B009900980096009400930091008F008D008C008A",
      INIT_06 => X"00BF00BE00BC00BA00B900B700B500B300B200B000AE00AC00AB00A900A700A6",
      INIT_07 => X"00DB00D900D800D600D400D200D100CF00CD00CC00CA00C800C600C500C300C1",
      INIT_08 => X"00F700F500F300F200F000EE00EC00EB00E900E700E600E400E200E000DF00DD",
      INIT_09 => X"01120111010F010D010C010A0108010601050103010100FF00FE00FC00FA00F9",
      INIT_0A => X"012E012C012B012901270126012401220120011F011D011B0119011801160114",
      INIT_0B => X"014A01480146014501430141013F013E013C013A013901370135013301320130",
      INIT_0C => X"0166016401620160015F015D015B015901580156015401520151014F014D014C",
      INIT_0D => X"0181017F017E017C017A017901770175017301720170016E016C016B01690167",
      INIT_0E => X"019D019B019901980196019401920191018F018D018C018A0188018601850183",
      INIT_0F => X"01B901B701B501B301B201B001AE01AC01AB01A901A701A501A401A201A0019F",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 9) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => lut2_q0(8 downto 0),
      DOBDO(15 downto 9) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8) => \grp_computeHistogram1_fu_987/lut23_q0\(8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => lut2_ce0,
      ENBWREN => lut23_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => q0_reg_i_21_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\(0),
      O => ADDRARDADDR(0)
    );
\q0_reg_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\,
      I1 => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\,
      I3 => \tmp_104_reg_2384_reg[0]\,
      O => q0_reg_0
    );
\q0_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0000"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\,
      I1 => \tmp_106_reg_2409_reg[0]\,
      I2 => tmp_108_fu_1748_p2,
      I3 => q0_reg_i_21_n_8,
      I4 => ap_enable_reg_pp0_iter8,
      O => lut3_ce0
    );
\q0_reg_i_20__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg_i_25__0_n_8\,
      CO(3 downto 1) => \NLW_q0_reg_i_20__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_108_fu_1748_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => lut2_q0(8),
      O(3 downto 0) => \NLW_q0_reg_i_20__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \q0_reg_i_26__0_n_8\
    );
q0_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \tmp_105_reg_2418_reg[0]\,
      I1 => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0\,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\,
      I4 => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\,
      I5 => tmp_107_fu_1757_p2,
      O => q0_reg_i_21_n_8
    );
\q0_reg_i_23__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg_i_27__0_n_8\,
      CO(3 downto 1) => \NLW_q0_reg_i_23__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_73_reg_2427_reg[0]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grp_computeHistogram1_fu_987/lut23_q0\(8),
      O(3 downto 0) => \NLW_q0_reg_i_23__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \q0_reg_i_28__0_n_8\
    );
\q0_reg_i_25__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg_i_25__0_n_8\,
      CO(2) => \q0_reg_i_25__0_n_9\,
      CO(1) => \q0_reg_i_25__0_n_10\,
      CO(0) => \q0_reg_i_25__0_n_11\,
      CYINIT => '0',
      DI(3) => \q0_reg_i_29__0_n_8\,
      DI(2) => \q0_reg_i_30__0_n_8\,
      DI(1) => \q0_reg_i_31__0_n_8\,
      DI(0) => \q0_reg_i_32__0_n_8\,
      O(3 downto 0) => \NLW_q0_reg_i_25__0_O_UNCONNECTED\(3 downto 0),
      S(3) => q0_reg_i_33_n_8,
      S(2) => q0_reg_i_34_n_8,
      S(1) => q0_reg_i_35_n_8,
      S(0) => q0_reg_i_36_n_8
    );
\q0_reg_i_26__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lut2_q0(8),
      O => \q0_reg_i_26__0_n_8\
    );
\q0_reg_i_27__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg_i_27__0_n_8\,
      CO(2) => \q0_reg_i_27__0_n_9\,
      CO(1) => \q0_reg_i_27__0_n_10\,
      CO(0) => \q0_reg_i_27__0_n_11\,
      CYINIT => '0',
      DI(3) => \q0_reg_i_37__0_n_8\,
      DI(2) => \q0_reg_i_38__0_n_8\,
      DI(1) => \q0_reg_i_39__0_n_8\,
      DI(0) => \q0_reg_i_40__0_n_8\,
      O(3 downto 0) => \NLW_q0_reg_i_27__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\q0_reg_i_28__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut23_q0\(8),
      O => \q0_reg_i_28__0_n_8\
    );
\q0_reg_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => lut2_q0(7),
      I1 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(7),
      I2 => lut2_q0(6),
      I3 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(6),
      O => \q0_reg_i_29__0_n_8\
    );
\q0_reg_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => lut2_q0(5),
      I1 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(5),
      I2 => lut2_q0(4),
      I3 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(4),
      O => \q0_reg_i_30__0_n_8\
    );
\q0_reg_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => lut2_q0(3),
      I1 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(3),
      I2 => lut2_q0(2),
      I3 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(2),
      O => \q0_reg_i_31__0_n_8\
    );
\q0_reg_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => lut2_q0(1),
      I1 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(1),
      I2 => lut2_q0(0),
      I3 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(0),
      O => \q0_reg_i_32__0_n_8\
    );
q0_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(7),
      I1 => lut2_q0(7),
      I2 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(6),
      I3 => lut2_q0(6),
      O => q0_reg_i_33_n_8
    );
q0_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(5),
      I1 => lut2_q0(5),
      I2 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(4),
      I3 => lut2_q0(4),
      O => q0_reg_i_34_n_8
    );
q0_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(3),
      I1 => lut2_q0(3),
      I2 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(2),
      I3 => lut2_q0(2),
      O => q0_reg_i_35_n_8
    );
q0_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(1),
      I1 => lut2_q0(1),
      I2 => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(0),
      I3 => lut2_q0(0),
      O => q0_reg_i_36_n_8
    );
\q0_reg_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(7),
      I2 => \^dobdo\(6),
      I3 => \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(6),
      O => \q0_reg_i_37__0_n_8\
    );
\q0_reg_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(5),
      I2 => \^dobdo\(4),
      I3 => \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(4),
      O => \q0_reg_i_38__0_n_8\
    );
\q0_reg_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(3),
      I2 => \^dobdo\(2),
      I3 => \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(2),
      O => \q0_reg_i_39__0_n_8\
    );
\q0_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => q0_reg_i_21_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\(7),
      O => ADDRARDADDR(7)
    );
\q0_reg_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(1),
      I2 => \^dobdo\(0),
      I3 => \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(0),
      O => \q0_reg_i_40__0_n_8\
    );
\q0_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => q0_reg_i_21_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\(6),
      O => ADDRARDADDR(6)
    );
\q0_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => q0_reg_i_21_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\(5),
      O => ADDRARDADDR(5)
    );
\q0_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => q0_reg_i_21_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\(4),
      O => ADDRARDADDR(4)
    );
\q0_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => q0_reg_i_21_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\(3),
      O => ADDRARDADDR(3)
    );
\q0_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => q0_reg_i_21_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\(2),
      O => ADDRARDADDR(2)
    );
\q0_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => q0_reg_i_21_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\(1),
      O => ADDRARDADDR(1)
    );
\tmp_107_reg_2436[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_107_reg_2436_reg[0]_0\,
      I1 => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0\,
      I2 => tmp_107_fu_1757_p2,
      O => \tmp_107_reg_2436_reg[0]\
    );
\tmp_107_reg_2436[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(7),
      I1 => lut2_q0(7),
      I2 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(6),
      I3 => lut2_q0(6),
      O => \tmp_107_reg_2436[0]_i_10_n_8\
    );
\tmp_107_reg_2436[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(5),
      I1 => lut2_q0(5),
      I2 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(4),
      I3 => lut2_q0(4),
      O => \tmp_107_reg_2436[0]_i_11_n_8\
    );
\tmp_107_reg_2436[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(3),
      I1 => lut2_q0(3),
      I2 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(2),
      I3 => lut2_q0(2),
      O => \tmp_107_reg_2436[0]_i_12_n_8\
    );
\tmp_107_reg_2436[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(1),
      I1 => lut2_q0(1),
      I2 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(0),
      I3 => lut2_q0(0),
      O => \tmp_107_reg_2436[0]_i_13_n_8\
    );
\tmp_107_reg_2436[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lut2_q0(8),
      O => \tmp_107_reg_2436[0]_i_5_n_8\
    );
\tmp_107_reg_2436[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => lut2_q0(7),
      I1 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(7),
      I2 => lut2_q0(6),
      I3 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(6),
      O => \tmp_107_reg_2436[0]_i_6_n_8\
    );
\tmp_107_reg_2436[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => lut2_q0(5),
      I1 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(5),
      I2 => lut2_q0(4),
      I3 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(4),
      O => \tmp_107_reg_2436[0]_i_7_n_8\
    );
\tmp_107_reg_2436[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => lut2_q0(3),
      I1 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(3),
      I2 => lut2_q0(2),
      I3 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(2),
      O => \tmp_107_reg_2436[0]_i_8_n_8\
    );
\tmp_107_reg_2436[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => lut2_q0(1),
      I1 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(1),
      I2 => lut2_q0(0),
      I3 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(0),
      O => \tmp_107_reg_2436[0]_i_9_n_8\
    );
\tmp_107_reg_2436_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_107_reg_2436_reg[0]_i_4_n_8\,
      CO(3 downto 1) => \NLW_tmp_107_reg_2436_reg[0]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_107_fu_1757_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => lut2_q0(8),
      O(3 downto 0) => \NLW_tmp_107_reg_2436_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \tmp_107_reg_2436[0]_i_5_n_8\
    );
\tmp_107_reg_2436_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_107_reg_2436_reg[0]_i_4_n_8\,
      CO(2) => \tmp_107_reg_2436_reg[0]_i_4_n_9\,
      CO(1) => \tmp_107_reg_2436_reg[0]_i_4_n_10\,
      CO(0) => \tmp_107_reg_2436_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_107_reg_2436[0]_i_6_n_8\,
      DI(2) => \tmp_107_reg_2436[0]_i_7_n_8\,
      DI(1) => \tmp_107_reg_2436[0]_i_8_n_8\,
      DI(0) => \tmp_107_reg_2436[0]_i_9_n_8\,
      O(3 downto 0) => \NLW_tmp_107_reg_2436_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_107_reg_2436[0]_i_10_n_8\,
      S(2) => \tmp_107_reg_2436[0]_i_11_n_8\,
      S(1) => \tmp_107_reg_2436[0]_i_12_n_8\,
      S(0) => \tmp_107_reg_2436[0]_i_13_n_8\
    );
\tmp_108_reg_2427[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_108_fu_1748_p2,
      I1 => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\,
      I2 => \tmp_106_reg_2409_reg[0]\,
      I3 => tmp_108_reg_2427,
      O => \tmp_108_reg_2427_reg[0]\
    );
\tmp_72_reg_2436[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut23_q0\(8),
      O => \tmp_72_reg_2436[0]_i_5_n_8\
    );
\tmp_72_reg_2436[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\(7),
      I2 => \^dobdo\(6),
      I3 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\(6),
      O => \tmp_72_reg_2436[0]_i_6_n_8\
    );
\tmp_72_reg_2436[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\(5),
      I2 => \^dobdo\(4),
      I3 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\(4),
      O => \tmp_72_reg_2436[0]_i_7_n_8\
    );
\tmp_72_reg_2436[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\(3),
      I2 => \^dobdo\(2),
      I3 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\(2),
      O => \tmp_72_reg_2436[0]_i_8_n_8\
    );
\tmp_72_reg_2436[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\(1),
      I2 => \^dobdo\(0),
      I3 => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\(0),
      O => \tmp_72_reg_2436[0]_i_9_n_8\
    );
\tmp_72_reg_2436_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_72_reg_2436_reg[0]_i_4_n_8\,
      CO(3 downto 1) => \NLW_tmp_72_reg_2436_reg[0]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_72_reg_2436_reg[0]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grp_computeHistogram1_fu_987/lut23_q0\(8),
      O(3 downto 0) => \NLW_tmp_72_reg_2436_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \tmp_72_reg_2436[0]_i_5_n_8\
    );
\tmp_72_reg_2436_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_72_reg_2436_reg[0]_i_4_n_8\,
      CO(2) => \tmp_72_reg_2436_reg[0]_i_4_n_9\,
      CO(1) => \tmp_72_reg_2436_reg[0]_i_4_n_10\,
      CO(0) => \tmp_72_reg_2436_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_72_reg_2436[0]_i_6_n_8\,
      DI(2) => \tmp_72_reg_2436[0]_i_7_n_8\,
      DI(1) => \tmp_72_reg_2436[0]_i_8_n_8\,
      DI(0) => \tmp_72_reg_2436[0]_i_9_n_8\,
      O(3 downto 0) => \NLW_tmp_72_reg_2436_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg_rom is
  port (
    q0_reg_0 : out STD_LOGIC;
    tmp_75_fu_1766_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_74_fu_1775_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_110_fu_1766_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_109_fu_1775_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    lut3_ce0 : in STD_LOGIC;
    lut34_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg_rom is
  signal \grp_computeHistogram1_fu_987/lut34_q0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal lut3_q0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_109_reg_2450[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_109_reg_2450_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_109_reg_2450_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_109_reg_2450_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_110_reg_2445_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_110_reg_2445_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_110_reg_2445_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_74_reg_2450_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_74_reg_2450_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_74_reg_2450_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_75_reg_2445_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_75_reg_2445_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_75_reg_2445_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_tmp_109_reg_2450_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_109_reg_2450_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_109_reg_2450_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_110_reg_2445_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_110_reg_2445_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_110_reg_2445_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_74_reg_2450_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_74_reg_2450_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_74_reg_2450_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_75_reg_2445_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_75_reg_2445_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_75_reg_2445_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of q0_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d11";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2816;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 10;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0055004F00490044003E00380033002D00270022001C00160011000B00050000",
      INIT_01 => X"00AF00AA00A4009E00990093008D00880082007C00770071006B00660060005A",
      INIT_02 => X"010A010400FF00F900F300EE00E800E200DD00D700D100CC00C600C000BB00B5",
      INIT_03 => X"0165015F01590154014E01480143013D01370132012C01260121011B01150110",
      INIT_04 => X"01BF01BA01B401AE01A901A3019D01980192018C01870181017B01760170016A",
      INIT_05 => X"021A0214020F0209020301FE01F801F201ED01E701E101DC01D601D001CB01C5",
      INIT_06 => X"0275026F026A0264025E02590253024D02480242023C02360231022B02250220",
      INIT_07 => X"02D002CA02C402BF02B902B302AE02A802A2029D02970291028C02860280027B",
      INIT_08 => X"032A0325031F03190314030E0308030302FD02F702F202EC02E602E102DB02D5",
      INIT_09 => X"0385037F037A0374036E03690363035D03580352034C03470341033B03360330",
      INIT_0A => X"03E003DA03D403CF03C903C303BE03B803B203AD03A703A1039C03960390038B",
      INIT_0B => X"043A0435042F04290424041E04180413040D0407040203FC03F603F103EB03E5",
      INIT_0C => X"04950490048A0484047E04790473046D04680462045C04570451044B04460440",
      INIT_0D => X"04F004EA04E504DF04D904D404CE04C804C304BD04B704B204AC04A604A1049B",
      INIT_0E => X"054B0545053F053A0534052E05290523051D05180512050C0507050104FB04F6",
      INIT_0F => X"05A505A0059A0594058F05890583057E05780572056D05670561055C05560550",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000011111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 11) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 11),
      DOADO(10 downto 0) => lut3_q0(10 downto 0),
      DOBDO(15 downto 11) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 11),
      DOBDO(10 downto 0) => \grp_computeHistogram1_fu_987/lut34_q0\(10 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => lut3_ce0,
      ENBWREN => lut34_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\,
      I1 => \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0]\,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\,
      I3 => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\,
      O => q0_reg_0
    );
\tmp_109_reg_2450[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut3_q0(2),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(2),
      I2 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(3),
      I3 => lut3_q0(3),
      O => \tmp_109_reg_2450[0]_i_10_n_8\
    );
\tmp_109_reg_2450[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut3_q0(0),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(0),
      I2 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(1),
      I3 => lut3_q0(1),
      O => \tmp_109_reg_2450[0]_i_11_n_8\
    );
\tmp_109_reg_2450[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut3_q0(6),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(6),
      I2 => lut3_q0(7),
      I3 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7),
      O => \tmp_109_reg_2450[0]_i_12_n_8\
    );
\tmp_109_reg_2450[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut3_q0(4),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(4),
      I2 => lut3_q0(5),
      I3 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(5),
      O => \tmp_109_reg_2450[0]_i_13_n_8\
    );
\tmp_109_reg_2450[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut3_q0(2),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(2),
      I2 => lut3_q0(3),
      I3 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(3),
      O => \tmp_109_reg_2450[0]_i_14_n_8\
    );
\tmp_109_reg_2450[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut3_q0(0),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(0),
      I2 => lut3_q0(1),
      I3 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(1),
      O => \tmp_109_reg_2450[0]_i_15_n_8\
    );
\tmp_109_reg_2450[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lut3_q0(8),
      I1 => lut3_q0(9),
      O => \tmp_109_reg_2450[0]_i_5_n_8\
    );
\tmp_109_reg_2450[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lut3_q0(10),
      O => \tmp_109_reg_2450[0]_i_6_n_8\
    );
\tmp_109_reg_2450[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lut3_q0(8),
      I1 => lut3_q0(9),
      O => \tmp_109_reg_2450[0]_i_7_n_8\
    );
\tmp_109_reg_2450[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut3_q0(6),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(6),
      I2 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7),
      I3 => lut3_q0(7),
      O => \tmp_109_reg_2450[0]_i_8_n_8\
    );
\tmp_109_reg_2450[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut3_q0(4),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(4),
      I2 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(5),
      I3 => lut3_q0(5),
      O => \tmp_109_reg_2450[0]_i_9_n_8\
    );
\tmp_109_reg_2450_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_109_reg_2450_reg[0]_i_4_n_8\,
      CO(3 downto 2) => \NLW_tmp_109_reg_2450_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_109_fu_1775_p2(0),
      CO(0) => \tmp_109_reg_2450_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => lut3_q0(10),
      DI(0) => \tmp_109_reg_2450[0]_i_5_n_8\,
      O(3 downto 0) => \NLW_tmp_109_reg_2450_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_109_reg_2450[0]_i_6_n_8\,
      S(0) => \tmp_109_reg_2450[0]_i_7_n_8\
    );
\tmp_109_reg_2450_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_109_reg_2450_reg[0]_i_4_n_8\,
      CO(2) => \tmp_109_reg_2450_reg[0]_i_4_n_9\,
      CO(1) => \tmp_109_reg_2450_reg[0]_i_4_n_10\,
      CO(0) => \tmp_109_reg_2450_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_109_reg_2450[0]_i_8_n_8\,
      DI(2) => \tmp_109_reg_2450[0]_i_9_n_8\,
      DI(1) => \tmp_109_reg_2450[0]_i_10_n_8\,
      DI(0) => \tmp_109_reg_2450[0]_i_11_n_8\,
      O(3 downto 0) => \NLW_tmp_109_reg_2450_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_109_reg_2450[0]_i_12_n_8\,
      S(2) => \tmp_109_reg_2450[0]_i_13_n_8\,
      S(1) => \tmp_109_reg_2450[0]_i_14_n_8\,
      S(0) => \tmp_109_reg_2450[0]_i_15_n_8\
    );
\tmp_110_reg_2445[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut3_q0(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => lut3_q0(3),
      O => \tmp_110_reg_2445[0]_i_10_n_8\
    );
\tmp_110_reg_2445[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut3_q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => lut3_q0(1),
      O => \tmp_110_reg_2445[0]_i_11_n_8\
    );
\tmp_110_reg_2445[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut3_q0(6),
      I1 => Q(6),
      I2 => lut3_q0(7),
      I3 => Q(7),
      O => \tmp_110_reg_2445[0]_i_12_n_8\
    );
\tmp_110_reg_2445[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut3_q0(4),
      I1 => Q(4),
      I2 => lut3_q0(5),
      I3 => Q(5),
      O => \tmp_110_reg_2445[0]_i_13_n_8\
    );
\tmp_110_reg_2445[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut3_q0(2),
      I1 => Q(2),
      I2 => lut3_q0(3),
      I3 => Q(3),
      O => \tmp_110_reg_2445[0]_i_14_n_8\
    );
\tmp_110_reg_2445[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => lut3_q0(0),
      I1 => Q(0),
      I2 => lut3_q0(1),
      I3 => Q(1),
      O => \tmp_110_reg_2445[0]_i_15_n_8\
    );
\tmp_110_reg_2445[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lut3_q0(8),
      I1 => lut3_q0(9),
      O => \tmp_110_reg_2445[0]_i_5_n_8\
    );
\tmp_110_reg_2445[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lut3_q0(10),
      O => \tmp_110_reg_2445[0]_i_6_n_8\
    );
\tmp_110_reg_2445[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lut3_q0(8),
      I1 => lut3_q0(9),
      O => \tmp_110_reg_2445[0]_i_7_n_8\
    );
\tmp_110_reg_2445[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut3_q0(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => lut3_q0(7),
      O => \tmp_110_reg_2445[0]_i_8_n_8\
    );
\tmp_110_reg_2445[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => lut3_q0(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => lut3_q0(5),
      O => \tmp_110_reg_2445[0]_i_9_n_8\
    );
\tmp_110_reg_2445_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_110_reg_2445_reg[0]_i_4_n_8\,
      CO(3 downto 2) => \NLW_tmp_110_reg_2445_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_110_fu_1766_p2(0),
      CO(0) => \tmp_110_reg_2445_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => lut3_q0(10),
      DI(0) => \tmp_110_reg_2445[0]_i_5_n_8\,
      O(3 downto 0) => \NLW_tmp_110_reg_2445_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_110_reg_2445[0]_i_6_n_8\,
      S(0) => \tmp_110_reg_2445[0]_i_7_n_8\
    );
\tmp_110_reg_2445_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_110_reg_2445_reg[0]_i_4_n_8\,
      CO(2) => \tmp_110_reg_2445_reg[0]_i_4_n_9\,
      CO(1) => \tmp_110_reg_2445_reg[0]_i_4_n_10\,
      CO(0) => \tmp_110_reg_2445_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_110_reg_2445[0]_i_8_n_8\,
      DI(2) => \tmp_110_reg_2445[0]_i_9_n_8\,
      DI(1) => \tmp_110_reg_2445[0]_i_10_n_8\,
      DI(0) => \tmp_110_reg_2445[0]_i_11_n_8\,
      O(3 downto 0) => \NLW_tmp_110_reg_2445_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_110_reg_2445[0]_i_12_n_8\,
      S(2) => \tmp_110_reg_2445[0]_i_13_n_8\,
      S(1) => \tmp_110_reg_2445[0]_i_14_n_8\,
      S(0) => \tmp_110_reg_2445[0]_i_15_n_8\
    );
\tmp_74_reg_2450[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(2),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(2),
      I2 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(3),
      I3 => \grp_computeHistogram1_fu_987/lut34_q0\(3),
      O => \tmp_74_reg_2450[0]_i_10_n_8\
    );
\tmp_74_reg_2450[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(0),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(0),
      I2 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(1),
      I3 => \grp_computeHistogram1_fu_987/lut34_q0\(1),
      O => \tmp_74_reg_2450[0]_i_11_n_8\
    );
\tmp_74_reg_2450[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(6),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(6),
      I2 => \grp_computeHistogram1_fu_987/lut34_q0\(7),
      I3 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(7),
      O => \tmp_74_reg_2450[0]_i_12_n_8\
    );
\tmp_74_reg_2450[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(4),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(4),
      I2 => \grp_computeHistogram1_fu_987/lut34_q0\(5),
      I3 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(5),
      O => \tmp_74_reg_2450[0]_i_13_n_8\
    );
\tmp_74_reg_2450[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(2),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(2),
      I2 => \grp_computeHistogram1_fu_987/lut34_q0\(3),
      I3 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(3),
      O => \tmp_74_reg_2450[0]_i_14_n_8\
    );
\tmp_74_reg_2450[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(0),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(0),
      I2 => \grp_computeHistogram1_fu_987/lut34_q0\(1),
      I3 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(1),
      O => \tmp_74_reg_2450[0]_i_15_n_8\
    );
\tmp_74_reg_2450[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(8),
      I1 => \grp_computeHistogram1_fu_987/lut34_q0\(9),
      O => \tmp_74_reg_2450[0]_i_5_n_8\
    );
\tmp_74_reg_2450[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(10),
      O => \tmp_74_reg_2450[0]_i_6_n_8\
    );
\tmp_74_reg_2450[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(8),
      I1 => \grp_computeHistogram1_fu_987/lut34_q0\(9),
      O => \tmp_74_reg_2450[0]_i_7_n_8\
    );
\tmp_74_reg_2450[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(6),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(6),
      I2 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(7),
      I3 => \grp_computeHistogram1_fu_987/lut34_q0\(7),
      O => \tmp_74_reg_2450[0]_i_8_n_8\
    );
\tmp_74_reg_2450[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(4),
      I1 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(4),
      I2 => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(5),
      I3 => \grp_computeHistogram1_fu_987/lut34_q0\(5),
      O => \tmp_74_reg_2450[0]_i_9_n_8\
    );
\tmp_74_reg_2450_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_74_reg_2450_reg[0]_i_4_n_8\,
      CO(3 downto 2) => \NLW_tmp_74_reg_2450_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_74_fu_1775_p2(0),
      CO(0) => \tmp_74_reg_2450_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \grp_computeHistogram1_fu_987/lut34_q0\(10),
      DI(0) => \tmp_74_reg_2450[0]_i_5_n_8\,
      O(3 downto 0) => \NLW_tmp_74_reg_2450_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_74_reg_2450[0]_i_6_n_8\,
      S(0) => \tmp_74_reg_2450[0]_i_7_n_8\
    );
\tmp_74_reg_2450_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_74_reg_2450_reg[0]_i_4_n_8\,
      CO(2) => \tmp_74_reg_2450_reg[0]_i_4_n_9\,
      CO(1) => \tmp_74_reg_2450_reg[0]_i_4_n_10\,
      CO(0) => \tmp_74_reg_2450_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_74_reg_2450[0]_i_8_n_8\,
      DI(2) => \tmp_74_reg_2450[0]_i_9_n_8\,
      DI(1) => \tmp_74_reg_2450[0]_i_10_n_8\,
      DI(0) => \tmp_74_reg_2450[0]_i_11_n_8\,
      O(3 downto 0) => \NLW_tmp_74_reg_2450_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_74_reg_2450[0]_i_12_n_8\,
      S(2) => \tmp_74_reg_2450[0]_i_13_n_8\,
      S(1) => \tmp_74_reg_2450[0]_i_14_n_8\,
      S(0) => \tmp_74_reg_2450[0]_i_15_n_8\
    );
\tmp_75_reg_2445[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(2),
      I1 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(2),
      I2 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(3),
      I3 => \grp_computeHistogram1_fu_987/lut34_q0\(3),
      O => \tmp_75_reg_2445[0]_i_10_n_8\
    );
\tmp_75_reg_2445[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(0),
      I1 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(0),
      I2 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(1),
      I3 => \grp_computeHistogram1_fu_987/lut34_q0\(1),
      O => \tmp_75_reg_2445[0]_i_11_n_8\
    );
\tmp_75_reg_2445[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(6),
      I1 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(6),
      I2 => \grp_computeHistogram1_fu_987/lut34_q0\(7),
      I3 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(7),
      O => \tmp_75_reg_2445[0]_i_12_n_8\
    );
\tmp_75_reg_2445[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(4),
      I1 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(4),
      I2 => \grp_computeHistogram1_fu_987/lut34_q0\(5),
      I3 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(5),
      O => \tmp_75_reg_2445[0]_i_13_n_8\
    );
\tmp_75_reg_2445[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(2),
      I1 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(2),
      I2 => \grp_computeHistogram1_fu_987/lut34_q0\(3),
      I3 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(3),
      O => \tmp_75_reg_2445[0]_i_14_n_8\
    );
\tmp_75_reg_2445[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(0),
      I1 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(0),
      I2 => \grp_computeHistogram1_fu_987/lut34_q0\(1),
      I3 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(1),
      O => \tmp_75_reg_2445[0]_i_15_n_8\
    );
\tmp_75_reg_2445[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(8),
      I1 => \grp_computeHistogram1_fu_987/lut34_q0\(9),
      O => \tmp_75_reg_2445[0]_i_5_n_8\
    );
\tmp_75_reg_2445[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(10),
      O => \tmp_75_reg_2445[0]_i_6_n_8\
    );
\tmp_75_reg_2445[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(8),
      I1 => \grp_computeHistogram1_fu_987/lut34_q0\(9),
      O => \tmp_75_reg_2445[0]_i_7_n_8\
    );
\tmp_75_reg_2445[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(6),
      I1 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(6),
      I2 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(7),
      I3 => \grp_computeHistogram1_fu_987/lut34_q0\(7),
      O => \tmp_75_reg_2445[0]_i_8_n_8\
    );
\tmp_75_reg_2445[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \grp_computeHistogram1_fu_987/lut34_q0\(4),
      I1 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(4),
      I2 => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(5),
      I3 => \grp_computeHistogram1_fu_987/lut34_q0\(5),
      O => \tmp_75_reg_2445[0]_i_9_n_8\
    );
\tmp_75_reg_2445_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_75_reg_2445_reg[0]_i_4_n_8\,
      CO(3 downto 2) => \NLW_tmp_75_reg_2445_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_75_fu_1766_p2(0),
      CO(0) => \tmp_75_reg_2445_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \grp_computeHistogram1_fu_987/lut34_q0\(10),
      DI(0) => \tmp_75_reg_2445[0]_i_5_n_8\,
      O(3 downto 0) => \NLW_tmp_75_reg_2445_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_75_reg_2445[0]_i_6_n_8\,
      S(0) => \tmp_75_reg_2445[0]_i_7_n_8\
    );
\tmp_75_reg_2445_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_75_reg_2445_reg[0]_i_4_n_8\,
      CO(2) => \tmp_75_reg_2445_reg[0]_i_4_n_9\,
      CO(1) => \tmp_75_reg_2445_reg[0]_i_4_n_10\,
      CO(0) => \tmp_75_reg_2445_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_75_reg_2445[0]_i_8_n_8\,
      DI(2) => \tmp_75_reg_2445[0]_i_9_n_8\,
      DI(1) => \tmp_75_reg_2445[0]_i_10_n_8\,
      DI(0) => \tmp_75_reg_2445[0]_i_11_n_8\,
      O(3 downto 0) => \NLW_tmp_75_reg_2445_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_75_reg_2445[0]_i_12_n_8\,
      S(2) => \tmp_75_reg_2445[0]_i_13_n_8\,
      S(1) => \tmp_75_reg_2445[0]_i_14_n_8\,
      S(0) => \tmp_75_reg_2445[0]_i_15_n_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram1 is
  port (
    ap_enable_reg_pp0_iter4 : out STD_LOGIC;
    sum_addr_1_reg_1953 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    lut23_ce0 : out STD_LOGIC;
    q0_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lut34_ce0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_72_reg_2436_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_79_reg_2214_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg_7__s_port_\ : out STD_LOGIC;
    image_buffer1_0_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC;
    image_buffer1_1_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_1\ : out STD_LOGIC;
    image_buffer1_2_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_2\ : out STD_LOGIC;
    image_buffer1_3_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_3\ : out STD_LOGIC;
    image_buffer1_4_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_4\ : out STD_LOGIC;
    image_buffer1_5_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_5\ : out STD_LOGIC;
    image_buffer1_6_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_6\ : out STD_LOGIC;
    image_buffer1_7_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_7\ : out STD_LOGIC;
    image_buffer1_8_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_8\ : out STD_LOGIC;
    image_buffer1_9_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_9\ : out STD_LOGIC;
    image_buffer1_10_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_10\ : out STD_LOGIC;
    image_buffer1_11_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_11\ : out STD_LOGIC;
    image_buffer1_12_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_12\ : out STD_LOGIC;
    image_buffer1_13_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_13\ : out STD_LOGIC;
    image_buffer1_14_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_14\ : out STD_LOGIC;
    image_buffer1_15_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_15\ : out STD_LOGIC;
    image_buffer1_16_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[7]\ : out STD_LOGIC;
    \q1_reg[6]\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[7]_1\ : out STD_LOGIC;
    \q0_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[7]_2\ : out STD_LOGIC;
    \q1_reg[7]_3\ : out STD_LOGIC;
    \q0_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    descriptor1_V_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    descriptor1_V_we1 : out STD_LOGIC;
    \q1_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sum1_we1 : out STD_LOGIC;
    ap_reg_grp_computeHistogram1_fu_987_ap_start_reg : out STD_LOGIC;
    \q0_reg[7]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_75_reg_2445_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_74_reg_2450_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_17_reg_705_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_6_reg_677_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_12_reg_689_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_12_reg_689_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_15_reg_697_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_12_reg_689_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sum_d1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_67_reg_2348_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lut12_ce0 : out STD_LOGIC;
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lut01_ce0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    tmp_75_fu_1766_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_74_fu_1775_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter23_reg : in STD_LOGIC;
    \tmp_s_reg_1732_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter23_reg_0 : in STD_LOGIC;
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\ : in STD_LOGIC;
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC;
    p_0_in_2 : in STD_LOGIC;
    p_0_in_3 : in STD_LOGIC;
    p_0_in_4 : in STD_LOGIC;
    p_0_in_5 : in STD_LOGIC;
    p_0_in_6 : in STD_LOGIC;
    p_0_in_7 : in STD_LOGIC;
    p_0_in_8 : in STD_LOGIC;
    p_0_in_9 : in STD_LOGIC;
    p_0_in_10 : in STD_LOGIC;
    p_0_in_11 : in STD_LOGIC;
    p_0_in_12 : in STD_LOGIC;
    p_0_in_13 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_normalizeHisto1_fu_1026_descriptor_V_ce0 : in STD_LOGIC;
    grp_normalizeHisto1_fu_1026_sum_address0 : in STD_LOGIC;
    \tmp1_reg_639_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_pipeline_reg_pp0_iter7_tmp_reg_618 : in STD_LOGIC;
    ap_reg_grp_computeHistogram1_fu_987_ap_start : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q1_reg[7]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_15\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_18\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_19\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_18\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_19\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_22\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_23\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_24\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_25\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_26\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_27\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_28\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_29\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_30\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_31\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_32\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_33\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_34\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_5 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram1 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Gx_fu_1589_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Gy_fu_1614_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal abs2_fu_1697_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal abs2_reg_23770 : STD_LOGIC;
  signal \abs2_reg_2377[7]_i_2_n_8\ : STD_LOGIC;
  signal abs_fu_1713_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal abs_reg_23930 : STD_LOGIC;
  signal abscond1_reg_2337 : STD_LOGIC;
  signal \abscond1_reg_2337[0]_i_1_n_8\ : STD_LOGIC;
  signal abscond3_reg_2332 : STD_LOGIC;
  signal \abscond3_reg_2332[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ap_condition_1036 : STD_LOGIC;
  signal ap_condition_920 : STD_LOGIC;
  signal ap_condition_935 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_4__0_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_8 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1]\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2]\ : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062 : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1__0_n_8\ : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_4_n_8\ : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_4_n_8\ : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2]\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2__0_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter10_exitcond_flatten2_reg_1895 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_pipeline_reg_pp0_iter11_exitcond_flatten2_reg_1895 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter12_exitcond_flatten2_reg_1895 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter12_mag_reg_2342 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_pipeline_reg_pp0_iter13_exitcond_flatten2_reg_1895 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter2_sum_addr_1_reg_1953 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter3_tmp_52_reg_1924 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter4_tmp_52_reg_1924 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter5_abscond1_reg_2337 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter5_abscond3_reg_2332 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0]\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter7_tmp_69_reg_2384_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0]\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_or_cond_reg_2328 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_66_reg_2400 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_69_reg_2384 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_70_reg_2418 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_71_reg_2409 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_72_reg_2436 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_73_reg_2427 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_78_reg_2324 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8\ : STD_LOGIC;
  signal bX_reg_881 : STD_LOGIC;
  signal \bX_reg_881_reg_n_8_[0]\ : STD_LOGIC;
  signal blkPosX_mid2_v_v_reg_1919 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \blkPosX_mid2_v_v_reg_1919[0]_i_2__0_n_8\ : STD_LOGIC;
  signal descriptor_V_addr_1_reg_2470 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \descriptor_V_addr_1_reg_2470[6]_i_1_n_8\ : STD_LOGIC;
  signal exitcond_flatten2_fu_1270_p2 : STD_LOGIC;
  signal exitcond_flatten2_reg_1895 : STD_LOGIC;
  signal \exitcond_flatten2_reg_1895[0]_i_1_n_8\ : STD_LOGIC;
  signal exitcond_flatten_fu_1282_p2 : STD_LOGIC;
  signal exitcond_flatten_reg_1904 : STD_LOGIC;
  signal \exitcond_flatten_reg_1904[0]_i_1__0_n_8\ : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_ap_done : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_descriptor_V_ce1 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_descriptor_V_we0 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_image_buffer_10_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram1_fu_987_image_buffer_11_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram1_fu_987_image_buffer_12_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram1_fu_987_image_buffer_14_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram1_fu_987_image_buffer_16_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram1_fu_987_image_buffer_16_ce1 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_image_buffer_1_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram1_fu_987_image_buffer_2_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram1_fu_987_image_buffer_3_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram1_fu_987_image_buffer_6_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram1_fu_987_image_buffer_7_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram1_fu_987_image_buffer_8_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram1_fu_987_sum_ce1 : STD_LOGIC;
  signal grp_fu_1095_p2 : STD_LOGIC;
  signal grp_fu_1110_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal i1_reg_848 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i1_reg_8480 : STD_LOGIC;
  signal \i1_reg_848[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \i1_reg_848[1]_i_1__0_n_8\ : STD_LOGIC;
  signal i_4_fu_1242_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_reg_837 : STD_LOGIC;
  signal \i_reg_837[6]_i_4__0_n_8\ : STD_LOGIC;
  signal \i_reg_837[6]_i_5__0_n_8\ : STD_LOGIC;
  signal i_reg_837_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^image_buffer1_0_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^image_buffer1_10_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_11_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_12_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_13_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_14_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_15_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_16_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_1_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_2_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_3_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_4_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_5_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_6_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_7_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_8_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer1_9_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal indvar_flatten1_reg_859 : STD_LOGIC;
  signal indvar_flatten1_reg_8590 : STD_LOGIC;
  signal \indvar_flatten1_reg_859[8]_i_4_n_8\ : STD_LOGIC;
  signal \indvar_flatten1_reg_859_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten_next1_fu_1276_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten_next_fu_1294_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \indvar_flatten_reg_870[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_870[7]_i_3__0_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_870[8]_i_2__0_n_8\ : STD_LOGIC;
  signal indvar_flatten_reg_870_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mag_fu_1677_p3 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal mag_reg_2342 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \mag_reg_2342[5]_i_2__0_n_8\ : STD_LOGIC;
  signal \mag_reg_2342[9]_i_3__0_n_8\ : STD_LOGIC;
  signal \or_cond_reg_2328[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \or_cond_reg_2328[0]_i_3__0_n_8\ : STD_LOGIC;
  signal \or_cond_reg_2328_reg_n_8_[0]\ : STD_LOGIC;
  signal p_shl8_mid2_fu_1445_p3 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \q0[7]_i_3__11_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__12_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__14_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__21_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__22_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__23_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__24_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__8_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__9_n_8\ : STD_LOGIC;
  signal \q0_reg_7__s_net_1\ : STD_LOGIC;
  signal \q0_reg_i_22__1_n_8\ : STD_LOGIC;
  signal q0_reg_i_22_n_8 : STD_LOGIC;
  signal \q0_reg_i_24__0_n_8\ : STD_LOGIC;
  signal q0_reg_i_24_n_8 : STD_LOGIC;
  signal \^q1_reg[6]\ : STD_LOGIC;
  signal \^q1_reg[7]\ : STD_LOGIC;
  signal \^q1_reg[7]_0\ : STD_LOGIC;
  signal \^q1_reg[7]_1\ : STD_LOGIC;
  signal \^q1_reg[7]_2\ : STD_LOGIC;
  signal \^q1_reg[7]_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_10__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_11__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__10_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__15_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__16_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__18_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__22_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__23_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__24_n_8\ : STD_LOGIC;
  signal ram_reg_i_10_n_10 : STD_LOGIC;
  signal ram_reg_i_10_n_11 : STD_LOGIC;
  signal ram_reg_i_10_n_8 : STD_LOGIC;
  signal ram_reg_i_10_n_9 : STD_LOGIC;
  signal ram_reg_i_11_n_10 : STD_LOGIC;
  signal ram_reg_i_11_n_11 : STD_LOGIC;
  signal ram_reg_i_11_n_8 : STD_LOGIC;
  signal ram_reg_i_11_n_9 : STD_LOGIC;
  signal \ram_reg_i_14__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_15__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_16__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_17__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_18__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_19__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_20__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_21__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_22__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_23__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_24__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_25__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_26__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_27__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_28__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_29__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_30__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_31__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_32__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_33__0_n_8\ : STD_LOGIC;
  signal ram_reg_i_34_n_8 : STD_LOGIC;
  signal \ram_reg_i_35__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_36__0_n_8\ : STD_LOGIC;
  signal ram_reg_i_37_n_8 : STD_LOGIC;
  signal ram_reg_i_38_n_8 : STD_LOGIC;
  signal ram_reg_i_39_n_8 : STD_LOGIC;
  signal ram_reg_i_40_n_8 : STD_LOGIC;
  signal ram_reg_i_41_n_8 : STD_LOGIC;
  signal ram_reg_i_42_n_8 : STD_LOGIC;
  signal ram_reg_i_43_n_8 : STD_LOGIC;
  signal ram_reg_i_44_n_8 : STD_LOGIC;
  signal ram_reg_i_45_n_8 : STD_LOGIC;
  signal ram_reg_i_46_n_8 : STD_LOGIC;
  signal ram_reg_i_4_n_10 : STD_LOGIC;
  signal ram_reg_i_4_n_11 : STD_LOGIC;
  signal ram_reg_i_4_n_9 : STD_LOGIC;
  signal ram_reg_i_5_n_10 : STD_LOGIC;
  signal ram_reg_i_5_n_11 : STD_LOGIC;
  signal ram_reg_i_5_n_8 : STD_LOGIC;
  signal ram_reg_i_5_n_9 : STD_LOGIC;
  signal ram_reg_i_6_n_10 : STD_LOGIC;
  signal ram_reg_i_6_n_11 : STD_LOGIC;
  signal ram_reg_i_6_n_8 : STD_LOGIC;
  signal ram_reg_i_6_n_9 : STD_LOGIC;
  signal ram_reg_i_7_n_10 : STD_LOGIC;
  signal ram_reg_i_7_n_11 : STD_LOGIC;
  signal ram_reg_i_7_n_8 : STD_LOGIC;
  signal ram_reg_i_7_n_9 : STD_LOGIC;
  signal ram_reg_i_8_n_10 : STD_LOGIC;
  signal ram_reg_i_8_n_11 : STD_LOGIC;
  signal ram_reg_i_8_n_8 : STD_LOGIC;
  signal ram_reg_i_8_n_9 : STD_LOGIC;
  signal ram_reg_i_9_n_10 : STD_LOGIC;
  signal ram_reg_i_9_n_11 : STD_LOGIC;
  signal ram_reg_i_9_n_8 : STD_LOGIC;
  signal ram_reg_i_9_n_9 : STD_LOGIC;
  signal reg_12320 : STD_LOGIC;
  signal \reg_1232[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \reg_1232[0]_i_3__0_n_8\ : STD_LOGIC;
  signal \reg_1232[0]_i_4__0_n_8\ : STD_LOGIC;
  signal \reg_1232[0]_i_5__0_n_8\ : STD_LOGIC;
  signal \reg_1232[4]_i_2__0_n_8\ : STD_LOGIC;
  signal \reg_1232[5]_i_2__0_n_8\ : STD_LOGIC;
  signal \reg_1232[7]_i_3__0_n_8\ : STD_LOGIC;
  signal \reg_1232_reg[0]_i_1__0_n_10\ : STD_LOGIC;
  signal \reg_1232_reg[0]_i_1__0_n_11\ : STD_LOGIC;
  signal \reg_1232_reg[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \reg_1232_reg[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \^sum_addr_1_reg_1953\ : STD_LOGIC;
  signal sum_addr_1_reg_19530 : STD_LOGIC;
  signal sum_load_reg_2372 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sum_load_reg_2372[31]_i_1__0_n_8\ : STD_LOGIC;
  signal tmp5_cast_fu_1849_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_53_fu_1378_p3 : STD_LOGIC;
  signal tmp_60_fu_1629_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_60_reg_2317 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmp_60_reg_2317[3]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[3]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[3]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[3]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[7]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[7]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[7]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[7]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[7]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[7]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[7]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[7]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317[9]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_60_reg_2317_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_65_reg_2360[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_65_reg_2360_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_66_fu_1723_p2 : STD_LOGIC;
  signal \tmp_66_reg_2400[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_66_reg_2400[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_66_reg_2400[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_66_reg_2400[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_66_reg_2400[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_66_reg_2400[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_66_reg_2400[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_66_reg_2400[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_66_reg_2400_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_66_reg_2400_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_66_reg_2400_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_66_reg_2400_reg_n_8_[0]\ : STD_LOGIC;
  signal \tmp_67_reg_2348[7]_i_1_n_8\ : STD_LOGIC;
  signal \^tmp_67_reg_2348_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_67_reg_2348_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_69_fu_1707_p2 : STD_LOGIC;
  signal \tmp_69_reg_2384[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_69_reg_2384[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_69_reg_2384[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_69_reg_2384[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_69_reg_2384[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_69_reg_2384[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_69_reg_2384[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_69_reg_2384[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_69_reg_2384[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_69_reg_2384[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_69_reg_2384_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_69_reg_2384_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_69_reg_2384_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_69_reg_2384_reg_n_8_[0]\ : STD_LOGIC;
  signal \tmp_70_reg_2418[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_70_reg_2418_reg_n_8_[0]\ : STD_LOGIC;
  signal \tmp_71_reg_2409[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_71_reg_2409_reg_n_8_[0]\ : STD_LOGIC;
  signal \tmp_72_reg_2436[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_72_reg_2436[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_72_reg_2436_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_73_reg_2427 : STD_LOGIC;
  signal \tmp_73_reg_2427[0]_i_1_n_8\ : STD_LOGIC;
  signal tmp_74_reg_2450 : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_74_reg_2450[0]_i_3_n_8\ : STD_LOGIC;
  signal tmp_75_reg_2445 : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_75_reg_2445[0]_i_3_n_8\ : STD_LOGIC;
  signal tmp_77_reg_2310 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_77_reg_2310[3]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_77_reg_2310[3]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_77_reg_2310[3]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_77_reg_2310[3]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_77_reg_2310[7]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_77_reg_2310[7]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_77_reg_2310[7]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_77_reg_2310[7]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_77_reg_2310_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_77_reg_2310_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_77_reg_2310_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_77_reg_2310_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_77_reg_2310_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_77_reg_2310_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_77_reg_2310_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_77_reg_2310_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal tmp_78_fu_1641_p3 : STD_LOGIC;
  signal \tmp_78_reg_2324[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_78_reg_2324_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \tmp_78_reg_2324_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_78_reg_2324_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_79_reg_2214 : STD_LOGIC;
  signal \tmp_79_reg_2214[0]_i_1_n_8\ : STD_LOGIC;
  signal \^tmp_79_reg_2214_reg[0]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tmp_80_reg_1948[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_80_reg_1948_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_82_fu_1859_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_82_reg_2465 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tmp_82_reg_2465[2]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_82_reg_2465[6]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_82_reg_2465[6]_i_3_n_8\ : STD_LOGIC;
  signal tmp_85_fu_1872_p2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \tmp_85_reg_2476[11]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[11]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[11]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[11]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[14]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[3]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[3]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[3]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[3]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[7]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[7]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[7]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476[7]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[14]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[14]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_85_reg_2476_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal x_1_fu_1469_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal x_mid2_fu_1403_p3 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \x_mid2_reg_1931[1]_rep_i_1__1_n_8\ : STD_LOGIC;
  signal \x_mid2_reg_1931[1]_rep_i_1__2_n_8\ : STD_LOGIC;
  signal \x_mid2_reg_1931[2]_rep_i_1__1_n_8\ : STD_LOGIC;
  signal \x_mid2_reg_1931[2]_rep_i_1__2_n_8\ : STD_LOGIC;
  signal \x_mid2_reg_1931[3]_rep_i_1__1_n_8\ : STD_LOGIC;
  signal \x_mid2_reg_1931[3]_rep_i_1__2_n_8\ : STD_LOGIC;
  signal x_reg_903 : STD_LOGIC;
  signal x_reg_9030 : STD_LOGIC;
  signal \x_reg_903_reg_n_8_[1]\ : STD_LOGIC;
  signal \x_reg_903_reg_n_8_[2]\ : STD_LOGIC;
  signal \x_reg_903_reg_n_8_[3]\ : STD_LOGIC;
  signal y_mid2_fu_1453_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal y_mid2_reg_1943 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \y_mid2_reg_1943[1]_i_2__0_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[2]_i_2__0_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[2]_i_3__0_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[3]_i_2__0_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[3]_i_3__0_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[4]_i_2__0_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[4]_i_3__0_n_8\ : STD_LOGIC;
  signal \y_offset_cast_mid2_reg_1938[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \y_offset_cast_mid2_reg_1938[1]_i_1__0_n_8\ : STD_LOGIC;
  signal \y_offset_cast_mid2_reg_1938[1]_i_2__0_n_8\ : STD_LOGIC;
  signal \y_offset_cast_mid2_reg_1938_reg_n_8_[0]\ : STD_LOGIC;
  signal \y_offset_cast_mid2_reg_1938_reg_n_8_[1]\ : STD_LOGIC;
  signal y_reg_892 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_ram_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_60_reg_2317_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_60_reg_2317_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_66_reg_2400_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_69_reg_2384_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_78_reg_2324_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_78_reg_2324_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_78_reg_2324_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_78_reg_2324_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_85_reg_2476_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_85_reg_2476_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \abs2_reg_2377[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \abs2_reg_2377[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \abs2_reg_2377[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \abs2_reg_2377[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \abs_reg_2393[1]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \abs_reg_2393[2]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \abs_reg_2393[3]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \abs_reg_2393[5]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \abs_reg_2393[6]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair66";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_2__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_3__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1__0\ : label is "soft_lutpair99";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6 ";
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895[0]_i_1\ : label is "soft_lutpair102";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8\ : label is "inst/\grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8 ";
  attribute SOFT_HLUTNM of ap_reg_grp_computeHistogram1_fu_987_ap_start_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \exitcond_flatten2_reg_1895[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_1904[0]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \i1_reg_848[0]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i1_reg_848[1]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_reg_837[1]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \i_reg_837[2]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \i_reg_837[3]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \i_reg_837[4]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \i_reg_837[6]_i_4__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \i_reg_837[6]_i_5__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_859[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_859[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_859[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_859[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_859[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_859[7]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \indvar_flatten1_reg_859[8]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[1]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[2]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[3]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[4]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[7]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[8]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mag_reg_2342[1]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mag_reg_2342[2]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mag_reg_2342[3]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mag_reg_2342[5]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mag_reg_2342[6]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mag_reg_2342[7]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mag_reg_2342[8]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mag_reg_2342[9]_i_2__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \q0[7]_i_1__15\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \q0[7]_i_1__29\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \q0[7]_i_1__34\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \q0[7]_i_3__13\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \q0[7]_i_3__14\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q0[7]_i_3__21\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \q0[7]_i_3__22\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \q0[7]_i_3__23\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \q0[7]_i_3__24\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q1[7]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_10__4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_11__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__15\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__16\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__17\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__18\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__19\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__20\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__21\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__22\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__23\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__24\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__25\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__26\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__27\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__28\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__29\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__30\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_9__16\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_9__17\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_9__18\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_9__24\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \reg_1232[2]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \reg_1232[3]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \reg_1232[4]_i_2__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \reg_1232[5]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \reg_1232[6]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \reg_1232[7]_i_2__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp_69_reg_2384[0]_i_12\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_79_reg_2214[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_82_reg_2465[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tmp_82_reg_2465[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp_82_reg_2465[2]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tmp_82_reg_2465[6]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \x_mid2_reg_1931[1]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \x_mid2_reg_1931[2]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \x_mid2_reg_1931[3]_i_1__0\ : label is "soft_lutpair112";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[1]\ : label is "x_mid2_reg_1931_reg[1]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[1]_rep\ : label is "x_mid2_reg_1931_reg[1]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[1]_rep__0\ : label is "x_mid2_reg_1931_reg[1]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[2]\ : label is "x_mid2_reg_1931_reg[2]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[2]_rep\ : label is "x_mid2_reg_1931_reg[2]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[2]_rep__0\ : label is "x_mid2_reg_1931_reg[2]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[3]\ : label is "x_mid2_reg_1931_reg[3]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[3]_rep\ : label is "x_mid2_reg_1931_reg[3]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[3]_rep__0\ : label is "x_mid2_reg_1931_reg[3]";
  attribute SOFT_HLUTNM of \x_reg_903[1]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \x_reg_903[2]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \x_reg_903[3]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \x_reg_903[4]_i_2__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \y_mid2_reg_1943[1]_i_2__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \y_mid2_reg_1943[2]_i_3__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \y_offset_cast_mid2_reg_1938[1]_i_2__0\ : label is "soft_lutpair96";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  \ap_CS_fsm_reg[0]_0\(2 downto 0) <= \^ap_cs_fsm_reg[0]_0\(2 downto 0);
  ap_enable_reg_pp0_iter4 <= \^ap_enable_reg_pp0_iter4\;
  \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(7 downto 0) <= \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(7 downto 0);
  \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(7 downto 0) <= \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(7 downto 0);
  \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7 downto 0) <= \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7 downto 0);
  image_buffer1_0_address0(3 downto 0) <= \^image_buffer1_0_address0\(3 downto 0);
  image_buffer1_10_address0(5 downto 0) <= \^image_buffer1_10_address0\(5 downto 0);
  image_buffer1_11_address0(5 downto 0) <= \^image_buffer1_11_address0\(5 downto 0);
  image_buffer1_12_address0(5 downto 0) <= \^image_buffer1_12_address0\(5 downto 0);
  image_buffer1_13_address0(5 downto 0) <= \^image_buffer1_13_address0\(5 downto 0);
  image_buffer1_14_address0(5 downto 0) <= \^image_buffer1_14_address0\(5 downto 0);
  image_buffer1_15_address0(5 downto 0) <= \^image_buffer1_15_address0\(5 downto 0);
  image_buffer1_16_address0(5 downto 0) <= \^image_buffer1_16_address0\(5 downto 0);
  image_buffer1_1_address0(5 downto 0) <= \^image_buffer1_1_address0\(5 downto 0);
  image_buffer1_2_address0(5 downto 0) <= \^image_buffer1_2_address0\(5 downto 0);
  image_buffer1_3_address0(5 downto 0) <= \^image_buffer1_3_address0\(5 downto 0);
  image_buffer1_4_address0(5 downto 0) <= \^image_buffer1_4_address0\(5 downto 0);
  image_buffer1_5_address0(5 downto 0) <= \^image_buffer1_5_address0\(5 downto 0);
  image_buffer1_6_address0(5 downto 0) <= \^image_buffer1_6_address0\(5 downto 0);
  image_buffer1_7_address0(5 downto 0) <= \^image_buffer1_7_address0\(5 downto 0);
  image_buffer1_8_address0(5 downto 0) <= \^image_buffer1_8_address0\(5 downto 0);
  image_buffer1_9_address0(5 downto 0) <= \^image_buffer1_9_address0\(5 downto 0);
  \q0_reg_7__s_port_\ <= \q0_reg_7__s_net_1\;
  \q1_reg[6]\ <= \^q1_reg[6]\;
  \q1_reg[7]\ <= \^q1_reg[7]\;
  \q1_reg[7]_0\ <= \^q1_reg[7]_0\;
  \q1_reg[7]_1\ <= \^q1_reg[7]_1\;
  \q1_reg[7]_2\ <= \^q1_reg[7]_2\;
  \q1_reg[7]_3\ <= \^q1_reg[7]_3\;
  sum_addr_1_reg_1953 <= \^sum_addr_1_reg_1953\;
  \tmp_67_reg_2348_reg[7]_0\(7 downto 0) <= \^tmp_67_reg_2348_reg[7]_0\(7 downto 0);
  \tmp_79_reg_2214_reg[0]_0\(2 downto 0) <= \^tmp_79_reg_2214_reg[0]_0\(2 downto 0);
\abs2_reg_2377[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      O => abs2_fu_1697_p3(1)
    );
\abs2_reg_2377[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      I2 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      O => abs2_fu_1697_p3(2)
    );
\abs2_reg_2377[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0100FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      I3 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(3),
      O => abs2_fu_1697_p3(3)
    );
\abs2_reg_2377[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00010000FFFE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(3),
      I4 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I5 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      O => abs2_fu_1697_p3(4)
    );
\abs2_reg_2377[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => \abs2_reg_2377[7]_i_2_n_8\,
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      I2 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      O => abs2_fu_1697_p3(5)
    );
\abs2_reg_2377[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0100FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      I1 => \abs2_reg_2377[7]_i_2_n_8\,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      I3 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(6),
      O => abs2_fu_1697_p3(6)
    );
\abs2_reg_2377[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100FF00FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      I1 => \abs2_reg_2377[7]_i_2_n_8\,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      I3 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(6),
      I5 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(7),
      O => abs2_fu_1697_p3(7)
    );
\abs2_reg_2377[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(3),
      O => \abs2_reg_2377[7]_i_2_n_8\
    );
\abs2_reg_2377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs2_reg_23770,
      D => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      Q => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(0),
      R => '0'
    );
\abs2_reg_2377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs2_reg_23770,
      D => abs2_fu_1697_p3(1),
      Q => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(1),
      R => '0'
    );
\abs2_reg_2377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs2_reg_23770,
      D => abs2_fu_1697_p3(2),
      Q => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(2),
      R => '0'
    );
\abs2_reg_2377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs2_reg_23770,
      D => abs2_fu_1697_p3(3),
      Q => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(3),
      R => '0'
    );
\abs2_reg_2377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs2_reg_23770,
      D => abs2_fu_1697_p3(4),
      Q => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(4),
      R => '0'
    );
\abs2_reg_2377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs2_reg_23770,
      D => abs2_fu_1697_p3(5),
      Q => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(5),
      R => '0'
    );
\abs2_reg_2377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs2_reg_23770,
      D => abs2_fu_1697_p3(6),
      Q => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(6),
      R => '0'
    );
\abs2_reg_2377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs2_reg_23770,
      D => abs2_fu_1697_p3(7),
      Q => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(7),
      R => '0'
    );
\abs_reg_2393[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      O => abs_fu_1713_p3(1)
    );
\abs_reg_2393[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      I2 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      O => abs_fu_1713_p3(2)
    );
\abs_reg_2393[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0100FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      I3 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(3),
      O => abs_fu_1713_p3(3)
    );
\abs_reg_2393[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00010000FFFE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(3),
      I4 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I5 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      O => abs_fu_1713_p3(4)
    );
\abs_reg_2393[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => \abs2_reg_2377[7]_i_2_n_8\,
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      I2 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      O => abs_fu_1713_p3(5)
    );
\abs_reg_2393[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0100FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      I1 => \abs2_reg_2377[7]_i_2_n_8\,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      I3 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(6),
      O => abs_fu_1713_p3(6)
    );
\abs_reg_2393[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100FF00FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      I1 => \abs2_reg_2377[7]_i_2_n_8\,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      I3 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(6),
      I5 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(7),
      O => abs_fu_1713_p3(7)
    );
\abs_reg_2393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      Q => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(0),
      R => '0'
    );
\abs_reg_2393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(1),
      Q => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(1),
      R => '0'
    );
\abs_reg_2393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(2),
      Q => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(2),
      R => '0'
    );
\abs_reg_2393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(3),
      Q => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(3),
      R => '0'
    );
\abs_reg_2393_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(4),
      Q => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(4),
      R => '0'
    );
\abs_reg_2393_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(5),
      Q => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(5),
      R => '0'
    );
\abs_reg_2393_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(6),
      Q => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(6),
      R => '0'
    );
\abs_reg_2393_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(7),
      Q => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(7),
      R => '0'
    );
\abscond1_reg_2337[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FDFDFDA0000000"
    )
        port map (
      I0 => reg_12320,
      I1 => \reg_1232[4]_i_2__0_n_8\,
      I2 => grp_fu_1095_p2,
      I3 => \tmp_78_reg_2324_reg[0]_i_3_n_11\,
      I4 => \tmp_78_reg_2324_reg[0]_i_4_n_11\,
      I5 => abscond1_reg_2337,
      O => \abscond1_reg_2337[0]_i_1_n_8\
    );
\abscond1_reg_2337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \abscond1_reg_2337[0]_i_1_n_8\,
      Q => abscond1_reg_2337,
      R => '0'
    );
\abscond3_reg_2332[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7F7F700A0A0A0"
    )
        port map (
      I0 => reg_12320,
      I1 => \reg_1232[4]_i_2__0_n_8\,
      I2 => grp_fu_1095_p2,
      I3 => \tmp_78_reg_2324_reg[0]_i_3_n_11\,
      I4 => \tmp_78_reg_2324_reg[0]_i_4_n_11\,
      I5 => abscond3_reg_2332,
      O => \abscond3_reg_2332[0]_i_1_n_8\
    );
\abscond3_reg_2332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \abscond3_reg_2332[0]_i_1_n_8\,
      Q => abscond3_reg_2332,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(2),
      I1 => ap_reg_grp_computeHistogram1_fu_987_ap_start,
      I2 => \^ap_cs_fsm_reg[0]_0\(0),
      O => grp_computeHistogram1_fu_987_ap_done
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => grp_computeHistogram1_fu_987_descriptor_V_we0,
      I1 => \^ap_cs_fsm_reg[0]_0\(0),
      I2 => ap_reg_grp_computeHistogram1_fu_987_ap_start,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => i1_reg_848(1),
      I1 => i1_reg_848(0),
      I2 => \^ap_cs_fsm_reg[0]_0\(1),
      I3 => i1_reg_8480,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => i1_reg_848(1),
      I1 => i1_reg_848(0),
      I2 => \^ap_cs_fsm_reg[0]_0\(1),
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \ap_CS_fsm[3]_i_2__0_n_8\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0BBBBBBBBBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => grp_computeHistogram1_fu_987_descriptor_V_ce1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter1_reg_n_8,
      O => \ap_CS_fsm[3]_i_2__0_n_8\
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008CCCC0008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_8,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => grp_computeHistogram1_fu_987_descriptor_V_ce1,
      I5 => ap_enable_reg_pp0_iter13,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_computeHistogram1_fu_987_ap_done,
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[0]_0\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^ap_cs_fsm_reg[0]_0\(2),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter00,
      I2 => ap_rst_n,
      I3 => exitcond_flatten2_fu_1270_p2,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_8\
    );
\ap_enable_reg_pp0_iter0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(1),
      I1 => i1_reg_848(0),
      I2 => i1_reg_848(1),
      O => ap_enable_reg_pp0_iter00
    );
\ap_enable_reg_pp0_iter0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \indvar_flatten1_reg_859_reg__0\(1),
      I1 => \indvar_flatten1_reg_859_reg__0\(5),
      I2 => \indvar_flatten1_reg_859_reg__0\(6),
      I3 => \ap_enable_reg_pp0_iter0_i_4__0_n_8\,
      O => exitcond_flatten2_fu_1270_p2
    );
\ap_enable_reg_pp0_iter0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \indvar_flatten1_reg_859_reg__0\(8),
      I1 => \indvar_flatten1_reg_859_reg__0\(3),
      I2 => \indvar_flatten1_reg_859_reg__0\(2),
      I3 => \indvar_flatten1_reg_859_reg__0\(4),
      I4 => \indvar_flatten1_reg_859_reg__0\(0),
      I5 => \indvar_flatten1_reg_859_reg__0\(7),
      O => \ap_enable_reg_pp0_iter0_i_4__0_n_8\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_8\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter13,
      Q => grp_computeHistogram1_fu_987_descriptor_V_ce1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_8,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter00,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_8\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_8\,
      Q => ap_enable_reg_pp0_iter1_reg_n_8,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_8,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_8\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_8\,
      Q => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => \^ap_enable_reg_pp0_iter4\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter4\,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5,
      Q => grp_computeHistogram1_fu_987_sum_ce1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_computeHistogram1_fu_987_sum_ce1,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0]\,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0]\,
      I3 => ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062(3),
      O => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1]\,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062(3),
      O => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888A888A888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9,
      I1 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3__0_n_8\,
      I2 => \tmp_72_reg_2436_reg_n_8_[0]\,
      I3 => \tmp_74_reg_2450[0]_i_3_n_8\,
      I4 => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      I5 => \ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0]\,
      O => ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062(3)
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAA30AA"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2]\,
      I1 => ap_condition_1036,
      I2 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2]\,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020002"
    )
        port map (
      I0 => \tmp_72_reg_2436_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg_n_8_[0]\,
      I4 => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      I5 => \ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0]\,
      O => ap_condition_1036
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => tmp_73_reg_2427,
      I1 => \ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409,
      I4 => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      I5 => ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384,
      O => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0]\,
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1]\,
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2]\,
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0]\,
      I1 => ap_condition_935,
      I2 => tmp_74_reg_2450,
      I3 => ap_condition_920,
      O => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1]\,
      I1 => ap_condition_935,
      I2 => tmp_74_reg_2450,
      I3 => ap_condition_920,
      O => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => ap_condition_920,
      I1 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2]\,
      I2 => ap_condition_935,
      I3 => tmp_74_reg_2450,
      O => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000001"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter9_tmp_72_reg_2436,
      I1 => ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895,
      I2 => ap_pipeline_reg_pp0_iter9_tmp_70_reg_2418,
      I3 => ap_pipeline_reg_pp0_iter9_tmp_66_reg_2400,
      I4 => ap_pipeline_reg_pp0_iter9_tmp_78_reg_2324,
      I5 => ap_pipeline_reg_pp0_iter9_or_cond_reg_2328,
      O => ap_condition_935
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_condition_920,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => tmp_75_reg_2445,
      O => ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter9_tmp_78_reg_2324,
      I1 => ap_pipeline_reg_pp0_iter9_tmp_71_reg_2409,
      I2 => ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895,
      I3 => ap_pipeline_reg_pp0_iter9_or_cond_reg_2328,
      I4 => ap_pipeline_reg_pp0_iter9_tmp_69_reg_2384,
      I5 => ap_pipeline_reg_pp0_iter9_tmp_73_reg_2427,
      O => ap_condition_920
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1__0_n_8\,
      Q => tmp5_cast_fu_1849_p1(0),
      S => ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1__0_n_8\,
      Q => tmp5_cast_fu_1849_p1(1),
      S => ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1__0_n_8\,
      Q => tmp5_cast_fu_1849_p1(2),
      S => ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_condition_920,
      Q => tmp5_cast_fu_1849_p1(3),
      R => ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_5\(0),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_6\(0),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_18\(0),
      I1 => \q1_reg[7]_19\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_20\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_5\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_14\(0),
      I1 => \q1_reg[7]_15\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_16\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_17\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_10\(0),
      I1 => \q1_reg[7]_11\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_12\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_13\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_6\(0),
      I1 => \q1_reg[7]_7\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_8\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_9\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_5\(1),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_6\(1),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_18\(1),
      I1 => \q1_reg[7]_19\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_20\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_5\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_14\(1),
      I1 => \q1_reg[7]_15\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_16\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_17\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_10\(1),
      I1 => \q1_reg[7]_11\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_12\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_13\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_6\(1),
      I1 => \q1_reg[7]_7\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_8\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_9\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_5\(2),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_6\(2),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_18\(2),
      I1 => \q1_reg[7]_19\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_20\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_5\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_14\(2),
      I1 => \q1_reg[7]_15\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_16\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_17\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_10\(2),
      I1 => \q1_reg[7]_11\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_12\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_13\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_6\(2),
      I1 => \q1_reg[7]_7\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_8\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_9\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_5\(3),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_6\(3),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_18\(3),
      I1 => \q1_reg[7]_19\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_20\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_5\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_14\(3),
      I1 => \q1_reg[7]_15\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_16\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_17\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_10\(3),
      I1 => \q1_reg[7]_11\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_12\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_13\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_6\(3),
      I1 => \q1_reg[7]_7\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_8\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_9\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_5\(4),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_6\(4),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_18\(4),
      I1 => \q1_reg[7]_19\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_20\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_5\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_14\(4),
      I1 => \q1_reg[7]_15\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_16\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_17\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_10\(4),
      I1 => \q1_reg[7]_11\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_12\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_13\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_6\(4),
      I1 => \q1_reg[7]_7\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_8\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_9\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_5\(5),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_6\(5),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_18\(5),
      I1 => \q1_reg[7]_19\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_20\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_5\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_14\(5),
      I1 => \q1_reg[7]_15\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_16\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_17\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_10\(5),
      I1 => \q1_reg[7]_11\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_12\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_13\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_6\(5),
      I1 => \q1_reg[7]_7\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_8\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_9\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_5\(6),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_6\(6),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_18\(6),
      I1 => \q1_reg[7]_19\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_20\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_5\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_14\(6),
      I1 => \q1_reg[7]_15\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_16\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_17\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_10\(6),
      I1 => \q1_reg[7]_11\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_12\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_13\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_6\(6),
      I1 => \q1_reg[7]_7\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_8\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_9\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_5\(7),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_6\(7),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_18\(7),
      I1 => \q1_reg[7]_19\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_20\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_5\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_14\(7),
      I1 => \q1_reg[7]_15\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_16\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_17\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_10\(7),
      I1 => \q1_reg[7]_11\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_12\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_13\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_6\(7),
      I1 => \q1_reg[7]_7\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_8\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_9\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(0),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[0]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[0]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(1),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[1]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[1]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(2),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[2]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[2]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(3),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[3]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[3]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(4),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[4]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[4]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(5),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[5]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[5]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(6),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[6]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[6]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(7),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951[7]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_17\(0),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_18\(0),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_18\(0),
      I1 => \q0_reg[7]_29\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_25\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_31\(0),
      I1 => \q0_reg[7]_32\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_33\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_34\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_17\(1),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_18\(1),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_18\(1),
      I1 => \q0_reg[7]_29\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_25\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_31\(1),
      I1 => \q0_reg[7]_32\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_33\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_34\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_17\(2),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_18\(2),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_18\(2),
      I1 => \q0_reg[7]_29\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_25\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_31\(2),
      I1 => \q0_reg[7]_32\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_33\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_34\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_17\(3),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_18\(3),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_18\(3),
      I1 => \q0_reg[7]_29\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_25\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_31\(3),
      I1 => \q0_reg[7]_32\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_33\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_34\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_17\(4),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_18\(4),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_18\(4),
      I1 => \q0_reg[7]_29\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_25\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_31\(4),
      I1 => \q0_reg[7]_32\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_33\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_34\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_17\(5),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_18\(5),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_18\(5),
      I1 => \q0_reg[7]_29\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_25\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_31\(5),
      I1 => \q0_reg[7]_32\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_33\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_34\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_17\(6),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_18\(6),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_18\(6),
      I1 => \q0_reg[7]_29\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_25\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_31\(6),
      I1 => \q0_reg[7]_32\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_33\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_34\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_17\(7),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_18\(7),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_18\(7),
      I1 => \q0_reg[7]_29\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_25\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_31\(7),
      I1 => \q0_reg[7]_32\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_33\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_34\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[0]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(0),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[1]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(1),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[2]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(2),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[3]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(3),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[4]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(4),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[5]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(5),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[6]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(6),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988[7]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(7),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_24\(0),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_25\(0),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4__0_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_22\(0),
      I1 => \q0_reg[7]_23\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_26\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_28\(0),
      I1 => \q0_reg[7]_17\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_24\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_24\(1),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_25\(1),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4__0_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_22\(1),
      I1 => \q0_reg[7]_23\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_26\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_28\(1),
      I1 => \q0_reg[7]_17\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_24\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_24\(2),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_25\(2),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4__0_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_22\(2),
      I1 => \q0_reg[7]_23\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_26\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_28\(2),
      I1 => \q0_reg[7]_17\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_24\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_24\(3),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_25\(3),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4__0_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_22\(3),
      I1 => \q0_reg[7]_23\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_26\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_28\(3),
      I1 => \q0_reg[7]_17\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_24\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_24\(4),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_25\(4),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4__0_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_22\(4),
      I1 => \q0_reg[7]_23\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_26\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_28\(4),
      I1 => \q0_reg[7]_17\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_24\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_24\(5),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_25\(5),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4__0_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_22\(5),
      I1 => \q0_reg[7]_23\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_26\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_28\(5),
      I1 => \q0_reg[7]_17\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_24\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_24\(6),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_25\(6),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4__0_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_22\(6),
      I1 => \q0_reg[7]_23\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_26\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_28\(6),
      I1 => \q0_reg[7]_17\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_24\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_24\(7),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_25\(7),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4__0_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_22\(7),
      I1 => \q0_reg[7]_23\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_26\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_28\(7),
      I1 => \q0_reg[7]_17\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_24\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[0]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(0),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[1]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(1),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[2]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(2),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[3]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(3),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[4]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(4),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[5]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(5),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[6]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(6),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025[7]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(7),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_19\(0),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_20\(0),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3__0_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_26\(0),
      I1 => \q0_reg[7]_27\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_17\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_20\(0),
      I1 => \q0_reg[7]_21\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_22\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_33\(0),
      I1 => \q0_reg[7]_34\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_19\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(0),
      I1 => \q0_reg[7]_30\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_29\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_31\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_19\(1),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_20\(1),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3__0_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_26\(1),
      I1 => \q0_reg[7]_27\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_17\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_20\(1),
      I1 => \q0_reg[7]_21\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_22\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_33\(1),
      I1 => \q0_reg[7]_34\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_19\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(1),
      I1 => \q0_reg[7]_30\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_29\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_31\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_19\(2),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_20\(2),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3__0_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_26\(2),
      I1 => \q0_reg[7]_27\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_17\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_20\(2),
      I1 => \q0_reg[7]_21\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_22\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_33\(2),
      I1 => \q0_reg[7]_34\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_19\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(2),
      I1 => \q0_reg[7]_30\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_29\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_31\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_19\(3),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_20\(3),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3__0_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_26\(3),
      I1 => \q0_reg[7]_27\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_17\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_20\(3),
      I1 => \q0_reg[7]_21\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_22\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_33\(3),
      I1 => \q0_reg[7]_34\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_19\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(3),
      I1 => \q0_reg[7]_30\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_29\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_31\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_19\(4),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_20\(4),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3__0_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_26\(4),
      I1 => \q0_reg[7]_27\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_17\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_20\(4),
      I1 => \q0_reg[7]_21\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_22\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_33\(4),
      I1 => \q0_reg[7]_34\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_19\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(4),
      I1 => \q0_reg[7]_30\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_29\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_31\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_19\(5),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_20\(5),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3__0_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_26\(5),
      I1 => \q0_reg[7]_27\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_17\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_20\(5),
      I1 => \q0_reg[7]_21\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_22\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_33\(5),
      I1 => \q0_reg[7]_34\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_19\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(5),
      I1 => \q0_reg[7]_30\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_29\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_31\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_19\(6),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_20\(6),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3__0_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_26\(6),
      I1 => \q0_reg[7]_27\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_17\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_20\(6),
      I1 => \q0_reg[7]_21\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_22\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_33\(6),
      I1 => \q0_reg[7]_34\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_19\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(6),
      I1 => \q0_reg[7]_30\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_29\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_31\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_19\(7),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_20\(7),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3__0_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_26\(7),
      I1 => \q0_reg[7]_27\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_17\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_20\(7),
      I1 => \q0_reg[7]_21\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_22\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_33\(7),
      I1 => \q0_reg[7]_34\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_19\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(7),
      I1 => \q0_reg[7]_30\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_29\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_31\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1__0_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(0),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1__0_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(1),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1__0_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(2),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1__0_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(3),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1__0_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(4),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1__0_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(5),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1__0_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(6),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1__0_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(7),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7__0_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8__0_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4__0_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222E222222222"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2]\,
      I1 => ap_enable_reg_pp0_iter7,
      I2 => \tmp_69_reg_2384_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      I5 => \ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0]\,
      O => \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2]\,
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCEE"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0]\,
      I1 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2__0_n_8\,
      I2 => \tmp_71_reg_2409_reg_n_8_[0]\,
      I3 => ap_enable_reg_pp0_iter8,
      I4 => q0_reg_i_22_n_8,
      O => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30222230302222"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2]\,
      I1 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2__0_n_8\,
      I2 => \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2]\,
      I3 => q0_reg_i_22_n_8,
      I4 => ap_enable_reg_pp0_iter8,
      I5 => \tmp_71_reg_2409_reg_n_8_[0]\,
      O => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008088"
    )
        port map (
      I0 => \tmp_70_reg_2418_reg_n_8_[0]\,
      I1 => ap_enable_reg_pp0_iter8,
      I2 => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0]\,
      I4 => \ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0]\,
      I5 => \ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2__0_n_8\
    );
\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0]\,
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895,
      Q => ap_pipeline_reg_pp0_iter10_exitcond_flatten2_reg_1895,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7_n_8\,
      Q => ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8_n_8\,
      Q => ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8\,
      Q => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8\,
      Q => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter11_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter10_exitcond_flatten2_reg_1895,
      Q => ap_pipeline_reg_pp0_iter11_exitcond_flatten2_reg_1895,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(0),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(1),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(2),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(3),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(4),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(5),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(6),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(7),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(8),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(9),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter12_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter11_exitcond_flatten2_reg_1895,
      Q => ap_pipeline_reg_pp0_iter12_exitcond_flatten2_reg_1895,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(8),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_1_reg_2470(0),
      Q => ram_reg_2(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_1_reg_2470(1),
      Q => ram_reg_2(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_1_reg_2470(2),
      Q => ram_reg_2(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_1_reg_2470(3),
      Q => ram_reg_2(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_1_reg_2470(4),
      Q => ram_reg_2(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_1_reg_2470(5),
      Q => ram_reg_2(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_1_reg_2470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_1_reg_2470(6),
      Q => ram_reg_2(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter12_exitcond_flatten2_reg_1895,
      Q => ap_pipeline_reg_pp0_iter13_exitcond_flatten2_reg_1895,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_flatten2_reg_1895,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895[0]_i_1_n_8\
    );
\ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895[0]_i_1_n_8\,
      Q => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_tmp_52_reg_1924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^sum_addr_1_reg_1953\,
      Q => ap_pipeline_reg_pp0_iter2_sum_addr_1_reg_1953,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => y_mid2_reg_1943(0),
      Q => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => y_mid2_reg_1943(1),
      Q => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => y_mid2_reg_1943(2),
      Q => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => y_mid2_reg_1943(3),
      Q => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => y_mid2_reg_1943(4),
      Q => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter2_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter3_sum_addr_1_reg_1953_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter2_sum_addr_1_reg_1953,
      Q => ap_pipeline_reg_pp0_iter3_tmp_52_reg_1924,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter4_sum_addr_1_reg_1953_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter3_tmp_52_reg_1924,
      Q => ap_pipeline_reg_pp0_iter4_tmp_52_reg_1924,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_abscond1_reg_2337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abscond1_reg_2337,
      Q => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_abscond3_reg_2332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abscond3_reg_2332,
      Q => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_reg_2328_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_sum_addr_1_reg_1953_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter4_tmp_52_reg_1924,
      Q => \^addrbwraddr\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_77_reg_2310(0),
      Q => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_77_reg_2310(1),
      Q => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_77_reg_2310(2),
      Q => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_77_reg_2310(3),
      Q => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_77_reg_2310(4),
      Q => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_77_reg_2310(5),
      Q => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_77_reg_2310(6),
      Q => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_77_reg_2310(7),
      Q => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_78_reg_2324_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_65_reg_2360_reg__0\(0),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_65_reg_2360_reg__0\(1),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_65_reg_2360_reg__0\(2),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_65_reg_2360_reg__0\(3),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_65_reg_2360_reg__0\(4),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_65_reg_2360_reg__0\(5),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_65_reg_2360_reg__0\(6),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_65_reg_2360_reg__0\(7),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_67_reg_2348_reg__0\(0),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_67_reg_2348_reg__0\(1),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_67_reg_2348_reg__0\(2),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_67_reg_2348_reg__0\(3),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_67_reg_2348_reg__0\(4),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_67_reg_2348_reg__0\(5),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_67_reg_2348_reg__0\(6),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_67_reg_2348_reg__0\(7),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(0),
      Q => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(1),
      Q => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(2),
      Q => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(3),
      Q => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(4),
      Q => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(5),
      Q => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(6),
      Q => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(7),
      Q => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(0),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(1),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(2),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(3),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(4),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(5),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(6),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(7),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_66_reg_2400_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(0),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(1),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(2),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(3),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(4),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(5),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(6),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(7),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_69_reg_2384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_69_reg_2384_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter7_tmp_69_reg_2384_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => \tmp_75_reg_2445_reg[0]_0\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(1),
      Q => \tmp_75_reg_2445_reg[0]_0\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(2),
      Q => \tmp_75_reg_2445_reg[0]_0\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(3),
      Q => \tmp_75_reg_2445_reg[0]_0\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(4),
      Q => \tmp_75_reg_2445_reg[0]_0\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(5),
      Q => \tmp_75_reg_2445_reg[0]_0\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(6),
      Q => \tmp_75_reg_2445_reg[0]_0\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(7),
      Q => \tmp_75_reg_2445_reg[0]_0\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(0),
      Q => \tmp_74_reg_2450_reg[0]_0\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(1),
      Q => \tmp_74_reg_2450_reg[0]_0\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(2),
      Q => \tmp_74_reg_2450_reg[0]_0\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(3),
      Q => \tmp_74_reg_2450_reg[0]_0\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(4),
      Q => \tmp_74_reg_2450_reg[0]_0\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(5),
      Q => \tmp_74_reg_2450_reg[0]_0\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(6),
      Q => \tmp_74_reg_2450_reg[0]_0\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7),
      Q => \tmp_74_reg_2450_reg[0]_0\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter7_tmp_69_reg_2384_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_70_reg_2418_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_71_reg_2409_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_exitcond_flatten2_reg_1895,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_or_cond_reg_2328,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \^addrbwraddr\(0),
      Q => \ap_pipeline_reg_pp0_iter9_tmp_52_reg_1924_reg[0]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter9_tmp_66_reg_2400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_tmp_66_reg_2400,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_69_reg_2384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384,
      Q => ap_pipeline_reg_pp0_iter9_tmp_69_reg_2384,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_70_reg_2418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_tmp_70_reg_2418,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_71_reg_2409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409,
      Q => ap_pipeline_reg_pp0_iter9_tmp_71_reg_2409,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_72_reg_2436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_72_reg_2436_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_tmp_72_reg_2436,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_73_reg_2427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_73_reg_2427,
      Q => ap_pipeline_reg_pp0_iter9_tmp_73_reg_2427,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_78_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_tmp_78_reg_2324,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_79_reg_2214,
      Q => \ap_pipeline_reg_pp0_iter9_tmp_79_reg_2214_reg[0]_srl7_n_8\
    );
\ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \tmp_80_reg_1948_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter9_tmp_80_reg_1948_reg[0]_srl8_n_8\
    );
\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \y_offset_cast_mid2_reg_1938_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8\
    );
\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \y_offset_cast_mid2_reg_1938_reg_n_8_[1]\,
      Q => \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8\
    );
ap_reg_grp_computeHistogram1_fu_987_ap_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(0),
      I1 => \^ap_cs_fsm_reg[0]_0\(2),
      I2 => ap_reg_grp_computeHistogram1_fu_987_ap_start,
      O => ap_reg_grp_computeHistogram1_fu_987_ap_start_reg
    );
\bX_reg_881[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
        port map (
      I0 => i1_reg_848(1),
      I1 => i1_reg_848(0),
      I2 => \^ap_cs_fsm_reg[0]_0\(1),
      I3 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      O => bX_reg_881
    );
\bX_reg_881[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I1 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895
    );
\bX_reg_881_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      D => blkPosX_mid2_v_v_reg_1919(0),
      Q => \bX_reg_881_reg_n_8_[0]\,
      R => bX_reg_881
    );
\blkPosX_mid2_v_v_reg_1919[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_8,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten2_reg_1895,
      O => x_reg_9030
    );
\blkPosX_mid2_v_v_reg_1919[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => exitcond_flatten_reg_1904,
      I1 => \bX_reg_881_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I4 => blkPosX_mid2_v_v_reg_1919(0),
      O => \blkPosX_mid2_v_v_reg_1919[0]_i_2__0_n_8\
    );
\blkPosX_mid2_v_v_reg_1919_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => \blkPosX_mid2_v_v_reg_1919[0]_i_2__0_n_8\,
      Q => blkPosX_mid2_v_v_reg_1919(0),
      R => '0'
    );
\descriptor_V_addr_1_reg_2470[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter11_exitcond_flatten2_reg_1895,
      O => \descriptor_V_addr_1_reg_2470[6]_i_1_n_8\
    );
\descriptor_V_addr_1_reg_2470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_1_reg_2470[6]_i_1_n_8\,
      D => tmp_82_reg_2465(0),
      Q => descriptor_V_addr_1_reg_2470(0),
      R => '0'
    );
\descriptor_V_addr_1_reg_2470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_1_reg_2470[6]_i_1_n_8\,
      D => tmp_82_reg_2465(1),
      Q => descriptor_V_addr_1_reg_2470(1),
      R => '0'
    );
\descriptor_V_addr_1_reg_2470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_1_reg_2470[6]_i_1_n_8\,
      D => tmp_82_reg_2465(2),
      Q => descriptor_V_addr_1_reg_2470(2),
      R => '0'
    );
\descriptor_V_addr_1_reg_2470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_1_reg_2470[6]_i_1_n_8\,
      D => tmp_82_reg_2465(3),
      Q => descriptor_V_addr_1_reg_2470(3),
      R => '0'
    );
\descriptor_V_addr_1_reg_2470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_1_reg_2470[6]_i_1_n_8\,
      D => tmp_82_reg_2465(4),
      Q => descriptor_V_addr_1_reg_2470(4),
      R => '0'
    );
\descriptor_V_addr_1_reg_2470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_1_reg_2470[6]_i_1_n_8\,
      D => tmp_82_reg_2465(5),
      Q => descriptor_V_addr_1_reg_2470(5),
      R => '0'
    );
\descriptor_V_addr_1_reg_2470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_1_reg_2470[6]_i_1_n_8\,
      D => tmp_82_reg_2465(6),
      Q => descriptor_V_addr_1_reg_2470(6),
      R => '0'
    );
\exitcond_flatten2_reg_1895[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_flatten2_fu_1270_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten2_reg_1895,
      O => \exitcond_flatten2_reg_1895[0]_i_1_n_8\
    );
\exitcond_flatten2_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten2_reg_1895[0]_i_1_n_8\,
      Q => exitcond_flatten2_reg_1895,
      R => '0'
    );
\exitcond_flatten_reg_1904[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => exitcond_flatten_reg_1904,
      I1 => exitcond_flatten2_fu_1270_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond_flatten_fu_1282_p2,
      O => \exitcond_flatten_reg_1904[0]_i_1__0_n_8\
    );
\exitcond_flatten_reg_1904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_1904[0]_i_1__0_n_8\,
      Q => exitcond_flatten_reg_1904,
      R => '0'
    );
\i1_reg_848[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0026"
    )
        port map (
      I0 => i1_reg_848(0),
      I1 => \^ap_cs_fsm_reg[0]_0\(1),
      I2 => i1_reg_848(1),
      I3 => i1_reg_8480,
      O => \i1_reg_848[0]_i_1__0_n_8\
    );
\i1_reg_848[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => i1_reg_848(1),
      I1 => i1_reg_848(0),
      I2 => \^ap_cs_fsm_reg[0]_0\(1),
      I3 => i1_reg_8480,
      O => \i1_reg_848[1]_i_1__0_n_8\
    );
\i1_reg_848[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_reg_837[6]_i_4__0_n_8\,
      I2 => i_reg_837_reg(6),
      I3 => i_reg_837_reg(3),
      I4 => i_reg_837_reg(4),
      O => i1_reg_8480
    );
\i1_reg_848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i1_reg_848[0]_i_1__0_n_8\,
      Q => i1_reg_848(0),
      R => '0'
    );
\i1_reg_848_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i1_reg_848[1]_i_1__0_n_8\,
      Q => i1_reg_848(1),
      R => '0'
    );
\i_reg_837[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_837_reg(0),
      O => i_4_fu_1242_p2(0)
    );
\i_reg_837[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_reg_837_reg(0),
      I1 => i_reg_837_reg(1),
      O => i_4_fu_1242_p2(1)
    );
\i_reg_837[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_reg_837_reg(2),
      I1 => i_reg_837_reg(1),
      I2 => i_reg_837_reg(0),
      O => i_4_fu_1242_p2(2)
    );
\i_reg_837[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_reg_837_reg(3),
      I1 => i_reg_837_reg(0),
      I2 => i_reg_837_reg(1),
      I3 => i_reg_837_reg(2),
      O => i_4_fu_1242_p2(3)
    );
\i_reg_837[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_reg_837_reg(4),
      I1 => i_reg_837_reg(2),
      I2 => i_reg_837_reg(1),
      I3 => i_reg_837_reg(0),
      I4 => i_reg_837_reg(3),
      O => i_4_fu_1242_p2(4)
    );
\i_reg_837[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_reg_837_reg(5),
      I1 => i_reg_837_reg(3),
      I2 => i_reg_837_reg(0),
      I3 => i_reg_837_reg(1),
      I4 => i_reg_837_reg(2),
      I5 => i_reg_837_reg(4),
      O => i_4_fu_1242_p2(5)
    );
\i_reg_837[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => ap_reg_grp_computeHistogram1_fu_987_ap_start,
      I2 => grp_computeHistogram1_fu_987_descriptor_V_we0,
      O => i_reg_837
    );
\i_reg_837[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_reg_837[6]_i_4__0_n_8\,
      I2 => i_reg_837_reg(6),
      I3 => i_reg_837_reg(3),
      I4 => i_reg_837_reg(4),
      O => grp_computeHistogram1_fu_987_descriptor_V_we0
    );
\i_reg_837[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_reg_837_reg(6),
      I1 => \i_reg_837[6]_i_5__0_n_8\,
      I2 => i_reg_837_reg(5),
      O => i_4_fu_1242_p2(6)
    );
\i_reg_837[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_reg_837_reg(1),
      I1 => i_reg_837_reg(0),
      I2 => i_reg_837_reg(5),
      I3 => i_reg_837_reg(2),
      O => \i_reg_837[6]_i_4__0_n_8\
    );
\i_reg_837[6]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => i_reg_837_reg(4),
      I1 => i_reg_837_reg(2),
      I2 => i_reg_837_reg(1),
      I3 => i_reg_837_reg(0),
      I4 => i_reg_837_reg(3),
      O => \i_reg_837[6]_i_5__0_n_8\
    );
\i_reg_837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram1_fu_987_descriptor_V_we0,
      D => i_4_fu_1242_p2(0),
      Q => i_reg_837_reg(0),
      R => i_reg_837
    );
\i_reg_837_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram1_fu_987_descriptor_V_we0,
      D => i_4_fu_1242_p2(1),
      Q => i_reg_837_reg(1),
      R => i_reg_837
    );
\i_reg_837_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram1_fu_987_descriptor_V_we0,
      D => i_4_fu_1242_p2(2),
      Q => i_reg_837_reg(2),
      R => i_reg_837
    );
\i_reg_837_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram1_fu_987_descriptor_V_we0,
      D => i_4_fu_1242_p2(3),
      Q => i_reg_837_reg(3),
      R => i_reg_837
    );
\i_reg_837_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram1_fu_987_descriptor_V_we0,
      D => i_4_fu_1242_p2(4),
      Q => i_reg_837_reg(4),
      R => i_reg_837
    );
\i_reg_837_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram1_fu_987_descriptor_V_we0,
      D => i_4_fu_1242_p2(5),
      Q => i_reg_837_reg(5),
      R => i_reg_837
    );
\i_reg_837_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram1_fu_987_descriptor_V_we0,
      D => i_4_fu_1242_p2(6),
      Q => i_reg_837_reg(6),
      R => i_reg_837
    );
\indvar_flatten1_reg_859[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten1_reg_859_reg__0\(0),
      O => indvar_flatten_next1_fu_1276_p2(0)
    );
\indvar_flatten1_reg_859[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten1_reg_859_reg__0\(0),
      I1 => \indvar_flatten1_reg_859_reg__0\(1),
      O => indvar_flatten_next1_fu_1276_p2(1)
    );
\indvar_flatten1_reg_859[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \indvar_flatten1_reg_859_reg__0\(2),
      I1 => \indvar_flatten1_reg_859_reg__0\(0),
      I2 => \indvar_flatten1_reg_859_reg__0\(1),
      O => indvar_flatten_next1_fu_1276_p2(2)
    );
\indvar_flatten1_reg_859[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \indvar_flatten1_reg_859_reg__0\(3),
      I1 => \indvar_flatten1_reg_859_reg__0\(1),
      I2 => \indvar_flatten1_reg_859_reg__0\(0),
      I3 => \indvar_flatten1_reg_859_reg__0\(2),
      O => indvar_flatten_next1_fu_1276_p2(3)
    );
\indvar_flatten1_reg_859[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \indvar_flatten1_reg_859_reg__0\(4),
      I1 => \indvar_flatten1_reg_859_reg__0\(2),
      I2 => \indvar_flatten1_reg_859_reg__0\(0),
      I3 => \indvar_flatten1_reg_859_reg__0\(1),
      I4 => \indvar_flatten1_reg_859_reg__0\(3),
      O => indvar_flatten_next1_fu_1276_p2(4)
    );
\indvar_flatten1_reg_859[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \indvar_flatten1_reg_859_reg__0\(5),
      I1 => \indvar_flatten1_reg_859_reg__0\(3),
      I2 => \indvar_flatten1_reg_859_reg__0\(1),
      I3 => \indvar_flatten1_reg_859_reg__0\(0),
      I4 => \indvar_flatten1_reg_859_reg__0\(2),
      I5 => \indvar_flatten1_reg_859_reg__0\(4),
      O => indvar_flatten_next1_fu_1276_p2(5)
    );
\indvar_flatten1_reg_859[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \indvar_flatten1_reg_859[8]_i_4_n_8\,
      I1 => \indvar_flatten1_reg_859_reg__0\(6),
      O => indvar_flatten_next1_fu_1276_p2(6)
    );
\indvar_flatten1_reg_859[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \indvar_flatten1_reg_859_reg__0\(7),
      I1 => \indvar_flatten1_reg_859[8]_i_4_n_8\,
      I2 => \indvar_flatten1_reg_859_reg__0\(6),
      O => indvar_flatten_next1_fu_1276_p2(7)
    );
\indvar_flatten1_reg_859[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F70000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten2_fu_1270_p2,
      I3 => i1_reg_848(1),
      I4 => i1_reg_848(0),
      I5 => \^ap_cs_fsm_reg[0]_0\(1),
      O => indvar_flatten1_reg_859
    );
\indvar_flatten1_reg_859[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten2_fu_1270_p2,
      O => indvar_flatten1_reg_8590
    );
\indvar_flatten1_reg_859[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \indvar_flatten1_reg_859_reg__0\(8),
      I1 => \indvar_flatten1_reg_859_reg__0\(6),
      I2 => \indvar_flatten1_reg_859[8]_i_4_n_8\,
      I3 => \indvar_flatten1_reg_859_reg__0\(7),
      O => indvar_flatten_next1_fu_1276_p2(8)
    );
\indvar_flatten1_reg_859[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \indvar_flatten1_reg_859_reg__0\(4),
      I1 => \indvar_flatten1_reg_859_reg__0\(2),
      I2 => \indvar_flatten1_reg_859_reg__0\(0),
      I3 => \indvar_flatten1_reg_859_reg__0\(1),
      I4 => \indvar_flatten1_reg_859_reg__0\(3),
      I5 => \indvar_flatten1_reg_859_reg__0\(5),
      O => \indvar_flatten1_reg_859[8]_i_4_n_8\
    );
\indvar_flatten1_reg_859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next1_fu_1276_p2(0),
      Q => \indvar_flatten1_reg_859_reg__0\(0),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten1_reg_859_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next1_fu_1276_p2(1),
      Q => \indvar_flatten1_reg_859_reg__0\(1),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten1_reg_859_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next1_fu_1276_p2(2),
      Q => \indvar_flatten1_reg_859_reg__0\(2),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten1_reg_859_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next1_fu_1276_p2(3),
      Q => \indvar_flatten1_reg_859_reg__0\(3),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten1_reg_859_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next1_fu_1276_p2(4),
      Q => \indvar_flatten1_reg_859_reg__0\(4),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten1_reg_859_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next1_fu_1276_p2(5),
      Q => \indvar_flatten1_reg_859_reg__0\(5),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten1_reg_859_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next1_fu_1276_p2(6),
      Q => \indvar_flatten1_reg_859_reg__0\(6),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten1_reg_859_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next1_fu_1276_p2(7),
      Q => \indvar_flatten1_reg_859_reg__0\(7),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten1_reg_859_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next1_fu_1276_p2(8),
      Q => \indvar_flatten1_reg_859_reg__0\(8),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten_reg_870[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_870_reg(0),
      O => indvar_flatten_next_fu_1294_p3(0)
    );
\indvar_flatten_reg_870[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_870_reg(0),
      I1 => indvar_flatten_reg_870_reg(1),
      O => indvar_flatten_next_fu_1294_p3(1)
    );
\indvar_flatten_reg_870[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_870_reg(2),
      I1 => indvar_flatten_reg_870_reg(0),
      I2 => indvar_flatten_reg_870_reg(1),
      O => indvar_flatten_next_fu_1294_p3(2)
    );
\indvar_flatten_reg_870[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_870_reg(3),
      I1 => indvar_flatten_reg_870_reg(1),
      I2 => indvar_flatten_reg_870_reg(0),
      I3 => indvar_flatten_reg_870_reg(2),
      O => indvar_flatten_next_fu_1294_p3(3)
    );
\indvar_flatten_reg_870[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_870_reg(4),
      I1 => indvar_flatten_reg_870_reg(3),
      I2 => indvar_flatten_reg_870_reg(1),
      I3 => indvar_flatten_reg_870_reg(0),
      I4 => indvar_flatten_reg_870_reg(2),
      O => \indvar_flatten_reg_870[4]_i_1__0_n_8\
    );
\indvar_flatten_reg_870[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_870_reg(5),
      I1 => indvar_flatten_reg_870_reg(3),
      I2 => indvar_flatten_reg_870_reg(1),
      I3 => indvar_flatten_reg_870_reg(0),
      I4 => indvar_flatten_reg_870_reg(2),
      I5 => indvar_flatten_reg_870_reg(4),
      O => indvar_flatten_next_fu_1294_p3(5)
    );
\indvar_flatten_reg_870[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \indvar_flatten_reg_870[8]_i_2__0_n_8\,
      I1 => indvar_flatten_reg_870_reg(6),
      O => indvar_flatten_next_fu_1294_p3(6)
    );
\indvar_flatten_reg_870[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4144"
    )
        port map (
      I0 => exitcond_flatten_fu_1282_p2,
      I1 => indvar_flatten_reg_870_reg(7),
      I2 => \indvar_flatten_reg_870[8]_i_2__0_n_8\,
      I3 => indvar_flatten_reg_870_reg(6),
      O => indvar_flatten_next_fu_1294_p3(7)
    );
\indvar_flatten_reg_870[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten_reg_870_reg(2),
      I1 => indvar_flatten_reg_870_reg(5),
      I2 => indvar_flatten_reg_870_reg(4),
      I3 => \indvar_flatten_reg_870[7]_i_3__0_n_8\,
      O => exitcond_flatten_fu_1282_p2
    );
\indvar_flatten_reg_870[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => indvar_flatten_reg_870_reg(1),
      I1 => indvar_flatten_reg_870_reg(0),
      I2 => indvar_flatten_reg_870_reg(8),
      I3 => indvar_flatten_reg_870_reg(7),
      I4 => indvar_flatten_reg_870_reg(3),
      I5 => indvar_flatten_reg_870_reg(6),
      O => \indvar_flatten_reg_870[7]_i_3__0_n_8\
    );
\indvar_flatten_reg_870[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => indvar_flatten_reg_870_reg(8),
      I1 => indvar_flatten_reg_870_reg(7),
      I2 => indvar_flatten_reg_870_reg(6),
      I3 => \indvar_flatten_reg_870[8]_i_2__0_n_8\,
      O => indvar_flatten_next_fu_1294_p3(8)
    );
\indvar_flatten_reg_870[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_870_reg(4),
      I1 => indvar_flatten_reg_870_reg(2),
      I2 => indvar_flatten_reg_870_reg(0),
      I3 => indvar_flatten_reg_870_reg(1),
      I4 => indvar_flatten_reg_870_reg(3),
      I5 => indvar_flatten_reg_870_reg(5),
      O => \indvar_flatten_reg_870[8]_i_2__0_n_8\
    );
\indvar_flatten_reg_870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(0),
      Q => indvar_flatten_reg_870_reg(0),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten_reg_870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(1),
      Q => indvar_flatten_reg_870_reg(1),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten_reg_870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(2),
      Q => indvar_flatten_reg_870_reg(2),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten_reg_870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(3),
      Q => indvar_flatten_reg_870_reg(3),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten_reg_870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => \indvar_flatten_reg_870[4]_i_1__0_n_8\,
      Q => indvar_flatten_reg_870_reg(4),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten_reg_870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(5),
      Q => indvar_flatten_reg_870_reg(5),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten_reg_870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(6),
      Q => indvar_flatten_reg_870_reg(6),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten_reg_870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(7),
      Q => indvar_flatten_reg_870_reg(7),
      R => indvar_flatten1_reg_859
    );
\indvar_flatten_reg_870_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(8),
      Q => indvar_flatten_reg_870_reg(8),
      R => indvar_flatten1_reg_859
    );
\mag_reg_2342[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_60_reg_2317(9),
      I1 => tmp_60_reg_2317(0),
      I2 => tmp_60_reg_2317(1),
      O => mag_fu_1677_p3(1)
    );
\mag_reg_2342[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => tmp_60_reg_2317(9),
      I1 => tmp_60_reg_2317(0),
      I2 => tmp_60_reg_2317(1),
      I3 => tmp_60_reg_2317(2),
      O => mag_fu_1677_p3(2)
    );
\mag_reg_2342[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => tmp_60_reg_2317(9),
      I1 => tmp_60_reg_2317(1),
      I2 => tmp_60_reg_2317(0),
      I3 => tmp_60_reg_2317(2),
      I4 => tmp_60_reg_2317(3),
      O => mag_fu_1677_p3(3)
    );
\mag_reg_2342[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557AAAAAAA8"
    )
        port map (
      I0 => tmp_60_reg_2317(9),
      I1 => tmp_60_reg_2317(2),
      I2 => tmp_60_reg_2317(0),
      I3 => tmp_60_reg_2317(1),
      I4 => tmp_60_reg_2317(3),
      I5 => tmp_60_reg_2317(4),
      O => mag_fu_1677_p3(4)
    );
\mag_reg_2342[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_60_reg_2317(9),
      I1 => \mag_reg_2342[5]_i_2__0_n_8\,
      I2 => tmp_60_reg_2317(5),
      O => mag_fu_1677_p3(5)
    );
\mag_reg_2342[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_60_reg_2317(3),
      I1 => tmp_60_reg_2317(1),
      I2 => tmp_60_reg_2317(0),
      I3 => tmp_60_reg_2317(2),
      I4 => tmp_60_reg_2317(4),
      O => \mag_reg_2342[5]_i_2__0_n_8\
    );
\mag_reg_2342[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_60_reg_2317(9),
      I1 => \mag_reg_2342[9]_i_3__0_n_8\,
      I2 => tmp_60_reg_2317(6),
      O => mag_fu_1677_p3(6)
    );
\mag_reg_2342[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => tmp_60_reg_2317(9),
      I1 => \mag_reg_2342[9]_i_3__0_n_8\,
      I2 => tmp_60_reg_2317(6),
      I3 => tmp_60_reg_2317(7),
      O => mag_fu_1677_p3(7)
    );
\mag_reg_2342[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => tmp_60_reg_2317(9),
      I1 => tmp_60_reg_2317(6),
      I2 => \mag_reg_2342[9]_i_3__0_n_8\,
      I3 => tmp_60_reg_2317(7),
      I4 => tmp_60_reg_2317(8),
      O => mag_fu_1677_p3(8)
    );
\mag_reg_2342[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895
    );
\mag_reg_2342[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => tmp_60_reg_2317(8),
      I1 => tmp_60_reg_2317(9),
      I2 => tmp_60_reg_2317(7),
      I3 => \mag_reg_2342[9]_i_3__0_n_8\,
      I4 => tmp_60_reg_2317(6),
      O => mag_fu_1677_p3(9)
    );
\mag_reg_2342[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_60_reg_2317(4),
      I1 => tmp_60_reg_2317(2),
      I2 => tmp_60_reg_2317(0),
      I3 => tmp_60_reg_2317(1),
      I4 => tmp_60_reg_2317(3),
      I5 => tmp_60_reg_2317(5),
      O => \mag_reg_2342[9]_i_3__0_n_8\
    );
\mag_reg_2342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895,
      D => tmp_60_reg_2317(0),
      Q => mag_reg_2342(0),
      R => '0'
    );
\mag_reg_2342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895,
      D => mag_fu_1677_p3(1),
      Q => mag_reg_2342(1),
      R => '0'
    );
\mag_reg_2342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895,
      D => mag_fu_1677_p3(2),
      Q => mag_reg_2342(2),
      R => '0'
    );
\mag_reg_2342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895,
      D => mag_fu_1677_p3(3),
      Q => mag_reg_2342(3),
      R => '0'
    );
\mag_reg_2342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895,
      D => mag_fu_1677_p3(4),
      Q => mag_reg_2342(4),
      R => '0'
    );
\mag_reg_2342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895,
      D => mag_fu_1677_p3(5),
      Q => mag_reg_2342(5),
      R => '0'
    );
\mag_reg_2342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895,
      D => mag_fu_1677_p3(6),
      Q => mag_reg_2342(6),
      R => '0'
    );
\mag_reg_2342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895,
      D => mag_fu_1677_p3(7),
      Q => mag_reg_2342(7),
      R => '0'
    );
\mag_reg_2342_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895,
      D => mag_fu_1677_p3(8),
      Q => mag_reg_2342(8),
      R => '0'
    );
\mag_reg_2342_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895,
      D => mag_fu_1677_p3(9),
      Q => mag_reg_2342(9),
      R => '0'
    );
\or_cond_reg_2328[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1110111"
    )
        port map (
      I0 => \reg_1232[4]_i_2__0_n_8\,
      I1 => grp_fu_1095_p2,
      I2 => \tmp_78_reg_2324_reg[0]_i_3_n_11\,
      I3 => \tmp_78_reg_2324_reg[0]_i_4_n_11\,
      I4 => \or_cond_reg_2328_reg_n_8_[0]\,
      O => \or_cond_reg_2328[0]_i_1__0_n_8\
    );
\or_cond_reg_2328[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \tmp_78_reg_2324_reg[0]_i_4_n_11\,
      I1 => \or_cond_reg_2328[0]_i_3__0_n_8\,
      I2 => Gy_fu_1614_p2(4),
      I3 => Gy_fu_1614_p2(5),
      I4 => Gy_fu_1614_p2(2),
      I5 => Gy_fu_1614_p2(3),
      O => grp_fu_1095_p2
    );
\or_cond_reg_2328[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Gy_fu_1614_p2(0),
      I1 => Gy_fu_1614_p2(6),
      I2 => Gy_fu_1614_p2(1),
      I3 => Gy_fu_1614_p2(7),
      O => \or_cond_reg_2328[0]_i_3__0_n_8\
    );
\or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_reg_2328[0]_i_1__0_n_8\,
      Q => \or_cond_reg_2328_reg_n_8_[0]\,
      R => '0'
    );
\q0[7]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => \q0[7]_i_3__12_n_8\,
      I2 => \ram_reg_0_31_0_0_i_9__22_n_8\,
      I3 => \ap_CS_fsm_reg[9]\(1),
      O => E(0)
    );
\q0[7]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAFAAAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => y_mid2_reg_1943(1),
      I2 => \q0[7]_i_3__14_n_8\,
      I3 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I4 => y_mid2_reg_1943(0),
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]\(0)
    );
\q0[7]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => y_mid2_reg_1943(0),
      I2 => \q0[7]_i_3__14_n_8\,
      I3 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I4 => y_mid2_reg_1943(1),
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_0\(0)
    );
\q0[7]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEAAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => \q0[7]_i_3__23_n_8\,
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I3 => y_mid2_reg_1943(0),
      I4 => \ram_reg_0_31_0_0_i_9__23_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_1\(0)
    );
\q0[7]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAFFFFAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_16_address0(0),
      I4 => \ram_reg_0_31_0_0_i_9__18_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_2\(0)
    );
\q0[7]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => y_mid2_reg_1943(1),
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I3 => y_mid2_reg_1943(0),
      I4 => \q0[7]_i_3__21_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_3\(0)
    );
\q0[7]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => y_mid2_reg_1943(0),
      I2 => \q0[7]_i_3__22_n_8\,
      I3 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I4 => y_mid2_reg_1943(1),
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_4\(0)
    );
\q0[7]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => grp_computeHistogram1_fu_987_image_buffer_6_address0(0),
      I2 => y_mid2_reg_1943(1),
      I3 => grp_computeHistogram1_fu_987_image_buffer_7_address0(0),
      I4 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_5\(0)
    );
\q0[7]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => y_mid2_reg_1943(1),
      I2 => grp_computeHistogram1_fu_987_image_buffer_6_address0(0),
      I3 => \ram_reg_0_31_0_0_i_9__10_n_8\,
      I4 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_6\(0)
    );
\q0[7]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I3 => \q0[7]_i_3__21_n_8\,
      I4 => y_mid2_reg_1943(1),
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_7\(0)
    );
\q0[7]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => y_mid2_reg_1943(1),
      I2 => y_mid2_reg_1943(0),
      I3 => \q0[7]_i_3__21_n_8\,
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_8\(0)
    );
\q0[7]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAAAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_16_address0(0),
      I4 => \q0[7]_i_3__8_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_9\(0)
    );
\q0[7]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAAAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => \q0[7]_i_3__22_n_8\,
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I3 => y_mid2_reg_1943(1),
      I4 => \q0[7]_i_3__12_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_10\(0)
    );
\q0[7]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAAAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => \q0[7]_i_3__14_n_8\,
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I3 => y_mid2_reg_1943(1),
      I4 => \q0[7]_i_3__9_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_11\(0)
    );
\q0[7]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => \q0[7]_i_3__11_n_8\,
      I2 => \ram_reg_0_31_0_0_i_9__15_n_8\,
      I3 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_12\(0)
    );
\q0[7]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEEEAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I2 => y_mid2_reg_1943(1),
      I3 => y_mid2_reg_1943(0),
      I4 => \q0[7]_i_3__24_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_13\(0)
    );
\q0[7]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => ap_enable_reg_pp1_iter23_reg_0,
      O => \q0_reg[7]_16\(0)
    );
\q0[7]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => grp_computeHistogram1_fu_987_image_buffer_6_address0(0)
    );
\q0[7]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I1 => y_mid2_reg_1943(0),
      I2 => y_mid2_reg_1943(1),
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(3),
      I5 => y_mid2_reg_1943(4),
      O => \q0[7]_i_3__11_n_8\
    );
\q0[7]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I1 => y_mid2_reg_1943(1),
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      I4 => y_mid2_reg_1943(2),
      I5 => y_mid2_reg_1943(0),
      O => \q0[7]_i_3__12_n_8\
    );
\q0[7]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => y_mid2_reg_1943(1),
      I1 => y_mid2_reg_1943(0),
      I2 => y_mid2_reg_1943(2),
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(3),
      O => grp_computeHistogram1_fu_987_image_buffer_16_address0(0)
    );
\q0[7]_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => y_mid2_reg_1943(2),
      I1 => y_mid2_reg_1943(3),
      I2 => y_mid2_reg_1943(4),
      O => \q0[7]_i_3__14_n_8\
    );
\q0[7]_i_3__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => y_mid2_reg_1943(2),
      I1 => y_mid2_reg_1943(3),
      I2 => y_mid2_reg_1943(4),
      O => \q0[7]_i_3__21_n_8\
    );
\q0[7]_i_3__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => y_mid2_reg_1943(3),
      I1 => y_mid2_reg_1943(4),
      I2 => y_mid2_reg_1943(2),
      O => \q0[7]_i_3__22_n_8\
    );
\q0[7]_i_3__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => y_mid2_reg_1943(1),
      I1 => y_mid2_reg_1943(2),
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      O => \q0[7]_i_3__23_n_8\
    );
\q0[7]_i_3__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => y_mid2_reg_1943(3),
      I1 => y_mid2_reg_1943(4),
      I2 => y_mid2_reg_1943(2),
      O => \q0[7]_i_3__24_n_8\
    );
\q0[7]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => grp_computeHistogram1_fu_987_image_buffer_7_address0(0)
    );
\q0[7]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F00000F0F00000"
    )
        port map (
      I0 => y_mid2_reg_1943(2),
      I1 => y_mid2_reg_1943(3),
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(1),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I5 => y_mid2_reg_1943(0),
      O => \q0[7]_i_3__8_n_8\
    );
\q0[7]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I2 => y_mid2_reg_1943(3),
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(2),
      I5 => y_mid2_reg_1943(1),
      O => \q0[7]_i_3__9_n_8\
    );
q0_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_67_reg_2348_reg__0\(7),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => tmp_66_fu_1723_p2,
      I5 => \tmp_65_reg_2360_reg__0\(7),
      O => q0_reg_1(7)
    );
\q0_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(7),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(7),
      I2 => \q0_reg_i_24__0_n_8\,
      O => q0_reg(7)
    );
\q0_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(7),
      I1 => q0_reg_i_24_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(7),
      O => q0_reg_0(7)
    );
q0_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_67_reg_2348_reg__0\(6),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => tmp_66_fu_1723_p2,
      I5 => \tmp_65_reg_2360_reg__0\(6),
      O => q0_reg_1(6)
    );
\q0_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(6),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(6),
      I2 => \q0_reg_i_24__0_n_8\,
      O => q0_reg(6)
    );
\q0_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(6),
      I1 => q0_reg_i_24_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(6),
      O => q0_reg_0(6)
    );
q0_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_67_reg_2348_reg__0\(5),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => tmp_66_fu_1723_p2,
      I5 => \tmp_65_reg_2360_reg__0\(5),
      O => q0_reg_1(5)
    );
\q0_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(5),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(5),
      I2 => \q0_reg_i_24__0_n_8\,
      O => q0_reg(5)
    );
\q0_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(5),
      I1 => q0_reg_i_24_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(5),
      O => q0_reg_0(5)
    );
q0_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_67_reg_2348_reg__0\(4),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => tmp_66_fu_1723_p2,
      I5 => \tmp_65_reg_2360_reg__0\(4),
      O => q0_reg_1(4)
    );
\q0_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(4),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(4),
      I2 => \q0_reg_i_24__0_n_8\,
      O => q0_reg(4)
    );
\q0_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(4),
      I1 => q0_reg_i_24_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(4),
      O => q0_reg_0(4)
    );
q0_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_67_reg_2348_reg__0\(3),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => tmp_66_fu_1723_p2,
      I5 => \tmp_65_reg_2360_reg__0\(3),
      O => q0_reg_1(3)
    );
\q0_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(3),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(3),
      I2 => \q0_reg_i_24__0_n_8\,
      O => q0_reg(3)
    );
\q0_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(3),
      I1 => q0_reg_i_24_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(3),
      O => q0_reg_0(3)
    );
q0_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_67_reg_2348_reg__0\(2),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => tmp_66_fu_1723_p2,
      I5 => \tmp_65_reg_2360_reg__0\(2),
      O => q0_reg_1(2)
    );
\q0_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(2),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(2),
      I2 => \q0_reg_i_24__0_n_8\,
      O => q0_reg(2)
    );
\q0_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(2),
      I1 => q0_reg_i_24_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(2),
      O => q0_reg_0(2)
    );
q0_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_67_reg_2348_reg__0\(1),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => tmp_66_fu_1723_p2,
      I5 => \tmp_65_reg_2360_reg__0\(1),
      O => q0_reg_1(1)
    );
\q0_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(1),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(1),
      I2 => \q0_reg_i_24__0_n_8\,
      O => q0_reg(1)
    );
\q0_reg_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(1),
      I1 => q0_reg_i_24_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(1),
      O => q0_reg_0(1)
    );
q0_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \tmp_67_reg_2348_reg__0\(0),
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => tmp_66_fu_1723_p2,
      I5 => \tmp_65_reg_2360_reg__0\(0),
      O => q0_reg_1(0)
    );
\q0_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg__0\(0),
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg__0\(0),
      I2 => \q0_reg_i_24__0_n_8\,
      O => q0_reg(0)
    );
\q0_reg_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg__0\(0),
      I1 => q0_reg_i_24_n_8,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg__0\(0),
      O => q0_reg_0(0)
    );
q0_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000DF00000000"
    )
        port map (
      I0 => tmp_69_fu_1707_p2,
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => tmp_66_fu_1723_p2,
      I5 => grp_computeHistogram1_fu_987_sum_ce1,
      O => lut12_ce0
    );
q0_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter7_tmp_69_reg_2384_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      O => q0_reg_i_22_n_8
    );
\q0_reg_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0]\,
      I3 => \tmp_69_reg_2384_reg_n_8_[0]\,
      O => \q0_reg_i_22__1_n_8\
    );
q0_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \tmp_70_reg_2418_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0]\,
      I4 => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      I5 => q0_reg_3(0),
      O => q0_reg_i_24_n_8
    );
\q0_reg_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000501"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0]\,
      I2 => \tmp_66_reg_2400_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      I4 => q0_reg_4(0),
      O => \q0_reg_i_24__0_n_8\
    );
\q0_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => \q0_reg_i_22__1_n_8\,
      I2 => CO(0),
      I3 => \q0_reg_i_24__0_n_8\,
      O => lut23_ce0
    );
\q0_reg_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0000"
    )
        port map (
      I0 => q0_reg_i_22_n_8,
      I1 => \tmp_71_reg_2409_reg_n_8_[0]\,
      I2 => q0_reg_2(0),
      I3 => q0_reg_i_24_n_8,
      I4 => ap_enable_reg_pp0_iter8,
      O => lut34_ce0
    );
\q0_reg_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => \ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => lut01_ce0
    );
q0_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => DOBDO(7),
      I2 => \^q\(6),
      I3 => DOBDO(6),
      O => S(3)
    );
q0_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => DOBDO(5),
      I2 => \^q\(4),
      I3 => DOBDO(4),
      O => S(2)
    );
q0_reg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => DOBDO(3),
      I2 => \^q\(2),
      I3 => DOBDO(2),
      O => S(1)
    );
q0_reg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => DOBDO(1),
      I2 => \^q\(0),
      I3 => DOBDO(0),
      O => S(0)
    );
\q1[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      O => \q1_reg[7]_4\(0)
    );
\ram_reg_0_15_0_0_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^image_buffer1_0_address0\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \tmp_s_reg_1732_reg[5]\(5),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I4 => ap_enable_reg_pp1_iter23_reg_0,
      I5 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\,
      O => \q0_reg_7__s_net_1\
    );
\ram_reg_0_15_0_0_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_1_address0\(4),
      I1 => \^image_buffer1_1_address0\(5),
      I2 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      O => \q0_reg[7]_0\
    );
\ram_reg_0_15_0_0_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_2_address0\(4),
      I1 => \^image_buffer1_2_address0\(5),
      I2 => p_0_in,
      O => \q0_reg[7]_1\
    );
\ram_reg_0_15_0_0_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_3_address0\(4),
      I1 => \^image_buffer1_3_address0\(5),
      I2 => p_0_in_0,
      O => \q0_reg[7]_2\
    );
\ram_reg_0_15_0_0_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_4_address0\(4),
      I1 => \^image_buffer1_4_address0\(5),
      I2 => p_0_in_1,
      O => \q0_reg[7]_3\
    );
\ram_reg_0_15_0_0_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_5_address0\(4),
      I1 => \^image_buffer1_5_address0\(5),
      I2 => p_0_in_2,
      O => \q0_reg[7]_4\
    );
\ram_reg_0_15_0_0_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_6_address0\(4),
      I1 => \^image_buffer1_6_address0\(5),
      I2 => p_0_in_3,
      O => \q0_reg[7]_5\
    );
\ram_reg_0_15_0_0_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_7_address0\(4),
      I1 => \^image_buffer1_7_address0\(5),
      I2 => p_0_in_4,
      O => \q0_reg[7]_6\
    );
\ram_reg_0_15_0_0_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_8_address0\(4),
      I1 => \^image_buffer1_8_address0\(5),
      I2 => p_0_in_5,
      O => \q0_reg[7]_7\
    );
\ram_reg_0_15_0_0_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_9_address0\(4),
      I1 => \^image_buffer1_9_address0\(5),
      I2 => p_0_in_6,
      O => \q0_reg[7]_8\
    );
\ram_reg_0_15_0_0_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_10_address0\(4),
      I1 => \^image_buffer1_10_address0\(5),
      I2 => p_0_in_7,
      O => \q0_reg[7]_9\
    );
\ram_reg_0_15_0_0_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_11_address0\(4),
      I1 => \^image_buffer1_11_address0\(5),
      I2 => p_0_in_8,
      O => \q0_reg[7]_10\
    );
\ram_reg_0_15_0_0_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_12_address0\(4),
      I1 => \^image_buffer1_12_address0\(5),
      I2 => p_0_in_9,
      O => \q0_reg[7]_11\
    );
\ram_reg_0_15_0_0_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_13_address0\(4),
      I1 => \^image_buffer1_13_address0\(5),
      I2 => p_0_in_10,
      O => \q0_reg[7]_12\
    );
\ram_reg_0_15_0_0_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_14_address0\(4),
      I1 => \^image_buffer1_14_address0\(5),
      I2 => p_0_in_11,
      O => \q0_reg[7]_13\
    );
\ram_reg_0_15_0_0_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_15_address0\(4),
      I1 => \^image_buffer1_15_address0\(5),
      I2 => p_0_in_12,
      O => \q0_reg[7]_14\
    );
\ram_reg_0_15_0_0_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer1_16_address0\(4),
      I1 => \^image_buffer1_16_address0\(5),
      I2 => p_0_in_13,
      O => \q0_reg[7]_15\
    );
\ram_reg_0_31_0_0_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(3),
      I5 => y_mid2_reg_1943(2),
      O => grp_computeHistogram1_fu_987_image_buffer_11_address0(0)
    );
\ram_reg_0_31_0_0_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => y_mid2_reg_1943(4),
      I1 => y_mid2_reg_1943(3),
      I2 => y_mid2_reg_1943(2),
      I3 => y_mid2_reg_1943(0),
      I4 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I5 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => grp_computeHistogram1_fu_987_image_buffer_2_address0(0)
    );
\ram_reg_0_31_0_0_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^sum_addr_1_reg_1953\,
      I1 => \^tmp_79_reg_2214_reg[0]_0\(1),
      I2 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(2),
      O => \ram_reg_0_31_0_0_i_10__4_n_8\
    );
\ram_reg_0_31_0_0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sum_addr_1_reg_1953\,
      I1 => \^tmp_79_reg_2214_reg[0]_0\(1),
      I2 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(2),
      O => \ram_reg_0_31_0_0_i_11__0_n_8\
    );
\ram_reg_0_31_0_0_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__22_n_8\,
      O => \^image_buffer1_9_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__23_n_8\,
      O => \^image_buffer1_13_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__18_n_8\,
      O => \^image_buffer1_15_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_3_address0(0),
      O => \^image_buffer1_3_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__10_n_8\,
      O => \^image_buffer1_5_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_7_address0(0),
      O => \^image_buffer1_7_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B88888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__24_n_8\,
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(3),
      I5 => y_mid2_reg_1943(2),
      O => \^image_buffer1_11_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B88888888888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__16_n_8\,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => \^image_buffer1_14_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_12_address0(0),
      O => \^image_buffer1_12_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B88888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__16_n_8\,
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(3),
      I5 => y_mid2_reg_1943(2),
      O => \^image_buffer1_10_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_8_address0(0),
      O => \^image_buffer1_8_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__15_n_8\,
      O => \^image_buffer1_4_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_6_address0(0),
      O => \^image_buffer1_6_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      I4 => y_mid2_reg_1943(2),
      I5 => \ram_reg_0_31_0_0_i_9__16_n_8\,
      O => \^image_buffer1_2_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_1_address0(0),
      O => \^image_buffer1_1_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_16_address0(0),
      O => \^image_buffer1_16_address0\(0)
    );
\ram_reg_0_31_0_0_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__22_n_8\,
      O => \^image_buffer1_9_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__23_n_8\,
      O => \^image_buffer1_13_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__18_n_8\,
      O => \^image_buffer1_15_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_3_address0(0),
      O => \^image_buffer1_3_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]_1\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_7_address0(0),
      O => \^image_buffer1_7_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__10_n_8\,
      O => \^image_buffer1_5_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]_1\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_11_address0(0),
      O => \^image_buffer1_11_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]_1\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_14_address0(0),
      O => \^image_buffer1_14_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]_1\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_12_address0(0),
      O => \^image_buffer1_12_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]_1\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_10_address0(0),
      O => \^image_buffer1_10_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I3 => grp_computeHistogram1_fu_987_image_buffer_8_address0(0),
      O => \^image_buffer1_8_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I3 => grp_computeHistogram1_fu_987_image_buffer_6_address0(0),
      O => \^image_buffer1_6_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I3 => \ram_reg_0_31_0_0_i_9__15_n_8\,
      O => \^image_buffer1_4_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I3 => grp_computeHistogram1_fu_987_image_buffer_2_address0(0),
      O => \^image_buffer1_2_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I3 => grp_computeHistogram1_fu_987_image_buffer_1_address0(0),
      O => \^image_buffer1_1_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I3 => grp_computeHistogram1_fu_987_image_buffer_16_address0(0),
      O => \^image_buffer1_16_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(1),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(0),
      O => \^image_buffer1_0_address0\(0)
    );
\ram_reg_0_31_0_0_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__22_n_8\,
      I3 => \^q1_reg[6]\,
      I4 => \^q1_reg[7]\,
      O => \^image_buffer1_9_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__23_n_8\,
      I3 => \^q1_reg[6]\,
      I4 => \^q1_reg[7]\,
      O => \^image_buffer1_13_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__18_n_8\,
      I4 => \^q1_reg[6]\,
      O => \^image_buffer1_15_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_3_address0(0),
      I3 => \^q1_reg[6]\,
      I4 => \^q1_reg[7]\,
      O => \^image_buffer1_3_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__10_n_8\,
      I4 => \^q1_reg[6]\,
      O => \^image_buffer1_5_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_7_address0(0),
      I3 => \^q1_reg[7]_3\,
      I4 => \^q1_reg[7]_1\,
      O => \^image_buffer1_7_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_11_address0(0),
      I3 => \^q1_reg[7]_3\,
      I4 => \^q1_reg[7]_1\,
      O => \^image_buffer1_11_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_14_address0(0),
      I3 => \^q1_reg[7]_3\,
      I4 => \^q1_reg[7]_1\,
      O => \^image_buffer1_14_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_12_address0(0),
      I3 => \^q1_reg[7]_3\,
      I4 => \^q1_reg[7]_1\,
      O => \^image_buffer1_12_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_10_address0(0),
      I3 => \^q1_reg[7]_3\,
      I4 => \^q1_reg[7]_1\,
      O => \^image_buffer1_10_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_8_address0(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(1),
      I4 => \^tmp_79_reg_2214_reg[0]_0\(0),
      O => \^image_buffer1_8_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I3 => \ram_reg_0_31_0_0_i_9__15_n_8\,
      I4 => \^tmp_79_reg_2214_reg[0]_0\(1),
      O => \^image_buffer1_4_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_6_address0(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(1),
      I4 => \^tmp_79_reg_2214_reg[0]_0\(0),
      O => \^image_buffer1_6_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_2_address0(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(1),
      I4 => \^tmp_79_reg_2214_reg[0]_0\(0),
      O => \^image_buffer1_2_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_1_address0(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(1),
      I4 => \^tmp_79_reg_2214_reg[0]_0\(0),
      O => \^image_buffer1_1_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_16_address0(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(1),
      I4 => \^tmp_79_reg_2214_reg[0]_0\(0),
      O => \^image_buffer1_16_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(2),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(1),
      O => \^image_buffer1_0_address0\(1)
    );
\ram_reg_0_31_0_0_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__22_n_8\,
      I3 => \^q1_reg[7]_0\,
      I4 => \^q1_reg[7]\,
      I5 => \^q1_reg[6]\,
      O => \^image_buffer1_9_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__23_n_8\,
      I3 => \^q1_reg[7]_0\,
      I4 => \^q1_reg[7]\,
      I5 => \^q1_reg[6]\,
      O => \^image_buffer1_13_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \^q1_reg[6]\,
      I4 => \ram_reg_0_31_0_0_i_9__18_n_8\,
      I5 => \^q1_reg[7]_0\,
      O => \^image_buffer1_15_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_3_address0(0),
      I3 => \^q1_reg[7]_0\,
      I4 => \^q1_reg[7]\,
      I5 => \^q1_reg[6]\,
      O => \^image_buffer1_3_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \^q1_reg[6]\,
      I4 => \ram_reg_0_31_0_0_i_9__10_n_8\,
      I5 => \^q1_reg[7]_0\,
      O => \^image_buffer1_5_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_7_address0(0),
      I3 => \^q1_reg[7]_2\,
      I4 => \^q1_reg[7]_1\,
      I5 => \^q1_reg[7]_3\,
      O => \^image_buffer1_7_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_11_address0(0),
      I3 => \^q1_reg[7]_2\,
      I4 => \^q1_reg[7]_1\,
      I5 => \^q1_reg[7]_3\,
      O => \^image_buffer1_11_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_14_address0(0),
      I3 => \^q1_reg[7]_2\,
      I4 => \^q1_reg[7]_1\,
      I5 => \^q1_reg[7]_3\,
      O => \^image_buffer1_14_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_12_address0(0),
      I3 => \^q1_reg[7]_2\,
      I4 => \^q1_reg[7]_1\,
      I5 => \^q1_reg[7]_3\,
      O => \^image_buffer1_12_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_10_address0(0),
      I3 => \^q1_reg[7]_2\,
      I4 => \^q1_reg[7]_1\,
      I5 => \^q1_reg[7]_3\,
      O => \^image_buffer1_10_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_8_address0(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(2),
      I4 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I5 => \^tmp_79_reg_2214_reg[0]_0\(1),
      O => \^image_buffer1_8_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(1),
      I4 => \ram_reg_0_31_0_0_i_9__15_n_8\,
      I5 => \^tmp_79_reg_2214_reg[0]_0\(2),
      O => \^image_buffer1_4_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_6_address0(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(2),
      I4 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I5 => \^tmp_79_reg_2214_reg[0]_0\(1),
      O => \^image_buffer1_6_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_2_address0(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(2),
      I4 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I5 => \^tmp_79_reg_2214_reg[0]_0\(1),
      O => \^image_buffer1_2_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_1_address0(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(2),
      I4 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I5 => \^tmp_79_reg_2214_reg[0]_0\(1),
      O => \^image_buffer1_1_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_16_address0(0),
      I3 => \^tmp_79_reg_2214_reg[0]_0\(2),
      I4 => \^tmp_79_reg_2214_reg[0]_0\(0),
      I5 => \^tmp_79_reg_2214_reg[0]_0\(1),
      O => \^image_buffer1_16_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(3),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(2),
      O => \^image_buffer1_0_address0\(2)
    );
\ram_reg_0_31_0_0_i_6__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => \ram_reg_0_31_0_0_i_9__22_n_8\,
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_9_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => \ram_reg_0_31_0_0_i_9__23_n_8\,
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_13_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      I3 => \ram_reg_0_31_0_0_i_9__18_n_8\,
      I4 => \^sum_addr_1_reg_1953\,
      O => \^image_buffer1_15_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_3_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_3_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      I3 => \ram_reg_0_31_0_0_i_9__10_n_8\,
      I4 => \^sum_addr_1_reg_1953\,
      O => \^image_buffer1_5_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_7_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_7_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_11_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_11_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_14_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_14_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_12_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_12_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_10_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_10_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_8_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_8_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      I3 => \ram_reg_0_31_0_0_i_9__15_n_8\,
      I4 => \^sum_addr_1_reg_1953\,
      O => \^image_buffer1_4_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_6_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_6_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_2_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_2_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_1_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_1_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_16_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__4_n_8\,
      O => \^image_buffer1_16_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(4),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \^sum_addr_1_reg_1953\,
      O => \^image_buffer1_0_address0\(3)
    );
\ram_reg_0_31_0_0_i_8__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__22_n_8\,
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_9_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__23_n_8\,
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_13_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__18_n_8\,
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_15_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_3_address0(0),
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_3_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__10_n_8\,
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_5_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_7_address0(0),
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_7_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_11_address0(0),
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_11_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_14_address0(0),
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_14_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_12_address0(0),
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_12_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_10_address0(0),
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_10_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_8_address0(0),
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_8_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__15_n_8\,
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_4_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_6_address0(0),
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_6_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_2_address0(0),
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_2_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_1_address0(0),
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_1_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(5),
      I1 => ap_enable_reg_pp1_iter23_reg,
      I2 => grp_computeHistogram1_fu_987_image_buffer_16_address0(0),
      I3 => \ram_reg_0_31_0_0_i_11__0_n_8\,
      O => \^image_buffer1_16_address0\(5)
    );
\ram_reg_0_31_0_0_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBF7F"
    )
        port map (
      I0 => y_mid2_reg_1943(1),
      I1 => y_mid2_reg_1943(0),
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => \ram_reg_0_31_0_0_i_9__10_n_8\
    );
\ram_reg_0_31_0_0_i_9__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => grp_computeHistogram1_fu_987_image_buffer_14_address0(0)
    );
\ram_reg_0_31_0_0_i_9__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044000000000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I2 => y_mid2_reg_1943(1),
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => grp_computeHistogram1_fu_987_image_buffer_12_address0(0)
    );
\ram_reg_0_31_0_0_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(3),
      I5 => y_mid2_reg_1943(2),
      O => grp_computeHistogram1_fu_987_image_buffer_10_address0(0)
    );
\ram_reg_0_31_0_0_i_9__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000400"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      I4 => y_mid2_reg_1943(2),
      I5 => y_mid2_reg_1943(1),
      O => grp_computeHistogram1_fu_987_image_buffer_8_address0(0)
    );
\ram_reg_0_31_0_0_i_9__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFDF"
    )
        port map (
      I0 => y_mid2_reg_1943(1),
      I1 => y_mid2_reg_1943(0),
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => \ram_reg_0_31_0_0_i_9__15_n_8\
    );
\ram_reg_0_31_0_0_i_9__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => y_mid2_reg_1943(0),
      O => \ram_reg_0_31_0_0_i_9__16_n_8\
    );
\ram_reg_0_31_0_0_i_9__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => y_mid2_reg_1943(2),
      I2 => y_mid2_reg_1943(3),
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(1),
      O => grp_computeHistogram1_fu_987_image_buffer_1_address0(0)
    );
\ram_reg_0_31_0_0_i_9__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"373F3F3F"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      I4 => y_mid2_reg_1943(2),
      O => \ram_reg_0_31_0_0_i_9__18_n_8\
    );
\ram_reg_0_31_0_0_i_9__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000800"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      I4 => y_mid2_reg_1943(2),
      I5 => y_mid2_reg_1943(1),
      O => \ram_reg_0_31_0_0_i_9__22_n_8\
    );
\ram_reg_0_31_0_0_i_9__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088000000000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I2 => y_mid2_reg_1943(1),
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => \ram_reg_0_31_0_0_i_9__23_n_8\
    );
\ram_reg_0_31_0_0_i_9__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => y_mid2_reg_1943(0),
      O => \ram_reg_0_31_0_0_i_9__24_n_8\
    );
\ram_reg_0_31_0_0_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => y_mid2_reg_1943(4),
      I1 => y_mid2_reg_1943(3),
      I2 => y_mid2_reg_1943(2),
      I3 => y_mid2_reg_1943(0),
      I4 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I5 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => grp_computeHistogram1_fu_987_image_buffer_3_address0(0)
    );
ram_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_11_n_8,
      CO(3) => ram_reg_i_10_n_8,
      CO(2) => ram_reg_i_10_n_9,
      CO(1) => ram_reg_i_10_n_10,
      CO(0) => ram_reg_i_10_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(7 downto 4),
      O(3 downto 0) => sum_d1(7 downto 4),
      S(3) => ram_reg_i_39_n_8,
      S(2) => ram_reg_i_40_n_8,
      S(1) => ram_reg_i_41_n_8,
      S(0) => ram_reg_i_42_n_8
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => grp_computeHistogram1_fu_987_descriptor_V_we0,
      O => WEA(0)
    );
ram_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_11_n_8,
      CO(2) => ram_reg_i_11_n_9,
      CO(1) => ram_reg_i_11_n_10,
      CO(0) => ram_reg_i_11_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(3 downto 0),
      O(3 downto 0) => sum_d1(3 downto 0),
      S(3) => ram_reg_i_43_n_8,
      S(2) => ram_reg_i_44_n_8,
      S(1) => ram_reg_i_45_n_8,
      S(0) => ram_reg_i_46_n_8
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => grp_computeHistogram1_fu_987_descriptor_V_ce1,
      O => WEBWE(0)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => i1_reg_848(1),
      I2 => i1_reg_848(0),
      I3 => \^ap_cs_fsm_reg[0]_0\(1),
      O => ram_reg(0)
    );
ram_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => grp_computeHistogram1_fu_987_sum_ce1,
      O => ram_reg_1(0)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(30),
      I1 => sum_load_reg_2372(31),
      O => \ram_reg_i_14__0_n_8\
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(29),
      I1 => sum_load_reg_2372(30),
      O => \ram_reg_i_15__0_n_8\
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(28),
      I1 => sum_load_reg_2372(29),
      O => \ram_reg_i_16__0_n_8\
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(27),
      I1 => sum_load_reg_2372(28),
      O => \ram_reg_i_17__0_n_8\
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(26),
      I1 => sum_load_reg_2372(27),
      O => \ram_reg_i_18__0_n_8\
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(25),
      I1 => sum_load_reg_2372(26),
      O => \ram_reg_i_19__0_n_8\
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B888"
    )
        port map (
      I0 => grp_normalizeHisto1_fu_1026_descriptor_V_ce0,
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => \ap_CS_fsm_reg[9]\(1),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => ap_CS_fsm_state2,
      O => descriptor1_V_ce0
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(24),
      I1 => sum_load_reg_2372(25),
      O => \ram_reg_i_20__0_n_8\
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(23),
      I1 => sum_load_reg_2372(24),
      O => \ram_reg_i_21__0_n_8\
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(22),
      I1 => sum_load_reg_2372(23),
      O => \ram_reg_i_22__0_n_8\
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(21),
      I1 => sum_load_reg_2372(22),
      O => \ram_reg_i_23__0_n_8\
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(20),
      I1 => sum_load_reg_2372(21),
      O => \ram_reg_i_24__0_n_8\
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(19),
      I1 => sum_load_reg_2372(20),
      O => \ram_reg_i_25__0_n_8\
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(18),
      I1 => sum_load_reg_2372(19),
      O => \ram_reg_i_26__0_n_8\
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(17),
      I1 => sum_load_reg_2372(18),
      O => \ram_reg_i_27__0_n_8\
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(16),
      I1 => sum_load_reg_2372(17),
      O => \ram_reg_i_28__0_n_8\
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(15),
      I1 => sum_load_reg_2372(16),
      O => \ram_reg_i_29__0_n_8\
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => ap_pipeline_reg_pp0_iter13_exitcond_flatten2_reg_1895,
      I2 => grp_computeHistogram1_fu_987_descriptor_V_ce1,
      O => descriptor1_V_we1
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => grp_computeHistogram1_fu_987_sum_ce1,
      O => sum1_we1
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(14),
      I1 => sum_load_reg_2372(15),
      O => \ram_reg_i_30__0_n_8\
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(13),
      I1 => sum_load_reg_2372(14),
      O => \ram_reg_i_31__0_n_8\
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(12),
      I1 => sum_load_reg_2372(13),
      O => \ram_reg_i_32__0_n_8\
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(11),
      I1 => sum_load_reg_2372(12),
      O => \ram_reg_i_33__0_n_8\
    );
ram_reg_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mag_reg_2342(9),
      O => ram_reg_i_34_n_8
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(10),
      I1 => sum_load_reg_2372(11),
      O => \ram_reg_i_35__0_n_8\
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mag_reg_2342(9),
      I1 => sum_load_reg_2372(10),
      O => \ram_reg_i_36__0_n_8\
    );
ram_reg_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mag_reg_2342(9),
      I1 => sum_load_reg_2372(9),
      O => ram_reg_i_37_n_8
    );
ram_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(8),
      I1 => mag_reg_2342(8),
      O => ram_reg_i_38_n_8
    );
ram_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(7),
      I1 => mag_reg_2342(7),
      O => ram_reg_i_39_n_8
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_normalizeHisto1_fu_1026_sum_address0,
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => ap_pipeline_reg_pp0_iter3_tmp_52_reg_1924,
      I3 => \^ap_enable_reg_pp0_iter4\,
      I4 => i1_reg_848(0),
      O => ADDRARDADDR(0)
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(5),
      I1 => ap_pipeline_reg_pp0_iter7_tmp_reg_618,
      I2 => \ap_CS_fsm_reg[9]\(2),
      I3 => tmp_82_reg_2465(6),
      I4 => ap_enable_reg_pp0_iter12,
      I5 => i_reg_837_reg(6),
      O => ram_reg_0(6)
    );
ram_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_5_n_8,
      CO(3) => NLW_ram_reg_i_4_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_4_n_9,
      CO(1) => ram_reg_i_4_n_10,
      CO(0) => ram_reg_i_4_n_11,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sum_load_reg_2372(29 downto 27),
      O(3 downto 0) => sum_d1(31 downto 28),
      S(3) => \ram_reg_i_14__0_n_8\,
      S(2) => \ram_reg_i_15__0_n_8\,
      S(1) => \ram_reg_i_16__0_n_8\,
      S(0) => \ram_reg_i_17__0_n_8\
    );
ram_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(6),
      I1 => mag_reg_2342(6),
      O => ram_reg_i_40_n_8
    );
ram_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(5),
      I1 => mag_reg_2342(5),
      O => ram_reg_i_41_n_8
    );
ram_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(4),
      I1 => mag_reg_2342(4),
      O => ram_reg_i_42_n_8
    );
ram_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(3),
      I1 => mag_reg_2342(3),
      O => ram_reg_i_43_n_8
    );
ram_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(2),
      I1 => mag_reg_2342(2),
      O => ram_reg_i_44_n_8
    );
ram_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(1),
      I1 => mag_reg_2342(1),
      O => ram_reg_i_45_n_8
    );
ram_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(0),
      I1 => mag_reg_2342(0),
      O => ram_reg_i_46_n_8
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_tmp_reg_618,
      I1 => \tmp1_reg_639_reg[5]\(5),
      I2 => \ap_CS_fsm_reg[9]\(2),
      I3 => tmp_82_reg_2465(5),
      I4 => ap_enable_reg_pp0_iter12,
      I5 => i_reg_837_reg(5),
      O => ram_reg_0(5)
    );
ram_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_6_n_8,
      CO(3) => ram_reg_i_5_n_8,
      CO(2) => ram_reg_i_5_n_9,
      CO(1) => ram_reg_i_5_n_10,
      CO(0) => ram_reg_i_5_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(26 downto 23),
      O(3 downto 0) => sum_d1(27 downto 24),
      S(3) => \ram_reg_i_18__0_n_8\,
      S(2) => \ram_reg_i_19__0_n_8\,
      S(1) => \ram_reg_i_20__0_n_8\,
      S(0) => \ram_reg_i_21__0_n_8\
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(4),
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => tmp_82_reg_2465(4),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => i_reg_837_reg(4),
      O => ram_reg_0(4)
    );
ram_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_7_n_8,
      CO(3) => ram_reg_i_6_n_8,
      CO(2) => ram_reg_i_6_n_9,
      CO(1) => ram_reg_i_6_n_10,
      CO(0) => ram_reg_i_6_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(22 downto 19),
      O(3 downto 0) => sum_d1(23 downto 20),
      S(3) => \ram_reg_i_22__0_n_8\,
      S(2) => \ram_reg_i_23__0_n_8\,
      S(1) => \ram_reg_i_24__0_n_8\,
      S(0) => \ram_reg_i_25__0_n_8\
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(3),
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => tmp_82_reg_2465(3),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => i_reg_837_reg(3),
      O => ram_reg_0(3)
    );
ram_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_8_n_8,
      CO(3) => ram_reg_i_7_n_8,
      CO(2) => ram_reg_i_7_n_9,
      CO(1) => ram_reg_i_7_n_10,
      CO(0) => ram_reg_i_7_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(18 downto 15),
      O(3 downto 0) => sum_d1(19 downto 16),
      S(3) => \ram_reg_i_26__0_n_8\,
      S(2) => \ram_reg_i_27__0_n_8\,
      S(1) => \ram_reg_i_28__0_n_8\,
      S(0) => \ram_reg_i_29__0_n_8\
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(2),
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => tmp_82_reg_2465(2),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => i_reg_837_reg(2),
      O => ram_reg_0(2)
    );
ram_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_9_n_8,
      CO(3) => ram_reg_i_8_n_8,
      CO(2) => ram_reg_i_8_n_9,
      CO(1) => ram_reg_i_8_n_10,
      CO(0) => ram_reg_i_8_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(14 downto 11),
      O(3 downto 0) => sum_d1(15 downto 12),
      S(3) => \ram_reg_i_30__0_n_8\,
      S(2) => \ram_reg_i_31__0_n_8\,
      S(1) => \ram_reg_i_32__0_n_8\,
      S(0) => \ram_reg_i_33__0_n_8\
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(1),
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => tmp_82_reg_2465(1),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => i_reg_837_reg(1),
      O => ram_reg_0(1)
    );
ram_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_10_n_8,
      CO(3) => ram_reg_i_9_n_8,
      CO(2) => ram_reg_i_9_n_9,
      CO(1) => ram_reg_i_9_n_10,
      CO(0) => ram_reg_i_9_n_11,
      CYINIT => '0',
      DI(3) => sum_load_reg_2372(10),
      DI(2) => ram_reg_i_34_n_8,
      DI(1) => mag_reg_2342(9),
      DI(0) => sum_load_reg_2372(8),
      O(3 downto 0) => sum_d1(11 downto 8),
      S(3) => \ram_reg_i_35__0_n_8\,
      S(2) => \ram_reg_i_36__0_n_8\,
      S(1) => ram_reg_i_37_n_8,
      S(0) => ram_reg_i_38_n_8
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(0),
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => tmp_82_reg_2465(0),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => i_reg_837_reg(0),
      O => ram_reg_0(0)
    );
\reg_1232[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(3),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(3),
      O => \reg_1232[0]_i_2__0_n_8\
    );
\reg_1232[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(2),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(2),
      O => \reg_1232[0]_i_3__0_n_8\
    );
\reg_1232[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(1),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(1),
      O => \reg_1232[0]_i_4__0_n_8\
    );
\reg_1232[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(0),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(0),
      O => \reg_1232[0]_i_5__0_n_8\
    );
\reg_1232[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Gx_fu_1589_p2(1),
      I1 => \reg_1232[4]_i_2__0_n_8\,
      I2 => Gx_fu_1589_p2(0),
      O => grp_fu_1110_p3(1)
    );
\reg_1232[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => Gx_fu_1589_p2(2),
      I1 => \reg_1232[4]_i_2__0_n_8\,
      I2 => Gx_fu_1589_p2(1),
      I3 => Gx_fu_1589_p2(0),
      O => grp_fu_1110_p3(2)
    );
\reg_1232[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999999A"
    )
        port map (
      I0 => Gx_fu_1589_p2(3),
      I1 => \reg_1232[4]_i_2__0_n_8\,
      I2 => Gx_fu_1589_p2(2),
      I3 => Gx_fu_1589_p2(0),
      I4 => Gx_fu_1589_p2(1),
      O => grp_fu_1110_p3(3)
    );
\reg_1232[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999999999A"
    )
        port map (
      I0 => Gx_fu_1589_p2(4),
      I1 => \reg_1232[4]_i_2__0_n_8\,
      I2 => Gx_fu_1589_p2(3),
      I3 => Gx_fu_1589_p2(1),
      I4 => Gx_fu_1589_p2(0),
      I5 => Gx_fu_1589_p2(2),
      O => grp_fu_1110_p3(4)
    );
\reg_1232[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \tmp_78_reg_2324_reg[0]_i_3_n_11\,
      I1 => Gx_fu_1589_p2(7),
      I2 => \reg_1232[7]_i_3__0_n_8\,
      I3 => Gx_fu_1589_p2(6),
      O => \reg_1232[4]_i_2__0_n_8\
    );
\reg_1232[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \tmp_78_reg_2324_reg[0]_i_3_n_11\,
      I1 => \reg_1232[5]_i_2__0_n_8\,
      I2 => Gx_fu_1589_p2(5),
      O => grp_fu_1110_p3(5)
    );
\reg_1232[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Gx_fu_1589_p2(4),
      I1 => Gx_fu_1589_p2(2),
      I2 => Gx_fu_1589_p2(0),
      I3 => Gx_fu_1589_p2(1),
      I4 => Gx_fu_1589_p2(3),
      O => \reg_1232[5]_i_2__0_n_8\
    );
\reg_1232[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => Gx_fu_1589_p2(6),
      I1 => \reg_1232[7]_i_3__0_n_8\,
      I2 => \tmp_78_reg_2324_reg[0]_i_3_n_11\,
      O => grp_fu_1110_p3(6)
    );
\reg_1232[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4\,
      I1 => \ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => reg_12320
    );
\reg_1232[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA59"
    )
        port map (
      I0 => Gx_fu_1589_p2(7),
      I1 => \reg_1232[7]_i_3__0_n_8\,
      I2 => Gx_fu_1589_p2(6),
      I3 => \tmp_78_reg_2324_reg[0]_i_3_n_11\,
      O => grp_fu_1110_p3(7)
    );
\reg_1232[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Gx_fu_1589_p2(5),
      I1 => Gx_fu_1589_p2(3),
      I2 => Gx_fu_1589_p2(1),
      I3 => Gx_fu_1589_p2(0),
      I4 => Gx_fu_1589_p2(2),
      I5 => Gx_fu_1589_p2(4),
      O => \reg_1232[7]_i_3__0_n_8\
    );
\reg_1232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => Gx_fu_1589_p2(0),
      Q => \^tmp_67_reg_2348_reg[7]_0\(0),
      R => '0'
    );
\reg_1232_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_1232_reg[0]_i_1__0_n_8\,
      CO(2) => \reg_1232_reg[0]_i_1__0_n_9\,
      CO(1) => \reg_1232_reg[0]_i_1__0_n_10\,
      CO(0) => \reg_1232_reg[0]_i_1__0_n_11\,
      CYINIT => '1',
      DI(3 downto 0) => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(3 downto 0),
      O(3 downto 0) => Gx_fu_1589_p2(3 downto 0),
      S(3) => \reg_1232[0]_i_2__0_n_8\,
      S(2) => \reg_1232[0]_i_3__0_n_8\,
      S(1) => \reg_1232[0]_i_4__0_n_8\,
      S(0) => \reg_1232[0]_i_5__0_n_8\
    );
\reg_1232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(1),
      Q => \^tmp_67_reg_2348_reg[7]_0\(1),
      R => '0'
    );
\reg_1232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(2),
      Q => \^tmp_67_reg_2348_reg[7]_0\(2),
      R => '0'
    );
\reg_1232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(3),
      Q => \^tmp_67_reg_2348_reg[7]_0\(3),
      R => '0'
    );
\reg_1232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(4),
      Q => \^tmp_67_reg_2348_reg[7]_0\(4),
      R => '0'
    );
\reg_1232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(5),
      Q => \^tmp_67_reg_2348_reg[7]_0\(5),
      R => '0'
    );
\reg_1232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(6),
      Q => \^tmp_67_reg_2348_reg[7]_0\(6),
      R => '0'
    );
\reg_1232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(7),
      Q => \^tmp_67_reg_2348_reg[7]_0\(7),
      R => '0'
    );
\sum_load_reg_2372[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => \ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => \sum_load_reg_2372[31]_i_1__0_n_8\
    );
\sum_load_reg_2372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(0),
      Q => sum_load_reg_2372(0),
      R => '0'
    );
\sum_load_reg_2372_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(10),
      Q => sum_load_reg_2372(10),
      R => '0'
    );
\sum_load_reg_2372_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(11),
      Q => sum_load_reg_2372(11),
      R => '0'
    );
\sum_load_reg_2372_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(12),
      Q => sum_load_reg_2372(12),
      R => '0'
    );
\sum_load_reg_2372_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(13),
      Q => sum_load_reg_2372(13),
      R => '0'
    );
\sum_load_reg_2372_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(14),
      Q => sum_load_reg_2372(14),
      R => '0'
    );
\sum_load_reg_2372_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(15),
      Q => sum_load_reg_2372(15),
      R => '0'
    );
\sum_load_reg_2372_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(16),
      Q => sum_load_reg_2372(16),
      R => '0'
    );
\sum_load_reg_2372_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(17),
      Q => sum_load_reg_2372(17),
      R => '0'
    );
\sum_load_reg_2372_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(18),
      Q => sum_load_reg_2372(18),
      R => '0'
    );
\sum_load_reg_2372_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(19),
      Q => sum_load_reg_2372(19),
      R => '0'
    );
\sum_load_reg_2372_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(1),
      Q => sum_load_reg_2372(1),
      R => '0'
    );
\sum_load_reg_2372_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(20),
      Q => sum_load_reg_2372(20),
      R => '0'
    );
\sum_load_reg_2372_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(21),
      Q => sum_load_reg_2372(21),
      R => '0'
    );
\sum_load_reg_2372_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(22),
      Q => sum_load_reg_2372(22),
      R => '0'
    );
\sum_load_reg_2372_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(23),
      Q => sum_load_reg_2372(23),
      R => '0'
    );
\sum_load_reg_2372_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(24),
      Q => sum_load_reg_2372(24),
      R => '0'
    );
\sum_load_reg_2372_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(25),
      Q => sum_load_reg_2372(25),
      R => '0'
    );
\sum_load_reg_2372_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(26),
      Q => sum_load_reg_2372(26),
      R => '0'
    );
\sum_load_reg_2372_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(27),
      Q => sum_load_reg_2372(27),
      R => '0'
    );
\sum_load_reg_2372_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(28),
      Q => sum_load_reg_2372(28),
      R => '0'
    );
\sum_load_reg_2372_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(29),
      Q => sum_load_reg_2372(29),
      R => '0'
    );
\sum_load_reg_2372_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(2),
      Q => sum_load_reg_2372(2),
      R => '0'
    );
\sum_load_reg_2372_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(30),
      Q => sum_load_reg_2372(30),
      R => '0'
    );
\sum_load_reg_2372_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(31),
      Q => sum_load_reg_2372(31),
      R => '0'
    );
\sum_load_reg_2372_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(3),
      Q => sum_load_reg_2372(3),
      R => '0'
    );
\sum_load_reg_2372_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(4),
      Q => sum_load_reg_2372(4),
      R => '0'
    );
\sum_load_reg_2372_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(5),
      Q => sum_load_reg_2372(5),
      R => '0'
    );
\sum_load_reg_2372_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(6),
      Q => sum_load_reg_2372(6),
      R => '0'
    );
\sum_load_reg_2372_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(7),
      Q => sum_load_reg_2372(7),
      R => '0'
    );
\sum_load_reg_2372_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(8),
      Q => sum_load_reg_2372(8),
      R => '0'
    );
\sum_load_reg_2372_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1__0_n_8\,
      D => D(9),
      Q => sum_load_reg_2372(9),
      R => '0'
    );
\tmp_10_reg_685[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_12_reg_689_reg[0]\(0)
    );
\tmp_10_reg_685[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_6_reg_677_reg[0]\(0)
    );
\tmp_10_reg_685[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_12_reg_689_reg[0]_0\(0)
    );
\tmp_13_reg_693[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_12_reg_689_reg[0]_1\(0)
    );
\tmp_15_reg_697[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_15_reg_697_reg[0]\(0)
    );
\tmp_16_reg_701[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_17_reg_705_reg[0]\(0)
    );
\tmp_52_reg_1924[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten2_reg_1895,
      O => sum_addr_1_reg_19530
    );
\tmp_52_reg_1924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_1_reg_19530,
      D => \blkPosX_mid2_v_v_reg_1919[0]_i_2__0_n_8\,
      Q => \^sum_addr_1_reg_1953\,
      R => '0'
    );
\tmp_60_reg_2317[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(3),
      I1 => Gy_fu_1614_p2(3),
      O => \tmp_60_reg_2317[3]_i_2_n_8\
    );
\tmp_60_reg_2317[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(2),
      I1 => Gy_fu_1614_p2(2),
      O => \tmp_60_reg_2317[3]_i_3_n_8\
    );
\tmp_60_reg_2317[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(1),
      I1 => Gy_fu_1614_p2(1),
      O => \tmp_60_reg_2317[3]_i_4_n_8\
    );
\tmp_60_reg_2317[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(0),
      I1 => Gy_fu_1614_p2(0),
      O => \tmp_60_reg_2317[3]_i_5_n_8\
    );
\tmp_60_reg_2317[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(4),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(4),
      O => \tmp_60_reg_2317[7]_i_10_n_8\
    );
\tmp_60_reg_2317[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(7),
      I1 => Gy_fu_1614_p2(7),
      O => \tmp_60_reg_2317[7]_i_3_n_8\
    );
\tmp_60_reg_2317[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(6),
      I1 => Gy_fu_1614_p2(6),
      O => \tmp_60_reg_2317[7]_i_4_n_8\
    );
\tmp_60_reg_2317[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(5),
      I1 => Gy_fu_1614_p2(5),
      O => \tmp_60_reg_2317[7]_i_5_n_8\
    );
\tmp_60_reg_2317[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(4),
      I1 => Gy_fu_1614_p2(4),
      O => \tmp_60_reg_2317[7]_i_6_n_8\
    );
\tmp_60_reg_2317[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(7),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(7),
      O => \tmp_60_reg_2317[7]_i_7_n_8\
    );
\tmp_60_reg_2317[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(6),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(6),
      O => \tmp_60_reg_2317[7]_i_8_n_8\
    );
\tmp_60_reg_2317[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(5),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951(5),
      O => \tmp_60_reg_2317[7]_i_9_n_8\
    );
\tmp_60_reg_2317[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_78_reg_2324_reg[0]_i_3_n_11\,
      I1 => \tmp_78_reg_2324_reg[0]_i_4_n_11\,
      O => \tmp_60_reg_2317[9]_i_2_n_8\
    );
\tmp_60_reg_2317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => tmp_60_fu_1629_p2(0),
      Q => tmp_60_reg_2317(0),
      R => '0'
    );
\tmp_60_reg_2317_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => tmp_60_fu_1629_p2(1),
      Q => tmp_60_reg_2317(1),
      R => '0'
    );
\tmp_60_reg_2317_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => tmp_60_fu_1629_p2(2),
      Q => tmp_60_reg_2317(2),
      R => '0'
    );
\tmp_60_reg_2317_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => tmp_60_fu_1629_p2(3),
      Q => tmp_60_reg_2317(3),
      R => '0'
    );
\tmp_60_reg_2317_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_60_reg_2317_reg[3]_i_1_n_8\,
      CO(2) => \tmp_60_reg_2317_reg[3]_i_1_n_9\,
      CO(1) => \tmp_60_reg_2317_reg[3]_i_1_n_10\,
      CO(0) => \tmp_60_reg_2317_reg[3]_i_1_n_11\,
      CYINIT => '1',
      DI(3 downto 0) => Gx_fu_1589_p2(3 downto 0),
      O(3 downto 0) => tmp_60_fu_1629_p2(3 downto 0),
      S(3) => \tmp_60_reg_2317[3]_i_2_n_8\,
      S(2) => \tmp_60_reg_2317[3]_i_3_n_8\,
      S(1) => \tmp_60_reg_2317[3]_i_4_n_8\,
      S(0) => \tmp_60_reg_2317[3]_i_5_n_8\
    );
\tmp_60_reg_2317_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => tmp_60_fu_1629_p2(4),
      Q => tmp_60_reg_2317(4),
      R => '0'
    );
\tmp_60_reg_2317_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => tmp_60_fu_1629_p2(5),
      Q => tmp_60_reg_2317(5),
      R => '0'
    );
\tmp_60_reg_2317_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => tmp_60_fu_1629_p2(6),
      Q => tmp_60_reg_2317(6),
      R => '0'
    );
\tmp_60_reg_2317_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => tmp_60_fu_1629_p2(7),
      Q => tmp_60_reg_2317(7),
      R => '0'
    );
\tmp_60_reg_2317_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_2317_reg[3]_i_1_n_8\,
      CO(3) => \tmp_60_reg_2317_reg[7]_i_1_n_8\,
      CO(2) => \tmp_60_reg_2317_reg[7]_i_1_n_9\,
      CO(1) => \tmp_60_reg_2317_reg[7]_i_1_n_10\,
      CO(0) => \tmp_60_reg_2317_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => Gx_fu_1589_p2(7 downto 4),
      O(3 downto 0) => tmp_60_fu_1629_p2(7 downto 4),
      S(3) => \tmp_60_reg_2317[7]_i_3_n_8\,
      S(2) => \tmp_60_reg_2317[7]_i_4_n_8\,
      S(1) => \tmp_60_reg_2317[7]_i_5_n_8\,
      S(0) => \tmp_60_reg_2317[7]_i_6_n_8\
    );
\tmp_60_reg_2317_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_1232_reg[0]_i_1__0_n_8\,
      CO(3) => \tmp_60_reg_2317_reg[7]_i_2_n_8\,
      CO(2) => \tmp_60_reg_2317_reg[7]_i_2_n_9\,
      CO(1) => \tmp_60_reg_2317_reg[7]_i_2_n_10\,
      CO(0) => \tmp_60_reg_2317_reg[7]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(7 downto 4),
      O(3 downto 0) => Gx_fu_1589_p2(7 downto 4),
      S(3) => \tmp_60_reg_2317[7]_i_7_n_8\,
      S(2) => \tmp_60_reg_2317[7]_i_8_n_8\,
      S(1) => \tmp_60_reg_2317[7]_i_9_n_8\,
      S(0) => \tmp_60_reg_2317[7]_i_10_n_8\
    );
\tmp_60_reg_2317_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => tmp_60_fu_1629_p2(8),
      Q => tmp_60_reg_2317(8),
      R => '0'
    );
\tmp_60_reg_2317_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => tmp_60_fu_1629_p2(9),
      Q => tmp_60_reg_2317(9),
      R => '0'
    );
\tmp_60_reg_2317_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_2317_reg[7]_i_1_n_8\,
      CO(3 downto 1) => \NLW_tmp_60_reg_2317_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_60_reg_2317_reg[9]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_78_reg_2324_reg[0]_i_3_n_11\,
      O(3 downto 2) => \NLW_tmp_60_reg_2317_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_60_fu_1629_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \tmp_60_reg_2317[9]_i_2_n_8\
    );
\tmp_65_reg_2360[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \tmp_78_reg_2324_reg_n_8_[0]\,
      I1 => \or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => \tmp_65_reg_2360[7]_i_1_n_8\
    );
\tmp_65_reg_2360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_65_reg_2360[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(0),
      Q => \tmp_65_reg_2360_reg__0\(0),
      R => '0'
    );
\tmp_65_reg_2360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_65_reg_2360[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(1),
      Q => \tmp_65_reg_2360_reg__0\(1),
      R => '0'
    );
\tmp_65_reg_2360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_65_reg_2360[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(2),
      Q => \tmp_65_reg_2360_reg__0\(2),
      R => '0'
    );
\tmp_65_reg_2360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_65_reg_2360[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(3),
      Q => \tmp_65_reg_2360_reg__0\(3),
      R => '0'
    );
\tmp_65_reg_2360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_65_reg_2360[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(4),
      Q => \tmp_65_reg_2360_reg__0\(4),
      R => '0'
    );
\tmp_65_reg_2360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_65_reg_2360[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(5),
      Q => \tmp_65_reg_2360_reg__0\(5),
      R => '0'
    );
\tmp_65_reg_2360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_65_reg_2360[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(6),
      Q => \tmp_65_reg_2360_reg__0\(6),
      R => '0'
    );
\tmp_65_reg_2360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_65_reg_2360[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(7),
      Q => \tmp_65_reg_2360_reg__0\(7),
      R => '0'
    );
\tmp_66_reg_2400[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => abs_reg_23930
    );
\tmp_66_reg_2400[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"85202085"
    )
        port map (
      I0 => q0_reg_5(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I3 => q0_reg_5(1),
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      O => \tmp_66_reg_2400[0]_i_10_n_8\
    );
\tmp_66_reg_2400[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400B0000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I1 => \tmp_69_reg_2384[0]_i_11_n_8\,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(7),
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(6),
      I4 => q0_reg_5(6),
      O => \tmp_66_reg_2400[0]_i_3_n_8\
    );
\tmp_66_reg_2400[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DCEAAF4000008C"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I1 => q0_reg_5(4),
      I2 => \abs2_reg_2377[7]_i_2_n_8\,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      I5 => q0_reg_5(5),
      O => \tmp_66_reg_2400[0]_i_4_n_8\
    );
\tmp_66_reg_2400[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DCEAAF4000008C"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I1 => q0_reg_5(2),
      I2 => \tmp_69_reg_2384[0]_i_12_n_8\,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(3),
      I5 => q0_reg_5(3),
      O => \tmp_66_reg_2400[0]_i_5_n_8\
    );
\tmp_66_reg_2400[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3ACF000A"
    )
        port map (
      I0 => q0_reg_5(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      I4 => q0_reg_5(1),
      O => \tmp_66_reg_2400[0]_i_6_n_8\
    );
\tmp_66_reg_2400[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09096081"
    )
        port map (
      I0 => q0_reg_5(6),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(6),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(7),
      I3 => \tmp_69_reg_2384[0]_i_11_n_8\,
      I4 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      O => \tmp_66_reg_2400[0]_i_7_n_8\
    );
\tmp_66_reg_2400[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82141482960000C3"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      I2 => q0_reg_5(5),
      I3 => q0_reg_5(4),
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      I5 => \abs2_reg_2377[7]_i_2_n_8\,
      O => \tmp_66_reg_2400[0]_i_8_n_8\
    );
\tmp_66_reg_2400[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82141482960000C3"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond1_reg_2337,
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(3),
      I2 => q0_reg_5(3),
      I3 => q0_reg_5(2),
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      I5 => \tmp_69_reg_2384[0]_i_12_n_8\,
      O => \tmp_66_reg_2400[0]_i_9_n_8\
    );
\tmp_66_reg_2400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => tmp_66_fu_1723_p2,
      Q => \tmp_66_reg_2400_reg_n_8_[0]\,
      R => '0'
    );
\tmp_66_reg_2400_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_66_fu_1723_p2,
      CO(2) => \tmp_66_reg_2400_reg[0]_i_2_n_9\,
      CO(1) => \tmp_66_reg_2400_reg[0]_i_2_n_10\,
      CO(0) => \tmp_66_reg_2400_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_66_reg_2400[0]_i_3_n_8\,
      DI(2) => \tmp_66_reg_2400[0]_i_4_n_8\,
      DI(1) => \tmp_66_reg_2400[0]_i_5_n_8\,
      DI(0) => \tmp_66_reg_2400[0]_i_6_n_8\,
      O(3 downto 0) => \NLW_tmp_66_reg_2400_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_66_reg_2400[0]_i_7_n_8\,
      S(2) => \tmp_66_reg_2400[0]_i_8_n_8\,
      S(1) => \tmp_66_reg_2400[0]_i_9_n_8\,
      S(0) => \tmp_66_reg_2400[0]_i_10_n_8\
    );
\tmp_67_reg_2348[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \tmp_78_reg_2324_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter4_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \or_cond_reg_2328_reg_n_8_[0]\,
      O => \tmp_67_reg_2348[7]_i_1_n_8\
    );
\tmp_67_reg_2348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_67_reg_2348[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(0),
      Q => \tmp_67_reg_2348_reg__0\(0),
      R => '0'
    );
\tmp_67_reg_2348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_67_reg_2348[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(1),
      Q => \tmp_67_reg_2348_reg__0\(1),
      R => '0'
    );
\tmp_67_reg_2348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_67_reg_2348[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(2),
      Q => \tmp_67_reg_2348_reg__0\(2),
      R => '0'
    );
\tmp_67_reg_2348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_67_reg_2348[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(3),
      Q => \tmp_67_reg_2348_reg__0\(3),
      R => '0'
    );
\tmp_67_reg_2348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_67_reg_2348[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(4),
      Q => \tmp_67_reg_2348_reg__0\(4),
      R => '0'
    );
\tmp_67_reg_2348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_67_reg_2348[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(5),
      Q => \tmp_67_reg_2348_reg__0\(5),
      R => '0'
    );
\tmp_67_reg_2348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_67_reg_2348[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(6),
      Q => \tmp_67_reg_2348_reg__0\(6),
      R => '0'
    );
\tmp_67_reg_2348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_67_reg_2348[7]_i_1_n_8\,
      D => \^tmp_67_reg_2348_reg[7]_0\(7),
      Q => \tmp_67_reg_2348_reg__0\(7),
      R => '0'
    );
\tmp_69_reg_2384[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter5_tmp_78_reg_2324_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => abs2_reg_23770
    );
\tmp_69_reg_2384[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"85202085"
    )
        port map (
      I0 => q0_reg_5(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I3 => q0_reg_5(1),
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      O => \tmp_69_reg_2384[0]_i_10_n_8\
    );
\tmp_69_reg_2384[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(3),
      I5 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      O => \tmp_69_reg_2384[0]_i_11_n_8\
    );
\tmp_69_reg_2384[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      O => \tmp_69_reg_2384[0]_i_12_n_8\
    );
\tmp_69_reg_2384[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400B0000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I1 => \tmp_69_reg_2384[0]_i_11_n_8\,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(7),
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(6),
      I4 => q0_reg_5(6),
      O => \tmp_69_reg_2384[0]_i_3_n_8\
    );
\tmp_69_reg_2384[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DCEAAF4000008C"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I1 => q0_reg_5(4),
      I2 => \abs2_reg_2377[7]_i_2_n_8\,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      I5 => q0_reg_5(5),
      O => \tmp_69_reg_2384[0]_i_4_n_8\
    );
\tmp_69_reg_2384[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DCEAAF4000008C"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I1 => q0_reg_5(2),
      I2 => \tmp_69_reg_2384[0]_i_12_n_8\,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(3),
      I5 => q0_reg_5(3),
      O => \tmp_69_reg_2384[0]_i_5_n_8\
    );
\tmp_69_reg_2384[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3ACF000A"
    )
        port map (
      I0 => q0_reg_5(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(0),
      I3 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(1),
      I4 => q0_reg_5(1),
      O => \tmp_69_reg_2384[0]_i_6_n_8\
    );
\tmp_69_reg_2384[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09096081"
    )
        port map (
      I0 => q0_reg_5(6),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(6),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(7),
      I3 => \tmp_69_reg_2384[0]_i_11_n_8\,
      I4 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      O => \tmp_69_reg_2384[0]_i_7_n_8\
    );
\tmp_69_reg_2384[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82141482960000C3"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(5),
      I2 => q0_reg_5(5),
      I3 => q0_reg_5(4),
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(4),
      I5 => \abs2_reg_2377[7]_i_2_n_8\,
      O => \tmp_69_reg_2384[0]_i_8_n_8\
    );
\tmp_69_reg_2384[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82141482960000C3"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_abscond3_reg_2332,
      I1 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(3),
      I2 => q0_reg_5(3),
      I3 => q0_reg_5(2),
      I4 => ap_pipeline_reg_pp0_iter5_tmp_77_reg_2310(2),
      I5 => \tmp_69_reg_2384[0]_i_12_n_8\,
      O => \tmp_69_reg_2384[0]_i_9_n_8\
    );
\tmp_69_reg_2384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs2_reg_23770,
      D => tmp_69_fu_1707_p2,
      Q => \tmp_69_reg_2384_reg_n_8_[0]\,
      R => '0'
    );
\tmp_69_reg_2384_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_69_fu_1707_p2,
      CO(2) => \tmp_69_reg_2384_reg[0]_i_2_n_9\,
      CO(1) => \tmp_69_reg_2384_reg[0]_i_2_n_10\,
      CO(0) => \tmp_69_reg_2384_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_69_reg_2384[0]_i_3_n_8\,
      DI(2) => \tmp_69_reg_2384[0]_i_4_n_8\,
      DI(1) => \tmp_69_reg_2384[0]_i_5_n_8\,
      DI(0) => \tmp_69_reg_2384[0]_i_6_n_8\,
      O(3 downto 0) => \NLW_tmp_69_reg_2384_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_69_reg_2384[0]_i_7_n_8\,
      S(2) => \tmp_69_reg_2384[0]_i_8_n_8\,
      S(1) => \tmp_69_reg_2384[0]_i_9_n_8\,
      S(0) => \tmp_69_reg_2384[0]_i_10_n_8\
    );
\tmp_70_reg_2418[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFA0000080A"
    )
        port map (
      I0 => q0_reg_4(0),
      I1 => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \tmp_66_reg_2400_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0]\,
      I4 => \ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I5 => \tmp_70_reg_2418_reg_n_8_[0]\,
      O => \tmp_70_reg_2418[0]_i_1_n_8\
    );
\tmp_70_reg_2418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_70_reg_2418[0]_i_1_n_8\,
      Q => \tmp_70_reg_2418_reg_n_8_[0]\,
      R => '0'
    );
\tmp_71_reg_2409[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_pipeline_reg_pp0_iter6_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter6_tmp_78_reg_2324_reg_n_8_[0]\,
      I4 => \tmp_69_reg_2384_reg_n_8_[0]\,
      I5 => \tmp_71_reg_2409_reg_n_8_[0]\,
      O => \tmp_71_reg_2409[0]_i_1_n_8\
    );
\tmp_71_reg_2409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_71_reg_2409[0]_i_1_n_8\,
      Q => \tmp_71_reg_2409_reg_n_8_[0]\,
      R => '0'
    );
\tmp_72_reg_2436[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_72_reg_2436_reg_n_8_[0]\,
      I1 => \tmp_72_reg_2436[0]_i_2_n_8\,
      I2 => q0_reg_3(0),
      O => \tmp_72_reg_2436[0]_i_1_n_8\
    );
\tmp_72_reg_2436[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7),
      I1 => DOBDO(7),
      I2 => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(6),
      I3 => DOBDO(6),
      O => \tmp_72_reg_2436_reg[0]_0\(3)
    );
\tmp_72_reg_2436[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(5),
      I1 => DOBDO(5),
      I2 => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(4),
      I3 => DOBDO(4),
      O => \tmp_72_reg_2436_reg[0]_0\(2)
    );
\tmp_72_reg_2436[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(3),
      I1 => DOBDO(3),
      I2 => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(2),
      I3 => DOBDO(2),
      O => \tmp_72_reg_2436_reg[0]_0\(1)
    );
\tmp_72_reg_2436[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(1),
      I1 => DOBDO(1),
      I2 => \^ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(0),
      I3 => DOBDO(0),
      O => \tmp_72_reg_2436_reg[0]_0\(0)
    );
\tmp_72_reg_2436[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter7_tmp_78_reg_2324_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_66_reg_2400_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter7_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => \tmp_70_reg_2418_reg_n_8_[0]\,
      O => \tmp_72_reg_2436[0]_i_2_n_8\
    );
\tmp_72_reg_2436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_72_reg_2436[0]_i_1_n_8\,
      Q => \tmp_72_reg_2436_reg_n_8_[0]\,
      R => '0'
    );
\tmp_73_reg_2427[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => q0_reg_2(0),
      I1 => q0_reg_i_22_n_8,
      I2 => \tmp_71_reg_2409_reg_n_8_[0]\,
      I3 => tmp_73_reg_2427,
      O => \tmp_73_reg_2427[0]_i_1_n_8\
    );
\tmp_73_reg_2427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_73_reg_2427[0]_i_1_n_8\,
      Q => tmp_73_reg_2427,
      R => '0'
    );
\tmp_74_reg_2450[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFAF000080A0"
    )
        port map (
      I0 => tmp_74_fu_1775_p2(0),
      I1 => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \tmp_74_reg_2450[0]_i_3_n_8\,
      I3 => \ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0]\,
      I4 => \tmp_72_reg_2436_reg_n_8_[0]\,
      I5 => tmp_74_reg_2450,
      O => \tmp_74_reg_2450[0]_i_1_n_8\
    );
\tmp_74_reg_2450[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter8_tmp_66_reg_2400_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter8_tmp_70_reg_2418_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => \tmp_74_reg_2450[0]_i_3_n_8\
    );
\tmp_74_reg_2450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_74_reg_2450[0]_i_1_n_8\,
      Q => tmp_74_reg_2450,
      R => '0'
    );
\tmp_75_reg_2445[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_75_fu_1766_p2(0),
      I1 => \tmp_75_reg_2445[0]_i_3_n_8\,
      I2 => tmp_73_reg_2427,
      I3 => tmp_75_reg_2445,
      O => \tmp_75_reg_2445[0]_i_1_n_8\
    );
\tmp_75_reg_2445[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter8_tmp_69_reg_2384,
      I1 => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => ap_pipeline_reg_pp0_iter8_tmp_71_reg_2409,
      I3 => \ap_pipeline_reg_pp0_iter8_tmp_78_reg_2324_reg_n_8_[0]\,
      I4 => \ap_pipeline_reg_pp0_iter8_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => \tmp_75_reg_2445[0]_i_3_n_8\
    );
\tmp_75_reg_2445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_75_reg_2445[0]_i_1_n_8\,
      Q => tmp_75_reg_2445,
      R => '0'
    );
\tmp_77_reg_2310[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(3),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(3),
      O => \tmp_77_reg_2310[3]_i_2_n_8\
    );
\tmp_77_reg_2310[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(2),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(2),
      O => \tmp_77_reg_2310[3]_i_3_n_8\
    );
\tmp_77_reg_2310[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(1),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(1),
      O => \tmp_77_reg_2310[3]_i_4_n_8\
    );
\tmp_77_reg_2310[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(0),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(0),
      O => \tmp_77_reg_2310[3]_i_5_n_8\
    );
\tmp_77_reg_2310[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(7),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(7),
      O => \tmp_77_reg_2310[7]_i_2_n_8\
    );
\tmp_77_reg_2310[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(6),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(6),
      O => \tmp_77_reg_2310[7]_i_3_n_8\
    );
\tmp_77_reg_2310[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(5),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(5),
      O => \tmp_77_reg_2310[7]_i_4_n_8\
    );
\tmp_77_reg_2310[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(4),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025(4),
      O => \tmp_77_reg_2310[7]_i_5_n_8\
    );
\tmp_77_reg_2310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(0),
      Q => tmp_77_reg_2310(0),
      R => '0'
    );
\tmp_77_reg_2310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(1),
      Q => tmp_77_reg_2310(1),
      R => '0'
    );
\tmp_77_reg_2310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(2),
      Q => tmp_77_reg_2310(2),
      R => '0'
    );
\tmp_77_reg_2310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(3),
      Q => tmp_77_reg_2310(3),
      R => '0'
    );
\tmp_77_reg_2310_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_77_reg_2310_reg[3]_i_1_n_8\,
      CO(2) => \tmp_77_reg_2310_reg[3]_i_1_n_9\,
      CO(1) => \tmp_77_reg_2310_reg[3]_i_1_n_10\,
      CO(0) => \tmp_77_reg_2310_reg[3]_i_1_n_11\,
      CYINIT => '1',
      DI(3 downto 0) => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(3 downto 0),
      O(3 downto 0) => Gy_fu_1614_p2(3 downto 0),
      S(3) => \tmp_77_reg_2310[3]_i_2_n_8\,
      S(2) => \tmp_77_reg_2310[3]_i_3_n_8\,
      S(1) => \tmp_77_reg_2310[3]_i_4_n_8\,
      S(0) => \tmp_77_reg_2310[3]_i_5_n_8\
    );
\tmp_77_reg_2310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(4),
      Q => tmp_77_reg_2310(4),
      R => '0'
    );
\tmp_77_reg_2310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(5),
      Q => tmp_77_reg_2310(5),
      R => '0'
    );
\tmp_77_reg_2310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(6),
      Q => tmp_77_reg_2310(6),
      R => '0'
    );
\tmp_77_reg_2310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(7),
      Q => tmp_77_reg_2310(7),
      R => '0'
    );
\tmp_77_reg_2310_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_77_reg_2310_reg[3]_i_1_n_8\,
      CO(3) => \tmp_77_reg_2310_reg[7]_i_1_n_8\,
      CO(2) => \tmp_77_reg_2310_reg[7]_i_1_n_9\,
      CO(1) => \tmp_77_reg_2310_reg[7]_i_1_n_10\,
      CO(0) => \tmp_77_reg_2310_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988(7 downto 4),
      O(3 downto 0) => Gy_fu_1614_p2(7 downto 4),
      S(3) => \tmp_77_reg_2310[7]_i_2_n_8\,
      S(2) => \tmp_77_reg_2310[7]_i_3_n_8\,
      S(1) => \tmp_77_reg_2310[7]_i_4_n_8\,
      S(0) => \tmp_77_reg_2310[7]_i_5_n_8\
    );
\tmp_78_reg_2324[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter3_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      O => \tmp_78_reg_2324[0]_i_1_n_8\
    );
\tmp_78_reg_2324[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_78_reg_2324_reg[0]_i_3_n_11\,
      I1 => \tmp_78_reg_2324_reg[0]_i_4_n_11\,
      O => tmp_78_fu_1641_p3
    );
\tmp_78_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_78_reg_2324[0]_i_1_n_8\,
      D => tmp_78_fu_1641_p3,
      Q => \tmp_78_reg_2324_reg_n_8_[0]\,
      R => '0'
    );
\tmp_78_reg_2324_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_2317_reg[7]_i_2_n_8\,
      CO(3 downto 1) => \NLW_tmp_78_reg_2324_reg[0]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_78_reg_2324_reg[0]_i_3_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_78_reg_2324_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_78_reg_2324_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_77_reg_2310_reg[7]_i_1_n_8\,
      CO(3 downto 1) => \NLW_tmp_78_reg_2324_reg[0]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_78_reg_2324_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_78_reg_2324_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_79_reg_2214[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_79_reg_2214,
      I1 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => \^tmp_79_reg_2214_reg[0]_0\(2),
      O => \tmp_79_reg_2214[0]_i_1_n_8\
    );
\tmp_79_reg_2214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_79_reg_2214[0]_i_1_n_8\,
      Q => tmp_79_reg_2214,
      R => '0'
    );
\tmp_80_reg_1948[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CAA"
    )
        port map (
      I0 => \tmp_80_reg_1948_reg_n_8_[0]\,
      I1 => p_shl8_mid2_fu_1445_p3(3),
      I2 => exitcond_flatten_reg_1904,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => exitcond_flatten2_reg_1895,
      O => \tmp_80_reg_1948[0]_i_1_n_8\
    );
\tmp_80_reg_1948_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_80_reg_1948[0]_i_1_n_8\,
      Q => \tmp_80_reg_1948_reg_n_8_[0]\,
      R => '0'
    );
\tmp_82_reg_2465[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_cast_fu_1849_p1(0),
      I1 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(0),
      O => tmp_82_fu_1859_p2(0)
    );
\tmp_82_reg_2465[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => tmp5_cast_fu_1849_p1(0),
      I1 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(0),
      I2 => ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214,
      I3 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I4 => tmp5_cast_fu_1849_p1(1),
      O => tmp_82_fu_1859_p2(1)
    );
\tmp_82_reg_2465[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \tmp_82_reg_2465[2]_i_2_n_8\,
      I1 => tmp5_cast_fu_1849_p1(2),
      I2 => ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214,
      I3 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I4 => ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924,
      O => tmp_82_fu_1859_p2(2)
    );
\tmp_82_reg_2465[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I1 => ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214,
      I2 => tmp5_cast_fu_1849_p1(1),
      I3 => tmp5_cast_fu_1849_p1(0),
      I4 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(0),
      O => \tmp_82_reg_2465[2]_i_2_n_8\
    );
\tmp_82_reg_2465[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969696"
    )
        port map (
      I0 => \tmp_82_reg_2465[6]_i_3_n_8\,
      I1 => tmp5_cast_fu_1849_p1(3),
      I2 => ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948,
      I3 => ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924,
      I4 => ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214,
      I5 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      O => tmp_82_fu_1859_p2(3)
    );
\tmp_82_reg_2465[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF15AA15AA7F00"
    )
        port map (
      I0 => \tmp_82_reg_2465[6]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924,
      I2 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I3 => ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214,
      I4 => ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948,
      I5 => tmp5_cast_fu_1849_p1(3),
      O => tmp_82_fu_1859_p2(4)
    );
\tmp_82_reg_2465[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0117FFFFFCC00000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I1 => \tmp_82_reg_2465[6]_i_3_n_8\,
      I2 => ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948,
      I3 => tmp5_cast_fu_1849_p1(3),
      I4 => ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214,
      I5 => ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924,
      O => tmp_82_fu_1859_p2(5)
    );
\tmp_82_reg_2465[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter10_exitcond_flatten2_reg_1895,
      O => \tmp_82_reg_2465[6]_i_1_n_8\
    );
\tmp_82_reg_2465[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8C88000000000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I1 => ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924,
      I2 => \tmp_82_reg_2465[6]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948,
      I4 => tmp5_cast_fu_1849_p1(3),
      I5 => ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214,
      O => tmp_82_fu_1859_p2(6)
    );
\tmp_82_reg_2465[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEE2888"
    )
        port map (
      I0 => tmp5_cast_fu_1849_p1(2),
      I1 => ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924,
      I2 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I3 => ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214,
      I4 => \tmp_82_reg_2465[2]_i_2_n_8\,
      O => \tmp_82_reg_2465[6]_i_3_n_8\
    );
\tmp_82_reg_2465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_82_reg_2465[6]_i_1_n_8\,
      D => tmp_82_fu_1859_p2(0),
      Q => tmp_82_reg_2465(0),
      R => '0'
    );
\tmp_82_reg_2465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_82_reg_2465[6]_i_1_n_8\,
      D => tmp_82_fu_1859_p2(1),
      Q => tmp_82_reg_2465(1),
      R => '0'
    );
\tmp_82_reg_2465_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_82_reg_2465[6]_i_1_n_8\,
      D => tmp_82_fu_1859_p2(2),
      Q => tmp_82_reg_2465(2),
      R => '0'
    );
\tmp_82_reg_2465_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_82_reg_2465[6]_i_1_n_8\,
      D => tmp_82_fu_1859_p2(3),
      Q => tmp_82_reg_2465(3),
      R => '0'
    );
\tmp_82_reg_2465_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_82_reg_2465[6]_i_1_n_8\,
      D => tmp_82_fu_1859_p2(4),
      Q => tmp_82_reg_2465(4),
      R => '0'
    );
\tmp_82_reg_2465_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_82_reg_2465[6]_i_1_n_8\,
      D => tmp_82_fu_1859_p2(5),
      Q => tmp_82_reg_2465(5),
      R => '0'
    );
\tmp_82_reg_2465_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_82_reg_2465[6]_i_1_n_8\,
      D => tmp_82_fu_1859_p2(6),
      Q => tmp_82_reg_2465(6),
      R => '0'
    );
\tmp_85_reg_2476[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(9),
      O => \tmp_85_reg_2476[11]_i_2_n_8\
    );
\tmp_85_reg_2476[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(9),
      I1 => DOADO(10),
      O => \tmp_85_reg_2476[11]_i_4_n_8\
    );
\tmp_85_reg_2476[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(9),
      I1 => DOADO(9),
      O => \tmp_85_reg_2476[11]_i_5_n_8\
    );
\tmp_85_reg_2476[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(8),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(8),
      O => \tmp_85_reg_2476[11]_i_6_n_8\
    );
\tmp_85_reg_2476[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter12_exitcond_flatten2_reg_1895,
      O => \tmp_85_reg_2476[14]_i_1_n_8\
    );
\tmp_85_reg_2476[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(3),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(3),
      O => \tmp_85_reg_2476[3]_i_2_n_8\
    );
\tmp_85_reg_2476[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(2),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(2),
      O => \tmp_85_reg_2476[3]_i_3_n_8\
    );
\tmp_85_reg_2476[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(1),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(1),
      O => \tmp_85_reg_2476[3]_i_4_n_8\
    );
\tmp_85_reg_2476[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(0),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(0),
      O => \tmp_85_reg_2476[3]_i_5_n_8\
    );
\tmp_85_reg_2476[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(7),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(7),
      O => \tmp_85_reg_2476[7]_i_2_n_8\
    );
\tmp_85_reg_2476[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(6),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(6),
      O => \tmp_85_reg_2476[7]_i_3_n_8\
    );
\tmp_85_reg_2476[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(5),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(5),
      O => \tmp_85_reg_2476[7]_i_4_n_8\
    );
\tmp_85_reg_2476[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(4),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(4),
      O => \tmp_85_reg_2476[7]_i_5_n_8\
    );
\tmp_85_reg_2476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(0),
      Q => ram_reg_3(0),
      R => '0'
    );
\tmp_85_reg_2476_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(10),
      Q => ram_reg_3(10),
      R => '0'
    );
\tmp_85_reg_2476_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(11),
      Q => ram_reg_3(11),
      R => '0'
    );
\tmp_85_reg_2476_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_85_reg_2476_reg[7]_i_1_n_8\,
      CO(3) => \tmp_85_reg_2476_reg[11]_i_1_n_8\,
      CO(2) => \tmp_85_reg_2476_reg[11]_i_1_n_9\,
      CO(1) => \tmp_85_reg_2476_reg[11]_i_1_n_10\,
      CO(0) => \tmp_85_reg_2476_reg[11]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => DOADO(10),
      DI(2) => \tmp_85_reg_2476[11]_i_2_n_8\,
      DI(1) => ap_pipeline_reg_pp0_iter12_mag_reg_2342(9),
      DI(0) => DOADO(8),
      O(3 downto 0) => tmp_85_fu_1872_p2(11 downto 8),
      S(3) => ram_reg_4(0),
      S(2) => \tmp_85_reg_2476[11]_i_4_n_8\,
      S(1) => \tmp_85_reg_2476[11]_i_5_n_8\,
      S(0) => \tmp_85_reg_2476[11]_i_6_n_8\
    );
\tmp_85_reg_2476_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(12),
      Q => ram_reg_3(12),
      R => '0'
    );
\tmp_85_reg_2476_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(13),
      Q => ram_reg_3(13),
      R => '0'
    );
\tmp_85_reg_2476_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(14),
      Q => ram_reg_3(14),
      R => '0'
    );
\tmp_85_reg_2476_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_85_reg_2476_reg[11]_i_1_n_8\,
      CO(3 downto 2) => \NLW_tmp_85_reg_2476_reg[14]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_85_reg_2476_reg[14]_i_2_n_10\,
      CO(0) => \tmp_85_reg_2476_reg[14]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => DOADO(12 downto 11),
      O(3) => \NLW_tmp_85_reg_2476_reg[14]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_85_fu_1872_p2(14 downto 12),
      S(3) => '0',
      S(2 downto 0) => ram_reg_5(2 downto 0)
    );
\tmp_85_reg_2476_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(1),
      Q => ram_reg_3(1),
      R => '0'
    );
\tmp_85_reg_2476_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(2),
      Q => ram_reg_3(2),
      R => '0'
    );
\tmp_85_reg_2476_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(3),
      Q => ram_reg_3(3),
      R => '0'
    );
\tmp_85_reg_2476_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_85_reg_2476_reg[3]_i_1_n_8\,
      CO(2) => \tmp_85_reg_2476_reg[3]_i_1_n_9\,
      CO(1) => \tmp_85_reg_2476_reg[3]_i_1_n_10\,
      CO(0) => \tmp_85_reg_2476_reg[3]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => DOADO(3 downto 0),
      O(3 downto 0) => tmp_85_fu_1872_p2(3 downto 0),
      S(3) => \tmp_85_reg_2476[3]_i_2_n_8\,
      S(2) => \tmp_85_reg_2476[3]_i_3_n_8\,
      S(1) => \tmp_85_reg_2476[3]_i_4_n_8\,
      S(0) => \tmp_85_reg_2476[3]_i_5_n_8\
    );
\tmp_85_reg_2476_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(4),
      Q => ram_reg_3(4),
      R => '0'
    );
\tmp_85_reg_2476_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(5),
      Q => ram_reg_3(5),
      R => '0'
    );
\tmp_85_reg_2476_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(6),
      Q => ram_reg_3(6),
      R => '0'
    );
\tmp_85_reg_2476_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(7),
      Q => ram_reg_3(7),
      R => '0'
    );
\tmp_85_reg_2476_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_85_reg_2476_reg[3]_i_1_n_8\,
      CO(3) => \tmp_85_reg_2476_reg[7]_i_1_n_8\,
      CO(2) => \tmp_85_reg_2476_reg[7]_i_1_n_9\,
      CO(1) => \tmp_85_reg_2476_reg[7]_i_1_n_10\,
      CO(0) => \tmp_85_reg_2476_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => DOADO(7 downto 4),
      O(3 downto 0) => tmp_85_fu_1872_p2(7 downto 4),
      S(3) => \tmp_85_reg_2476[7]_i_2_n_8\,
      S(2) => \tmp_85_reg_2476[7]_i_3_n_8\,
      S(1) => \tmp_85_reg_2476[7]_i_4_n_8\,
      S(0) => \tmp_85_reg_2476[7]_i_5_n_8\
    );
\tmp_85_reg_2476_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(8),
      Q => ram_reg_3(8),
      R => '0'
    );
\tmp_85_reg_2476_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_85_reg_2476[14]_i_1_n_8\,
      D => tmp_85_fu_1872_p2(9),
      Q => ram_reg_3(9),
      R => '0'
    );
\x_mid2_reg_1931[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[1]\,
      I1 => tmp_53_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => x_mid2_fu_1403_p3(1)
    );
\x_mid2_reg_1931[1]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[1]\,
      I1 => tmp_53_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[1]_rep_i_1__1_n_8\
    );
\x_mid2_reg_1931[1]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[1]\,
      I1 => tmp_53_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[1]_rep_i_1__2_n_8\
    );
\x_mid2_reg_1931[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[2]\,
      I1 => tmp_53_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => x_mid2_fu_1403_p3(2)
    );
\x_mid2_reg_1931[2]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[2]\,
      I1 => tmp_53_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[2]_rep_i_1__1_n_8\
    );
\x_mid2_reg_1931[2]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[2]\,
      I1 => tmp_53_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[2]_rep_i_1__2_n_8\
    );
\x_mid2_reg_1931[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[3]\,
      I1 => tmp_53_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => x_mid2_fu_1403_p3(3)
    );
\x_mid2_reg_1931[3]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[3]\,
      I1 => tmp_53_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[3]_rep_i_1__1_n_8\
    );
\x_mid2_reg_1931[3]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[3]\,
      I1 => tmp_53_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[3]_rep_i_1__2_n_8\
    );
\x_mid2_reg_1931_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_1_reg_19530,
      D => x_mid2_fu_1403_p3(1),
      Q => \^tmp_79_reg_2214_reg[0]_0\(0),
      R => '0'
    );
\x_mid2_reg_1931_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_1_reg_19530,
      D => \x_mid2_reg_1931[1]_rep_i_1__1_n_8\,
      Q => \^q1_reg[7]_1\,
      R => '0'
    );
\x_mid2_reg_1931_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_1_reg_19530,
      D => \x_mid2_reg_1931[1]_rep_i_1__2_n_8\,
      Q => \^q1_reg[7]\,
      R => '0'
    );
\x_mid2_reg_1931_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_1_reg_19530,
      D => x_mid2_fu_1403_p3(2),
      Q => \^tmp_79_reg_2214_reg[0]_0\(1),
      R => '0'
    );
\x_mid2_reg_1931_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_1_reg_19530,
      D => \x_mid2_reg_1931[2]_rep_i_1__1_n_8\,
      Q => \^q1_reg[7]_3\,
      R => '0'
    );
\x_mid2_reg_1931_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_1_reg_19530,
      D => \x_mid2_reg_1931[2]_rep_i_1__2_n_8\,
      Q => \^q1_reg[6]\,
      R => '0'
    );
\x_mid2_reg_1931_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_1_reg_19530,
      D => x_mid2_fu_1403_p3(3),
      Q => \^tmp_79_reg_2214_reg[0]_0\(2),
      R => '0'
    );
\x_mid2_reg_1931_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_1_reg_19530,
      D => \x_mid2_reg_1931[3]_rep_i_1__1_n_8\,
      Q => \^q1_reg[7]_2\,
      R => '0'
    );
\x_mid2_reg_1931_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_1_reg_19530,
      D => \x_mid2_reg_1931[3]_rep_i_1__2_n_8\,
      Q => \^q1_reg[7]_0\,
      R => '0'
    );
\x_reg_903[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => exitcond_flatten_reg_1904,
      I1 => tmp_53_fu_1378_p3,
      I2 => \x_reg_903_reg_n_8_[1]\,
      O => x_1_fu_1469_p2(1)
    );
\x_reg_903[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0102"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[1]\,
      I1 => exitcond_flatten_reg_1904,
      I2 => tmp_53_fu_1378_p3,
      I3 => \x_reg_903_reg_n_8_[2]\,
      O => x_1_fu_1469_p2(2)
    );
\x_reg_903[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0006000A"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[3]\,
      I1 => \x_reg_903_reg_n_8_[2]\,
      I2 => tmp_53_fu_1378_p3,
      I3 => exitcond_flatten_reg_1904,
      I4 => \x_reg_903_reg_n_8_[1]\,
      O => x_1_fu_1469_p2(3)
    );
\x_reg_903[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000202020202020"
    )
        port map (
      I0 => i1_reg_848(1),
      I1 => i1_reg_848(0),
      I2 => \^ap_cs_fsm_reg[0]_0\(1),
      I3 => exitcond_flatten2_reg_1895,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter1_reg_n_8,
      O => x_reg_903
    );
\x_reg_903[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[3]\,
      I1 => \x_reg_903_reg_n_8_[2]\,
      I2 => tmp_53_fu_1378_p3,
      I3 => exitcond_flatten_reg_1904,
      I4 => \x_reg_903_reg_n_8_[1]\,
      O => x_1_fu_1469_p2(4)
    );
\x_reg_903_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => x_1_fu_1469_p2(1),
      Q => \x_reg_903_reg_n_8_[1]\,
      R => x_reg_903
    );
\x_reg_903_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => x_1_fu_1469_p2(2),
      Q => \x_reg_903_reg_n_8_[2]\,
      R => x_reg_903
    );
\x_reg_903_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => x_1_fu_1469_p2(3),
      Q => \x_reg_903_reg_n_8_[3]\,
      R => x_reg_903
    );
\x_reg_903_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => x_1_fu_1469_p2(4),
      Q => tmp_53_fu_1378_p3,
      R => x_reg_903
    );
\y_mid2_reg_1943[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005565AA6A"
    )
        port map (
      I0 => tmp_53_fu_1378_p3,
      I1 => y_mid2_reg_1943(0),
      I2 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I3 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => y_reg_892(0),
      I5 => exitcond_flatten_reg_1904,
      O => y_mid2_fu_1453_p3(0)
    );
\y_mid2_reg_1943[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2121211111112111"
    )
        port map (
      I0 => \y_mid2_reg_1943[1]_i_2__0_n_8\,
      I1 => exitcond_flatten_reg_1904,
      I2 => tmp_53_fu_1378_p3,
      I3 => y_reg_892(0),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I5 => y_mid2_reg_1943(0),
      O => y_mid2_fu_1453_p3(1)
    );
\y_mid2_reg_1943[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => y_mid2_reg_1943(1),
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I3 => y_reg_892(1),
      O => \y_mid2_reg_1943[1]_i_2__0_n_8\
    );
\y_mid2_reg_1943[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFBF55450040"
    )
        port map (
      I0 => exitcond_flatten_reg_1904,
      I1 => y_mid2_reg_1943(2),
      I2 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I3 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I4 => y_reg_892(2),
      I5 => \y_mid2_reg_1943[2]_i_2__0_n_8\,
      O => y_mid2_fu_1453_p3(2)
    );
\y_mid2_reg_1943[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => y_reg_892(0),
      I2 => \y_mid2_reg_1943[2]_i_3__0_n_8\,
      I3 => y_reg_892(1),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I5 => y_mid2_reg_1943(1),
      O => \y_mid2_reg_1943[2]_i_2__0_n_8\
    );
\y_mid2_reg_1943[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_53_fu_1378_p3,
      I1 => exitcond_flatten_reg_1904,
      O => \y_mid2_reg_1943[2]_i_3__0_n_8\
    );
\y_mid2_reg_1943[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070808080708"
    )
        port map (
      I0 => \y_mid2_reg_1943[3]_i_2__0_n_8\,
      I1 => tmp_53_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      I3 => y_reg_892(3),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I5 => y_mid2_reg_1943(3),
      O => y_mid2_fu_1453_p3(3)
    );
\y_mid2_reg_1943[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \y_mid2_reg_1943[3]_i_3__0_n_8\,
      I1 => y_mid2_reg_1943(1),
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I3 => y_reg_892(1),
      I4 => y_mid2_reg_1943(0),
      I5 => y_reg_892(0),
      O => \y_mid2_reg_1943[3]_i_2__0_n_8\
    );
\y_mid2_reg_1943[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => y_reg_892(2),
      I1 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I2 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I3 => y_mid2_reg_1943(2),
      I4 => exitcond_flatten_reg_1904,
      O => \y_mid2_reg_1943[3]_i_3__0_n_8\
    );
\y_mid2_reg_1943[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B0808080B08"
    )
        port map (
      I0 => \y_mid2_reg_1943[4]_i_2__0_n_8\,
      I1 => tmp_53_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      I3 => y_reg_892(4),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I5 => y_mid2_reg_1943(4),
      O => y_mid2_fu_1453_p3(4)
    );
\y_mid2_reg_1943[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788878787888888"
    )
        port map (
      I0 => \y_mid2_reg_1943[4]_i_3__0_n_8\,
      I1 => \y_mid2_reg_1943[3]_i_2__0_n_8\,
      I2 => exitcond_flatten_reg_1904,
      I3 => y_mid2_reg_1943(4),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I5 => y_reg_892(4),
      O => \y_mid2_reg_1943[4]_i_2__0_n_8\
    );
\y_mid2_reg_1943[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444044"
    )
        port map (
      I0 => exitcond_flatten_reg_1904,
      I1 => y_reg_892(3),
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I3 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I4 => y_mid2_reg_1943(3),
      O => \y_mid2_reg_1943[4]_i_3__0_n_8\
    );
\y_mid2_reg_1943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => y_mid2_fu_1453_p3(0),
      Q => y_mid2_reg_1943(0),
      R => '0'
    );
\y_mid2_reg_1943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => y_mid2_fu_1453_p3(1),
      Q => y_mid2_reg_1943(1),
      R => '0'
    );
\y_mid2_reg_1943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => y_mid2_fu_1453_p3(2),
      Q => y_mid2_reg_1943(2),
      R => '0'
    );
\y_mid2_reg_1943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => y_mid2_fu_1453_p3(3),
      Q => y_mid2_reg_1943(3),
      R => '0'
    );
\y_mid2_reg_1943_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => y_mid2_fu_1453_p3(4),
      Q => y_mid2_reg_1943(4),
      R => '0'
    );
\y_offset_cast_mid2_reg_1938[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CAA"
    )
        port map (
      I0 => \y_offset_cast_mid2_reg_1938_reg_n_8_[0]\,
      I1 => p_shl8_mid2_fu_1445_p3(3),
      I2 => exitcond_flatten_reg_1904,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => exitcond_flatten2_reg_1895,
      O => \y_offset_cast_mid2_reg_1938[0]_i_1__0_n_8\
    );
\y_offset_cast_mid2_reg_1938[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20DFDFDF202020"
    )
        port map (
      I0 => tmp_53_fu_1378_p3,
      I1 => exitcond_flatten_reg_1904,
      I2 => \y_mid2_reg_1943[3]_i_2__0_n_8\,
      I3 => y_mid2_reg_1943(3),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      I5 => y_reg_892(3),
      O => p_shl8_mid2_fu_1445_p3(3)
    );
\y_offset_cast_mid2_reg_1938[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC0CAAAAAAAA"
    )
        port map (
      I0 => \y_offset_cast_mid2_reg_1938_reg_n_8_[1]\,
      I1 => \y_offset_cast_mid2_reg_1938[1]_i_2__0_n_8\,
      I2 => tmp_53_fu_1378_p3,
      I3 => \y_mid2_reg_1943[4]_i_2__0_n_8\,
      I4 => exitcond_flatten_reg_1904,
      I5 => sum_addr_1_reg_19530,
      O => \y_offset_cast_mid2_reg_1938[1]_i_1__0_n_8\
    );
\y_offset_cast_mid2_reg_1938[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => y_mid2_reg_1943(4),
      I1 => grp_computeHistogram1_fu_987_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895_reg_n_8_[0]\,
      I3 => y_reg_892(4),
      O => \y_offset_cast_mid2_reg_1938[1]_i_2__0_n_8\
    );
\y_offset_cast_mid2_reg_1938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_offset_cast_mid2_reg_1938[0]_i_1__0_n_8\,
      Q => \y_offset_cast_mid2_reg_1938_reg_n_8_[0]\,
      R => '0'
    );
\y_offset_cast_mid2_reg_1938_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_offset_cast_mid2_reg_1938[1]_i_1__0_n_8\,
      Q => \y_offset_cast_mid2_reg_1938_reg_n_8_[1]\,
      R => '0'
    );
\y_reg_892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      D => y_mid2_reg_1943(0),
      Q => y_reg_892(0),
      R => bX_reg_881
    );
\y_reg_892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      D => y_mid2_reg_1943(1),
      Q => y_reg_892(1),
      R => bX_reg_881
    );
\y_reg_892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      D => y_mid2_reg_1943(2),
      Q => y_reg_892(2),
      R => bX_reg_881
    );
\y_reg_892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      D => y_mid2_reg_1943(3),
      Q => y_reg_892(3),
      R => bX_reg_881
    );
\y_reg_892_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten2_reg_1895,
      D => y_mid2_reg_1943(4),
      Q => y_reg_892(4),
      R => bX_reg_881
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_CONTROL_BUS_s_axi is
  port (
    ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    image0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_CONTROL_BUS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_CONTROL_BUS_s_axi is
  signal ap_start : STD_LOGIC;
  signal \^image0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_8 : STD_LOGIC;
  signal int_ap_done_i_2_n_8 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_8 : STD_LOGIC;
  signal int_auto_restart_i_1_n_8 : STD_LOGIC;
  signal int_auto_restart_reg_n_8 : STD_LOGIC;
  signal int_gie_i_1_n_8 : STD_LOGIC;
  signal int_gie_reg_n_8 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_8\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_8\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_8\ : STD_LOGIC;
  signal \int_ier_reg_n_8_[0]\ : STD_LOGIC;
  signal \int_image0[0]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[10]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[11]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[12]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[13]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[14]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[15]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[16]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[17]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[18]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[19]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[1]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[20]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[21]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[22]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[23]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[24]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[25]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[26]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[27]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[28]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[29]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[2]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[30]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[31]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[31]_i_2_n_8\ : STD_LOGIC;
  signal \int_image0[31]_i_3_n_8\ : STD_LOGIC;
  signal \int_image0[3]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[4]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[5]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[6]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[7]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[8]_i_1_n_8\ : STD_LOGIC;
  signal \int_image0[9]_i_1_n_8\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_8\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_8\ : STD_LOGIC;
  signal \int_isr_reg_n_8_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_2_n_8\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_8\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_8\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_8\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[31]_i_1__0_n_8\ : STD_LOGIC;
  signal \rdata[31]_i_2__0_n_8\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_8\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_8\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_8\ : STD_LOGIC;
  signal \rstate[0]_i_1_n_8\ : STD_LOGIC;
  signal \^s_axi_control_bus_rvalid\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \waddr_reg_n_8_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_8_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_8_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_8_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_8_[4]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_8\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_8\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_image0[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_image0[10]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_image0[11]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_image0[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_image0[13]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_image0[14]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_image0[15]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_image0[16]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_image0[17]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_image0[18]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_image0[19]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_image0[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_image0[20]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_image0[21]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_image0[22]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_image0[23]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_image0[24]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_image0[25]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_image0[26]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_image0[27]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_image0[28]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_image0[29]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_image0[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_image0[30]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_image0[31]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_image0[31]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_image0[3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_image0[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_image0[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_image0[6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_image0[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_image0[8]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_image0[9]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \offset_assign_cast_reg_1742[5]_i_4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rdata[28]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rdata[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_ARREADY_INST_0 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_AWREADY_INST_0 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_BVALID_INST_0 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_WREADY_INST_0 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair144";
begin
  image0(31 downto 0) <= \^image0\(31 downto 0);
  s_axi_CONTROL_BUS_RVALID <= \^s_axi_control_bus_rvalid\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(3),
      I1 => ap_start,
      I2 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      O => D(1)
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF00"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(4),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => int_ap_done_i_2_n_8,
      I3 => Q(3),
      I4 => int_ap_done,
      O => int_ap_done_i_1_n_8
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(0),
      I1 => ap_rst_n,
      I2 => s_axi_CONTROL_BUS_ARVALID,
      I3 => \^s_axi_control_bus_rvalid\,
      I4 => s_axi_CONTROL_BUS_ARADDR(1),
      I5 => s_axi_CONTROL_BUS_ARADDR(2),
      O => int_ap_done_i_2_n_8
    );
int_ap_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_8,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => int_auto_restart_reg_n_8,
      I1 => Q(3),
      I2 => int_ap_start3_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_8
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => \waddr_reg_n_8_[3]\,
      I2 => \int_ier[1]_i_2_n_8\,
      I3 => \waddr_reg_n_8_[2]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_8,
      Q => ap_start,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => \waddr_reg_n_8_[2]\,
      I2 => \int_ier[1]_i_2_n_8\,
      I3 => \waddr_reg_n_8_[3]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      I5 => int_auto_restart_reg_n_8,
      O => int_auto_restart_i_1_n_8
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_8,
      Q => int_auto_restart_reg_n_8,
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => \waddr_reg_n_8_[2]\,
      I2 => \int_ier[1]_i_2_n_8\,
      I3 => \waddr_reg_n_8_[3]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      I5 => int_gie_reg_n_8,
      O => int_gie_i_1_n_8
    );
int_gie_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_8,
      Q => int_gie_reg_n_8,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => \waddr_reg_n_8_[2]\,
      I2 => \int_ier[1]_i_2_n_8\,
      I3 => \waddr_reg_n_8_[3]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      I5 => \int_ier_reg_n_8_[0]\,
      O => \int_ier[0]_i_1_n_8\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => \waddr_reg_n_8_[2]\,
      I2 => \int_ier[1]_i_2_n_8\,
      I3 => \waddr_reg_n_8_[3]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_8\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_CONTROL_BUS_WVALID,
      I2 => \waddr_reg_n_8_[0]\,
      I3 => \waddr_reg_n_8_[1]\,
      I4 => wstate(0),
      I5 => \waddr_reg_n_8_[4]\,
      O => \int_ier[1]_i_2_n_8\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_8\,
      Q => \int_ier_reg_n_8_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_8\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_image0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^image0\(0),
      O => \int_image0[0]_i_1_n_8\
    );
\int_image0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^image0\(10),
      O => \int_image0[10]_i_1_n_8\
    );
\int_image0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^image0\(11),
      O => \int_image0[11]_i_1_n_8\
    );
\int_image0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^image0\(12),
      O => \int_image0[12]_i_1_n_8\
    );
\int_image0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^image0\(13),
      O => \int_image0[13]_i_1_n_8\
    );
\int_image0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^image0\(14),
      O => \int_image0[14]_i_1_n_8\
    );
\int_image0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^image0\(15),
      O => \int_image0[15]_i_1_n_8\
    );
\int_image0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^image0\(16),
      O => \int_image0[16]_i_1_n_8\
    );
\int_image0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^image0\(17),
      O => \int_image0[17]_i_1_n_8\
    );
\int_image0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^image0\(18),
      O => \int_image0[18]_i_1_n_8\
    );
\int_image0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^image0\(19),
      O => \int_image0[19]_i_1_n_8\
    );
\int_image0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^image0\(1),
      O => \int_image0[1]_i_1_n_8\
    );
\int_image0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^image0\(20),
      O => \int_image0[20]_i_1_n_8\
    );
\int_image0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^image0\(21),
      O => \int_image0[21]_i_1_n_8\
    );
\int_image0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^image0\(22),
      O => \int_image0[22]_i_1_n_8\
    );
\int_image0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^image0\(23),
      O => \int_image0[23]_i_1_n_8\
    );
\int_image0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^image0\(24),
      O => \int_image0[24]_i_1_n_8\
    );
\int_image0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^image0\(25),
      O => \int_image0[25]_i_1_n_8\
    );
\int_image0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^image0\(26),
      O => \int_image0[26]_i_1_n_8\
    );
\int_image0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^image0\(27),
      O => \int_image0[27]_i_1_n_8\
    );
\int_image0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^image0\(28),
      O => \int_image0[28]_i_1_n_8\
    );
\int_image0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^image0\(29),
      O => \int_image0[29]_i_1_n_8\
    );
\int_image0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^image0\(2),
      O => \int_image0[2]_i_1_n_8\
    );
\int_image0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^image0\(30),
      O => \int_image0[30]_i_1_n_8\
    );
\int_image0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_8_[3]\,
      I1 => \int_image0[31]_i_3_n_8\,
      I2 => \waddr_reg_n_8_[4]\,
      I3 => \waddr_reg_n_8_[2]\,
      O => \int_image0[31]_i_1_n_8\
    );
\int_image0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^image0\(31),
      O => \int_image0[31]_i_2_n_8\
    );
\int_image0[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => wstate(0),
      I1 => \waddr_reg_n_8_[1]\,
      I2 => \waddr_reg_n_8_[0]\,
      I3 => s_axi_CONTROL_BUS_WVALID,
      I4 => wstate(1),
      O => \int_image0[31]_i_3_n_8\
    );
\int_image0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^image0\(3),
      O => \int_image0[3]_i_1_n_8\
    );
\int_image0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^image0\(4),
      O => \int_image0[4]_i_1_n_8\
    );
\int_image0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^image0\(5),
      O => \int_image0[5]_i_1_n_8\
    );
\int_image0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^image0\(6),
      O => \int_image0[6]_i_1_n_8\
    );
\int_image0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^image0\(7),
      O => \int_image0[7]_i_1_n_8\
    );
\int_image0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^image0\(8),
      O => \int_image0[8]_i_1_n_8\
    );
\int_image0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^image0\(9),
      O => \int_image0[9]_i_1_n_8\
    );
\int_image0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[0]_i_1_n_8\,
      Q => \^image0\(0),
      R => ap_rst_n_inv
    );
\int_image0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[10]_i_1_n_8\,
      Q => \^image0\(10),
      R => ap_rst_n_inv
    );
\int_image0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[11]_i_1_n_8\,
      Q => \^image0\(11),
      R => ap_rst_n_inv
    );
\int_image0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[12]_i_1_n_8\,
      Q => \^image0\(12),
      R => ap_rst_n_inv
    );
\int_image0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[13]_i_1_n_8\,
      Q => \^image0\(13),
      R => ap_rst_n_inv
    );
\int_image0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[14]_i_1_n_8\,
      Q => \^image0\(14),
      R => ap_rst_n_inv
    );
\int_image0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[15]_i_1_n_8\,
      Q => \^image0\(15),
      R => ap_rst_n_inv
    );
\int_image0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[16]_i_1_n_8\,
      Q => \^image0\(16),
      R => ap_rst_n_inv
    );
\int_image0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[17]_i_1_n_8\,
      Q => \^image0\(17),
      R => ap_rst_n_inv
    );
\int_image0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[18]_i_1_n_8\,
      Q => \^image0\(18),
      R => ap_rst_n_inv
    );
\int_image0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[19]_i_1_n_8\,
      Q => \^image0\(19),
      R => ap_rst_n_inv
    );
\int_image0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[1]_i_1_n_8\,
      Q => \^image0\(1),
      R => ap_rst_n_inv
    );
\int_image0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[20]_i_1_n_8\,
      Q => \^image0\(20),
      R => ap_rst_n_inv
    );
\int_image0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[21]_i_1_n_8\,
      Q => \^image0\(21),
      R => ap_rst_n_inv
    );
\int_image0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[22]_i_1_n_8\,
      Q => \^image0\(22),
      R => ap_rst_n_inv
    );
\int_image0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[23]_i_1_n_8\,
      Q => \^image0\(23),
      R => ap_rst_n_inv
    );
\int_image0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[24]_i_1_n_8\,
      Q => \^image0\(24),
      R => ap_rst_n_inv
    );
\int_image0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[25]_i_1_n_8\,
      Q => \^image0\(25),
      R => ap_rst_n_inv
    );
\int_image0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[26]_i_1_n_8\,
      Q => \^image0\(26),
      R => ap_rst_n_inv
    );
\int_image0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[27]_i_1_n_8\,
      Q => \^image0\(27),
      R => ap_rst_n_inv
    );
\int_image0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[28]_i_1_n_8\,
      Q => \^image0\(28),
      R => ap_rst_n_inv
    );
\int_image0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[29]_i_1_n_8\,
      Q => \^image0\(29),
      R => ap_rst_n_inv
    );
\int_image0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[2]_i_1_n_8\,
      Q => \^image0\(2),
      R => ap_rst_n_inv
    );
\int_image0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[30]_i_1_n_8\,
      Q => \^image0\(30),
      R => ap_rst_n_inv
    );
\int_image0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[31]_i_2_n_8\,
      Q => \^image0\(31),
      R => ap_rst_n_inv
    );
\int_image0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[3]_i_1_n_8\,
      Q => \^image0\(3),
      R => ap_rst_n_inv
    );
\int_image0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[4]_i_1_n_8\,
      Q => \^image0\(4),
      R => ap_rst_n_inv
    );
\int_image0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[5]_i_1_n_8\,
      Q => \^image0\(5),
      R => ap_rst_n_inv
    );
\int_image0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[6]_i_1_n_8\,
      Q => \^image0\(6),
      R => ap_rst_n_inv
    );
\int_image0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[7]_i_1_n_8\,
      Q => \^image0\(7),
      R => ap_rst_n_inv
    );
\int_image0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[8]_i_1_n_8\,
      Q => \^image0\(8),
      R => ap_rst_n_inv
    );
\int_image0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_image0[31]_i_1_n_8\,
      D => \int_image0[9]_i_1_n_8\,
      Q => \^image0\(9),
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => int_isr6_out,
      I2 => Q(3),
      I3 => \int_ier_reg_n_8_[0]\,
      I4 => \int_isr_reg_n_8_[0]\,
      O => \int_isr[0]_i_1_n_8\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \waddr_reg_n_8_[2]\,
      I1 => \int_ier[1]_i_2_n_8\,
      I2 => \waddr_reg_n_8_[3]\,
      I3 => s_axi_CONTROL_BUS_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => int_isr6_out,
      I2 => Q(3),
      I3 => p_0_in,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_8\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_8\,
      Q => \int_isr_reg_n_8_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_8\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_1_in,
      I1 => \int_isr_reg_n_8_[0]\,
      I2 => int_gie_reg_n_8,
      O => interrupt
    );
\offset_assign_cast_reg_1742[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => ap_start,
      I3 => Q(0),
      I4 => Q(3),
      O => ce0
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \rdata[7]_i_2_n_8\,
      I1 => \^image0\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \rdata[0]_i_2_n_8\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \rdata[0]_i_3_n_8\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \int_isr_reg_n_8_[0]\,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(0),
      I3 => s_axi_CONTROL_BUS_ARADDR(1),
      I4 => \int_ier_reg_n_8_[0]\,
      O => \rdata[0]_i_2_n_8\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => ap_start,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(0),
      I4 => int_gie_reg_n_8,
      O => \rdata[0]_i_3_n_8\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(10),
      O => \rdata[10]_i_1_n_8\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(11),
      O => \rdata[11]_i_1_n_8\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(12),
      O => \rdata[12]_i_1_n_8\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(13),
      O => \rdata[13]_i_1_n_8\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(14),
      O => \rdata[14]_i_1_n_8\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(15),
      O => \rdata[15]_i_1_n_8\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(16),
      O => \rdata[16]_i_1_n_8\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(17),
      O => \rdata[17]_i_1_n_8\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(18),
      O => \rdata[18]_i_1_n_8\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(19),
      O => \rdata[19]_i_1_n_8\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[7]_i_2_n_8\,
      I1 => \^image0\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \rdata[1]_i_2_n_8\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CF0000A0C00000"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \rdata[1]_i_3_n_8\,
      I5 => int_ap_done,
      O => \rdata[1]_i_2_n_8\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(1),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata[1]_i_3_n_8\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(20),
      O => \rdata[20]_i_1_n_8\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(21),
      O => \rdata[21]_i_1_n_8\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(22),
      O => \rdata[22]_i_1_n_8\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(23),
      O => \rdata[23]_i_1_n_8\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(24),
      O => \rdata[24]_i_1_n_8\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(25),
      O => \rdata[25]_i_1_n_8\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(26),
      O => \rdata[26]_i_1_n_8\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(27),
      O => \rdata[27]_i_1_n_8\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(28),
      O => \rdata[28]_i_1_n_8\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(29),
      O => \rdata[29]_i_1_n_8\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80B08080"
    )
        port map (
      I0 => \^image0\(2),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => \rdata[7]_i_2_n_8\,
      I3 => ap_start,
      I4 => Q(0),
      O => rdata(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(30),
      O => \rdata[30]_i_1_n_8\
    );
\rdata[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axi_CONTROL_BUS_ARVALID,
      I2 => \^s_axi_control_bus_rvalid\,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[31]_i_1__0_n_8\
    );
\rdata[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_axi_control_bus_rvalid\,
      I1 => s_axi_CONTROL_BUS_ARVALID,
      I2 => ap_rst_n,
      O => \rdata[31]_i_2__0_n_8\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(31),
      O => \rdata[31]_i_3_n_8\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^image0\(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => \rdata[7]_i_2_n_8\,
      I3 => Q(3),
      O => rdata(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(4),
      O => \rdata[4]_i_1_n_8\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(5),
      O => \rdata[5]_i_1_n_8\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(6),
      O => \rdata[6]_i_1_n_8\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^image0\(7),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => \rdata[7]_i_2_n_8\,
      I3 => int_auto_restart_reg_n_8,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => s_axi_CONTROL_BUS_ARADDR(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(0),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      O => \rdata[7]_i_2_n_8\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(8),
      O => \rdata[8]_i_1_n_8\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => \^image0\(9),
      O => \rdata[9]_i_1_n_8\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => rdata(0),
      Q => s_axi_CONTROL_BUS_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[10]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(10),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[11]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(11),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[12]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(12),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[13]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(13),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[14]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(14),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[15]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(15),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[16]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(16),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[17]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(17),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[18]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(18),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[19]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(19),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => rdata(1),
      Q => s_axi_CONTROL_BUS_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[20]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(20),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[21]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(21),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[22]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(22),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[23]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(23),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[24]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(24),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[25]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(25),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[26]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(26),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[27]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(27),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[28]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(28),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[29]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(29),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => rdata(2),
      Q => s_axi_CONTROL_BUS_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[30]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(30),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[31]_i_3_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(31),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => rdata(3),
      Q => s_axi_CONTROL_BUS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[4]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(4),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[5]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(5),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[6]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(6),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => rdata(7),
      Q => s_axi_CONTROL_BUS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[8]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(8),
      R => \rdata[31]_i_1__0_n_8\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_8\,
      D => \rdata[9]_i_1_n_8\,
      Q => s_axi_CONTROL_BUS_RDATA(9),
      R => \rdata[31]_i_1__0_n_8\
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_RREADY,
      I1 => \^s_axi_control_bus_rvalid\,
      I2 => s_axi_CONTROL_BUS_ARVALID,
      O => \rstate[0]_i_1_n_8\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_8\,
      Q => \^s_axi_control_bus_rvalid\,
      R => ap_rst_n_inv
    );
s_axi_CONTROL_BUS_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^s_axi_control_bus_rvalid\,
      O => s_axi_CONTROL_BUS_ARREADY
    );
s_axi_CONTROL_BUS_AWREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => ap_rst_n,
      O => s_axi_CONTROL_BUS_AWREADY
    );
s_axi_CONTROL_BUS_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CONTROL_BUS_BVALID
    );
s_axi_CONTROL_BUS_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_CONTROL_BUS_WREADY
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_CONTROL_BUS_AWVALID,
      I2 => wstate(0),
      I3 => ap_rst_n,
      O => \waddr[4]_i_1__0_n_8\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[4]_i_1__0_n_8\,
      D => s_axi_CONTROL_BUS_AWADDR(0),
      Q => \waddr_reg_n_8_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[4]_i_1__0_n_8\,
      D => s_axi_CONTROL_BUS_AWADDR(1),
      Q => \waddr_reg_n_8_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[4]_i_1__0_n_8\,
      D => s_axi_CONTROL_BUS_AWADDR(2),
      Q => \waddr_reg_n_8_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[4]_i_1__0_n_8\,
      D => s_axi_CONTROL_BUS_AWADDR(3),
      Q => \waddr_reg_n_8_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \waddr[4]_i_1__0_n_8\,
      D => s_axi_CONTROL_BUS_AWADDR(4),
      Q => \waddr_reg_n_8_[4]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_AWVALID,
      I1 => wstate(0),
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => wstate(1),
      O => \wstate[0]_i_1_n_8\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3044"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_BREADY,
      I1 => wstate(1),
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => wstate(0),
      O => \wstate[1]_i_1_n_8\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_8\,
      Q => wstate(0),
      R => ap_rst_n_inv
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_8\,
      Q => wstate(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_buffer__parameterized0\ is
  port (
    m_axi_INPUT_IMAGE_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    \dout_buf_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_wide_gen.data_buf_reg[31]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[31]_0\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]_0\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]_1\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]_2\ : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_INPUT_IMAGE_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_INPUT_IMAGE_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_split : in STD_LOGIC;
    s_ready_t_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \q_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.len_cnt_reg[4]\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_buffer__parameterized0\ : entity is "hog_INPUT_IMAGE_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_buffer__parameterized0\ is
  signal \^beat_valid\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[0]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[10]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[11]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[12]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[13]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[14]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[16]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[17]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[18]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[19]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[1]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[20]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[21]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[22]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[2]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_4_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_6_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[3]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[4]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[5]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[6]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[7]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[8]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[9]_i_2_n_8\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[31]\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[31]_0\ : STD_LOGIC;
  signal \^bus_wide_gen.len_cnt_reg[0]_0\ : STD_LOGIC;
  signal \^bus_wide_gen.len_cnt_reg[0]_1\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_8\ : STD_LOGIC;
  signal \^dout_buf_reg[0]_0\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[12]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[13]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[14]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[15]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[16]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[17]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[18]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[19]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[20]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[21]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[22]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[23]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[24]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[25]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[26]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[27]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[28]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[29]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[30]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[31]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \dout_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal dout_valid_i_1_n_8 : STD_LOGIC;
  signal empty_n_i_1_n_8 : STD_LOGIC;
  signal \empty_n_i_2__0_n_8\ : STD_LOGIC;
  signal empty_n_i_3_n_8 : STD_LOGIC;
  signal empty_n_reg_n_8 : STD_LOGIC;
  signal full_n_i_1_n_8 : STD_LOGIC;
  signal \full_n_i_2__1_n_8\ : STD_LOGIC;
  signal \full_n_i_3__1_n_8\ : STD_LOGIC;
  signal \^m_axi_input_image_rready\ : STD_LOGIC;
  signal mem_reg_i_10_n_8 : STD_LOGIC;
  signal mem_reg_i_9_n_8 : STD_LOGIC;
  signal mem_reg_n_40 : STD_LOGIC;
  signal mem_reg_n_41 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \q_tmp_reg_n_8_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[10]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[11]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[12]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[13]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[14]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[15]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[23]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[24]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[25]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[26]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[27]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[28]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[29]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[30]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[31]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[7]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[8]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[9]\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_8\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_8\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_8\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_8\ : STD_LOGIC;
  signal \raddr[6]_i_1_n_8\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_8\ : STD_LOGIC;
  signal \raddr_reg_n_8_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_reg_n_8 : STD_LOGIC;
  signal \usedw[0]_i_1_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_2_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_3_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_4_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_5_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_6_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_3_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_4_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_5_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_15\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_8\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_8\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_8\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[10]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[11]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[12]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[13]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[14]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[16]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[17]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[18]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[19]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[20]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[21]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[22]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_7\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[8]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[9]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of empty_n_i_8 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair176";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of mem_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_10 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \raddr[4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \raddr[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \raddr[7]_i_2\ : label is "soft_lutpair192";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair194";
begin
  beat_valid <= \^beat_valid\;
  \bus_wide_gen.data_buf_reg[31]\ <= \^bus_wide_gen.data_buf_reg[31]\;
  \bus_wide_gen.data_buf_reg[31]_0\ <= \^bus_wide_gen.data_buf_reg[31]_0\;
  \bus_wide_gen.len_cnt_reg[0]_0\ <= \^bus_wide_gen.len_cnt_reg[0]_0\;
  \bus_wide_gen.len_cnt_reg[0]_1\ <= \^bus_wide_gen.len_cnt_reg[0]_1\;
  \dout_buf_reg[0]_0\ <= \^dout_buf_reg[0]_0\;
  m_axi_INPUT_IMAGE_RREADY <= \^m_axi_input_image_rready\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[0]\,
      I1 => s_ready_t_reg,
      I2 => Q(0),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[0]_i_2_n_8\,
      O => D(0)
    );
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[24]\,
      I1 => \dout_buf_reg_n_8_[8]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_8_[16]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_8_[0]\,
      O => \bus_wide_gen.data_buf[0]_i_2_n_8\
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[10]\,
      I1 => s_ready_t_reg,
      I2 => Q(10),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[10]_i_2_n_8\,
      O => D(10)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[18]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[26]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_8_[10]\,
      O => \bus_wide_gen.data_buf[10]_i_2_n_8\
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[11]\,
      I1 => s_ready_t_reg,
      I2 => Q(11),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[11]_i_2_n_8\,
      O => D(11)
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[19]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[27]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_8_[11]\,
      O => \bus_wide_gen.data_buf[11]_i_2_n_8\
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[12]\,
      I1 => s_ready_t_reg,
      I2 => Q(12),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[12]_i_2_n_8\,
      O => D(12)
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[20]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[28]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_8_[12]\,
      O => \bus_wide_gen.data_buf[12]_i_2_n_8\
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[13]\,
      I1 => s_ready_t_reg,
      I2 => Q(13),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[13]_i_2_n_8\,
      O => D(13)
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[21]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[29]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_8_[13]\,
      O => \bus_wide_gen.data_buf[13]_i_2_n_8\
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[14]\,
      I1 => s_ready_t_reg,
      I2 => Q(14),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[14]_i_2_n_8\,
      O => D(14)
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[22]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[30]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_8_[14]\,
      O => \bus_wide_gen.data_buf[14]_i_2_n_8\
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[15]\,
      I1 => s_ready_t_reg,
      I2 => Q(15),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[15]_i_2_n_8\,
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[23]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[31]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_8_[15]\,
      O => \bus_wide_gen.data_buf[15]_i_2_n_8\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[16]\,
      I1 => s_ready_t_reg,
      I2 => Q(16),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[16]_i_2_n_8\,
      O => D(16)
    );
\bus_wide_gen.data_buf[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[24]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[16]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[16]_i_2_n_8\
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[17]\,
      I1 => s_ready_t_reg,
      I2 => Q(17),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[17]_i_2_n_8\,
      O => D(17)
    );
\bus_wide_gen.data_buf[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[25]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[17]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[17]_i_2_n_8\
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[18]\,
      I1 => s_ready_t_reg,
      I2 => Q(18),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[18]_i_2_n_8\,
      O => D(18)
    );
\bus_wide_gen.data_buf[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[26]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[18]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[18]_i_2_n_8\
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[19]\,
      I1 => s_ready_t_reg,
      I2 => Q(19),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[19]_i_2_n_8\,
      O => D(19)
    );
\bus_wide_gen.data_buf[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[27]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[19]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[19]_i_2_n_8\
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[1]\,
      I1 => s_ready_t_reg,
      I2 => Q(1),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[1]_i_2_n_8\,
      O => D(1)
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[25]\,
      I1 => \dout_buf_reg_n_8_[9]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_8_[17]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_8_[1]\,
      O => \bus_wide_gen.data_buf[1]_i_2_n_8\
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[20]\,
      I1 => s_ready_t_reg,
      I2 => Q(20),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[20]_i_2_n_8\,
      O => D(20)
    );
\bus_wide_gen.data_buf[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[28]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[20]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[20]_i_2_n_8\
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[21]\,
      I1 => s_ready_t_reg,
      I2 => Q(21),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[21]_i_2_n_8\,
      O => D(21)
    );
\bus_wide_gen.data_buf[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[29]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[21]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[21]_i_2_n_8\
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[22]\,
      I1 => s_ready_t_reg,
      I2 => Q(22),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[22]_i_2_n_8\,
      O => D(22)
    );
\bus_wide_gen.data_buf[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[30]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[22]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[22]_i_2_n_8\
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[23]\,
      I1 => s_ready_t_reg,
      I2 => Q(23),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[23]_i_2_n_8\,
      O => D(23)
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[31]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[23]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[23]_i_2_n_8\
    );
\bus_wide_gen.data_buf[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88008B00"
    )
        port map (
      I0 => s_ready_t_reg,
      I1 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I2 => \q_reg[11]\(1),
      I3 => \dout_buf_reg_n_8_[24]\,
      I4 => \q_reg[11]\(0),
      O => D(24)
    );
\bus_wide_gen.data_buf[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88008B00"
    )
        port map (
      I0 => s_ready_t_reg,
      I1 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I2 => \q_reg[11]\(1),
      I3 => \dout_buf_reg_n_8_[25]\,
      I4 => \q_reg[11]\(0),
      O => D(25)
    );
\bus_wide_gen.data_buf[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88008B00"
    )
        port map (
      I0 => s_ready_t_reg,
      I1 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I2 => \q_reg[11]\(1),
      I3 => \dout_buf_reg_n_8_[26]\,
      I4 => \q_reg[11]\(0),
      O => D(26)
    );
\bus_wide_gen.data_buf[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88008B00"
    )
        port map (
      I0 => s_ready_t_reg,
      I1 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I2 => \q_reg[11]\(1),
      I3 => \dout_buf_reg_n_8_[27]\,
      I4 => \q_reg[11]\(0),
      O => D(27)
    );
\bus_wide_gen.data_buf[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88008B00"
    )
        port map (
      I0 => s_ready_t_reg,
      I1 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I2 => \q_reg[11]\(1),
      I3 => \dout_buf_reg_n_8_[28]\,
      I4 => \q_reg[11]\(0),
      O => D(28)
    );
\bus_wide_gen.data_buf[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88008B00"
    )
        port map (
      I0 => s_ready_t_reg,
      I1 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I2 => \q_reg[11]\(1),
      I3 => \dout_buf_reg_n_8_[29]\,
      I4 => \q_reg[11]\(0),
      O => D(29)
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[2]\,
      I1 => s_ready_t_reg,
      I2 => Q(2),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[2]_i_2_n_8\,
      O => D(2)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[26]\,
      I1 => \dout_buf_reg_n_8_[10]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_8_[18]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_8_[2]\,
      O => \bus_wide_gen.data_buf[2]_i_2_n_8\
    );
\bus_wide_gen.data_buf[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88008B00"
    )
        port map (
      I0 => s_ready_t_reg,
      I1 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I2 => \q_reg[11]\(1),
      I3 => \dout_buf_reg_n_8_[30]\,
      I4 => \q_reg[11]\(0),
      O => D(30)
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFD00FD"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_8\,
      I2 => \^beat_valid\,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      O => E(0)
    );
\bus_wide_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88008B00"
    )
        port map (
      I0 => s_ready_t_reg,
      I1 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I2 => \q_reg[11]\(1),
      I3 => \dout_buf_reg_n_8_[31]\,
      I4 => \q_reg[11]\(0),
      O => D(31)
    );
\bus_wide_gen.data_buf[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \^bus_wide_gen.data_buf_reg[31]_0\,
      O => \bus_wide_gen.data_buf[31]_i_4_n_8\
    );
\bus_wide_gen.data_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFFFFFBF"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[4]\,
      I1 => \^beat_valid\,
      I2 => burst_valid,
      I3 => \^bus_wide_gen.data_buf_reg[31]\,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I5 => rdata_ack_t,
      O => \bus_wide_gen.data_buf[31]_i_6_n_8\
    );
\bus_wide_gen.data_buf[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^bus_wide_gen.len_cnt_reg[0]_1\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(1),
      O => \^bus_wide_gen.data_buf_reg[31]_0\
    );
\bus_wide_gen.data_buf[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6EAECEEF6FAFCFE"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \^bus_wide_gen.data_buf_reg[31]_0\,
      I3 => \q_reg[11]\(1),
      I4 => \q_reg[11]\(0),
      I5 => \^beat_valid\,
      O => \^bus_wide_gen.data_buf_reg[31]\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[3]\,
      I1 => s_ready_t_reg,
      I2 => Q(3),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[3]_i_2_n_8\,
      O => D(3)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[27]\,
      I1 => \dout_buf_reg_n_8_[11]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_8_[19]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_8_[3]\,
      O => \bus_wide_gen.data_buf[3]_i_2_n_8\
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[4]\,
      I1 => s_ready_t_reg,
      I2 => Q(4),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[4]_i_2_n_8\,
      O => D(4)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[28]\,
      I1 => \dout_buf_reg_n_8_[12]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_8_[20]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_8_[4]\,
      O => \bus_wide_gen.data_buf[4]_i_2_n_8\
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[5]\,
      I1 => s_ready_t_reg,
      I2 => Q(5),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[5]_i_2_n_8\,
      O => D(5)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[29]\,
      I1 => \dout_buf_reg_n_8_[13]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_8_[21]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_8_[5]\,
      O => \bus_wide_gen.data_buf[5]_i_2_n_8\
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[6]\,
      I1 => s_ready_t_reg,
      I2 => Q(6),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[6]_i_2_n_8\,
      O => D(6)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[30]\,
      I1 => \dout_buf_reg_n_8_[14]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_8_[22]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_8_[6]\,
      O => \bus_wide_gen.data_buf[6]_i_2_n_8\
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[7]\,
      I1 => s_ready_t_reg,
      I2 => Q(7),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[7]_i_2_n_8\,
      O => D(7)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[31]\,
      I1 => \dout_buf_reg_n_8_[15]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_8_[23]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_8_[7]\,
      O => \bus_wide_gen.data_buf[7]_i_2_n_8\
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[8]\,
      I1 => s_ready_t_reg,
      I2 => Q(8),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[8]_i_2_n_8\,
      O => D(8)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[16]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[24]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_8_[8]\,
      O => \bus_wide_gen.data_buf[8]_i_2_n_8\
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[9]\,
      I1 => s_ready_t_reg,
      I2 => Q(9),
      I3 => \bus_wide_gen.data_buf[31]_i_6_n_8\,
      I4 => \bus_wide_gen.data_buf[9]_i_2_n_8\,
      O => D(9)
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_8_[17]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_8_[25]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_8_[9]\,
      O => \bus_wide_gen.data_buf[9]_i_2_n_8\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF22FFFF"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_8\,
      I2 => rdata_ack_t,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33323333"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \^bus_wide_gen.len_cnt_reg[0]_0\,
      I3 => \^bus_wide_gen.len_cnt_reg[0]_1\,
      I4 => \q_reg[11]\(0),
      O => \bus_wide_gen.len_cnt_reg[0]_2\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \^bus_wide_gen.len_cnt_reg[0]_0\,
      I3 => \^bus_wide_gen.len_cnt_reg[0]_1\,
      I4 => \q_reg[11]\(1),
      O => \bus_wide_gen.len_cnt_reg[0]\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^dout_buf_reg[0]_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[0]_i_1_n_8\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[10]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[10]_i_1_n_8\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[11]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[11]_i_1_n_8\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[12]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[12]_i_1_n_8\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[13]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[13]_i_1_n_8\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[14]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[14]_i_1_n_8\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[15]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[15]_i_1_n_8\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[16]_i_1_n_8\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[17]_i_1_n_8\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[18]_i_1_n_8\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[19]_i_1_n_8\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[1]_i_1_n_8\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[20]_i_1_n_8\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[21]_i_1_n_8\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[22]_i_1_n_8\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[23]_i_1_n_8\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[24]\,
      I1 => q_buf(24),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[24]_i_1_n_8\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[25]\,
      I1 => q_buf(25),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[25]_i_1_n_8\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[26]\,
      I1 => q_buf(26),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[26]_i_1_n_8\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[27]\,
      I1 => q_buf(27),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[27]_i_1_n_8\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[28]\,
      I1 => q_buf(28),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[28]_i_1_n_8\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[29]\,
      I1 => q_buf(29),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[29]_i_1_n_8\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[2]_i_1_n_8\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[30]\,
      I1 => q_buf(30),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[30]_i_1_n_8\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[31]\,
      I1 => q_buf(31),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[31]_i_1_n_8\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[34]_i_1_n_8\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[3]_i_1_n_8\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[4]_i_1_n_8\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[5]_i_1_n_8\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[6]_i_1_n_8\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[7]_i_1_n_8\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[8]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[8]_i_1_n_8\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[9]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[9]_i_1_n_8\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[0]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[10]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[11]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[12]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[13]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[14]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[15]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[16]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[17]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[18]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[19]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[1]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[20]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[21]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[22]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[23]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[24]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[25]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[26]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[27]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[28]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[29]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[2]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[30]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[31]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_8\,
      Q => full_n_reg_0(0),
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[3]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[4]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[5]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[6]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[7]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[8]\,
      R => \^dout_buf_reg[0]_0\
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_8\,
      Q => \dout_buf_reg_n_8_[9]\,
      R => \^dout_buf_reg[0]_0\
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => last_split,
      I2 => empty_n_reg_n_8,
      O => dout_valid_i_1_n_8
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_8,
      Q => \^beat_valid\,
      R => \^dout_buf_reg[0]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDF0FD0D0D0"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      I1 => \empty_n_i_2__0_n_8\,
      I2 => pop,
      I3 => \^m_axi_input_image_rready\,
      I4 => m_axi_INPUT_IMAGE_RVALID,
      I5 => empty_n_reg_n_8,
      O => empty_n_i_1_n_8
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(3),
      I2 => \usedw_reg__0\(2),
      I3 => empty_n_i_3_n_8,
      O => \empty_n_i_2__0_n_8\
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(4),
      O => empty_n_i_3_n_8
    );
empty_n_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(5),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I3 => \^beat_valid\,
      I4 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I5 => burst_valid,
      O => \^bus_wide_gen.len_cnt_reg[0]_1\
    );
empty_n_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(1),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(2),
      O => \^bus_wide_gen.len_cnt_reg[0]_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_8,
      Q => empty_n_reg_n_8,
      R => \^dout_buf_reg[0]_0\
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFF3F3"
    )
        port map (
      I0 => \full_n_i_2__1_n_8\,
      I1 => ap_rst_n,
      I2 => pop,
      I3 => m_axi_INPUT_IMAGE_RVALID,
      I4 => \^m_axi_input_image_rready\,
      O => full_n_i_1_n_8
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(3),
      I2 => \usedw_reg__0\(5),
      I3 => \usedw_reg__0\(2),
      I4 => \full_n_i_3__1_n_8\,
      O => \full_n_i_2__1_n_8\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(0),
      O => \full_n_i_3__1_n_8\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_8,
      Q => \^m_axi_input_image_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => m_axi_INPUT_IMAGE_RLAST(15 downto 0),
      DIBDI(15 downto 0) => m_axi_INPUT_IMAGE_RLAST(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_INPUT_IMAGE_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => m_axi_INPUT_IMAGE_RLAST(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_40,
      DOPADOP(0) => mem_reg_n_41,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_input_image_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_INPUT_IMAGE_RVALID,
      WEBWE(2) => m_axi_INPUT_IMAGE_RVALID,
      WEBWE(1) => m_axi_INPUT_IMAGE_RVALID,
      WEBWE(0) => m_axi_INPUT_IMAGE_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => mem_reg_i_9_n_8,
      I1 => \raddr_reg_n_8_[6]\,
      I2 => pop,
      I3 => \raddr_reg_n_8_[7]\,
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_8_[2]\,
      I1 => \raddr_reg_n_8_[1]\,
      I2 => \raddr_reg_n_8_[0]\,
      I3 => \raddr_reg_n_8_[3]\,
      I4 => \raddr_reg_n_8_[4]\,
      O => mem_reg_i_10_n_8
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mem_reg_i_9_n_8,
      I1 => pop,
      I2 => \raddr_reg_n_8_[6]\,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \raddr_reg_n_8_[5]\,
      I1 => mem_reg_i_10_n_8,
      I2 => pop,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \raddr_reg_n_8_[2]\,
      I1 => \raddr_reg_n_8_[1]\,
      I2 => \raddr_reg_n_8_[0]\,
      I3 => \raddr_reg_n_8_[3]\,
      I4 => pop,
      I5 => \raddr_reg_n_8_[4]\,
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \raddr_reg_n_8_[0]\,
      I1 => \raddr_reg_n_8_[1]\,
      I2 => \raddr_reg_n_8_[2]\,
      I3 => pop,
      I4 => \raddr_reg_n_8_[3]\,
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \raddr_reg_n_8_[1]\,
      I1 => \raddr_reg_n_8_[0]\,
      I2 => pop,
      I3 => \raddr_reg_n_8_[2]\,
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \raddr_reg_n_8_[0]\,
      I1 => pop,
      I2 => \raddr_reg_n_8_[1]\,
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \raddr_reg_n_8_[0]\,
      I1 => pop,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \raddr_reg_n_8_[5]\,
      I1 => \raddr_reg_n_8_[4]\,
      I2 => \raddr_reg_n_8_[3]\,
      I3 => \raddr_reg_n_8_[0]\,
      I4 => \raddr_reg_n_8_[1]\,
      I5 => \raddr_reg_n_8_[2]\,
      O => mem_reg_i_9_n_8
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(0),
      Q => \q_tmp_reg_n_8_[0]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(10),
      Q => \q_tmp_reg_n_8_[10]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(11),
      Q => \q_tmp_reg_n_8_[11]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(12),
      Q => \q_tmp_reg_n_8_[12]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(13),
      Q => \q_tmp_reg_n_8_[13]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(14),
      Q => \q_tmp_reg_n_8_[14]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(15),
      Q => \q_tmp_reg_n_8_[15]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(16),
      Q => \q_tmp_reg_n_8_[16]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(17),
      Q => \q_tmp_reg_n_8_[17]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(18),
      Q => \q_tmp_reg_n_8_[18]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(19),
      Q => \q_tmp_reg_n_8_[19]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(1),
      Q => \q_tmp_reg_n_8_[1]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(20),
      Q => \q_tmp_reg_n_8_[20]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(21),
      Q => \q_tmp_reg_n_8_[21]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(22),
      Q => \q_tmp_reg_n_8_[22]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(23),
      Q => \q_tmp_reg_n_8_[23]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(24),
      Q => \q_tmp_reg_n_8_[24]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(25),
      Q => \q_tmp_reg_n_8_[25]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(26),
      Q => \q_tmp_reg_n_8_[26]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(27),
      Q => \q_tmp_reg_n_8_[27]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(28),
      Q => \q_tmp_reg_n_8_[28]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(29),
      Q => \q_tmp_reg_n_8_[29]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(2),
      Q => \q_tmp_reg_n_8_[2]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(30),
      Q => \q_tmp_reg_n_8_[30]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(31),
      Q => \q_tmp_reg_n_8_[31]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(32),
      Q => \q_tmp_reg_n_8_[34]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(3),
      Q => \q_tmp_reg_n_8_[3]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(4),
      Q => \q_tmp_reg_n_8_[4]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(5),
      Q => \q_tmp_reg_n_8_[5]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(6),
      Q => \q_tmp_reg_n_8_[6]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(7),
      Q => \q_tmp_reg_n_8_[7]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(8),
      Q => \q_tmp_reg_n_8_[8]\,
      R => \^dout_buf_reg[0]_0\
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_IMAGE_RLAST(9),
      Q => \q_tmp_reg_n_8_[9]\,
      R => \^dout_buf_reg[0]_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \raddr_reg_n_8_[0]\,
      I1 => \raddr_reg_n_8_[1]\,
      O => \raddr[1]_i_1_n_8\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \raddr_reg_n_8_[2]\,
      I1 => \raddr_reg_n_8_[1]\,
      I2 => \raddr_reg_n_8_[0]\,
      O => \raddr[2]_i_1_n_8\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \raddr_reg_n_8_[3]\,
      I1 => \raddr_reg_n_8_[0]\,
      I2 => \raddr_reg_n_8_[1]\,
      I3 => \raddr_reg_n_8_[2]\,
      O => \raddr[3]_i_1_n_8\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_8_[4]\,
      I1 => \raddr_reg_n_8_[2]\,
      I2 => \raddr_reg_n_8_[1]\,
      I3 => \raddr_reg_n_8_[0]\,
      I4 => \raddr_reg_n_8_[3]\,
      O => \raddr[4]_i_1_n_8\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \raddr_reg_n_8_[6]\,
      I1 => mem_reg_i_9_n_8,
      O => \raddr[6]_i_1_n_8\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => empty_n_reg_n_8,
      I1 => last_split,
      I2 => \^beat_valid\,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \raddr_reg_n_8_[7]\,
      I1 => mem_reg_i_9_n_8,
      I2 => \raddr_reg_n_8_[6]\,
      O => \raddr[7]_i_2_n_8\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => \raddr_reg_n_8_[0]\,
      R => \^dout_buf_reg[0]_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_8\,
      Q => \raddr_reg_n_8_[1]\,
      R => \^dout_buf_reg[0]_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1_n_8\,
      Q => \raddr_reg_n_8_[2]\,
      R => \^dout_buf_reg[0]_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_8\,
      Q => \raddr_reg_n_8_[3]\,
      R => \^dout_buf_reg[0]_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_8\,
      Q => \raddr_reg_n_8_[4]\,
      R => \^dout_buf_reg[0]_0\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_8_[5]\,
      R => \^dout_buf_reg[0]_0\
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1_n_8\,
      Q => \raddr_reg_n_8_[6]\,
      R => \^dout_buf_reg[0]_0\
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_8\,
      Q => \raddr_reg_n_8_[7]\,
      R => \^dout_buf_reg[0]_0\
    );
show_ahead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009000"
    )
        port map (
      I0 => pop,
      I1 => \usedw_reg__0\(0),
      I2 => \^m_axi_input_image_rready\,
      I3 => m_axi_INPUT_IMAGE_RVALID,
      I4 => \empty_n_i_2__0_n_8\,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_8,
      R => \^dout_buf_reg[0]_0\
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1_n_8\
    );
\usedw[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      O => \usedw[4]_i_2_n_8\
    );
\usedw[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3_n_8\
    );
\usedw[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4_n_8\
    );
\usedw[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5_n_8\
    );
\usedw[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => pop,
      I2 => \^m_axi_input_image_rready\,
      I3 => m_axi_INPUT_IMAGE_RVALID,
      O => \usedw[4]_i_6_n_8\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => m_axi_INPUT_IMAGE_RVALID,
      I2 => \^m_axi_input_image_rready\,
      O => \usedw[7]_i_1_n_8\
    );
\usedw[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_3_n_8\
    );
\usedw[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_4_n_8\
    );
\usedw[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_5_n_8\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw[0]_i_1_n_8\,
      Q => \usedw_reg__0\(0),
      R => \^dout_buf_reg[0]_0\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[4]_i_1_n_15\,
      Q => \usedw_reg__0\(1),
      R => \^dout_buf_reg[0]_0\
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[4]_i_1_n_14\,
      Q => \usedw_reg__0\(2),
      R => \^dout_buf_reg[0]_0\
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[4]_i_1_n_13\,
      Q => \usedw_reg__0\(3),
      R => \^dout_buf_reg[0]_0\
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[4]_i_1_n_12\,
      Q => \usedw_reg__0\(4),
      R => \^dout_buf_reg[0]_0\
    );
\usedw_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1_n_8\,
      CO(2) => \usedw_reg[4]_i_1_n_9\,
      CO(1) => \usedw_reg[4]_i_1_n_10\,
      CO(0) => \usedw_reg[4]_i_1_n_11\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => \usedw[4]_i_2_n_8\,
      O(3) => \usedw_reg[4]_i_1_n_12\,
      O(2) => \usedw_reg[4]_i_1_n_13\,
      O(1) => \usedw_reg[4]_i_1_n_14\,
      O(0) => \usedw_reg[4]_i_1_n_15\,
      S(3) => \usedw[4]_i_3_n_8\,
      S(2) => \usedw[4]_i_4_n_8\,
      S(1) => \usedw[4]_i_5_n_8\,
      S(0) => \usedw[4]_i_6_n_8\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[7]_i_2_n_15\,
      Q => \usedw_reg__0\(5),
      R => \^dout_buf_reg[0]_0\
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[7]_i_2_n_14\,
      Q => \usedw_reg__0\(6),
      R => \^dout_buf_reg[0]_0\
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[7]_i_2_n_13\,
      Q => \usedw_reg__0\(7),
      R => \^dout_buf_reg[0]_0\
    );
\usedw_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1_n_8\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2_n_10\,
      CO(0) => \usedw_reg[7]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2_n_13\,
      O(1) => \usedw_reg[7]_i_2_n_14\,
      O(0) => \usedw_reg[7]_i_2_n_15\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3_n_8\,
      S(1) => \usedw[7]_i_4_n_8\,
      S(0) => \usedw[7]_i_5_n_8\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_8\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_8\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_8\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_8\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_8\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_8\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_8\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_8\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_8\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_input_image_rready\,
      I1 => m_axi_INPUT_IMAGE_RVALID,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_8\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_8\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_8\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_8\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_8\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_8\,
      Q => waddr(0),
      R => \^dout_buf_reg[0]_0\
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_8\,
      Q => waddr(1),
      R => \^dout_buf_reg[0]_0\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_8\,
      Q => waddr(2),
      R => \^dout_buf_reg[0]_0\
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_8\,
      Q => waddr(3),
      R => \^dout_buf_reg[0]_0\
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_8\,
      Q => waddr(4),
      R => \^dout_buf_reg[0]_0\
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_8\,
      Q => waddr(5),
      R => \^dout_buf_reg[0]_0\
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_8\,
      Q => waddr(6),
      R => \^dout_buf_reg[0]_0\
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_8\,
      Q => waddr(7),
      R => \^dout_buf_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    last_split : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : out STD_LOGIC;
    \sect_addr_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.araddr_buf_reg[31]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    next_loop : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    \pout_reg[2]_0\ : out STD_LOGIC;
    invalid_len_event_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_burst_ready : out STD_LOGIC;
    \sect_cnt_reg[0]\ : out STD_LOGIC;
    rreq_handling_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[5]\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC;
    \sect_end_buf_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_1\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.len_cnt_reg[2]\ : in STD_LOGIC;
    fifo_rreq_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    m_axi_INPUT_IMAGE_ARVALID : in STD_LOGIC;
    m_axi_INPUT_IMAGE_ARREADY : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^burst_valid\ : STD_LOGIC;
  signal \^could_multi_bursts.araddr_buf_reg[31]\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3_n_8\ : STD_LOGIC;
  signal data_vld_i_1_n_8 : STD_LOGIC;
  signal data_vld_reg_n_8 : STD_LOGIC;
  signal empty_n_i_2_n_8 : STD_LOGIC;
  signal \empty_n_i_3__0_n_8\ : STD_LOGIC;
  signal empty_n_i_4_n_8 : STD_LOGIC;
  signal empty_n_i_7_n_8 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal full_n_i_1_n_8 : STD_LOGIC;
  signal full_n_i_2_n_8 : STD_LOGIC;
  signal full_n_i_3_n_8 : STD_LOGIC;
  signal full_n_i_4_n_8 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^last_split\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_8\ : STD_LOGIC;
  signal \^next_loop\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1_n_8\ : STD_LOGIC;
  signal \pout_reg_n_8_[0]\ : STD_LOGIC;
  signal \pout_reg_n_8_[1]\ : STD_LOGIC;
  signal \pout_reg_n_8_[2]\ : STD_LOGIC;
  signal \q_reg_n_8_[0]\ : STD_LOGIC;
  signal \q_reg_n_8_[1]\ : STD_LOGIC;
  signal \q_reg_n_8_[2]\ : STD_LOGIC;
  signal \q_reg_n_8_[3]\ : STD_LOGIC;
  signal \^rreq_handling_reg\ : STD_LOGIC;
  signal tail_split : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_burst_info : STD_LOGIC_VECTOR ( 11 downto 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of full_n_i_4 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of invalid_len_event_i_2 : label is "soft_lutpair196";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1__0\ : label is "soft_lutpair203";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1\ : label is "soft_lutpair203";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1__0\ : label is "soft_lutpair201";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \pout[2]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair197";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  burst_valid <= \^burst_valid\;
  \could_multi_bursts.araddr_buf_reg[31]\ <= \^could_multi_bursts.araddr_buf_reg[31]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  last_split <= \^last_split\;
  next_loop <= \^next_loop\;
  rreq_handling_reg <= \^rreq_handling_reg\;
\bus_wide_gen.data_buf[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEEFFAE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[2]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I4 => \^q\(1),
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => empty_n_i_2_n_8,
      I1 => \^last_split\,
      I2 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[7]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002F80104"
    )
        port map (
      I0 => tail_split(1),
      I1 => tail_split(0),
      I2 => empty_n_i_2_n_8,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I5 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \^last_split\
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => m_axi_INPUT_IMAGE_ARVALID,
      I1 => m_axi_INPUT_IMAGE_ARREADY,
      I2 => \^fifo_burst_ready\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      O => \^next_loop\
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      O => \^could_multi_bursts.araddr_buf_reg[31]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_8\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_8\,
      I2 => \sect_len_buf_reg[9]_0\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_8\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_8\,
      I2 => \sect_len_buf_reg[9]_0\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_8\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_8\,
      I2 => \sect_len_buf_reg[9]_0\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_8\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_8\,
      I2 => \sect_len_buf_reg[9]_0\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(7),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      I3 => \sect_len_buf_reg[9]_0\(8),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      I5 => \sect_len_buf_reg[9]_0\(9),
      O => \could_multi_bursts.arlen_buf[3]_i_2_n_8\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      I3 => \sect_len_buf_reg[9]_0\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I5 => \sect_len_buf_reg[9]_0\(6),
      O => \could_multi_bursts.arlen_buf[3]_i_3_n_8\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rreq_handling_reg\,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFF0"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_8\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_8\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => rreq_handling_reg_1,
      I4 => \^next_loop\,
      O => \could_multi_bursts.sect_handling_reg\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => full_n_i_4_n_8,
      I4 => \^next_loop\,
      I5 => data_vld_reg_n_8,
      O => data_vld_i_1_n_8
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_8,
      Q => data_vld_reg_n_8,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => empty_n_i_2_n_8,
      I1 => \empty_n_i_3__0_n_8\,
      I2 => empty_n_i_4_n_8,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => \^burst_valid\,
      O => pop0
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[5]\,
      I1 => empty_n_i_7_n_8,
      I2 => \q_reg_n_8_[0]\,
      I3 => \bus_wide_gen.len_cnt_reg[3]\(0),
      I4 => \q_reg_n_8_[1]\,
      I5 => \bus_wide_gen.len_cnt_reg[3]\(1),
      O => empty_n_i_2_n_8
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FFFF"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_8\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_8\,
      I2 => \^next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => rreq_handling_reg_1,
      O => \^rreq_handling_reg\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555559"
    )
        port map (
      I0 => tail_split(1),
      I1 => \^q\(1),
      I2 => \bus_wide_gen.len_cnt_reg[5]\,
      I3 => \bus_wide_gen.len_cnt_reg[1]\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I5 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      O => \empty_n_i_3__0_n_8\
    );
empty_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA5555AAA6"
    )
        port map (
      I0 => tail_split(0),
      I1 => \^q\(0),
      I2 => \bus_wide_gen.len_cnt_reg[5]\,
      I3 => \bus_wide_gen.len_cnt_reg[1]\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I5 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      O => empty_n_i_4_n_8
    );
empty_n_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \q_reg_n_8_[3]\,
      I1 => \bus_wide_gen.len_cnt_reg[3]\(3),
      I2 => \q_reg_n_8_[2]\,
      I3 => \bus_wide_gen.len_cnt_reg[3]\(2),
      O => empty_n_i_7_n_8
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_8,
      Q => \^burst_valid\,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FFFF"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => full_n_i_2_n_8,
      I2 => full_n_i_3_n_8,
      I3 => \^fifo_burst_ready\,
      I4 => ap_rst_n,
      I5 => full_n_i_4_n_8,
      O => full_n_i_1_n_8
    );
full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_8_[0]\,
      I1 => \pout_reg_n_8_[1]\,
      O => full_n_i_2_n_8
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => pop0,
      I1 => \^next_loop\,
      I2 => data_vld_reg_n_8,
      O => full_n_i_3_n_8
    );
full_n_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => pop0,
      O => full_n_i_4_n_8
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_8,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
invalid_len_event_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => \^rreq_handling_reg\,
      I2 => \end_addr_buf_reg[31]\(0),
      O => invalid_len_event_reg
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_8\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(10),
      Q => \mem_reg[4][10]_srl5_n_8\
    );
\mem_reg[4][10]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^could_multi_bursts.araddr_buf_reg[31]\,
      I1 => \sect_addr_buf_reg[1]\(0),
      O => tmp_burst_info(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(11),
      Q => \mem_reg[4][11]_srl5_n_8\
    );
\mem_reg[4][11]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(1),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      I2 => O(0),
      O => tmp_burst_info(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_8\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_8\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_8\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(8),
      Q => \mem_reg[4][8]_srl5_n_8\
    );
\mem_reg[4][8]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_8\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_8\,
      I2 => \sect_end_buf_reg[0]\,
      O => tmp_burst_info(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(9),
      Q => \mem_reg[4][9]_srl5_n_8\
    );
\mem_reg[4][9]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_8\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_8\,
      I2 => \sect_end_buf_reg[1]\,
      O => tmp_burst_info(9)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D728D728D728D720"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => pop0,
      I2 => \^next_loop\,
      I3 => \pout_reg_n_8_[0]\,
      I4 => \pout_reg_n_8_[1]\,
      I5 => \pout_reg_n_8_[2]\,
      O => \pout[0]_i_1__0_n_8\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFF72008DFF72000"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => pop0,
      I2 => \^next_loop\,
      I3 => \pout_reg_n_8_[0]\,
      I4 => \pout_reg_n_8_[1]\,
      I5 => \pout_reg_n_8_[2]\,
      O => \pout[1]_i_1_n_8\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFF720000000"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => pop0,
      I2 => \^next_loop\,
      I3 => \pout_reg_n_8_[0]\,
      I4 => \pout_reg_n_8_[1]\,
      I5 => \pout_reg_n_8_[2]\,
      O => \pout[2]_i_1_n_8\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(0),
      I1 => \^rreq_handling_reg\,
      I2 => rreq_handling_reg_1,
      I3 => fifo_rreq_valid,
      I4 => invalid_len_event,
      O => \pout_reg[2]_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_8\,
      Q => \pout_reg_n_8_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_8\,
      Q => \pout_reg_n_8_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_8\,
      Q => \pout_reg_n_8_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_8\,
      Q => \q_reg_n_8_[0]\,
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_8\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_8\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_8\,
      Q => \q_reg_n_8_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_8\,
      Q => \q_reg_n_8_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_8\,
      Q => \q_reg_n_8_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_8\,
      Q => tail_split(0),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_8\,
      Q => tail_split(1),
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => invalid_len_event,
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \^rreq_handling_reg\,
      O => rreq_handling_reg_0
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => CO(0),
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[0]\(0)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      O => E(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55557775"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => rreq_handling_reg_1,
      I2 => fifo_rreq_valid_buf_reg,
      I3 => fifo_rreq_valid,
      I4 => invalid_len_event,
      O => \sect_cnt_reg[0]\
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(0),
      I4 => \end_addr_buf_reg[11]\(0),
      I5 => \beat_len_buf_reg[9]\(0),
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(1),
      I4 => \beat_len_buf_reg[9]\(1),
      I5 => \start_addr_buf_reg[11]\(1),
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(2),
      I4 => \end_addr_buf_reg[11]\(2),
      I5 => \beat_len_buf_reg[9]\(2),
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(3),
      I4 => \beat_len_buf_reg[9]\(3),
      I5 => \start_addr_buf_reg[11]\(3),
      O => \sect_len_buf_reg[3]_0\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(4),
      I4 => \end_addr_buf_reg[11]\(4),
      I5 => \beat_len_buf_reg[9]\(4),
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(5),
      I4 => \beat_len_buf_reg[9]\(5),
      I5 => \start_addr_buf_reg[11]\(5),
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(6),
      I4 => \end_addr_buf_reg[11]\(6),
      I5 => \beat_len_buf_reg[9]\(6),
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(7),
      I4 => \beat_len_buf_reg[9]\(7),
      I5 => \start_addr_buf_reg[11]\(7),
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(8),
      I4 => \end_addr_buf_reg[11]\(8),
      I5 => \beat_len_buf_reg[9]\(8),
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(9),
      I4 => \end_addr_buf_reg[11]\(9),
      I5 => \beat_len_buf_reg[9]\(9),
      O => \sect_len_buf_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized3\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    \q0_reg[7]_1\ : out STD_LOGIC;
    p_0_in_1 : out STD_LOGIC;
    p_0_in_2 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    p_0_in_3 : out STD_LOGIC;
    p_0_in_4 : out STD_LOGIC;
    p_0_in_5 : out STD_LOGIC;
    p_0_in_6 : out STD_LOGIC;
    p_0_in_7 : out STD_LOGIC;
    p_0_in_8 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_1033_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INPUT_IMAGE_addr_reg_1645_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_reg_863_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_22_in : out STD_LOGIC;
    p_0_in_9 : out STD_LOGIC;
    p_0_in_10 : out STD_LOGIC;
    p_0_in_11 : out STD_LOGIC;
    p_0_in_12 : out STD_LOGIC;
    p_0_in_13 : out STD_LOGIC;
    p_0_in_14 : out STD_LOGIC;
    p_0_in_15 : out STD_LOGIC;
    p_0_in_16 : out STD_LOGIC;
    p_0_in_17 : out STD_LOGIC;
    INPUT_IMAGE_ARREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INPUT_IMAGE_addr_1_reg_1717_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten8_reg_897_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_in : out STD_LOGIC;
    p_0_in_18 : out STD_LOGIC;
    p_0_in_19 : out STD_LOGIC;
    p_0_in_20 : out STD_LOGIC;
    p_0_in_21 : out STD_LOGIC;
    p_0_in_22 : out STD_LOGIC;
    p_0_in_23 : out STD_LOGIC;
    p_0_in_24 : out STD_LOGIC;
    \q0_reg[7]_2\ : out STD_LOGIC;
    p_0_in_25 : out STD_LOGIC;
    p_0_in_26 : out STD_LOGIC;
    p_0_in_27 : out STD_LOGIC;
    p_0_in_28 : out STD_LOGIC;
    p_0_in_29 : out STD_LOGIC;
    p_0_in_30 : out STD_LOGIC;
    p_0_in_31 : out STD_LOGIC;
    p_0_in_32 : out STD_LOGIC;
    \q1_reg[0]\ : out STD_LOGIC;
    \q1_reg[0]_0\ : out STD_LOGIC;
    \q1_reg[0]_1\ : out STD_LOGIC;
    \q1_reg[0]_2\ : out STD_LOGIC;
    \q1_reg[0]_3\ : out STD_LOGIC;
    \q1_reg[0]_4\ : out STD_LOGIC;
    \q1_reg[0]_5\ : out STD_LOGIC;
    \q1_reg[0]_6\ : out STD_LOGIC;
    \q1_reg[0]_7\ : out STD_LOGIC;
    \q1_reg[0]_8\ : out STD_LOGIC;
    \q1_reg[0]_9\ : out STD_LOGIC;
    \q1_reg[0]_10\ : out STD_LOGIC;
    \q1_reg[0]_11\ : out STD_LOGIC;
    \q1_reg[0]_12\ : out STD_LOGIC;
    \q1_reg[0]_13\ : out STD_LOGIC;
    \q1_reg[0]_14\ : out STD_LOGIC;
    \q1_reg[0]_15\ : out STD_LOGIC;
    \q1_reg[0]_16\ : out STD_LOGIC;
    \q1_reg[0]_17\ : out STD_LOGIC;
    \q1_reg[0]_18\ : out STD_LOGIC;
    \q1_reg[0]_19\ : out STD_LOGIC;
    \q1_reg[0]_20\ : out STD_LOGIC;
    \q1_reg[0]_21\ : out STD_LOGIC;
    \q1_reg[0]_22\ : out STD_LOGIC;
    \q1_reg[0]_23\ : out STD_LOGIC;
    \q1_reg[0]_24\ : out STD_LOGIC;
    \q1_reg[0]_25\ : out STD_LOGIC;
    \q1_reg[0]_26\ : out STD_LOGIC;
    \q1_reg[0]_27\ : out STD_LOGIC;
    \q1_reg[0]_28\ : out STD_LOGIC;
    \q1_reg[0]_29\ : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC;
    \q1_reg[0]_30\ : out STD_LOGIC;
    \tmp_50_reg_1728_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter23_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter23_reg : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \q0_reg[0]_2\ : out STD_LOGIC;
    \q0_reg[0]_3\ : out STD_LOGIC;
    \tmp_45_reg_1651_reg[0]\ : out STD_LOGIC;
    \indvar_flatten_reg_863_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next_reg_1592_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_reg_886_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_reg_886_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_mid2_reg_1597_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \indvar_flatten8_reg_897_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next9_reg_1669_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_reg_920_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_reg_920_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_mid2_reg_1674_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    \start_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \align_len_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid_buf_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_rreq_valid_buf_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    invalid_len_event_reg_0 : out STD_LOGIC;
    fifo_rreq_valid_buf_reg_1 : out STD_LOGIC;
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter23_reg_0 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter23_reg_0 : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter22 : in STD_LOGIC;
    exitcond_flatten_fu_1081_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter22 : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588 : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588 : in STD_LOGIC;
    \exitcond_flatten_reg_1588_reg[0]\ : in STD_LOGIC;
    \tmp_45_reg_1651_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    ap_reg_ioackin_INPUT_IMAGE_ARREADY : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    exitcond_flatten1_fu_1257_p2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665 : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665 : in STD_LOGIC;
    \exitcond_flatten1_reg_1665_reg[0]\ : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_50_reg_1728_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter15 : in STD_LOGIC;
    image_buffer0_9_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_13_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_15_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_3_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_5_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_7_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_11_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_14_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_12_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_10_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_8_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_4_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_6_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_2_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_1_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_16_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_9_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_13_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_15_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_3_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_5_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_7_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_11_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_14_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_12_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_10_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_8_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_4_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_6_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_2_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_1_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_16_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_49_reg_1723_reg[7]\ : in STD_LOGIC;
    \tmp_49_reg_1723_reg[3]\ : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    image_buffer1_0_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_1640_reg[6]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_1592_reg[1]\ : in STD_LOGIC;
    \indvar_flatten_next9_reg_1669_reg[1]\ : in STD_LOGIC;
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \start_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    invalid_len_event : in STD_LOGIC;
    fifo_rreq_valid_buf_reg_2 : in STD_LOGIC;
    rreq_handling_reg : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    \end_addr_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rreq_handling_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rreq_handling_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized3\ : entity is "hog_INPUT_IMAGE_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized3\ is
  signal \^input_image_arready\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_8\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \data_vld_i_1__0_n_8\ : STD_LOGIC;
  signal data_vld_reg_n_8 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal full_n_i_1_n_8 : STD_LOGIC;
  signal \full_n_i_2__0_n_8\ : STD_LOGIC;
  signal \full_n_i_3__0_n_8\ : STD_LOGIC;
  signal \full_n_i_4__0_n_8\ : STD_LOGIC;
  signal full_n_i_5_n_8 : STD_LOGIC;
  signal \^invalid_len_event_reg\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \loop[5].remd_tmp[6][5]_i_3__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][5]_i_3_n_8\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_8\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_0_in_0\ : STD_LOGIC;
  signal \^p_0_in_1\ : STD_LOGIC;
  signal \^p_0_in_10\ : STD_LOGIC;
  signal \^p_0_in_11\ : STD_LOGIC;
  signal \^p_0_in_12\ : STD_LOGIC;
  signal \^p_0_in_13\ : STD_LOGIC;
  signal \^p_0_in_14\ : STD_LOGIC;
  signal \^p_0_in_15\ : STD_LOGIC;
  signal \^p_0_in_16\ : STD_LOGIC;
  signal \^p_0_in_17\ : STD_LOGIC;
  signal \^p_0_in_18\ : STD_LOGIC;
  signal \^p_0_in_19\ : STD_LOGIC;
  signal \^p_0_in_2\ : STD_LOGIC;
  signal \^p_0_in_20\ : STD_LOGIC;
  signal \^p_0_in_21\ : STD_LOGIC;
  signal \^p_0_in_22\ : STD_LOGIC;
  signal \^p_0_in_23\ : STD_LOGIC;
  signal \^p_0_in_24\ : STD_LOGIC;
  signal \^p_0_in_25\ : STD_LOGIC;
  signal \^p_0_in_26\ : STD_LOGIC;
  signal \^p_0_in_27\ : STD_LOGIC;
  signal \^p_0_in_28\ : STD_LOGIC;
  signal \^p_0_in_29\ : STD_LOGIC;
  signal \^p_0_in_3\ : STD_LOGIC;
  signal \^p_0_in_30\ : STD_LOGIC;
  signal \^p_0_in_31\ : STD_LOGIC;
  signal \^p_0_in_32\ : STD_LOGIC;
  signal \^p_0_in_4\ : STD_LOGIC;
  signal \^p_0_in_5\ : STD_LOGIC;
  signal \^p_0_in_6\ : STD_LOGIC;
  signal \^p_0_in_7\ : STD_LOGIC;
  signal \^p_0_in_8\ : STD_LOGIC;
  signal \^p_0_in_9\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1_n_8\ : STD_LOGIC;
  signal \pout_reg_n_8_[0]\ : STD_LOGIC;
  signal \pout_reg_n_8_[1]\ : STD_LOGIC;
  signal \pout_reg_n_8_[2]\ : STD_LOGIC;
  signal \^q0_reg[0]\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_7__31_n_8\ : STD_LOGIC;
  signal \sect_cnt[0]_i_3_n_8\ : STD_LOGIC;
  signal \sect_cnt[0]_i_4_n_8\ : STD_LOGIC;
  signal \sect_cnt[0]_i_5_n_8\ : STD_LOGIC;
  signal \sect_cnt[0]_i_6_n_8\ : STD_LOGIC;
  signal \sect_cnt[12]_i_2_n_8\ : STD_LOGIC;
  signal \sect_cnt[12]_i_3_n_8\ : STD_LOGIC;
  signal \sect_cnt[12]_i_4_n_8\ : STD_LOGIC;
  signal \sect_cnt[12]_i_5_n_8\ : STD_LOGIC;
  signal \sect_cnt[16]_i_2_n_8\ : STD_LOGIC;
  signal \sect_cnt[16]_i_3_n_8\ : STD_LOGIC;
  signal \sect_cnt[16]_i_4_n_8\ : STD_LOGIC;
  signal \sect_cnt[16]_i_5_n_8\ : STD_LOGIC;
  signal \sect_cnt[4]_i_2_n_8\ : STD_LOGIC;
  signal \sect_cnt[4]_i_3_n_8\ : STD_LOGIC;
  signal \sect_cnt[4]_i_4_n_8\ : STD_LOGIC;
  signal \sect_cnt[4]_i_5_n_8\ : STD_LOGIC;
  signal \sect_cnt[8]_i_2_n_8\ : STD_LOGIC;
  signal \sect_cnt[8]_i_3_n_8\ : STD_LOGIC;
  signal \sect_cnt[8]_i_4_n_8\ : STD_LOGIC;
  signal \sect_cnt[8]_i_5_n_8\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \start_addr_buf[31]_i_2_n_8\ : STD_LOGIC;
  signal \NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INPUT_IMAGE_addr_reg_1645[31]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter23_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_1 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter23_i_1 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \i4_reg_909[4]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \i4_reg_909[4]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \i_reg_875[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \i_reg_875[4]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \indvar1_mid2_reg_1674[5]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \indvar1_reg_920[5]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \indvar1_reg_920[5]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \indvar_flatten_next9_reg_1669[9]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_1592[9]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \indvar_mid2_reg_1597[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \indvar_reg_886[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \indvar_reg_886[5]_i_2\ : label is "soft_lutpair213";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\hog_INPUT_IMAGE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \p_sum2_cast_mid2_v_v_2_reg_1712[31]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \q0[7]_i_3__15\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_2 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \reg_1033[7]_i_1\ : label is "soft_lutpair219";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \start_addr[31]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tmp_45_reg_1651[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \tmp_49_reg_1723[9]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \tmp_reg_1640[9]_i_1\ : label is "soft_lutpair219";
begin
  INPUT_IMAGE_ARREADY <= \^input_image_arready\;
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  invalid_len_event_reg(33 downto 0) <= \^invalid_len_event_reg\(33 downto 0);
  p_0_in <= \^p_0_in\;
  p_0_in_0 <= \^p_0_in_0\;
  p_0_in_1 <= \^p_0_in_1\;
  p_0_in_10 <= \^p_0_in_10\;
  p_0_in_11 <= \^p_0_in_11\;
  p_0_in_12 <= \^p_0_in_12\;
  p_0_in_13 <= \^p_0_in_13\;
  p_0_in_14 <= \^p_0_in_14\;
  p_0_in_15 <= \^p_0_in_15\;
  p_0_in_16 <= \^p_0_in_16\;
  p_0_in_17 <= \^p_0_in_17\;
  p_0_in_18 <= \^p_0_in_18\;
  p_0_in_19 <= \^p_0_in_19\;
  p_0_in_2 <= \^p_0_in_2\;
  p_0_in_20 <= \^p_0_in_20\;
  p_0_in_21 <= \^p_0_in_21\;
  p_0_in_22 <= \^p_0_in_22\;
  p_0_in_23 <= \^p_0_in_23\;
  p_0_in_24 <= \^p_0_in_24\;
  p_0_in_25 <= \^p_0_in_25\;
  p_0_in_26 <= \^p_0_in_26\;
  p_0_in_27 <= \^p_0_in_27\;
  p_0_in_28 <= \^p_0_in_28\;
  p_0_in_29 <= \^p_0_in_29\;
  p_0_in_3 <= \^p_0_in_3\;
  p_0_in_30 <= \^p_0_in_30\;
  p_0_in_31 <= \^p_0_in_31\;
  p_0_in_32 <= \^p_0_in_32\;
  p_0_in_4 <= \^p_0_in_4\;
  p_0_in_5 <= \^p_0_in_5\;
  p_0_in_6 <= \^p_0_in_6\;
  p_0_in_7 <= \^p_0_in_7\;
  p_0_in_8 <= \^p_0_in_8\;
  p_0_in_9 <= \^p_0_in_9\;
  \q0_reg[0]\ <= \^q0_reg[0]\;
\INPUT_IMAGE_addr_reg_1645[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588,
      I1 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      O => \INPUT_IMAGE_addr_reg_1645_reg[0]\(0)
    );
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(33),
      O => S(0)
    );
\align_len[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(32),
      O => \align_len_reg[4]\(0)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFEFEAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(0),
      I1 => \^ap_cs_fsm_reg[3]\,
      I2 => ap_enable_reg_pp0_iter22,
      I3 => \ap_CS_fsm[3]_i_2__1_n_8\,
      I4 => exitcond_flatten_fu_1081_p2,
      I5 => \ap_CS_fsm_reg[5]_0\(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm[3]_i_2__1_n_8\
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800AA00080008"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(1),
      I1 => exitcond_flatten_fu_1081_p2,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I4 => ap_enable_reg_pp0_iter22,
      I5 => ap_enable_reg_pp0_iter23_reg_0,
      O => D(1)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => ap_enable_reg_pp1_iter22,
      I2 => \^ap_cs_fsm_reg[5]\,
      I3 => \ap_CS_fsm[5]_i_2_n_8\,
      I4 => exitcond_flatten1_fu_1257_p2,
      I5 => \ap_CS_fsm_reg[5]_0\(3),
      O => D(2)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_enable_reg_pp1_iter1,
      O => \ap_CS_fsm[5]_i_2_n_8\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800AA0008"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => exitcond_flatten1_fu_1257_p2,
      I2 => ap_enable_reg_pp1_iter1_reg_0,
      I3 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      I4 => ap_enable_reg_pp1_iter23_reg_0,
      I5 => ap_enable_reg_pp1_iter22,
      O => D(3)
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD00000FFF00000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(1),
      I1 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_CS_fsm_reg[5]_0\(0),
      I4 => ap_rst_n,
      I5 => \indvar_flatten_next_reg_1592_reg[1]\,
      O => ap_enable_reg_pp0_iter0_reg
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02DF0202"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(1),
      I1 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I2 => \indvar_flatten_next_reg_1592_reg[1]\,
      I3 => \ap_CS_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_enable_reg_pp0_iter23_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter22,
      I1 => ap_enable_reg_pp0_iter23_reg_0,
      I2 => ap_rst_n,
      I3 => \ap_CS_fsm_reg[5]_0\(0),
      I4 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      O => ap_enable_reg_pp0_iter23_reg
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD00000FFF00000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \ap_CS_fsm_reg[5]_0\(2),
      I4 => ap_rst_n,
      I5 => \indvar_flatten_next9_reg_1669_reg[1]\,
      O => ap_enable_reg_pp1_iter0_reg
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02DF0202"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      I2 => \indvar_flatten_next9_reg_1669_reg[1]\,
      I3 => \ap_CS_fsm_reg[5]_0\(2),
      I4 => ap_enable_reg_pp1_iter1,
      O => ap_enable_reg_pp1_iter1_reg
    );
ap_enable_reg_pp1_iter23_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter22,
      I1 => ap_enable_reg_pp1_iter23_reg_0,
      I2 => ap_rst_n,
      I3 => \ap_CS_fsm_reg[5]_0\(2),
      I4 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      O => ap_enable_reg_pp1_iter23_reg
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => \full_n_i_4__0_n_8\,
      I4 => push,
      I5 => data_vld_reg_n_8,
      O => \data_vld_i_1__0_n_8\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_8\,
      Q => data_vld_reg_n_8,
      R => ap_rst_n_0
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFBFBF"
    )
        port map (
      I0 => invalid_len_event,
      I1 => \^fifo_rreq_valid\,
      I2 => rreq_handling_reg,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => \end_addr_buf_reg[31]\(0),
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_8,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_0
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAACACA"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg_2,
      I2 => rreq_handling_reg,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => \end_addr_buf_reg[31]\(0),
      O => fifo_rreq_valid_buf_reg_1
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FFFF"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \full_n_i_2__0_n_8\,
      I2 => \full_n_i_3__0_n_8\,
      I3 => \^input_image_arready\,
      I4 => ap_rst_n,
      I5 => \full_n_i_4__0_n_8\,
      O => full_n_i_1_n_8
    );
\full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_8_[0]\,
      I1 => \pout_reg_n_8_[1]\,
      O => \full_n_i_2__0_n_8\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFF7FFF7FF"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_8,
      I2 => full_n_i_5_n_8,
      I3 => rreq_handling_reg,
      I4 => \could_multi_bursts.sect_handling_reg\,
      I5 => \end_addr_buf_reg[31]\(0),
      O => \full_n_i_3__0_n_8\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA8AAA8AAA"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => invalid_len_event,
      I2 => \^fifo_rreq_valid\,
      I3 => rreq_handling_reg,
      I4 => \could_multi_bursts.sect_handling_reg\,
      I5 => \end_addr_buf_reg[31]\(0),
      O => \full_n_i_4__0_n_8\
    );
full_n_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => invalid_len_event,
      I1 => \^fifo_rreq_valid\,
      O => full_n_i_5_n_8
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_8,
      Q => \^input_image_arready\,
      R => '0'
    );
\i4_reg_909[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => \exitcond_flatten1_reg_1665_reg[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \ap_CS_fsm_reg[5]_0\(3),
      I3 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      I4 => \ap_CS_fsm_reg[5]_0\(2),
      O => \indvar_flatten8_reg_897_reg[0]_0\(0)
    );
\i4_reg_909[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exitcond_flatten1_reg_1665_reg[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \ap_CS_fsm_reg[5]_0\(3),
      I3 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      O => \indvar_flatten8_reg_897_reg[0]\(0)
    );
\i_reg_875[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => \exitcond_flatten_reg_1588_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm_reg[5]_0\(1),
      I3 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I4 => \ap_CS_fsm_reg[5]_0\(0),
      O => \indvar_flatten_reg_863_reg[0]_0\(0)
    );
\i_reg_875[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exitcond_flatten_reg_1588_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm_reg[5]_0\(1),
      I3 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      O => \indvar_flatten_reg_863_reg[0]\(0)
    );
\indvar1_mid2_reg_1674[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      I2 => \indvar_flatten_next9_reg_1669_reg[1]\,
      O => \indvar1_mid2_reg_1674_reg[0]\(0)
    );
\indvar1_reg_920[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0D0F0F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      I2 => \ap_CS_fsm_reg[5]_0\(2),
      I3 => \indvar_flatten_next9_reg_1669_reg[1]\,
      I4 => ap_enable_reg_pp1_iter0,
      O => \indvar1_reg_920_reg[0]_0\(0)
    );
\indvar1_reg_920[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \indvar_flatten_next9_reg_1669_reg[1]\,
      O => \indvar1_reg_920_reg[0]\(0)
    );
\indvar_flatten_next9_reg_1669[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      I2 => ap_enable_reg_pp1_iter0,
      O => \indvar_flatten_next9_reg_1669_reg[0]\(0)
    );
\indvar_flatten_next_reg_1592[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(1),
      I1 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I2 => ap_enable_reg_pp0_iter0,
      O => \indvar_flatten_next_reg_1592_reg[0]\(0)
    );
\indvar_mid2_reg_1597[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(1),
      I1 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I2 => \indvar_flatten_next_reg_1592_reg[1]\,
      O => \indvar_mid2_reg_1597_reg[0]\(0)
    );
\indvar_reg_886[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0D0F0F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(1),
      I1 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I2 => \ap_CS_fsm_reg[5]_0\(0),
      I3 => \indvar_flatten_next_reg_1592_reg[1]\,
      I4 => ap_enable_reg_pp0_iter0,
      O => \indvar_reg_886_reg[0]_0\(0)
    );
\indvar_reg_886[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(1),
      I1 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \indvar_flatten_next_reg_1592_reg[1]\,
      O => \indvar_reg_886_reg[0]\(0)
    );
invalid_len_event_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF101F00001010"
    )
        port map (
      I0 => \^invalid_len_event_reg\(32),
      I1 => \^invalid_len_event_reg\(33),
      I2 => \^fifo_rreq_valid\,
      I3 => fifo_rreq_valid_buf_reg_2,
      I4 => rreq_handling_reg_0,
      I5 => invalid_len_event,
      O => invalid_len_event_reg_0
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(19),
      I1 => sect_cnt_reg(19),
      I2 => \end_addr_buf_reg[31]_0\(18),
      I3 => sect_cnt_reg(18),
      O => fifo_rreq_valid_buf_reg_0(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(17),
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(16),
      I3 => \end_addr_buf_reg[31]_0\(16),
      I4 => sect_cnt_reg(15),
      I5 => \end_addr_buf_reg[31]_0\(15),
      O => fifo_rreq_valid_buf_reg_0(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(12),
      I1 => \end_addr_buf_reg[31]_0\(12),
      I2 => sect_cnt_reg(13),
      I3 => \end_addr_buf_reg[31]_0\(13),
      I4 => \end_addr_buf_reg[31]_0\(14),
      I5 => sect_cnt_reg(14),
      O => fifo_rreq_valid_buf_reg_0(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(11),
      I1 => sect_cnt_reg(11),
      I2 => sect_cnt_reg(9),
      I3 => \end_addr_buf_reg[31]_0\(9),
      I4 => sect_cnt_reg(10),
      I5 => \end_addr_buf_reg[31]_0\(10),
      O => fifo_rreq_valid_buf_reg(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => \end_addr_buf_reg[31]_0\(7),
      I2 => sect_cnt_reg(6),
      I3 => \end_addr_buf_reg[31]_0\(6),
      I4 => \end_addr_buf_reg[31]_0\(8),
      I5 => sect_cnt_reg(8),
      O => fifo_rreq_valid_buf_reg(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(5),
      I1 => sect_cnt_reg(5),
      I2 => sect_cnt_reg(3),
      I3 => \end_addr_buf_reg[31]_0\(3),
      I4 => sect_cnt_reg(4),
      I5 => \end_addr_buf_reg[31]_0\(4),
      O => fifo_rreq_valid_buf_reg(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(1),
      I1 => sect_cnt_reg(1),
      I2 => sect_cnt_reg(2),
      I3 => \end_addr_buf_reg[31]_0\(2),
      I4 => sect_cnt_reg(0),
      I5 => \end_addr_buf_reg[31]_0\(0),
      O => fifo_rreq_valid_buf_reg(0)
    );
\loop[5].remd_tmp[6][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(1),
      I1 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      O => p_22_in
    );
\loop[5].remd_tmp[6][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(3),
      I1 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      O => p_19_in
    );
\loop[5].remd_tmp[6][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => \tmp_45_reg_1651_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter15,
      I2 => \^input_image_arready\,
      I3 => ap_reg_ioackin_INPUT_IMAGE_ARREADY,
      I4 => \state_reg[0]\(0),
      I5 => ap_enable_reg_pp0_iter22,
      O => \loop[5].remd_tmp[6][5]_i_3_n_8\
    );
\loop[5].remd_tmp[6][5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => \tmp_50_reg_1728_reg[0]_0\,
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \^input_image_arready\,
      I3 => ap_reg_ioackin_INPUT_IMAGE_ARREADY,
      I4 => \state_reg[0]\(0),
      I5 => ap_enable_reg_pp1_iter22,
      O => \loop[5].remd_tmp[6][5]_i_3__0_n_8\
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[4][0]_srl5_n_8\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[4][10]_srl5_n_8\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[4][11]_srl5_n_8\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[4][12]_srl5_n_8\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[4][13]_srl5_n_8\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[4][14]_srl5_n_8\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[4][15]_srl5_n_8\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[4][16]_srl5_n_8\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[4][17]_srl5_n_8\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[4][18]_srl5_n_8\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[4][19]_srl5_n_8\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[4][1]_srl5_n_8\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[4][20]_srl5_n_8\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[4][21]_srl5_n_8\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[4][22]_srl5_n_8\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[4][23]_srl5_n_8\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[4][24]_srl5_n_8\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[4][25]_srl5_n_8\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[4][26]_srl5_n_8\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[4][27]_srl5_n_8\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[4][28]_srl5_n_8\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[4][29]_srl5_n_8\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[4][2]_srl5_n_8\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[4][30]_srl5_n_8\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[4][31]_srl5_n_8\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][33]_srl5_n_8\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][37]_srl5_n_8\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[4][3]_srl5_n_8\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[4][4]_srl5_n_8\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[4][5]_srl5_n_8\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[4][6]_srl5_n_8\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[4][7]_srl5_n_8\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[4][8]_srl5_n_8\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[4][9]_srl5_n_8\
    );
\p_sum2_cast_mid2_v_v_2_reg_1712[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665,
      I1 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      O => \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0]\(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0FFFFF00E0000"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => push,
      I3 => rreq_handling_reg_1,
      I4 => data_vld_reg_n_8,
      I5 => \pout_reg_n_8_[0]\,
      O => \pout[0]_i_1_n_8\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFD80027FFD8000"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => rreq_handling_reg_1,
      I2 => push,
      I3 => \pout_reg_n_8_[0]\,
      I4 => \pout_reg_n_8_[1]\,
      I5 => \pout_reg_n_8_[2]\,
      O => \pout[1]_i_1_n_8\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFD80000000"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => rreq_handling_reg_1,
      I2 => push,
      I3 => \pout_reg_n_8_[0]\,
      I4 => \pout_reg_n_8_[1]\,
      I5 => \pout_reg_n_8_[2]\,
      O => \pout[2]_i_1_n_8\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_8\,
      Q => \pout_reg_n_8_[0]\,
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_8\,
      Q => \pout_reg_n_8_[1]\,
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_8\,
      Q => \pout_reg_n_8_[2]\,
      R => ap_rst_n_0
    );
\q0[7]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I1 => ap_enable_reg_pp0_iter23_reg_0,
      O => \^ap_cs_fsm_reg[3]\
    );
\q0[7]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      O => \q0_reg[7]_2\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(0),
      R => ap_rst_n_0
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(10),
      R => ap_rst_n_0
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(11),
      R => ap_rst_n_0
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(12),
      R => ap_rst_n_0
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(13),
      R => ap_rst_n_0
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(14),
      R => ap_rst_n_0
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(15),
      R => ap_rst_n_0
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(16),
      R => ap_rst_n_0
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(17),
      R => ap_rst_n_0
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(18),
      R => ap_rst_n_0
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(19),
      R => ap_rst_n_0
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(1),
      R => ap_rst_n_0
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(20),
      R => ap_rst_n_0
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(21),
      R => ap_rst_n_0
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(22),
      R => ap_rst_n_0
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(23),
      R => ap_rst_n_0
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(24),
      R => ap_rst_n_0
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(25),
      R => ap_rst_n_0
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(26),
      R => ap_rst_n_0
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(27),
      R => ap_rst_n_0
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(28),
      R => ap_rst_n_0
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(29),
      R => ap_rst_n_0
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(2),
      R => ap_rst_n_0
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(30),
      R => ap_rst_n_0
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][31]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(31),
      R => ap_rst_n_0
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][33]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(32),
      R => ap_rst_n_0
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][37]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(33),
      R => ap_rst_n_0
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(3),
      R => ap_rst_n_0
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(4),
      R => ap_rst_n_0
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(5),
      R => ap_rst_n_0
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(6),
      R => ap_rst_n_0
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(7),
      R => ap_rst_n_0
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(8),
      R => ap_rst_n_0
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_8\,
      Q => \^invalid_len_event_reg\(9),
      R => ap_rst_n_0
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter23_reg_0,
      I2 => Q(1),
      I3 => \^p_0_in\,
      O => \q0_reg[7]\
    );
\ram_reg_0_15_0_0_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter23_reg_0,
      I2 => Q(1),
      I3 => \^p_0_in_0\,
      O => \q0_reg[7]_0\
    );
\ram_reg_0_15_0_0_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[5]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg_0,
      I2 => \tmp_s_reg_1732_reg[5]\(1),
      I3 => \^p_0_in_1\,
      O => \q0_reg[7]_1\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      O => \^ap_cs_fsm_reg[5]\
    );
ram_reg_0_31_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_2\,
      I1 => image_buffer0_9_address0(0),
      O => \q1_reg[0]\
    );
\ram_reg_0_31_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_11\,
      I1 => image_buffer0_13_address0(0),
      O => \q1_reg[0]_0\
    );
\ram_reg_0_31_0_0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_10\,
      I1 => image_buffer0_15_address0(0),
      O => \q1_reg[0]_1\
    );
\ram_reg_0_31_0_0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_17\,
      I1 => image_buffer0_4_address0(0),
      O => \q1_reg[0]_10\
    );
\ram_reg_0_31_0_0_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_16\,
      I1 => image_buffer0_6_address0(0),
      O => \q1_reg[0]_11\
    );
\ram_reg_0_31_0_0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_6\,
      I1 => image_buffer0_2_address0(0),
      O => \q1_reg[0]_12\
    );
\ram_reg_0_31_0_0_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_8\,
      I1 => image_buffer0_1_address0(0),
      O => \q1_reg[0]_13\
    );
\ram_reg_0_31_0_0_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_9\,
      I1 => image_buffer0_16_address0(0),
      O => \q1_reg[0]_14\
    );
\ram_reg_0_31_0_0_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_21\,
      I1 => image_buffer1_9_address0(0),
      O => \q1_reg[0]_15\
    );
\ram_reg_0_31_0_0_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_23\,
      I1 => image_buffer1_13_address0(0),
      O => \q1_reg[0]_16\
    );
\ram_reg_0_31_0_0_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_24\,
      I1 => image_buffer1_15_address0(0),
      O => \q1_reg[0]_17\
    );
\ram_reg_0_31_0_0_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_18\,
      I1 => image_buffer1_3_address0(0),
      O => \q1_reg[0]_18\
    );
\ram_reg_0_31_0_0_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_19\,
      I1 => image_buffer1_5_address0(0),
      O => \q1_reg[0]_19\
    );
\ram_reg_0_31_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_7\,
      I1 => image_buffer0_3_address0(0),
      O => \q1_reg[0]_2\
    );
\ram_reg_0_31_0_0_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_20\,
      I1 => image_buffer1_7_address0(0),
      O => \q1_reg[0]_20\
    );
\ram_reg_0_31_0_0_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_22\,
      I1 => image_buffer1_11_address0(0),
      O => \q1_reg[0]_21\
    );
\ram_reg_0_31_0_0_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_26\,
      I1 => image_buffer1_14_address0(0),
      O => \q1_reg[0]_22\
    );
\ram_reg_0_31_0_0_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_27\,
      I1 => image_buffer1_12_address0(0),
      O => \q1_reg[0]_23\
    );
\ram_reg_0_31_0_0_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_28\,
      I1 => image_buffer1_10_address0(0),
      O => \q1_reg[0]_24\
    );
\ram_reg_0_31_0_0_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_29\,
      I1 => image_buffer1_8_address0(0),
      O => \q1_reg[0]_25\
    );
\ram_reg_0_31_0_0_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_31\,
      I1 => image_buffer1_4_address0(0),
      O => \q1_reg[0]_26\
    );
\ram_reg_0_31_0_0_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_30\,
      I1 => image_buffer1_6_address0(0),
      O => \q1_reg[0]_27\
    );
\ram_reg_0_31_0_0_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_32\,
      I1 => image_buffer1_2_address0(0),
      O => \q1_reg[0]_28\
    );
\ram_reg_0_31_0_0_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[0]\,
      I1 => image_buffer1_1_address0(0),
      O => \q1_reg[0]_29\
    );
\ram_reg_0_31_0_0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_13\,
      I1 => image_buffer0_5_address0(0),
      O => \q1_reg[0]_3\
    );
\ram_reg_0_31_0_0_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_25\,
      I1 => image_buffer1_16_address0(0),
      O => \q1_reg[0]_30\
    );
\ram_reg_0_31_0_0_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter23_reg_0,
      O => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^p_0_in_0\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter23_reg_0,
      O => \q0_reg[0]_1\
    );
\ram_reg_0_31_0_0_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^p_0_in_1\,
      I1 => \tmp_s_reg_1732_reg[5]\(1),
      I2 => ap_enable_reg_pp1_iter23_reg_0,
      O => \q0_reg[0]_2\
    );
\ram_reg_0_31_0_0_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I1 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I4 => \ram_reg_0_31_0_0_i_7__31_n_8\,
      I5 => image_buffer1_0_address0(0),
      O => \q0_reg[0]_3\
    );
\ram_reg_0_31_0_0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_12\,
      I1 => image_buffer0_7_address0(0),
      O => \q1_reg[0]_4\
    );
\ram_reg_0_31_0_0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_5\,
      I1 => image_buffer0_11_address0(0),
      O => \q1_reg[0]_5\
    );
\ram_reg_0_31_0_0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_14\,
      I1 => image_buffer0_14_address0(0),
      O => \q1_reg[0]_6\
    );
\ram_reg_0_31_0_0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_15\,
      I1 => image_buffer0_12_address0(0),
      O => \q1_reg[0]_7\
    );
\ram_reg_0_31_0_0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_4\,
      I1 => image_buffer0_10_address0(0),
      O => \q1_reg[0]_8\
    );
\ram_reg_0_31_0_0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in_3\,
      I1 => image_buffer0_8_address0(0),
      O => \q1_reg[0]_9\
    );
\ram_reg_0_31_0_0_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I5 => \^ap_cs_fsm_reg[3]\,
      O => \^p_0_in_0\
    );
\ram_reg_0_31_0_0_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC800000000"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I5 => \^ap_cs_fsm_reg[5]\,
      O => \^p_0_in_1\
    );
ram_reg_0_31_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      O => \^p_0_in_2\
    );
\ram_reg_0_31_0_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      O => \^p_0_in_3\
    );
\ram_reg_0_31_0_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      O => \^p_0_in_4\
    );
\ram_reg_0_31_0_0_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      O => \^p_0_in_12\
    );
\ram_reg_0_31_0_0_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      O => \^p_0_in_13\
    );
\ram_reg_0_31_0_0_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      O => \^p_0_in_14\
    );
\ram_reg_0_31_0_0_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      O => \^p_0_in_15\
    );
\ram_reg_0_31_0_0_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      O => \^p_0_in_16\
    );
\ram_reg_0_31_0_0_i_7__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      O => \^p_0_in_17\
    );
\ram_reg_0_31_0_0_i_7__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      O => \^p_0_in_18\
    );
\ram_reg_0_31_0_0_i_7__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      O => \^p_0_in_19\
    );
\ram_reg_0_31_0_0_i_7__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      O => \^p_0_in_20\
    );
\ram_reg_0_31_0_0_i_7__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      O => \^p_0_in_21\
    );
\ram_reg_0_31_0_0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      O => \^p_0_in_5\
    );
\ram_reg_0_31_0_0_i_7__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      O => \^p_0_in_22\
    );
\ram_reg_0_31_0_0_i_7__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      O => \^p_0_in_23\
    );
\ram_reg_0_31_0_0_i_7__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      O => \^p_0_in_24\
    );
\ram_reg_0_31_0_0_i_7__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      O => \^p_0_in_25\
    );
\ram_reg_0_31_0_0_i_7__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      O => \^p_0_in_26\
    );
\ram_reg_0_31_0_0_i_7__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      O => \^p_0_in_27\
    );
\ram_reg_0_31_0_0_i_7__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      O => \^p_0_in_28\
    );
\ram_reg_0_31_0_0_i_7__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      O => \^p_0_in_29\
    );
\ram_reg_0_31_0_0_i_7__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      O => \^p_0_in_30\
    );
\ram_reg_0_31_0_0_i_7__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      O => \^p_0_in_31\
    );
\ram_reg_0_31_0_0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      O => \^p_0_in_6\
    );
\ram_reg_0_31_0_0_i_7__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      O => \^p_0_in_32\
    );
\ram_reg_0_31_0_0_i_7__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      O => \ram_reg_0_31_0_0_i_7__31_n_8\
    );
\ram_reg_0_31_0_0_i_7__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I4 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I5 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      O => \^q0_reg[0]\
    );
\ram_reg_0_31_0_0_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      O => \^p_0_in_7\
    );
\ram_reg_0_31_0_0_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      O => \^p_0_in_8\
    );
\ram_reg_0_31_0_0_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      O => \^p_0_in\
    );
\ram_reg_0_31_0_0_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I5 => \^ap_cs_fsm_reg[3]\,
      O => \^p_0_in_9\
    );
\ram_reg_0_31_0_0_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      O => \^p_0_in_10\
    );
\ram_reg_0_31_0_0_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      I2 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      I3 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      I4 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      I5 => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      O => \^p_0_in_11\
    );
\reg_1033[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I1 => ap_enable_reg_pp0_iter22,
      I2 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      I3 => ap_enable_reg_pp1_iter22,
      O => \reg_1033_reg[0]\
    );
\sect_cnt[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(3),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(3),
      O => \sect_cnt[0]_i_3_n_8\
    );
\sect_cnt[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(2),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(2),
      O => \sect_cnt[0]_i_4_n_8\
    );
\sect_cnt[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(1),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(1),
      O => \sect_cnt[0]_i_5_n_8\
    );
\sect_cnt[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \start_addr_reg[31]\(0),
      I1 => sect_cnt_reg(0),
      I2 => \start_addr_buf[31]_i_2_n_8\,
      O => \sect_cnt[0]_i_6_n_8\
    );
\sect_cnt[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(15),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(15),
      O => \sect_cnt[12]_i_2_n_8\
    );
\sect_cnt[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(14),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(14),
      O => \sect_cnt[12]_i_3_n_8\
    );
\sect_cnt[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(13),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(13),
      O => \sect_cnt[12]_i_4_n_8\
    );
\sect_cnt[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(12),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(12),
      O => \sect_cnt[12]_i_5_n_8\
    );
\sect_cnt[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(19),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(19),
      O => \sect_cnt[16]_i_2_n_8\
    );
\sect_cnt[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(18),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(18),
      O => \sect_cnt[16]_i_3_n_8\
    );
\sect_cnt[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(17),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(17),
      O => \sect_cnt[16]_i_4_n_8\
    );
\sect_cnt[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(16),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(16),
      O => \sect_cnt[16]_i_5_n_8\
    );
\sect_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(7),
      O => \sect_cnt[4]_i_2_n_8\
    );
\sect_cnt[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(6),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(6),
      O => \sect_cnt[4]_i_3_n_8\
    );
\sect_cnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(5),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(5),
      O => \sect_cnt[4]_i_4_n_8\
    );
\sect_cnt[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(4),
      O => \sect_cnt[4]_i_5_n_8\
    );
\sect_cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(11),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(11),
      O => \sect_cnt[8]_i_2_n_8\
    );
\sect_cnt[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(10),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(10),
      O => \sect_cnt[8]_i_3_n_8\
    );
\sect_cnt[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(9),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(9),
      O => \sect_cnt[8]_i_4_n_8\
    );
\sect_cnt[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt_reg(8),
      I1 => \start_addr_buf[31]_i_2_n_8\,
      I2 => \start_addr_reg[31]\(8),
      O => \sect_cnt[8]_i_5_n_8\
    );
\sect_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[0]_i_2_n_8\,
      CO(2) => \sect_cnt_reg[0]_i_2_n_9\,
      CO(1) => \sect_cnt_reg[0]_i_2_n_10\,
      CO(0) => \sect_cnt_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_buf[31]_i_2_n_8\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \sect_cnt[0]_i_3_n_8\,
      S(2) => \sect_cnt[0]_i_4_n_8\,
      S(1) => \sect_cnt[0]_i_5_n_8\,
      S(0) => \sect_cnt[0]_i_6_n_8\
    );
\sect_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_1_n_8\,
      CO(3) => \sect_cnt_reg[12]_i_1_n_8\,
      CO(2) => \sect_cnt_reg[12]_i_1_n_9\,
      CO(1) => \sect_cnt_reg[12]_i_1_n_10\,
      CO(0) => \sect_cnt_reg[12]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[15]\(3 downto 0),
      S(3) => \sect_cnt[12]_i_2_n_8\,
      S(2) => \sect_cnt[12]_i_3_n_8\,
      S(1) => \sect_cnt[12]_i_4_n_8\,
      S(0) => \sect_cnt[12]_i_5_n_8\
    );
\sect_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_1_n_8\,
      CO(3) => \NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[16]_i_1_n_9\,
      CO(1) => \sect_cnt_reg[16]_i_1_n_10\,
      CO(0) => \sect_cnt_reg[16]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[19]\(3 downto 0),
      S(3) => \sect_cnt[16]_i_2_n_8\,
      S(2) => \sect_cnt[16]_i_3_n_8\,
      S(1) => \sect_cnt[16]_i_4_n_8\,
      S(0) => \sect_cnt[16]_i_5_n_8\
    );
\sect_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[0]_i_2_n_8\,
      CO(3) => \sect_cnt_reg[4]_i_1_n_8\,
      CO(2) => \sect_cnt_reg[4]_i_1_n_9\,
      CO(1) => \sect_cnt_reg[4]_i_1_n_10\,
      CO(0) => \sect_cnt_reg[4]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[7]\(3 downto 0),
      S(3) => \sect_cnt[4]_i_2_n_8\,
      S(2) => \sect_cnt[4]_i_3_n_8\,
      S(1) => \sect_cnt[4]_i_4_n_8\,
      S(0) => \sect_cnt[4]_i_5_n_8\
    );
\sect_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_1_n_8\,
      CO(3) => \sect_cnt_reg[8]_i_1_n_8\,
      CO(2) => \sect_cnt_reg[8]_i_1_n_9\,
      CO(1) => \sect_cnt_reg[8]_i_1_n_10\,
      CO(0) => \sect_cnt_reg[8]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[11]\(3 downto 0),
      S(3) => \sect_cnt[8]_i_2_n_8\,
      S(2) => \sect_cnt[8]_i_3_n_8\,
      S(1) => \sect_cnt[8]_i_4_n_8\,
      S(0) => \sect_cnt[8]_i_5_n_8\
    );
\start_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => rreq_handling_reg,
      O => \align_len_reg[0]\(0)
    );
\start_addr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \start_addr_buf[31]_i_2_n_8\,
      O => \start_addr_buf_reg[31]\(0)
    );
\start_addr_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABABABFFABFFAB"
    )
        port map (
      I0 => invalid_len_event,
      I1 => \^fifo_rreq_valid\,
      I2 => fifo_rreq_valid_buf_reg_2,
      I3 => rreq_handling_reg,
      I4 => \could_multi_bursts.sect_handling_reg\,
      I5 => \end_addr_buf_reg[31]\(0),
      O => \start_addr_buf[31]_i_2_n_8\
    );
\tmp_45_reg_1651[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0F1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588,
      I1 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      I2 => \tmp_45_reg_1651_reg[0]_0\,
      I3 => \tmp_reg_1640_reg[6]\,
      O => \tmp_45_reg_1651_reg[0]\
    );
\tmp_49_reg_1723[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665,
      I1 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717_reg[0]\(0)
    );
\tmp_50_reg_1728[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA03"
    )
        port map (
      I0 => \tmp_50_reg_1728_reg[0]_0\,
      I1 => \tmp_49_reg_1723_reg[7]\,
      I2 => \tmp_49_reg_1723_reg[3]\,
      I3 => ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665,
      I4 => \loop[5].remd_tmp[6][5]_i_3__0_n_8\,
      O => \tmp_50_reg_1728_reg[0]\
    );
\tmp_reg_1640[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588,
      I1 => \loop[5].remd_tmp[6][5]_i_3_n_8\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized4\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    next_loop : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    m_axi_INPUT_IMAGE_ARREADY : in STD_LOGIC;
    m_axi_INPUT_IMAGE_ARVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized4\ : entity is "hog_INPUT_IMAGE_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized4\ is
  signal \data_vld_i_1__1_n_8\ : STD_LOGIC;
  signal data_vld_reg_n_8 : STD_LOGIC;
  signal \empty_n_i_1__1_n_8\ : STD_LOGIC;
  signal empty_n_reg_n_8 : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal full_n_i_1_n_8 : STD_LOGIC;
  signal \full_n_i_2__2_n_8\ : STD_LOGIC;
  signal \pout[0]_i_1_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1_n_8\ : STD_LOGIC;
  signal \pout[3]_i_1_n_8\ : STD_LOGIC;
  signal \pout[3]_i_2_n_8\ : STD_LOGIC;
  signal \pout[3]_i_3_n_8\ : STD_LOGIC;
  signal \pout[3]_i_4_n_8\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair206";
begin
  fifo_rctl_ready <= \^fifo_rctl_ready\;
\could_multi_bursts.ARVALID_Dummy_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => fifo_burst_ready,
      I3 => m_axi_INPUT_IMAGE_ARREADY,
      I4 => m_axi_INPUT_IMAGE_ARVALID,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFAFAFABABABABA"
    )
        port map (
      I0 => next_loop,
      I1 => \pout[3]_i_3_n_8\,
      I2 => data_vld_reg_n_8,
      I3 => beat_valid,
      I4 => \dout_buf_reg[34]\(0),
      I5 => empty_n_reg_n_8,
      O => \data_vld_i_1__1_n_8\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_8\,
      Q => data_vld_reg_n_8,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => empty_n_reg_n_8,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      O => \empty_n_i_1__1_n_8\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_8\,
      Q => empty_n_reg_n_8,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__2_n_8\,
      I1 => ap_rst_n,
      I2 => data_vld_reg_n_8,
      I3 => beat_valid,
      I4 => \dout_buf_reg[34]\(0),
      I5 => empty_n_reg_n_8,
      O => full_n_i_1_n_8
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      I4 => \pout[3]_i_4_n_8\,
      I5 => \pout_reg__0\(0),
      O => \full_n_i_2__2_n_8\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_8,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_8\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pout[3]_i_4_n_8\,
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_8\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(0),
      I3 => \pout[3]_i_4_n_8\,
      O => \pout[2]_i_1_n_8\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000059990000"
    )
        port map (
      I0 => next_loop,
      I1 => empty_n_reg_n_8,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      I4 => data_vld_reg_n_8,
      I5 => \pout[3]_i_3_n_8\,
      O => \pout[3]_i_1_n_8\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout_reg__0\(1),
      I3 => \pout[3]_i_4_n_8\,
      I4 => \pout_reg__0\(0),
      O => \pout[3]_i_2_n_8\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3_n_8\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => next_loop,
      I1 => data_vld_reg_n_8,
      I2 => beat_valid,
      I3 => \dout_buf_reg[34]\(0),
      I4 => empty_n_reg_n_8,
      O => \pout[3]_i_4_n_8\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_8\,
      D => \pout[0]_i_1_n_8\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_8\,
      D => \pout[1]_i_1_n_8\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_8\,
      D => \pout[2]_i_1_n_8\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_8\,
      D => \pout[3]_i_2_n_8\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_reg_slice is
  port (
    rdata_ack_t : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm5 : out STD_LOGIC;
    I_RREADY2 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_wide_gen.data_buf_reg[0]\ : out STD_LOGIC;
    ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter22 : in STD_LOGIC;
    \tmp_45_reg_1651_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    ap_reg_ioackin_INPUT_IMAGE_ARREADY : in STD_LOGIC;
    INPUT_IMAGE_ARREADY : in STD_LOGIC;
    ap_enable_reg_pp1_iter22 : in STD_LOGIC;
    ap_enable_reg_pp1_iter15 : in STD_LOGIC;
    \tmp_50_reg_1728_reg[0]\ : in STD_LOGIC;
    \INPUT_IMAGE_addr_reg_1645_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter22_reg : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_8\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_i_3_n_8\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_i_4_n_8\ : STD_LOGIC;
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal s_ready_t_i_1_n_8 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_8\ : STD_LOGIC;
  signal \state[1]_i_1_n_8\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_reg_ioackin_INPUT_IMAGE_ARREADY_i_1 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of empty_n_i_5 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair224";
begin
  Q(0) <= \^q\(0);
  rdata_ack_t <= \^rdata_ack_t\;
ap_reg_ioackin_INPUT_IMAGE_ARREADY_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_reg_ioackin_INPUT_IMAGE_ARREADY,
      I2 => \mem_reg[4][0]_srl5_i_3_n_8\,
      O => ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg
    );
\bus_wide_gen.data_buf[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      O => \bus_wide_gen.data_buf_reg[0]\
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[7]\(0),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1_n_8\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[7]\(1),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1_n_8\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[7]\(2),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1_n_8\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[7]\(3),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1_n_8\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[7]\(4),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1_n_8\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[7]\(5),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1_n_8\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[7]\(6),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1_n_8\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D088"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter22_reg,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => state(1),
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[7]\(7),
      I1 => state(1),
      I2 => \^q\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_2_n_8\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_8\,
      Q => I_RDATA(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_8\,
      Q => I_RDATA(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_8\,
      Q => I_RDATA(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_8\,
      Q => I_RDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_8\,
      Q => I_RDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_8\,
      Q => I_RDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_8\,
      Q => I_RDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_8\,
      Q => I_RDATA(7),
      R => '0'
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(7),
      Q => data_p2(7),
      R => '0'
    );
empty_n_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \^rdata_ack_t\,
      O => \bus_wide_gen.len_cnt_reg[0]\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \mem_reg[4][0]_srl5_i_3_n_8\,
      I1 => ap_reg_ioackin_INPUT_IMAGE_ARREADY,
      I2 => INPUT_IMAGE_ARREADY,
      O => push
    );
\mem_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(0),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(0),
      O => \in\(0)
    );
\mem_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AAAAAA"
    )
        port map (
      I0 => \mem_reg[4][0]_srl5_i_4_n_8\,
      I1 => ap_enable_reg_pp0_iter22,
      I2 => \^q\(0),
      I3 => \tmp_45_reg_1651_reg[0]\,
      I4 => ap_enable_reg_pp0_iter15,
      O => \mem_reg[4][0]_srl5_i_3_n_8\
    );
\mem_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter15,
      I1 => \tmp_50_reg_1728_reg[0]\,
      I2 => \^q\(0),
      I3 => ap_enable_reg_pp1_iter22,
      O => \mem_reg[4][0]_srl5_i_4_n_8\
    );
\mem_reg[4][10]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(10),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(10),
      O => \in\(10)
    );
\mem_reg[4][11]_srl5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(11),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(11),
      O => \in\(11)
    );
\mem_reg[4][12]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(12),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(12),
      O => \in\(12)
    );
\mem_reg[4][13]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(13),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(13),
      O => \in\(13)
    );
\mem_reg[4][14]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(14),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(14),
      O => \in\(14)
    );
\mem_reg[4][15]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(15),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(15),
      O => \in\(15)
    );
\mem_reg[4][16]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(16),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(16),
      O => \in\(16)
    );
\mem_reg[4][17]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(17),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(17),
      O => \in\(17)
    );
\mem_reg[4][18]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(18),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(18),
      O => \in\(18)
    );
\mem_reg[4][19]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(19),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(19),
      O => \in\(19)
    );
\mem_reg[4][1]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(1),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(1),
      O => \in\(1)
    );
\mem_reg[4][20]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(20),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(20),
      O => \in\(20)
    );
\mem_reg[4][21]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(21),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(21),
      O => \in\(21)
    );
\mem_reg[4][22]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(22),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(22),
      O => \in\(22)
    );
\mem_reg[4][23]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(23),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(23),
      O => \in\(23)
    );
\mem_reg[4][24]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(24),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(24),
      O => \in\(24)
    );
\mem_reg[4][25]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(25),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(25),
      O => \in\(25)
    );
\mem_reg[4][26]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(26),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(26),
      O => \in\(26)
    );
\mem_reg[4][27]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(27),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(27),
      O => \in\(27)
    );
\mem_reg[4][28]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(28),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(28),
      O => \in\(28)
    );
\mem_reg[4][29]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(29),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(29),
      O => \in\(29)
    );
\mem_reg[4][2]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(2),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(2),
      O => \in\(2)
    );
\mem_reg[4][30]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(30),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(30),
      O => \in\(30)
    );
\mem_reg[4][31]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(31),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(31),
      O => \in\(31)
    );
\mem_reg[4][3]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(3),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(3),
      O => \in\(3)
    );
\mem_reg[4][4]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(4),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(4),
      O => \in\(4)
    );
\mem_reg[4][5]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(5),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(5),
      O => \in\(5)
    );
\mem_reg[4][6]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(6),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(6),
      O => \in\(6)
    );
\mem_reg[4][7]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(7),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(7),
      O => \in\(7)
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(8),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(8),
      O => \in\(8)
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEA2AAA2A2A"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_reg_1645_reg[31]\(9),
      I1 => ap_enable_reg_pp1_iter15,
      I2 => \tmp_50_reg_1728_reg[0]\,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp1_iter22,
      I5 => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(9),
      O => \in\(9)
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF0FC0"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => ap_enable_reg_pp0_iter22_reg,
      I2 => \^q\(0),
      I3 => state(1),
      I4 => \^rdata_ack_t\,
      O => s_ready_t_i_1_n_8
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_8,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0CCECCC"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \^q\(0),
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => state(1),
      I4 => ap_enable_reg_pp0_iter22_reg,
      O => \state[0]_i_1_n_8\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => ap_enable_reg_pp0_iter22_reg,
      I3 => \^q\(0),
      O => \state[1]_i_1_n_8\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_8\,
      Q => \^q\(0),
      R => ap_rst_n_0
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_8\,
      Q => state(1),
      S => ap_rst_n_0
    );
\tmp_38_reg_1615[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDDDDDDDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter22,
      I1 => \^q\(0),
      I2 => ap_reg_ioackin_INPUT_IMAGE_ARREADY,
      I3 => INPUT_IMAGE_ARREADY,
      I4 => ap_enable_reg_pp0_iter15,
      I5 => \tmp_45_reg_1651_reg[0]\,
      O => ap_NS_fsm5
    );
\tmp_43_reg_1697[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDDDDDDDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter22,
      I1 => \^q\(0),
      I2 => ap_reg_ioackin_INPUT_IMAGE_ARREADY,
      I3 => INPUT_IMAGE_ARREADY,
      I4 => ap_enable_reg_pp1_iter15,
      I5 => \tmp_50_reg_1728_reg[0]\,
      O => I_RREADY2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_34_fu_1432_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axi_SPECS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \offset_assign_cast_reg_1742_reg[5]_i_2\ : in STD_LOGIC;
    \offset_assign_cast_reg_1742_reg[4]_i_2\ : in STD_LOGIC;
    \offset_assign_cast_reg_1742_reg[5]_i_3\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[2]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[3]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[4]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[5]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[6]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[7]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[8]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[9]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[10]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[11]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[12]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[13]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[14]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[15]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[16]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[17]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[18]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[19]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[20]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[21]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[22]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[23]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[24]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[25]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[26]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[27]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[28]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[29]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[30]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[31]_i_2\ : in STD_LOGIC;
    \rdata_reg[31]_i_3\ : in STD_LOGIC;
    \rdata_reg[0]_i_2\ : in STD_LOGIC;
    \rdata_reg[1]_i_2\ : in STD_LOGIC;
    \rdata_reg[2]_i_2\ : in STD_LOGIC;
    \rdata_reg[3]_i_2\ : in STD_LOGIC;
    \rdata_reg[4]_i_2\ : in STD_LOGIC;
    \rdata_reg[5]_i_2\ : in STD_LOGIC;
    \rdata_reg[6]_i_2\ : in STD_LOGIC;
    \rdata_reg[7]_i_2\ : in STD_LOGIC;
    \rdata_reg[8]_i_2\ : in STD_LOGIC;
    \rdata_reg[9]_i_2\ : in STD_LOGIC;
    \rdata_reg[10]_i_2\ : in STD_LOGIC;
    \rdata_reg[11]_i_2\ : in STD_LOGIC;
    \rdata_reg[12]_i_2\ : in STD_LOGIC;
    \rdata_reg[13]_i_2\ : in STD_LOGIC;
    \rdata_reg[14]_i_2\ : in STD_LOGIC;
    \rdata_reg[15]_i_2\ : in STD_LOGIC;
    \rdata_reg[16]_i_2\ : in STD_LOGIC;
    \rdata_reg[17]_i_2\ : in STD_LOGIC;
    \rdata_reg[18]_i_2\ : in STD_LOGIC;
    \rdata_reg[19]_i_2\ : in STD_LOGIC;
    \rdata_reg[20]_i_2\ : in STD_LOGIC;
    \rdata_reg[21]_i_2\ : in STD_LOGIC;
    \rdata_reg[22]_i_2\ : in STD_LOGIC;
    \rdata_reg[23]_i_2\ : in STD_LOGIC;
    \rdata_reg[24]_i_2\ : in STD_LOGIC;
    \rdata_reg[25]_i_2\ : in STD_LOGIC;
    \rdata_reg[26]_i_2\ : in STD_LOGIC;
    \rdata_reg[27]_i_2\ : in STD_LOGIC;
    \rdata_reg[28]_i_2\ : in STD_LOGIC;
    \rdata_reg[29]_i_2\ : in STD_LOGIC;
    \rdata_reg[30]_i_2\ : in STD_LOGIC;
    \rdata_reg[31]_i_4\ : in STD_LOGIC;
    s_axi_SPECS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_specs_write_reg : in STD_LOGIC;
    s_axi_SPECS_WVALID : in STD_LOGIC;
    s_axi_SPECS_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_SPECS_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi_ram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_write[1].mem_reg_i_5_n_8\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_6_n_8\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_7_n_8\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_8_n_8\ : STD_LOGIC;
  signal int_specs_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \offset_assign_cast_reg_1742[10]_i_4_n_8\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742[9]_i_2_n_8\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742[9]_i_3_n_8\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742[9]_i_4_n_8\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742[9]_i_5_n_8\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742[9]_i_6_n_8\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742[9]_i_7_n_8\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742[9]_i_8_n_8\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal specs_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_offset_assign_cast_reg_1742_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_offset_assign_cast_reg_1742_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 3;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \offset_assign_cast_reg_1742[4]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \offset_assign_cast_reg_1742[5]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rdata[0]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \rdata[10]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \rdata[11]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \rdata[12]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rdata[13]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rdata[14]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rdata[15]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rdata[16]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \rdata[17]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \rdata[18]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \rdata[19]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \rdata[1]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \rdata[20]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \rdata[21]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \rdata[22]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \rdata[23]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \rdata[24]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \rdata[25]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \rdata[26]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rdata[27]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rdata[28]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rdata[29]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rdata[2]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \rdata[30]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \rdata[31]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \rdata[3]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \rdata[4]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \rdata[5]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \rdata[6]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \rdata[7]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \rdata[8]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \rdata[9]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[10]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[11]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[12]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[13]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[14]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[15]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[16]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[17]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[18]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[19]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[20]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[21]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[22]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[23]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[24]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[25]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[26]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[27]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[28]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[29]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[30]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[31]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[3]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[4]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[5]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[6]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[7]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[8]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \tmp_35_cast_reg_1582[9]_i_1\ : label is "soft_lutpair266";
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 7) => B"111111111",
      ADDRARDADDR(6 downto 5) => specs_address0(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 7) => B"111111111",
      ADDRBWRADDR(6 downto 5) => int_specs_address1(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31) => DIADI(25),
      DIADI(30) => DIADI(25),
      DIADI(29) => DIADI(25),
      DIADI(28) => DIADI(25),
      DIADI(27) => DIADI(25),
      DIADI(26) => DIADI(25),
      DIADI(25 downto 0) => DIADI(25 downto 0),
      DIBDI(31 downto 0) => s_axi_SPECS_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => Q(2),
      WEA(2) => Q(2),
      WEA(1) => Q(2),
      WEA(0) => Q(2),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_5_n_8\,
      WEBWE(2) => \gen_write[1].mem_reg_i_6_n_8\,
      WEBWE(1) => \gen_write[1].mem_reg_i_7_n_8\,
      WEBWE(0) => \gen_write[1].mem_reg_i_8_n_8\
    );
\gen_write[1].mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => specs_address0(1)
    );
\gen_write[1].mem_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => specs_address0(0)
    );
\gen_write[1].mem_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_SPECS_ARADDR(1),
      I1 => s_axi_SPECS_ARVALID,
      I2 => rstate,
      I3 => ap_rst_n,
      I4 => p_0_in(1),
      O => int_specs_address1(1)
    );
\gen_write[1].mem_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_SPECS_ARADDR(0),
      I1 => s_axi_SPECS_ARVALID,
      I2 => rstate,
      I3 => ap_rst_n,
      I4 => p_0_in(0),
      O => int_specs_address1(0)
    );
\gen_write[1].mem_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_SPECS_WSTRB(3),
      I1 => int_specs_write_reg,
      I2 => s_axi_SPECS_WVALID,
      O => \gen_write[1].mem_reg_i_5_n_8\
    );
\gen_write[1].mem_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_SPECS_WSTRB(2),
      I1 => int_specs_write_reg,
      I2 => s_axi_SPECS_WVALID,
      O => \gen_write[1].mem_reg_i_6_n_8\
    );
\gen_write[1].mem_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_SPECS_WSTRB(1),
      I1 => int_specs_write_reg,
      I2 => s_axi_SPECS_WVALID,
      O => \gen_write[1].mem_reg_i_7_n_8\
    );
\gen_write[1].mem_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_SPECS_WSTRB(0),
      I1 => int_specs_write_reg,
      I2 => s_axi_SPECS_WVALID,
      O => \gen_write[1].mem_reg_i_8_n_8\
    );
\offset_assign_cast_reg_1742[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[6]_i_2\,
      I1 => \^doado\(6),
      I2 => \tmp_35_cast_reg_1582_reg[3]_i_2\,
      I3 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I4 => \^doado\(3),
      O => \offset_assign_cast_reg_1742[10]_i_4_n_8\
    );
\offset_assign_cast_reg_1742[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \offset_assign_cast_reg_1742_reg[4]_i_2\,
      O => D(0)
    );
\offset_assign_cast_reg_1742[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \offset_assign_cast_reg_1742_reg[5]_i_3\,
      O => D(1)
    );
\offset_assign_cast_reg_1742[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[5]_i_2\,
      O => \offset_assign_cast_reg_1742[9]_i_2_n_8\
    );
\offset_assign_cast_reg_1742[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[4]_i_2\,
      O => \offset_assign_cast_reg_1742[9]_i_3_n_8\
    );
\offset_assign_cast_reg_1742[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[3]_i_2\,
      O => \offset_assign_cast_reg_1742[9]_i_4_n_8\
    );
\offset_assign_cast_reg_1742[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[5]_i_2\,
      I1 => \^doado\(5),
      I2 => \tmp_35_cast_reg_1582_reg[2]_i_2\,
      I3 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I4 => \^doado\(2),
      O => \offset_assign_cast_reg_1742[9]_i_5_n_8\
    );
\offset_assign_cast_reg_1742[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[4]_i_2\,
      I1 => \^doado\(4),
      I2 => \offset_assign_cast_reg_1742_reg[5]_i_3\,
      I3 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I4 => \^doado\(1),
      O => \offset_assign_cast_reg_1742[9]_i_6_n_8\
    );
\offset_assign_cast_reg_1742[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[3]_i_2\,
      I1 => \^doado\(3),
      I2 => \offset_assign_cast_reg_1742_reg[4]_i_2\,
      I3 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I4 => \^doado\(0),
      O => \offset_assign_cast_reg_1742[9]_i_7_n_8\
    );
\offset_assign_cast_reg_1742[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[2]_i_2\,
      O => \offset_assign_cast_reg_1742[9]_i_8_n_8\
    );
\offset_assign_cast_reg_1742_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_assign_cast_reg_1742_reg[9]_i_1_n_8\,
      CO(3 downto 0) => \NLW_offset_assign_cast_reg_1742_reg[10]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_offset_assign_cast_reg_1742_reg[10]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_34_fu_1432_p2(4),
      S(3 downto 1) => B"000",
      S(0) => \offset_assign_cast_reg_1742[10]_i_4_n_8\
    );
\offset_assign_cast_reg_1742_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \offset_assign_cast_reg_1742_reg[9]_i_1_n_8\,
      CO(2) => \offset_assign_cast_reg_1742_reg[9]_i_1_n_9\,
      CO(1) => \offset_assign_cast_reg_1742_reg[9]_i_1_n_10\,
      CO(0) => \offset_assign_cast_reg_1742_reg[9]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \offset_assign_cast_reg_1742[9]_i_2_n_8\,
      DI(2) => \offset_assign_cast_reg_1742[9]_i_3_n_8\,
      DI(1) => \offset_assign_cast_reg_1742[9]_i_4_n_8\,
      DI(0) => '0',
      O(3 downto 0) => tmp_34_fu_1432_p2(3 downto 0),
      S(3) => \offset_assign_cast_reg_1742[9]_i_5_n_8\,
      S(2) => \offset_assign_cast_reg_1742[9]_i_6_n_8\,
      S(1) => \offset_assign_cast_reg_1742[9]_i_7_n_8\,
      S(0) => \offset_assign_cast_reg_1742[9]_i_8_n_8\
    );
\rdata[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[0]_i_2\,
      O => \rdata_reg[31]\(0)
    );
\rdata[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[10]_i_2\,
      O => \rdata_reg[31]\(10)
    );
\rdata[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[11]_i_2\,
      O => \rdata_reg[31]\(11)
    );
\rdata[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[12]_i_2\,
      O => \rdata_reg[31]\(12)
    );
\rdata[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[13]_i_2\,
      O => \rdata_reg[31]\(13)
    );
\rdata[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[14]_i_2\,
      O => \rdata_reg[31]\(14)
    );
\rdata[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(15),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[15]_i_2\,
      O => \rdata_reg[31]\(15)
    );
\rdata[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(16),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[16]_i_2\,
      O => \rdata_reg[31]\(16)
    );
\rdata[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(17),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[17]_i_2\,
      O => \rdata_reg[31]\(17)
    );
\rdata[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(18),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[18]_i_2\,
      O => \rdata_reg[31]\(18)
    );
\rdata[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(19),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[19]_i_2\,
      O => \rdata_reg[31]\(19)
    );
\rdata[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[1]_i_2\,
      O => \rdata_reg[31]\(1)
    );
\rdata[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[20]_i_2\,
      O => \rdata_reg[31]\(20)
    );
\rdata[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(21),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[21]_i_2\,
      O => \rdata_reg[31]\(21)
    );
\rdata[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(22),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[22]_i_2\,
      O => \rdata_reg[31]\(22)
    );
\rdata[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(23),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[23]_i_2\,
      O => \rdata_reg[31]\(23)
    );
\rdata[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(24),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[24]_i_2\,
      O => \rdata_reg[31]\(24)
    );
\rdata[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(25),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[25]_i_2\,
      O => \rdata_reg[31]\(25)
    );
\rdata[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(26),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[26]_i_2\,
      O => \rdata_reg[31]\(26)
    );
\rdata[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(27),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[27]_i_2\,
      O => \rdata_reg[31]\(27)
    );
\rdata[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(28),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[28]_i_2\,
      O => \rdata_reg[31]\(28)
    );
\rdata[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(29),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[29]_i_2\,
      O => \rdata_reg[31]\(29)
    );
\rdata[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[2]_i_2\,
      O => \rdata_reg[31]\(2)
    );
\rdata[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(30),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[30]_i_2\,
      O => \rdata_reg[31]\(30)
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[31]_i_4\,
      O => \rdata_reg[31]\(31)
    );
\rdata[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[3]_i_2\,
      O => \rdata_reg[31]\(3)
    );
\rdata[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[4]_i_2\,
      O => \rdata_reg[31]\(4)
    );
\rdata[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[5]_i_2\,
      O => \rdata_reg[31]\(5)
    );
\rdata[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[6]_i_2\,
      O => \rdata_reg[31]\(6)
    );
\rdata[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[7]_i_2\,
      O => \rdata_reg[31]\(7)
    );
\rdata[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[8]_i_2\,
      O => \rdata_reg[31]\(8)
    );
\rdata[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => \rdata_reg[31]_i_3\,
      I2 => \rdata_reg[9]_i_2\,
      O => \rdata_reg[31]\(9)
    );
\tmp_35_cast_reg_1582[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(10),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[10]_i_2\,
      O => D(10)
    );
\tmp_35_cast_reg_1582[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[11]_i_2\,
      O => D(11)
    );
\tmp_35_cast_reg_1582[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(12),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[12]_i_2\,
      O => D(12)
    );
\tmp_35_cast_reg_1582[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(13),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[13]_i_2\,
      O => D(13)
    );
\tmp_35_cast_reg_1582[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[14]_i_2\,
      O => D(14)
    );
\tmp_35_cast_reg_1582[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(15),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[15]_i_2\,
      O => D(15)
    );
\tmp_35_cast_reg_1582[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(16),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[16]_i_2\,
      O => D(16)
    );
\tmp_35_cast_reg_1582[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(17),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[17]_i_2\,
      O => D(17)
    );
\tmp_35_cast_reg_1582[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(18),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[18]_i_2\,
      O => D(18)
    );
\tmp_35_cast_reg_1582[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(19),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[19]_i_2\,
      O => D(19)
    );
\tmp_35_cast_reg_1582[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(20),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[20]_i_2\,
      O => D(20)
    );
\tmp_35_cast_reg_1582[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(21),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[21]_i_2\,
      O => D(21)
    );
\tmp_35_cast_reg_1582[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(22),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[22]_i_2\,
      O => D(22)
    );
\tmp_35_cast_reg_1582[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(23),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[23]_i_2\,
      O => D(23)
    );
\tmp_35_cast_reg_1582[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(24),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[24]_i_2\,
      O => D(24)
    );
\tmp_35_cast_reg_1582[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(25),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[25]_i_2\,
      O => D(25)
    );
\tmp_35_cast_reg_1582[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(26),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[26]_i_2\,
      O => D(26)
    );
\tmp_35_cast_reg_1582[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(27),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[27]_i_2\,
      O => D(27)
    );
\tmp_35_cast_reg_1582[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(28),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[28]_i_2\,
      O => D(28)
    );
\tmp_35_cast_reg_1582[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(29),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[29]_i_2\,
      O => D(29)
    );
\tmp_35_cast_reg_1582[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[2]_i_2\,
      O => D(2)
    );
\tmp_35_cast_reg_1582[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(30),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[30]_i_2\,
      O => D(30)
    );
\tmp_35_cast_reg_1582[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[31]_i_2\,
      O => D(31)
    );
\tmp_35_cast_reg_1582[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[3]_i_2\,
      O => D(3)
    );
\tmp_35_cast_reg_1582[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[4]_i_2\,
      O => D(4)
    );
\tmp_35_cast_reg_1582[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[5]_i_2\,
      O => D(5)
    );
\tmp_35_cast_reg_1582[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[6]_i_2\,
      O => D(6)
    );
\tmp_35_cast_reg_1582[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[7]_i_2\,
      O => D(7)
    );
\tmp_35_cast_reg_1582[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[8]_i_2\,
      O => D(8)
    );
\tmp_35_cast_reg_1582[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(9),
      I1 => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      I2 => \tmp_35_cast_reg_1582_reg[9]_i_2\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_12_reg_689_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_17_reg_705_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_13_reg_693_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_17_reg_705_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_17_reg_705_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_13_reg_693_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_6_reg_677_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_17_reg_705_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_16_reg_7010 : out STD_LOGIC;
    \tmp_10_reg_685_reg[0]\ : out STD_LOGIC;
    \tmp_16_reg_701_reg[0]\ : out STD_LOGIC;
    \tmp_15_reg_697_reg[0]\ : out STD_LOGIC;
    \tmp_13_reg_693_reg[0]_1\ : out STD_LOGIC;
    \tmp_12_reg_689_reg[0]_0\ : out STD_LOGIC;
    \tmp_85_reg_2476_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_85_reg_2476_reg[14]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    descriptor1_V_ce0 : in STD_LOGIC;
    descriptor1_V_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_85_reg_2476_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_11_fu_490_p2 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \tmp_5_reg_650_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_9_fu_449_p2 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    tmp_7_fu_419_p2 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p_shl2_cast_fu_415_p1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_5_reg_650_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_5_reg_650_reg[26]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_5_reg_650_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[26]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_5_reg_650_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_10_reg_685_reg[0]_0\ : in STD_LOGIC;
    \tmp_5_reg_650_reg[26]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_16_reg_701_reg[0]_0\ : in STD_LOGIC;
    \tmp_15_reg_697_reg[0]_0\ : in STD_LOGIC;
    \tmp_13_reg_693_reg[0]_2\ : in STD_LOGIC;
    \tmp_12_reg_689_reg[0]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2\ : STD_LOGIC;
  signal \grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2\ : STD_LOGIC;
  signal \grp_normalizeHisto1_fu_1026/tmp_15_fu_546_p2\ : STD_LOGIC;
  signal \grp_normalizeHisto1_fu_1026/tmp_15_reg_6970\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_100_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_101_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_102_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_103_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_104_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_105_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_106_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_107_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_118_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_119_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_120_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_121_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_122_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_123_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_124_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_125_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_139_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_140_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_141_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_142_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_143_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_16_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_18_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_19_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_20_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_28_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_29_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_30_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_31_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_32_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_33_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_34_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_35_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_39_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_40_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_41_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_42_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_43_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_44_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_45_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_46_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_59_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_60_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_61_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_62_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_63_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_64_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_65_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_66_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_76_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_77_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_78_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_79_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_80_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_81_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_82_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_83_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_13_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_13_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_13_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_27_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_27_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_27_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_27_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_38_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_38_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_38_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_38_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_58_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_58_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_58_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_58_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_5_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_5_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_75_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_75_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_75_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_75_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_91_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_91_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_91_n_9\ : STD_LOGIC;
  signal \^tmp_12_reg_689_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_13_reg_693[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_24_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_25_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_26_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_27_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_28_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_29_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_30_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_31_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_44_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_45_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_46_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_47_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_48_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_49_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_50_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_51_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_66_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_67_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_68_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_69_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_70_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_71_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_72_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_73_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_23_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_23_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_23_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_23_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_43_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_43_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_43_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_43_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_8_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_8_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_8_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_16_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_17_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_18_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_19_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_20_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_24_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_25_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_26_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_27_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_28_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_29_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_30_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_31_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_38_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_39_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_40_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_41_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_42_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_43_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_44_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_45_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_12_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_12_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_12_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_23_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_23_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_23_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_23_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \^tmp_16_reg_7010\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_15_reg_697_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_15_reg_697_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_15_reg_697_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_15_reg_697_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d15";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 14;
begin
  DOADO(14 downto 0) <= \^doado\(14 downto 0);
  \tmp_12_reg_689_reg[0]\(0) <= \^tmp_12_reg_689_reg[0]\(0);
  tmp_16_reg_7010 <= \^tmp_16_reg_7010\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 4) => Q(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15) => '0',
      DIBDI(14 downto 0) => \tmp_85_reg_2476_reg[14]_0\(14 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => NLW_ram_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => \^doado\(14 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => descriptor1_V_ce0,
      ENBWREN => descriptor1_V_we1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\tmp_10_reg_685[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2\,
      I1 => \^tmp_12_reg_689_reg[0]\(0),
      I2 => \tmp_5_reg_650_reg[26]_2\(0),
      I3 => \tmp_10_reg_685_reg[0]_0\,
      O => \tmp_10_reg_685_reg[0]\
    );
\tmp_10_reg_685[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[26]_1\(0),
      I1 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_10_n_8\
    );
\tmp_10_reg_685[0]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_9_fu_449_p2(6),
      I1 => \^doado\(6),
      I2 => \^doado\(7),
      I3 => tmp_9_fu_449_p2(7),
      O => \tmp_10_reg_685[0]_i_100_n_8\
    );
\tmp_10_reg_685[0]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_9_fu_449_p2(4),
      I1 => \^doado\(4),
      I2 => \^doado\(5),
      I3 => tmp_9_fu_449_p2(5),
      O => \tmp_10_reg_685[0]_i_101_n_8\
    );
\tmp_10_reg_685[0]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_9_fu_449_p2(2),
      I1 => \^doado\(2),
      I2 => \^doado\(3),
      I3 => tmp_9_fu_449_p2(3),
      O => \tmp_10_reg_685[0]_i_102_n_8\
    );
\tmp_10_reg_685[0]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_9_fu_449_p2(0),
      I1 => tmp_9_fu_449_p2(1),
      I2 => \^doado\(1),
      I3 => \^doado\(0),
      O => \tmp_10_reg_685[0]_i_103_n_8\
    );
\tmp_10_reg_685[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_9_fu_449_p2(6),
      I1 => \^doado\(7),
      I2 => tmp_9_fu_449_p2(7),
      I3 => \^doado\(6),
      O => \tmp_10_reg_685[0]_i_104_n_8\
    );
\tmp_10_reg_685[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_9_fu_449_p2(4),
      I1 => \^doado\(5),
      I2 => tmp_9_fu_449_p2(5),
      I3 => \^doado\(4),
      O => \tmp_10_reg_685[0]_i_105_n_8\
    );
\tmp_10_reg_685[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_9_fu_449_p2(2),
      I1 => \^doado\(3),
      I2 => tmp_9_fu_449_p2(3),
      I3 => \^doado\(2),
      O => \tmp_10_reg_685[0]_i_106_n_8\
    );
\tmp_10_reg_685[0]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_9_fu_449_p2(0),
      I1 => tmp_9_fu_449_p2(1),
      I2 => \^doado\(0),
      I3 => \^doado\(1),
      O => \tmp_10_reg_685[0]_i_107_n_8\
    );
\tmp_10_reg_685[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_9_fu_449_p2(26),
      I1 => tmp_9_fu_449_p2(27),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_11_n_8\
    );
\tmp_10_reg_685[0]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_7_fu_419_p2(6),
      I1 => \^doado\(6),
      I2 => \^doado\(7),
      I3 => tmp_7_fu_419_p2(7),
      O => \tmp_10_reg_685[0]_i_118_n_8\
    );
\tmp_10_reg_685[0]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_7_fu_419_p2(4),
      I1 => \^doado\(4),
      I2 => \^doado\(5),
      I3 => tmp_7_fu_419_p2(5),
      O => \tmp_10_reg_685[0]_i_119_n_8\
    );
\tmp_10_reg_685[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_9_fu_449_p2(24),
      I1 => tmp_9_fu_449_p2(25),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_12_n_8\
    );
\tmp_10_reg_685[0]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_7_fu_419_p2(2),
      I1 => \^doado\(2),
      I2 => \^doado\(3),
      I3 => tmp_7_fu_419_p2(3),
      O => \tmp_10_reg_685[0]_i_120_n_8\
    );
\tmp_10_reg_685[0]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_7_fu_419_p2(0),
      I1 => tmp_7_fu_419_p2(1),
      I2 => \^doado\(1),
      I3 => \^doado\(0),
      O => \tmp_10_reg_685[0]_i_121_n_8\
    );
\tmp_10_reg_685[0]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(6),
      I1 => tmp_7_fu_419_p2(7),
      I2 => \^doado\(7),
      I3 => tmp_7_fu_419_p2(6),
      O => \tmp_10_reg_685[0]_i_122_n_8\
    );
\tmp_10_reg_685[0]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(4),
      I1 => tmp_7_fu_419_p2(5),
      I2 => \^doado\(5),
      I3 => tmp_7_fu_419_p2(4),
      O => \tmp_10_reg_685[0]_i_123_n_8\
    );
\tmp_10_reg_685[0]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(2),
      I1 => tmp_7_fu_419_p2(3),
      I2 => \^doado\(3),
      I3 => tmp_7_fu_419_p2(2),
      O => \tmp_10_reg_685[0]_i_124_n_8\
    );
\tmp_10_reg_685[0]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_7_fu_419_p2(0),
      I1 => tmp_7_fu_419_p2(1),
      I2 => \^doado\(0),
      I3 => \^doado\(1),
      O => \tmp_10_reg_685[0]_i_125_n_8\
    );
\tmp_10_reg_685[0]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(0),
      I1 => \^doado\(1),
      I2 => \^doado\(0),
      O => \tmp_10_reg_685[0]_i_139_n_8\
    );
\tmp_10_reg_685[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[26]_0\(0),
      I1 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_14_n_8\
    );
\tmp_10_reg_685[0]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^doado\(7),
      I2 => p_shl2_cast_fu_415_p1(6),
      I3 => p_shl2_cast_fu_415_p1(5),
      O => \tmp_10_reg_685[0]_i_140_n_8\
    );
\tmp_10_reg_685[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^doado\(4),
      I1 => p_shl2_cast_fu_415_p1(4),
      I2 => p_shl2_cast_fu_415_p1(3),
      I3 => \^doado\(5),
      O => \tmp_10_reg_685[0]_i_141_n_8\
    );
\tmp_10_reg_685[0]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \^doado\(3),
      I2 => p_shl2_cast_fu_415_p1(2),
      I3 => p_shl2_cast_fu_415_p1(1),
      O => \tmp_10_reg_685[0]_i_142_n_8\
    );
\tmp_10_reg_685[0]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(0),
      I1 => \^doado\(0),
      I2 => \^doado\(1),
      O => \tmp_10_reg_685[0]_i_143_n_8\
    );
\tmp_10_reg_685[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_7_fu_419_p2(27),
      I1 => tmp_7_fu_419_p2(26),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_15_n_8\
    );
\tmp_10_reg_685[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_7_fu_419_p2(25),
      I1 => tmp_7_fu_419_p2(24),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_16_n_8\
    );
\tmp_10_reg_685[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[26]_0\(0),
      I1 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_18_n_8\
    );
\tmp_10_reg_685[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_7_fu_419_p2(26),
      I1 => tmp_7_fu_419_p2(27),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_19_n_8\
    );
\tmp_10_reg_685[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_7_fu_419_p2(24),
      I1 => tmp_7_fu_419_p2(25),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_20_n_8\
    );
\tmp_10_reg_685[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_9_fu_449_p2(23),
      I1 => tmp_9_fu_449_p2(22),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_28_n_8\
    );
\tmp_10_reg_685[0]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_9_fu_449_p2(21),
      I1 => tmp_9_fu_449_p2(20),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_29_n_8\
    );
\tmp_10_reg_685[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_9_fu_449_p2(19),
      I1 => tmp_9_fu_449_p2(18),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_30_n_8\
    );
\tmp_10_reg_685[0]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_9_fu_449_p2(17),
      I1 => tmp_9_fu_449_p2(16),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_31_n_8\
    );
\tmp_10_reg_685[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_9_fu_449_p2(22),
      I1 => tmp_9_fu_449_p2(23),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_32_n_8\
    );
\tmp_10_reg_685[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_9_fu_449_p2(20),
      I1 => tmp_9_fu_449_p2(21),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_33_n_8\
    );
\tmp_10_reg_685[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_9_fu_449_p2(18),
      I1 => tmp_9_fu_449_p2(19),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_34_n_8\
    );
\tmp_10_reg_685[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_9_fu_449_p2(16),
      I1 => tmp_9_fu_449_p2(17),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_35_n_8\
    );
\tmp_10_reg_685[0]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_7_fu_419_p2(23),
      I1 => tmp_7_fu_419_p2(22),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_39_n_8\
    );
\tmp_10_reg_685[0]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_7_fu_419_p2(21),
      I1 => tmp_7_fu_419_p2(20),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_40_n_8\
    );
\tmp_10_reg_685[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_7_fu_419_p2(19),
      I1 => tmp_7_fu_419_p2(18),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_41_n_8\
    );
\tmp_10_reg_685[0]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_7_fu_419_p2(17),
      I1 => tmp_7_fu_419_p2(16),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_42_n_8\
    );
\tmp_10_reg_685[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_7_fu_419_p2(22),
      I1 => tmp_7_fu_419_p2(23),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_43_n_8\
    );
\tmp_10_reg_685[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_7_fu_419_p2(20),
      I1 => tmp_7_fu_419_p2(21),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_44_n_8\
    );
\tmp_10_reg_685[0]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_7_fu_419_p2(18),
      I1 => tmp_7_fu_419_p2(19),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_45_n_8\
    );
\tmp_10_reg_685[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_7_fu_419_p2(16),
      I1 => tmp_7_fu_419_p2(17),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_46_n_8\
    );
\tmp_10_reg_685[0]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_9_fu_449_p2(15),
      I1 => tmp_9_fu_449_p2(14),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_59_n_8\
    );
\tmp_10_reg_685[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[26]_1\(0),
      I1 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_6_n_8\
    );
\tmp_10_reg_685[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_9_fu_449_p2(12),
      I1 => tmp_9_fu_449_p2(13),
      I2 => \^doado\(13),
      I3 => \^doado\(12),
      O => \tmp_10_reg_685[0]_i_60_n_8\
    );
\tmp_10_reg_685[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_9_fu_449_p2(10),
      I1 => tmp_9_fu_449_p2(11),
      I2 => \^doado\(11),
      I3 => \^doado\(10),
      O => \tmp_10_reg_685[0]_i_61_n_8\
    );
\tmp_10_reg_685[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_9_fu_449_p2(8),
      I1 => \^doado\(8),
      I2 => \^doado\(9),
      I3 => tmp_9_fu_449_p2(9),
      O => \tmp_10_reg_685[0]_i_62_n_8\
    );
\tmp_10_reg_685[0]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_9_fu_449_p2(14),
      I1 => tmp_9_fu_449_p2(15),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_63_n_8\
    );
\tmp_10_reg_685[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_9_fu_449_p2(12),
      I1 => tmp_9_fu_449_p2(13),
      I2 => \^doado\(12),
      I3 => \^doado\(13),
      O => \tmp_10_reg_685[0]_i_64_n_8\
    );
\tmp_10_reg_685[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_9_fu_449_p2(10),
      I1 => tmp_9_fu_449_p2(11),
      I2 => \^doado\(10),
      I3 => \^doado\(11),
      O => \tmp_10_reg_685[0]_i_65_n_8\
    );
\tmp_10_reg_685[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_9_fu_449_p2(8),
      I1 => \^doado\(9),
      I2 => tmp_9_fu_449_p2(9),
      I3 => \^doado\(8),
      O => \tmp_10_reg_685[0]_i_66_n_8\
    );
\tmp_10_reg_685[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_9_fu_449_p2(27),
      I1 => tmp_9_fu_449_p2(26),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_7_n_8\
    );
\tmp_10_reg_685[0]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_7_fu_419_p2(15),
      I1 => tmp_7_fu_419_p2(14),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_76_n_8\
    );
\tmp_10_reg_685[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_7_fu_419_p2(12),
      I1 => tmp_7_fu_419_p2(13),
      I2 => \^doado\(13),
      I3 => \^doado\(12),
      O => \tmp_10_reg_685[0]_i_77_n_8\
    );
\tmp_10_reg_685[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_7_fu_419_p2(10),
      I1 => tmp_7_fu_419_p2(11),
      I2 => \^doado\(11),
      I3 => \^doado\(10),
      O => \tmp_10_reg_685[0]_i_78_n_8\
    );
\tmp_10_reg_685[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_7_fu_419_p2(8),
      I1 => \^doado\(8),
      I2 => \^doado\(9),
      I3 => tmp_7_fu_419_p2(9),
      O => \tmp_10_reg_685[0]_i_79_n_8\
    );
\tmp_10_reg_685[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_9_fu_449_p2(25),
      I1 => tmp_9_fu_449_p2(24),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_8_n_8\
    );
\tmp_10_reg_685[0]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_7_fu_419_p2(14),
      I1 => tmp_7_fu_419_p2(15),
      I2 => \^doado\(14),
      O => \tmp_10_reg_685[0]_i_80_n_8\
    );
\tmp_10_reg_685[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_7_fu_419_p2(12),
      I1 => tmp_7_fu_419_p2(13),
      I2 => \^doado\(12),
      I3 => \^doado\(13),
      O => \tmp_10_reg_685[0]_i_81_n_8\
    );
\tmp_10_reg_685[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_7_fu_419_p2(10),
      I1 => tmp_7_fu_419_p2(11),
      I2 => \^doado\(10),
      I3 => \^doado\(11),
      O => \tmp_10_reg_685[0]_i_82_n_8\
    );
\tmp_10_reg_685[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(8),
      I1 => tmp_7_fu_419_p2(9),
      I2 => \^doado\(9),
      I3 => tmp_7_fu_419_p2(8),
      O => \tmp_10_reg_685[0]_i_83_n_8\
    );
\tmp_10_reg_685[0]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \^doado\(9),
      I2 => p_shl2_cast_fu_415_p1(8),
      I3 => p_shl2_cast_fu_415_p1(7),
      O => \tmp_6_reg_677_reg[0]\(0)
    );
\tmp_10_reg_685_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_38_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_13_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_13_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_13_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_13_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_685[0]_i_39_n_8\,
      DI(2) => \tmp_10_reg_685[0]_i_40_n_8\,
      DI(1) => \tmp_10_reg_685[0]_i_41_n_8\,
      DI(0) => \tmp_10_reg_685[0]_i_42_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_685[0]_i_43_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_44_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_45_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_46_n_8\
    );
\tmp_10_reg_685_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_5_n_8\,
      CO(3) => \grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_2_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_2_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_10_reg_685[0]_i_6_n_8\,
      DI(1) => \tmp_10_reg_685[0]_i_7_n_8\,
      DI(0) => \tmp_10_reg_685[0]_i_8_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_0(0),
      S(2) => \tmp_10_reg_685[0]_i_10_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_11_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_12_n_8\
    );
\tmp_10_reg_685_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_58_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_27_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_27_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_27_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_27_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_685[0]_i_59_n_8\,
      DI(2) => \tmp_10_reg_685[0]_i_60_n_8\,
      DI(1) => \tmp_10_reg_685[0]_i_61_n_8\,
      DI(0) => \tmp_10_reg_685[0]_i_62_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_685[0]_i_63_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_64_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_65_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_66_n_8\
    );
\tmp_10_reg_685_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_13_n_8\,
      CO(3) => \^tmp_12_reg_689_reg[0]\(0),
      CO(2) => \tmp_10_reg_685_reg[0]_i_3_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_3_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_3_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_10_reg_685[0]_i_14_n_8\,
      DI(1) => \tmp_10_reg_685[0]_i_15_n_8\,
      DI(0) => \tmp_10_reg_685[0]_i_16_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \tmp_10_reg_685[0]_i_18_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_19_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_20_n_8\
    );
\tmp_10_reg_685_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_75_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_38_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_38_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_38_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_38_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_685[0]_i_76_n_8\,
      DI(2) => \tmp_10_reg_685[0]_i_77_n_8\,
      DI(1) => \tmp_10_reg_685[0]_i_78_n_8\,
      DI(0) => \tmp_10_reg_685[0]_i_79_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_685[0]_i_80_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_81_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_82_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_83_n_8\
    );
\tmp_10_reg_685_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_27_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_5_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_5_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_5_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_5_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_685[0]_i_28_n_8\,
      DI(2) => \tmp_10_reg_685[0]_i_29_n_8\,
      DI(1) => \tmp_10_reg_685[0]_i_30_n_8\,
      DI(0) => \tmp_10_reg_685[0]_i_31_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_685[0]_i_32_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_33_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_34_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_35_n_8\
    );
\tmp_10_reg_685_reg[0]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_reg_685_reg[0]_i_58_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_58_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_58_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_58_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_685[0]_i_100_n_8\,
      DI(2) => \tmp_10_reg_685[0]_i_101_n_8\,
      DI(1) => \tmp_10_reg_685[0]_i_102_n_8\,
      DI(0) => \tmp_10_reg_685[0]_i_103_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_685[0]_i_104_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_105_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_106_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_107_n_8\
    );
\tmp_10_reg_685_reg[0]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_reg_685_reg[0]_i_75_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_75_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_75_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_75_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_685[0]_i_118_n_8\,
      DI(2) => \tmp_10_reg_685[0]_i_119_n_8\,
      DI(1) => \tmp_10_reg_685[0]_i_120_n_8\,
      DI(0) => \tmp_10_reg_685[0]_i_121_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_75_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_685[0]_i_122_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_123_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_124_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_125_n_8\
    );
\tmp_10_reg_685_reg[0]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \tmp_10_reg_685_reg[0]_i_91_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_91_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_91_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => \tmp_10_reg_685[0]_i_139_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_91_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_685[0]_i_140_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_141_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_142_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_143_n_8\
    );
\tmp_12_reg_689[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2\,
      I1 => \grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2\,
      I2 => \^tmp_12_reg_689_reg[0]\(0),
      I3 => \tmp_5_reg_650_reg[26]_2\(0),
      I4 => \tmp_12_reg_689_reg[0]_1\,
      O => \tmp_12_reg_689_reg[0]_0\
    );
\tmp_13_reg_693[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[24]\(0),
      I1 => \grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2\,
      I2 => \^tmp_12_reg_689_reg[0]\(0),
      I3 => \grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2\,
      I4 => \tmp_5_reg_650_reg[26]_2\(0),
      I5 => \tmp_13_reg_693_reg[0]_2\,
      O => \tmp_13_reg_693_reg[0]_1\
    );
\tmp_13_reg_693[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_11_fu_490_p2(25),
      I1 => tmp_11_fu_490_p2(24),
      I2 => \^doado\(14),
      O => \tmp_13_reg_693[0]_i_10_n_8\
    );
\tmp_13_reg_693[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_11_fu_490_p2(26),
      I1 => \^doado\(14),
      I2 => tmp_11_fu_490_p2(27),
      O => \tmp_13_reg_693[0]_i_12_n_8\
    );
\tmp_13_reg_693[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_11_fu_490_p2(24),
      I1 => \^doado\(14),
      I2 => tmp_11_fu_490_p2(25),
      O => \tmp_13_reg_693[0]_i_13_n_8\
    );
\tmp_13_reg_693[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_11_fu_490_p2(23),
      I1 => tmp_11_fu_490_p2(22),
      I2 => \^doado\(14),
      O => \tmp_13_reg_693[0]_i_24_n_8\
    );
\tmp_13_reg_693[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_11_fu_490_p2(21),
      I1 => tmp_11_fu_490_p2(20),
      I2 => \^doado\(14),
      O => \tmp_13_reg_693[0]_i_25_n_8\
    );
\tmp_13_reg_693[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_11_fu_490_p2(19),
      I1 => tmp_11_fu_490_p2(18),
      I2 => \^doado\(14),
      O => \tmp_13_reg_693[0]_i_26_n_8\
    );
\tmp_13_reg_693[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_11_fu_490_p2(17),
      I1 => tmp_11_fu_490_p2(16),
      I2 => \^doado\(14),
      O => \tmp_13_reg_693[0]_i_27_n_8\
    );
\tmp_13_reg_693[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_11_fu_490_p2(22),
      I1 => \^doado\(14),
      I2 => tmp_11_fu_490_p2(23),
      O => \tmp_13_reg_693[0]_i_28_n_8\
    );
\tmp_13_reg_693[0]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_11_fu_490_p2(20),
      I1 => \^doado\(14),
      I2 => tmp_11_fu_490_p2(21),
      O => \tmp_13_reg_693[0]_i_29_n_8\
    );
\tmp_13_reg_693[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_11_fu_490_p2(18),
      I1 => \^doado\(14),
      I2 => tmp_11_fu_490_p2(19),
      O => \tmp_13_reg_693[0]_i_30_n_8\
    );
\tmp_13_reg_693[0]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_11_fu_490_p2(16),
      I1 => \^doado\(14),
      I2 => tmp_11_fu_490_p2(17),
      O => \tmp_13_reg_693[0]_i_31_n_8\
    );
\tmp_13_reg_693[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \^doado\(9),
      I2 => p_shl2_cast_fu_415_p1(9),
      I3 => p_shl2_cast_fu_415_p1(8),
      O => \tmp_13_reg_693_reg[0]_0\(0)
    );
\tmp_13_reg_693[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_11_fu_490_p2(15),
      I1 => tmp_11_fu_490_p2(14),
      I2 => \^doado\(14),
      O => \tmp_13_reg_693[0]_i_44_n_8\
    );
\tmp_13_reg_693[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_11_fu_490_p2(12),
      I1 => tmp_11_fu_490_p2(13),
      I2 => \^doado\(13),
      I3 => \^doado\(12),
      O => \tmp_13_reg_693[0]_i_45_n_8\
    );
\tmp_13_reg_693[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_11_fu_490_p2(10),
      I1 => tmp_11_fu_490_p2(11),
      I2 => \^doado\(11),
      I3 => \^doado\(10),
      O => \tmp_13_reg_693[0]_i_46_n_8\
    );
\tmp_13_reg_693[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_11_fu_490_p2(8),
      I1 => \^doado\(8),
      I2 => \^doado\(9),
      I3 => tmp_11_fu_490_p2(9),
      O => \tmp_13_reg_693[0]_i_47_n_8\
    );
\tmp_13_reg_693[0]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_11_fu_490_p2(14),
      I1 => \^doado\(14),
      I2 => tmp_11_fu_490_p2(15),
      O => \tmp_13_reg_693[0]_i_48_n_8\
    );
\tmp_13_reg_693[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_11_fu_490_p2(12),
      I1 => tmp_11_fu_490_p2(13),
      I2 => \^doado\(12),
      I3 => \^doado\(13),
      O => \tmp_13_reg_693[0]_i_49_n_8\
    );
\tmp_13_reg_693[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_11_fu_490_p2(10),
      I1 => tmp_11_fu_490_p2(11),
      I2 => \^doado\(10),
      I3 => \^doado\(11),
      O => \tmp_13_reg_693[0]_i_50_n_8\
    );
\tmp_13_reg_693[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_11_fu_490_p2(8),
      I1 => \^doado\(9),
      I2 => tmp_11_fu_490_p2(9),
      I3 => \^doado\(8),
      O => \tmp_13_reg_693[0]_i_51_n_8\
    );
\tmp_13_reg_693[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^doado\(7),
      I2 => p_shl2_cast_fu_415_p1(7),
      I3 => p_shl2_cast_fu_415_p1(6),
      O => \tmp_13_reg_693_reg[0]\(2)
    );
\tmp_13_reg_693[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^doado\(5),
      I2 => p_shl2_cast_fu_415_p1(5),
      I3 => p_shl2_cast_fu_415_p1(4),
      O => \tmp_13_reg_693_reg[0]\(1)
    );
\tmp_13_reg_693[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(2),
      I1 => p_shl2_cast_fu_415_p1(3),
      I2 => \^doado\(3),
      I3 => p_shl2_cast_fu_415_p1(2),
      O => \tmp_13_reg_693_reg[0]\(0)
    );
\tmp_13_reg_693[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_11_fu_490_p2(6),
      I1 => \^doado\(6),
      I2 => \^doado\(7),
      I3 => tmp_11_fu_490_p2(7),
      O => \tmp_13_reg_693[0]_i_66_n_8\
    );
\tmp_13_reg_693[0]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_11_fu_490_p2(4),
      I1 => \^doado\(4),
      I2 => \^doado\(5),
      I3 => tmp_11_fu_490_p2(5),
      O => \tmp_13_reg_693[0]_i_67_n_8\
    );
\tmp_13_reg_693[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_11_fu_490_p2(2),
      I1 => \^doado\(2),
      I2 => \^doado\(3),
      I3 => tmp_11_fu_490_p2(3),
      O => \tmp_13_reg_693[0]_i_68_n_8\
    );
\tmp_13_reg_693[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_11_fu_490_p2(0),
      I1 => tmp_11_fu_490_p2(1),
      I2 => \^doado\(1),
      I3 => \^doado\(0),
      O => \tmp_13_reg_693[0]_i_69_n_8\
    );
\tmp_13_reg_693[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_11_fu_490_p2(6),
      I1 => \^doado\(7),
      I2 => tmp_11_fu_490_p2(7),
      I3 => \^doado\(6),
      O => \tmp_13_reg_693[0]_i_70_n_8\
    );
\tmp_13_reg_693[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_11_fu_490_p2(4),
      I1 => \^doado\(5),
      I2 => tmp_11_fu_490_p2(5),
      I3 => \^doado\(4),
      O => \tmp_13_reg_693[0]_i_71_n_8\
    );
\tmp_13_reg_693[0]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_11_fu_490_p2(2),
      I1 => \^doado\(3),
      I2 => tmp_11_fu_490_p2(3),
      I3 => \^doado\(2),
      O => \tmp_13_reg_693[0]_i_72_n_8\
    );
\tmp_13_reg_693[0]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_11_fu_490_p2(0),
      I1 => tmp_11_fu_490_p2(1),
      I2 => \^doado\(0),
      I3 => \^doado\(1),
      O => \tmp_13_reg_693[0]_i_73_n_8\
    );
\tmp_13_reg_693[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_11_fu_490_p2(27),
      I1 => tmp_11_fu_490_p2(26),
      I2 => \^doado\(14),
      O => \tmp_13_reg_693[0]_i_9_n_8\
    );
\tmp_13_reg_693_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_43_n_8\,
      CO(3) => \tmp_13_reg_693_reg[0]_i_23_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_23_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_23_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_23_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_13_reg_693[0]_i_44_n_8\,
      DI(2) => \tmp_13_reg_693[0]_i_45_n_8\,
      DI(1) => \tmp_13_reg_693[0]_i_46_n_8\,
      DI(0) => \tmp_13_reg_693[0]_i_47_n_8\,
      O(3 downto 0) => \NLW_tmp_13_reg_693_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_693[0]_i_48_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_49_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_50_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_51_n_8\
    );
\tmp_13_reg_693_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_8_n_8\,
      CO(3) => \NLW_tmp_13_reg_693_reg[0]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_3_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_3_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_13_reg_693[0]_i_9_n_8\,
      DI(0) => \tmp_13_reg_693[0]_i_10_n_8\,
      O(3 downto 0) => \NLW_tmp_13_reg_693_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => ram_reg_2(0),
      S(1) => \tmp_13_reg_693[0]_i_12_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_13_n_8\
    );
\tmp_13_reg_693_reg[0]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_13_reg_693_reg[0]_i_43_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_43_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_43_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_43_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_13_reg_693[0]_i_66_n_8\,
      DI(2) => \tmp_13_reg_693[0]_i_67_n_8\,
      DI(1) => \tmp_13_reg_693[0]_i_68_n_8\,
      DI(0) => \tmp_13_reg_693[0]_i_69_n_8\,
      O(3 downto 0) => \NLW_tmp_13_reg_693_reg[0]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_693[0]_i_70_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_71_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_72_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_73_n_8\
    );
\tmp_13_reg_693_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_23_n_8\,
      CO(3) => \tmp_13_reg_693_reg[0]_i_8_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_8_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_8_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_8_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_13_reg_693[0]_i_24_n_8\,
      DI(2) => \tmp_13_reg_693[0]_i_25_n_8\,
      DI(1) => \tmp_13_reg_693[0]_i_26_n_8\,
      DI(0) => \tmp_13_reg_693[0]_i_27_n_8\,
      O(3 downto 0) => \NLW_tmp_13_reg_693_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_693[0]_i_28_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_29_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_30_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_31_n_8\
    );
\tmp_15_reg_697[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grp_normalizeHisto1_fu_1026/tmp_15_fu_546_p2\,
      I1 => \grp_normalizeHisto1_fu_1026/tmp_15_reg_6970\,
      I2 => \tmp_15_reg_697_reg[0]_0\,
      O => \tmp_15_reg_697_reg[0]\
    );
\tmp_15_reg_697[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => O(3),
      I1 => \^doado\(14),
      I2 => \tmp_5_reg_650_reg[26]\(0),
      O => \tmp_15_reg_697[0]_i_10_n_8\
    );
\tmp_15_reg_697[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => O(2),
      I1 => \^doado\(14),
      I2 => O(1),
      O => \tmp_15_reg_697[0]_i_11_n_8\
    );
\tmp_15_reg_697[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[22]\(3),
      I1 => O(0),
      I2 => \^doado\(14),
      O => \tmp_15_reg_697[0]_i_13_n_8\
    );
\tmp_15_reg_697[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[22]\(1),
      I1 => \tmp_5_reg_650_reg[22]\(2),
      I2 => \^doado\(14),
      O => \tmp_15_reg_697[0]_i_14_n_8\
    );
\tmp_15_reg_697[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[18]\(3),
      I1 => \tmp_5_reg_650_reg[22]\(0),
      I2 => \^doado\(14),
      O => \tmp_15_reg_697[0]_i_15_n_8\
    );
\tmp_15_reg_697[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[18]\(1),
      I1 => \tmp_5_reg_650_reg[18]\(2),
      I2 => \^doado\(14),
      O => \tmp_15_reg_697[0]_i_16_n_8\
    );
\tmp_15_reg_697[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => O(0),
      I1 => \^doado\(14),
      I2 => \tmp_5_reg_650_reg[22]\(3),
      O => \tmp_15_reg_697[0]_i_17_n_8\
    );
\tmp_15_reg_697[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[22]\(2),
      I1 => \^doado\(14),
      I2 => \tmp_5_reg_650_reg[22]\(1),
      O => \tmp_15_reg_697[0]_i_18_n_8\
    );
\tmp_15_reg_697[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[22]\(0),
      I1 => \^doado\(14),
      I2 => \tmp_5_reg_650_reg[18]\(3),
      O => \tmp_15_reg_697[0]_i_19_n_8\
    );
\tmp_15_reg_697[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[18]\(2),
      I1 => \^doado\(14),
      I2 => \tmp_5_reg_650_reg[18]\(1),
      O => \tmp_15_reg_697[0]_i_20_n_8\
    );
\tmp_15_reg_697[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[14]\(3),
      I1 => \tmp_5_reg_650_reg[18]\(0),
      I2 => \^doado\(14),
      O => \tmp_15_reg_697[0]_i_24_n_8\
    );
\tmp_15_reg_697[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[14]\(1),
      I1 => \tmp_5_reg_650_reg[14]\(2),
      I2 => \^doado\(13),
      I3 => \^doado\(12),
      O => \tmp_15_reg_697[0]_i_25_n_8\
    );
\tmp_15_reg_697[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[10]\(3),
      I1 => \tmp_5_reg_650_reg[14]\(0),
      I2 => \^doado\(11),
      I3 => \^doado\(10),
      O => \tmp_15_reg_697[0]_i_26_n_8\
    );
\tmp_15_reg_697[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[10]\(1),
      I1 => \^doado\(8),
      I2 => \^doado\(9),
      I3 => \tmp_5_reg_650_reg[10]\(2),
      O => \tmp_15_reg_697[0]_i_27_n_8\
    );
\tmp_15_reg_697[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[18]\(0),
      I1 => \^doado\(14),
      I2 => \tmp_5_reg_650_reg[14]\(3),
      O => \tmp_15_reg_697[0]_i_28_n_8\
    );
\tmp_15_reg_697[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[14]\(1),
      I1 => \tmp_5_reg_650_reg[14]\(2),
      I2 => \^doado\(12),
      I3 => \^doado\(13),
      O => \tmp_15_reg_697[0]_i_29_n_8\
    );
\tmp_15_reg_697[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[24]\(0),
      I1 => \grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2\,
      I2 => \^tmp_12_reg_689_reg[0]\(0),
      I3 => \grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2\,
      I4 => \tmp_5_reg_650_reg[26]_2\(0),
      O => \grp_normalizeHisto1_fu_1026/tmp_15_reg_6970\
    );
\tmp_15_reg_697[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[10]\(3),
      I1 => \tmp_5_reg_650_reg[14]\(0),
      I2 => \^doado\(10),
      I3 => \^doado\(11),
      O => \tmp_15_reg_697[0]_i_30_n_8\
    );
\tmp_15_reg_697[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[10]\(1),
      I1 => \^doado\(9),
      I2 => \tmp_5_reg_650_reg[10]\(2),
      I3 => \^doado\(8),
      O => \tmp_15_reg_697[0]_i_31_n_8\
    );
\tmp_15_reg_697[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[6]\(3),
      I1 => \^doado\(6),
      I2 => \^doado\(7),
      I3 => \tmp_5_reg_650_reg[10]\(0),
      O => \tmp_15_reg_697[0]_i_38_n_8\
    );
\tmp_15_reg_697[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[6]\(1),
      I1 => \^doado\(4),
      I2 => \^doado\(5),
      I3 => \tmp_5_reg_650_reg[6]\(2),
      O => \tmp_15_reg_697[0]_i_39_n_8\
    );
\tmp_15_reg_697[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[2]\(2),
      I1 => \^doado\(2),
      I2 => \^doado\(3),
      I3 => \tmp_5_reg_650_reg[6]\(0),
      O => \tmp_15_reg_697[0]_i_40_n_8\
    );
\tmp_15_reg_697[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[2]\(0),
      I1 => \tmp_5_reg_650_reg[2]\(1),
      I2 => \^doado\(1),
      I3 => \^doado\(0),
      O => \tmp_15_reg_697[0]_i_41_n_8\
    );
\tmp_15_reg_697[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[6]\(3),
      I1 => \^doado\(7),
      I2 => \tmp_5_reg_650_reg[10]\(0),
      I3 => \^doado\(6),
      O => \tmp_15_reg_697[0]_i_42_n_8\
    );
\tmp_15_reg_697[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[6]\(1),
      I1 => \^doado\(5),
      I2 => \tmp_5_reg_650_reg[6]\(2),
      I3 => \^doado\(4),
      O => \tmp_15_reg_697[0]_i_43_n_8\
    );
\tmp_15_reg_697[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[2]\(2),
      I1 => \^doado\(3),
      I2 => \tmp_5_reg_650_reg[6]\(0),
      I3 => \^doado\(2),
      O => \tmp_15_reg_697[0]_i_44_n_8\
    );
\tmp_15_reg_697[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[2]\(0),
      I1 => \tmp_5_reg_650_reg[2]\(1),
      I2 => \^doado\(0),
      I3 => \^doado\(1),
      O => \tmp_15_reg_697[0]_i_45_n_8\
    );
\tmp_15_reg_697[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \tmp_5_reg_650_reg[26]\(0),
      O => \tmp_15_reg_697[0]_i_5_n_8\
    );
\tmp_15_reg_697[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => O(3),
      I1 => \tmp_5_reg_650_reg[26]\(0),
      I2 => \^doado\(14),
      O => \tmp_15_reg_697[0]_i_6_n_8\
    );
\tmp_15_reg_697[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => \^doado\(14),
      O => \tmp_15_reg_697[0]_i_7_n_8\
    );
\tmp_15_reg_697[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[26]\(0),
      I1 => \^doado\(14),
      O => \tmp_15_reg_697[0]_i_9_n_8\
    );
\tmp_15_reg_697_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_697_reg[0]_i_23_n_8\,
      CO(3) => \tmp_15_reg_697_reg[0]_i_12_n_8\,
      CO(2) => \tmp_15_reg_697_reg[0]_i_12_n_9\,
      CO(1) => \tmp_15_reg_697_reg[0]_i_12_n_10\,
      CO(0) => \tmp_15_reg_697_reg[0]_i_12_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_15_reg_697[0]_i_24_n_8\,
      DI(2) => \tmp_15_reg_697[0]_i_25_n_8\,
      DI(1) => \tmp_15_reg_697[0]_i_26_n_8\,
      DI(0) => \tmp_15_reg_697[0]_i_27_n_8\,
      O(3 downto 0) => \NLW_tmp_15_reg_697_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_15_reg_697[0]_i_28_n_8\,
      S(2) => \tmp_15_reg_697[0]_i_29_n_8\,
      S(1) => \tmp_15_reg_697[0]_i_30_n_8\,
      S(0) => \tmp_15_reg_697[0]_i_31_n_8\
    );
\tmp_15_reg_697_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_697_reg[0]_i_4_n_8\,
      CO(3) => \grp_normalizeHisto1_fu_1026/tmp_15_fu_546_p2\,
      CO(2) => \tmp_15_reg_697_reg[0]_i_2_n_9\,
      CO(1) => \tmp_15_reg_697_reg[0]_i_2_n_10\,
      CO(0) => \tmp_15_reg_697_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_15_reg_697[0]_i_5_n_8\,
      DI(1) => \tmp_15_reg_697[0]_i_6_n_8\,
      DI(0) => \tmp_15_reg_697[0]_i_7_n_8\,
      O(3 downto 0) => \NLW_tmp_15_reg_697_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_1(0),
      S(2) => \tmp_15_reg_697[0]_i_9_n_8\,
      S(1) => \tmp_15_reg_697[0]_i_10_n_8\,
      S(0) => \tmp_15_reg_697[0]_i_11_n_8\
    );
\tmp_15_reg_697_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_15_reg_697_reg[0]_i_23_n_8\,
      CO(2) => \tmp_15_reg_697_reg[0]_i_23_n_9\,
      CO(1) => \tmp_15_reg_697_reg[0]_i_23_n_10\,
      CO(0) => \tmp_15_reg_697_reg[0]_i_23_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_15_reg_697[0]_i_38_n_8\,
      DI(2) => \tmp_15_reg_697[0]_i_39_n_8\,
      DI(1) => \tmp_15_reg_697[0]_i_40_n_8\,
      DI(0) => \tmp_15_reg_697[0]_i_41_n_8\,
      O(3 downto 0) => \NLW_tmp_15_reg_697_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_15_reg_697[0]_i_42_n_8\,
      S(2) => \tmp_15_reg_697[0]_i_43_n_8\,
      S(1) => \tmp_15_reg_697[0]_i_44_n_8\,
      S(0) => \tmp_15_reg_697[0]_i_45_n_8\
    );
\tmp_15_reg_697_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_697_reg[0]_i_12_n_8\,
      CO(3) => \tmp_15_reg_697_reg[0]_i_4_n_8\,
      CO(2) => \tmp_15_reg_697_reg[0]_i_4_n_9\,
      CO(1) => \tmp_15_reg_697_reg[0]_i_4_n_10\,
      CO(0) => \tmp_15_reg_697_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_15_reg_697[0]_i_13_n_8\,
      DI(2) => \tmp_15_reg_697[0]_i_14_n_8\,
      DI(1) => \tmp_15_reg_697[0]_i_15_n_8\,
      DI(0) => \tmp_15_reg_697[0]_i_16_n_8\,
      O(3 downto 0) => \NLW_tmp_15_reg_697_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_15_reg_697[0]_i_17_n_8\,
      S(2) => \tmp_15_reg_697[0]_i_18_n_8\,
      S(1) => \tmp_15_reg_697[0]_i_19_n_8\,
      S(0) => \tmp_15_reg_697[0]_i_20_n_8\
    );
\tmp_16_reg_701[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[26]_3\(0),
      I1 => \^tmp_16_reg_7010\,
      I2 => \tmp_16_reg_701_reg[0]_0\,
      O => \tmp_16_reg_701_reg[0]\
    );
\tmp_16_reg_701[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \^doado\(9),
      I2 => p_shl2_cast_fu_415_p1(10),
      I3 => p_shl2_cast_fu_415_p1(9),
      O => \tmp_17_reg_705_reg[0]_1\(0)
    );
\tmp_16_reg_701[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tmp_5_reg_650_reg[26]_2\(0),
      I1 => \grp_normalizeHisto1_fu_1026/tmp_12_fu_510_p2\,
      I2 => \^tmp_12_reg_689_reg[0]\(0),
      I3 => \grp_normalizeHisto1_fu_1026/tmp_10_fu_473_p2\,
      I4 => \tmp_5_reg_650_reg[24]\(0),
      I5 => \grp_normalizeHisto1_fu_1026/tmp_15_fu_546_p2\,
      O => \^tmp_16_reg_7010\
    );
\tmp_16_reg_701[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^doado\(7),
      I2 => p_shl2_cast_fu_415_p1(8),
      I3 => p_shl2_cast_fu_415_p1(7),
      O => \tmp_17_reg_705_reg[0]_0\(2)
    );
\tmp_16_reg_701[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^doado\(5),
      I2 => p_shl2_cast_fu_415_p1(6),
      I3 => p_shl2_cast_fu_415_p1(5),
      O => \tmp_17_reg_705_reg[0]_0\(1)
    );
\tmp_16_reg_701[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^doado\(2),
      I1 => p_shl2_cast_fu_415_p1(4),
      I2 => p_shl2_cast_fu_415_p1(3),
      I3 => \^doado\(3),
      O => \tmp_17_reg_705_reg[0]_0\(0)
    );
\tmp_17_reg_705[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(8),
      I1 => p_shl2_cast_fu_415_p1(11),
      I2 => \^doado\(9),
      I3 => p_shl2_cast_fu_415_p1(10),
      O => \tmp_17_reg_705_reg[0]_2\(0)
    );
\tmp_17_reg_705[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^doado\(7),
      I2 => p_shl2_cast_fu_415_p1(9),
      I3 => p_shl2_cast_fu_415_p1(8),
      O => \tmp_17_reg_705_reg[0]\(2)
    );
\tmp_17_reg_705[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^doado\(5),
      I2 => p_shl2_cast_fu_415_p1(7),
      I3 => p_shl2_cast_fu_415_p1(6),
      O => \tmp_17_reg_705_reg[0]\(1)
    );
\tmp_17_reg_705[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \^doado\(3),
      I2 => p_shl2_cast_fu_415_p1(5),
      I3 => p_shl2_cast_fu_415_p1(4),
      O => \tmp_17_reg_705_reg[0]\(0)
    );
\tmp_85_reg_2476[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(10),
      I1 => \^doado\(11),
      O => \tmp_85_reg_2476_reg[11]\(0)
    );
\tmp_85_reg_2476[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(13),
      I1 => \^doado\(14),
      O => \tmp_85_reg_2476_reg[14]\(2)
    );
\tmp_85_reg_2476[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(12),
      I1 => \^doado\(13),
      O => \tmp_85_reg_2476_reg[14]\(1)
    );
\tmp_85_reg_2476[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \^doado\(12),
      O => \tmp_85_reg_2476_reg[14]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram_88 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_29_reg_693_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_33_reg_705_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_33_reg_705_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_29_reg_693_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_28_reg_689_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_33_reg_705_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_28_reg_689_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_26_reg_685_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_31_reg_697_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_118_reg_2476_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_118_reg_2476_reg[14]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_28_reg_689_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    descriptor0_V_ce0 : in STD_LOGIC;
    descriptor0_V_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_118_reg_2476_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_23_fu_419_p2 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p_shl5_cast_fu_415_p1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_35_reg_650_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_35_reg_650_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_35_reg_650_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_35_reg_650_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_35_reg_650_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_35_reg_650_reg[26]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_35_reg_650_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_35_reg_650_reg[26]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram_88 : entity is "hog_descriptor0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram_88 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \tmp_26_reg_685[0]_i_118_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_119_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_120_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_121_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_122_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_123_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_124_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_125_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_139_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_140_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_141_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_142_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_143_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_16_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_18_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_19_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_20_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_39_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_40_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_41_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_42_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_43_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_44_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_45_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_46_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_76_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_77_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_78_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_79_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_80_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_81_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_82_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_83_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_13_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_13_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_13_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_38_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_38_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_38_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_38_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_75_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_75_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_75_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_75_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_91_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_91_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_91_n_9\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_16_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_17_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_18_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_19_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_20_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_24_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_25_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_26_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_27_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_28_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_29_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_30_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_31_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_38_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_39_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_40_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_41_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_42_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_43_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_44_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_45_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_12_n_10\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_12_n_11\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_12_n_9\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_23_n_10\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_23_n_11\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_23_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_23_n_9\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_697_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_697_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_697_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_697_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d15";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 14;
begin
  DOADO(14 downto 0) <= \^doado\(14 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 4) => Q(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15) => '0',
      DIBDI(14 downto 0) => \tmp_118_reg_2476_reg[14]_0\(14 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => NLW_ram_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => \^doado\(14 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => descriptor0_V_ce0,
      ENBWREN => descriptor0_V_we1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\tmp_118_reg_2476[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(10),
      I1 => \^doado\(11),
      O => \tmp_118_reg_2476_reg[11]\(0)
    );
\tmp_118_reg_2476[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(13),
      I1 => \^doado\(14),
      O => \tmp_118_reg_2476_reg[14]\(2)
    );
\tmp_118_reg_2476[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(12),
      I1 => \^doado\(13),
      O => \tmp_118_reg_2476_reg[14]\(1)
    );
\tmp_118_reg_2476[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \^doado\(12),
      O => \tmp_118_reg_2476_reg[14]\(0)
    );
\tmp_26_reg_685[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[26]_1\(0),
      I1 => \^doado\(14),
      O => \tmp_28_reg_689_reg[0]_1\(0)
    );
\tmp_26_reg_685[0]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_23_fu_419_p2(6),
      I1 => \^doado\(6),
      I2 => \^doado\(7),
      I3 => tmp_23_fu_419_p2(7),
      O => \tmp_26_reg_685[0]_i_118_n_8\
    );
\tmp_26_reg_685[0]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_23_fu_419_p2(4),
      I1 => \^doado\(4),
      I2 => \^doado\(5),
      I3 => tmp_23_fu_419_p2(5),
      O => \tmp_26_reg_685[0]_i_119_n_8\
    );
\tmp_26_reg_685[0]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_23_fu_419_p2(2),
      I1 => \^doado\(2),
      I2 => \^doado\(3),
      I3 => tmp_23_fu_419_p2(3),
      O => \tmp_26_reg_685[0]_i_120_n_8\
    );
\tmp_26_reg_685[0]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_23_fu_419_p2(0),
      I1 => tmp_23_fu_419_p2(1),
      I2 => \^doado\(1),
      I3 => \^doado\(0),
      O => \tmp_26_reg_685[0]_i_121_n_8\
    );
\tmp_26_reg_685[0]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(6),
      I1 => tmp_23_fu_419_p2(7),
      I2 => \^doado\(7),
      I3 => tmp_23_fu_419_p2(6),
      O => \tmp_26_reg_685[0]_i_122_n_8\
    );
\tmp_26_reg_685[0]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(4),
      I1 => tmp_23_fu_419_p2(5),
      I2 => \^doado\(5),
      I3 => tmp_23_fu_419_p2(4),
      O => \tmp_26_reg_685[0]_i_123_n_8\
    );
\tmp_26_reg_685[0]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(2),
      I1 => tmp_23_fu_419_p2(3),
      I2 => \^doado\(3),
      I3 => tmp_23_fu_419_p2(2),
      O => \tmp_26_reg_685[0]_i_124_n_8\
    );
\tmp_26_reg_685[0]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_23_fu_419_p2(0),
      I1 => tmp_23_fu_419_p2(1),
      I2 => \^doado\(0),
      I3 => \^doado\(1),
      O => \tmp_26_reg_685[0]_i_125_n_8\
    );
\tmp_26_reg_685[0]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(0),
      I1 => \^doado\(1),
      I2 => \^doado\(0),
      O => \tmp_26_reg_685[0]_i_139_n_8\
    );
\tmp_26_reg_685[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_14_n_8\
    );
\tmp_26_reg_685[0]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^doado\(7),
      I2 => p_shl5_cast_fu_415_p1(6),
      I3 => p_shl5_cast_fu_415_p1(5),
      O => \tmp_26_reg_685[0]_i_140_n_8\
    );
\tmp_26_reg_685[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^doado\(4),
      I1 => p_shl5_cast_fu_415_p1(4),
      I2 => p_shl5_cast_fu_415_p1(3),
      I3 => \^doado\(5),
      O => \tmp_26_reg_685[0]_i_141_n_8\
    );
\tmp_26_reg_685[0]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \^doado\(3),
      I2 => p_shl5_cast_fu_415_p1(2),
      I3 => p_shl5_cast_fu_415_p1(1),
      O => \tmp_26_reg_685[0]_i_142_n_8\
    );
\tmp_26_reg_685[0]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(0),
      I1 => \^doado\(0),
      I2 => \^doado\(1),
      O => \tmp_26_reg_685[0]_i_143_n_8\
    );
\tmp_26_reg_685[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_23_fu_419_p2(27),
      I1 => tmp_23_fu_419_p2(26),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_15_n_8\
    );
\tmp_26_reg_685[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_23_fu_419_p2(25),
      I1 => tmp_23_fu_419_p2(24),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_16_n_8\
    );
\tmp_26_reg_685[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_18_n_8\
    );
\tmp_26_reg_685[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_23_fu_419_p2(26),
      I1 => tmp_23_fu_419_p2(27),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_19_n_8\
    );
\tmp_26_reg_685[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_23_fu_419_p2(24),
      I1 => tmp_23_fu_419_p2(25),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_20_n_8\
    );
\tmp_26_reg_685[0]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_23_fu_419_p2(23),
      I1 => tmp_23_fu_419_p2(22),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_39_n_8\
    );
\tmp_26_reg_685[0]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_23_fu_419_p2(21),
      I1 => tmp_23_fu_419_p2(20),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_40_n_8\
    );
\tmp_26_reg_685[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_23_fu_419_p2(19),
      I1 => tmp_23_fu_419_p2(18),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_41_n_8\
    );
\tmp_26_reg_685[0]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_23_fu_419_p2(17),
      I1 => tmp_23_fu_419_p2(16),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_42_n_8\
    );
\tmp_26_reg_685[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_23_fu_419_p2(22),
      I1 => tmp_23_fu_419_p2(23),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_43_n_8\
    );
\tmp_26_reg_685[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_23_fu_419_p2(20),
      I1 => tmp_23_fu_419_p2(21),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_44_n_8\
    );
\tmp_26_reg_685[0]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_23_fu_419_p2(18),
      I1 => tmp_23_fu_419_p2(19),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_45_n_8\
    );
\tmp_26_reg_685[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_23_fu_419_p2(16),
      I1 => tmp_23_fu_419_p2(17),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_46_n_8\
    );
\tmp_26_reg_685[0]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_23_fu_419_p2(15),
      I1 => tmp_23_fu_419_p2(14),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_76_n_8\
    );
\tmp_26_reg_685[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_23_fu_419_p2(12),
      I1 => tmp_23_fu_419_p2(13),
      I2 => \^doado\(13),
      I3 => \^doado\(12),
      O => \tmp_26_reg_685[0]_i_77_n_8\
    );
\tmp_26_reg_685[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_23_fu_419_p2(10),
      I1 => tmp_23_fu_419_p2(11),
      I2 => \^doado\(11),
      I3 => \^doado\(10),
      O => \tmp_26_reg_685[0]_i_78_n_8\
    );
\tmp_26_reg_685[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_23_fu_419_p2(8),
      I1 => \^doado\(8),
      I2 => \^doado\(9),
      I3 => tmp_23_fu_419_p2(9),
      O => \tmp_26_reg_685[0]_i_79_n_8\
    );
\tmp_26_reg_685[0]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_23_fu_419_p2(14),
      I1 => tmp_23_fu_419_p2(15),
      I2 => \^doado\(14),
      O => \tmp_26_reg_685[0]_i_80_n_8\
    );
\tmp_26_reg_685[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_23_fu_419_p2(12),
      I1 => tmp_23_fu_419_p2(13),
      I2 => \^doado\(12),
      I3 => \^doado\(13),
      O => \tmp_26_reg_685[0]_i_81_n_8\
    );
\tmp_26_reg_685[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_23_fu_419_p2(10),
      I1 => tmp_23_fu_419_p2(11),
      I2 => \^doado\(10),
      I3 => \^doado\(11),
      O => \tmp_26_reg_685[0]_i_82_n_8\
    );
\tmp_26_reg_685[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(8),
      I1 => tmp_23_fu_419_p2(9),
      I2 => \^doado\(9),
      I3 => tmp_23_fu_419_p2(8),
      O => \tmp_26_reg_685[0]_i_83_n_8\
    );
\tmp_26_reg_685[0]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \^doado\(9),
      I2 => p_shl5_cast_fu_415_p1(8),
      I3 => p_shl5_cast_fu_415_p1(7),
      O => \tmp_28_reg_689_reg[0]\(0)
    );
\tmp_26_reg_685_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_38_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_13_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_13_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_13_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_13_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_26_reg_685[0]_i_39_n_8\,
      DI(2) => \tmp_26_reg_685[0]_i_40_n_8\,
      DI(1) => \tmp_26_reg_685[0]_i_41_n_8\,
      DI(0) => \tmp_26_reg_685[0]_i_42_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_26_reg_685[0]_i_43_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_44_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_45_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_46_n_8\
    );
\tmp_26_reg_685_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_13_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]\(0),
      CO(2) => \tmp_26_reg_685_reg[0]_i_3_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_3_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_3_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_26_reg_685[0]_i_14_n_8\,
      DI(1) => \tmp_26_reg_685[0]_i_15_n_8\,
      DI(0) => \tmp_26_reg_685[0]_i_16_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_0(0),
      S(2) => \tmp_26_reg_685[0]_i_18_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_19_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_20_n_8\
    );
\tmp_26_reg_685_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_75_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_38_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_38_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_38_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_38_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_26_reg_685[0]_i_76_n_8\,
      DI(2) => \tmp_26_reg_685[0]_i_77_n_8\,
      DI(1) => \tmp_26_reg_685[0]_i_78_n_8\,
      DI(0) => \tmp_26_reg_685[0]_i_79_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_26_reg_685[0]_i_80_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_81_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_82_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_83_n_8\
    );
\tmp_26_reg_685_reg[0]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_26_reg_685_reg[0]_i_75_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_75_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_75_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_75_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_26_reg_685[0]_i_118_n_8\,
      DI(2) => \tmp_26_reg_685[0]_i_119_n_8\,
      DI(1) => \tmp_26_reg_685[0]_i_120_n_8\,
      DI(0) => \tmp_26_reg_685[0]_i_121_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_75_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_26_reg_685[0]_i_122_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_123_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_124_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_125_n_8\
    );
\tmp_26_reg_685_reg[0]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_28_reg_689_reg[0]_0\(0),
      CO(2) => \tmp_26_reg_685_reg[0]_i_91_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_91_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_91_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => \tmp_26_reg_685[0]_i_139_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_91_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_26_reg_685[0]_i_140_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_141_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_142_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_143_n_8\
    );
\tmp_29_reg_693[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \^doado\(9),
      I2 => p_shl5_cast_fu_415_p1(9),
      I3 => p_shl5_cast_fu_415_p1(8),
      O => \tmp_29_reg_693_reg[0]_0\(0)
    );
\tmp_29_reg_693[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^doado\(7),
      I2 => p_shl5_cast_fu_415_p1(7),
      I3 => p_shl5_cast_fu_415_p1(6),
      O => \tmp_29_reg_693_reg[0]\(2)
    );
\tmp_29_reg_693[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^doado\(5),
      I2 => p_shl5_cast_fu_415_p1(5),
      I3 => p_shl5_cast_fu_415_p1(4),
      O => \tmp_29_reg_693_reg[0]\(1)
    );
\tmp_29_reg_693[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(2),
      I1 => p_shl5_cast_fu_415_p1(3),
      I2 => \^doado\(3),
      I3 => p_shl5_cast_fu_415_p1(2),
      O => \tmp_29_reg_693_reg[0]\(0)
    );
\tmp_31_reg_697[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[26]\(2),
      I1 => \^doado\(14),
      I2 => \tmp_35_reg_650_reg[26]\(1),
      O => \tmp_31_reg_697[0]_i_11_n_8\
    );
\tmp_31_reg_697[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[22]\(3),
      I1 => \tmp_35_reg_650_reg[26]\(0),
      I2 => \^doado\(14),
      O => \tmp_31_reg_697[0]_i_13_n_8\
    );
\tmp_31_reg_697[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[22]\(1),
      I1 => \tmp_35_reg_650_reg[22]\(2),
      I2 => \^doado\(14),
      O => \tmp_31_reg_697[0]_i_14_n_8\
    );
\tmp_31_reg_697[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[18]\(3),
      I1 => \tmp_35_reg_650_reg[22]\(0),
      I2 => \^doado\(14),
      O => \tmp_31_reg_697[0]_i_15_n_8\
    );
\tmp_31_reg_697[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[18]\(1),
      I1 => \tmp_35_reg_650_reg[18]\(2),
      I2 => \^doado\(14),
      O => \tmp_31_reg_697[0]_i_16_n_8\
    );
\tmp_31_reg_697[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[26]\(0),
      I1 => \^doado\(14),
      I2 => \tmp_35_reg_650_reg[22]\(3),
      O => \tmp_31_reg_697[0]_i_17_n_8\
    );
\tmp_31_reg_697[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[22]\(2),
      I1 => \^doado\(14),
      I2 => \tmp_35_reg_650_reg[22]\(1),
      O => \tmp_31_reg_697[0]_i_18_n_8\
    );
\tmp_31_reg_697[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[22]\(0),
      I1 => \^doado\(14),
      I2 => \tmp_35_reg_650_reg[18]\(3),
      O => \tmp_31_reg_697[0]_i_19_n_8\
    );
\tmp_31_reg_697[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[18]\(2),
      I1 => \^doado\(14),
      I2 => \tmp_35_reg_650_reg[18]\(1),
      O => \tmp_31_reg_697[0]_i_20_n_8\
    );
\tmp_31_reg_697[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[14]\(3),
      I1 => \tmp_35_reg_650_reg[18]\(0),
      I2 => \^doado\(14),
      O => \tmp_31_reg_697[0]_i_24_n_8\
    );
\tmp_31_reg_697[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[14]\(1),
      I1 => \tmp_35_reg_650_reg[14]\(2),
      I2 => \^doado\(13),
      I3 => \^doado\(12),
      O => \tmp_31_reg_697[0]_i_25_n_8\
    );
\tmp_31_reg_697[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[10]\(3),
      I1 => \tmp_35_reg_650_reg[14]\(0),
      I2 => \^doado\(11),
      I3 => \^doado\(10),
      O => \tmp_31_reg_697[0]_i_26_n_8\
    );
\tmp_31_reg_697[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[10]\(1),
      I1 => \^doado\(8),
      I2 => \^doado\(9),
      I3 => \tmp_35_reg_650_reg[10]\(2),
      O => \tmp_31_reg_697[0]_i_27_n_8\
    );
\tmp_31_reg_697[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[18]\(0),
      I1 => \^doado\(14),
      I2 => \tmp_35_reg_650_reg[14]\(3),
      O => \tmp_31_reg_697[0]_i_28_n_8\
    );
\tmp_31_reg_697[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[14]\(1),
      I1 => \tmp_35_reg_650_reg[14]\(2),
      I2 => \^doado\(12),
      I3 => \^doado\(13),
      O => \tmp_31_reg_697[0]_i_29_n_8\
    );
\tmp_31_reg_697[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[10]\(3),
      I1 => \tmp_35_reg_650_reg[14]\(0),
      I2 => \^doado\(10),
      I3 => \^doado\(11),
      O => \tmp_31_reg_697[0]_i_30_n_8\
    );
\tmp_31_reg_697[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[10]\(1),
      I1 => \^doado\(9),
      I2 => \tmp_35_reg_650_reg[10]\(2),
      I3 => \^doado\(8),
      O => \tmp_31_reg_697[0]_i_31_n_8\
    );
\tmp_31_reg_697[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[6]\(3),
      I1 => \^doado\(6),
      I2 => \^doado\(7),
      I3 => \tmp_35_reg_650_reg[10]\(0),
      O => \tmp_31_reg_697[0]_i_38_n_8\
    );
\tmp_31_reg_697[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[6]\(1),
      I1 => \^doado\(4),
      I2 => \^doado\(5),
      I3 => \tmp_35_reg_650_reg[6]\(2),
      O => \tmp_31_reg_697[0]_i_39_n_8\
    );
\tmp_31_reg_697[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => O(2),
      I1 => \^doado\(2),
      I2 => \^doado\(3),
      I3 => \tmp_35_reg_650_reg[6]\(0),
      O => \tmp_31_reg_697[0]_i_40_n_8\
    );
\tmp_31_reg_697[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => \^doado\(1),
      I3 => \^doado\(0),
      O => \tmp_31_reg_697[0]_i_41_n_8\
    );
\tmp_31_reg_697[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[6]\(3),
      I1 => \^doado\(7),
      I2 => \tmp_35_reg_650_reg[10]\(0),
      I3 => \^doado\(6),
      O => \tmp_31_reg_697[0]_i_42_n_8\
    );
\tmp_31_reg_697[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[6]\(1),
      I1 => \^doado\(5),
      I2 => \tmp_35_reg_650_reg[6]\(2),
      I3 => \^doado\(4),
      O => \tmp_31_reg_697[0]_i_43_n_8\
    );
\tmp_31_reg_697[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => O(2),
      I1 => \^doado\(3),
      I2 => \tmp_35_reg_650_reg[6]\(0),
      I3 => \^doado\(2),
      O => \tmp_31_reg_697[0]_i_44_n_8\
    );
\tmp_31_reg_697[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => \^doado\(0),
      I3 => \^doado\(1),
      O => \tmp_31_reg_697[0]_i_45_n_8\
    );
\tmp_31_reg_697[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \tmp_35_reg_650_reg[26]_0\(0),
      O => \tmp_31_reg_697[0]_i_5_n_8\
    );
\tmp_31_reg_697[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[26]\(3),
      I1 => \tmp_35_reg_650_reg[26]_0\(0),
      I2 => \^doado\(14),
      O => \tmp_31_reg_697[0]_i_6_n_8\
    );
\tmp_31_reg_697[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[26]\(1),
      I1 => \tmp_35_reg_650_reg[26]\(2),
      I2 => \^doado\(14),
      O => \tmp_31_reg_697[0]_i_7_n_8\
    );
\tmp_31_reg_697[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_reg_650_reg[26]_0\(0),
      I1 => \^doado\(14),
      O => \tmp_31_reg_697[0]_i_9_n_8\
    );
\tmp_31_reg_697_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_697_reg[0]_i_23_n_8\,
      CO(3) => \tmp_31_reg_697_reg[0]_i_12_n_8\,
      CO(2) => \tmp_31_reg_697_reg[0]_i_12_n_9\,
      CO(1) => \tmp_31_reg_697_reg[0]_i_12_n_10\,
      CO(0) => \tmp_31_reg_697_reg[0]_i_12_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_31_reg_697[0]_i_24_n_8\,
      DI(2) => \tmp_31_reg_697[0]_i_25_n_8\,
      DI(1) => \tmp_31_reg_697[0]_i_26_n_8\,
      DI(0) => \tmp_31_reg_697[0]_i_27_n_8\,
      O(3 downto 0) => \NLW_tmp_31_reg_697_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_31_reg_697[0]_i_28_n_8\,
      S(2) => \tmp_31_reg_697[0]_i_29_n_8\,
      S(1) => \tmp_31_reg_697[0]_i_30_n_8\,
      S(0) => \tmp_31_reg_697[0]_i_31_n_8\
    );
\tmp_31_reg_697_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_697_reg[0]_i_4_n_8\,
      CO(3) => \tmp_31_reg_697_reg[0]\(0),
      CO(2) => \tmp_31_reg_697_reg[0]_i_2_n_9\,
      CO(1) => \tmp_31_reg_697_reg[0]_i_2_n_10\,
      CO(0) => \tmp_31_reg_697_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_31_reg_697[0]_i_5_n_8\,
      DI(1) => \tmp_31_reg_697[0]_i_6_n_8\,
      DI(0) => \tmp_31_reg_697[0]_i_7_n_8\,
      O(3 downto 0) => \NLW_tmp_31_reg_697_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_1(1),
      S(2) => \tmp_31_reg_697[0]_i_9_n_8\,
      S(1) => ram_reg_1(0),
      S(0) => \tmp_31_reg_697[0]_i_11_n_8\
    );
\tmp_31_reg_697_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_31_reg_697_reg[0]_i_23_n_8\,
      CO(2) => \tmp_31_reg_697_reg[0]_i_23_n_9\,
      CO(1) => \tmp_31_reg_697_reg[0]_i_23_n_10\,
      CO(0) => \tmp_31_reg_697_reg[0]_i_23_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_31_reg_697[0]_i_38_n_8\,
      DI(2) => \tmp_31_reg_697[0]_i_39_n_8\,
      DI(1) => \tmp_31_reg_697[0]_i_40_n_8\,
      DI(0) => \tmp_31_reg_697[0]_i_41_n_8\,
      O(3 downto 0) => \NLW_tmp_31_reg_697_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_31_reg_697[0]_i_42_n_8\,
      S(2) => \tmp_31_reg_697[0]_i_43_n_8\,
      S(1) => \tmp_31_reg_697[0]_i_44_n_8\,
      S(0) => \tmp_31_reg_697[0]_i_45_n_8\
    );
\tmp_31_reg_697_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_697_reg[0]_i_12_n_8\,
      CO(3) => \tmp_31_reg_697_reg[0]_i_4_n_8\,
      CO(2) => \tmp_31_reg_697_reg[0]_i_4_n_9\,
      CO(1) => \tmp_31_reg_697_reg[0]_i_4_n_10\,
      CO(0) => \tmp_31_reg_697_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_31_reg_697[0]_i_13_n_8\,
      DI(2) => \tmp_31_reg_697[0]_i_14_n_8\,
      DI(1) => \tmp_31_reg_697[0]_i_15_n_8\,
      DI(0) => \tmp_31_reg_697[0]_i_16_n_8\,
      O(3 downto 0) => \NLW_tmp_31_reg_697_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_31_reg_697[0]_i_17_n_8\,
      S(2) => \tmp_31_reg_697[0]_i_18_n_8\,
      S(1) => \tmp_31_reg_697[0]_i_19_n_8\,
      S(0) => \tmp_31_reg_697[0]_i_20_n_8\
    );
\tmp_32_reg_701[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \^doado\(9),
      I2 => p_shl5_cast_fu_415_p1(10),
      I3 => p_shl5_cast_fu_415_p1(9),
      O => \tmp_33_reg_705_reg[0]_0\(0)
    );
\tmp_32_reg_701[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^doado\(7),
      I2 => p_shl5_cast_fu_415_p1(8),
      I3 => p_shl5_cast_fu_415_p1(7),
      O => \tmp_33_reg_705_reg[0]\(2)
    );
\tmp_32_reg_701[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^doado\(5),
      I2 => p_shl5_cast_fu_415_p1(6),
      I3 => p_shl5_cast_fu_415_p1(5),
      O => \tmp_33_reg_705_reg[0]\(1)
    );
\tmp_32_reg_701[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^doado\(2),
      I1 => p_shl5_cast_fu_415_p1(4),
      I2 => p_shl5_cast_fu_415_p1(3),
      I3 => \^doado\(3),
      O => \tmp_33_reg_705_reg[0]\(0)
    );
\tmp_33_reg_705[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(8),
      I1 => p_shl5_cast_fu_415_p1(11),
      I2 => \^doado\(9),
      I3 => p_shl5_cast_fu_415_p1(10),
      O => \tmp_33_reg_705_reg[0]_1\(0)
    );
\tmp_33_reg_705[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^doado\(7),
      I2 => p_shl5_cast_fu_415_p1(9),
      I3 => p_shl5_cast_fu_415_p1(8),
      O => S(2)
    );
\tmp_33_reg_705[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^doado\(5),
      I2 => p_shl5_cast_fu_415_p1(7),
      I3 => p_shl5_cast_fu_415_p1(6),
      O => S(1)
    );
\tmp_33_reg_705[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \^doado\(3),
      I2 => p_shl5_cast_fu_415_p1(5),
      I3 => p_shl5_cast_fu_415_p1(4),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_s_reg_1732_reg[5]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter23_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \tmp_s_reg_1732_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter23_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram is
  signal \q0[0]_i_1__34_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__34_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__34_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__34_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__34_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__34_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__34_n_8\ : STD_LOGIC;
  signal \q0[7]_i_1__32_n_8\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
begin
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
\q0[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_8,
      I3 => ap_enable_reg_pp1_iter23_reg(3),
      I4 => ap_enable_reg_pp1_iter23_reg(4),
      I5 => ram_reg_0_31_0_0_n_8,
      O => \q0[0]_i_1__34_n_8\
    );
\q0[1]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_8\,
      I3 => ap_enable_reg_pp1_iter23_reg(3),
      I4 => ap_enable_reg_pp1_iter23_reg(4),
      I5 => \ram_reg_0_31_0_0__0_n_8\,
      O => \q0[1]_i_1__34_n_8\
    );
\q0[2]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_8\,
      I3 => ap_enable_reg_pp1_iter23_reg(3),
      I4 => ap_enable_reg_pp1_iter23_reg(4),
      I5 => \ram_reg_0_31_0_0__1_n_8\,
      O => \q0[2]_i_1__34_n_8\
    );
\q0[3]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_8\,
      I3 => ap_enable_reg_pp1_iter23_reg(3),
      I4 => ap_enable_reg_pp1_iter23_reg(4),
      I5 => \ram_reg_0_31_0_0__2_n_8\,
      O => \q0[3]_i_1__34_n_8\
    );
\q0[4]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_8\,
      I3 => ap_enable_reg_pp1_iter23_reg(3),
      I4 => ap_enable_reg_pp1_iter23_reg(4),
      I5 => \ram_reg_0_31_0_0__3_n_8\,
      O => \q0[4]_i_1__34_n_8\
    );
\q0[5]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_8\,
      I3 => ap_enable_reg_pp1_iter23_reg(3),
      I4 => ap_enable_reg_pp1_iter23_reg(4),
      I5 => \ram_reg_0_31_0_0__4_n_8\,
      O => \q0[5]_i_1__34_n_8\
    );
\q0[6]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_8\,
      I3 => ap_enable_reg_pp1_iter23_reg(3),
      I4 => ap_enable_reg_pp1_iter23_reg(4),
      I5 => \ram_reg_0_31_0_0__5_n_8\,
      O => \q0[6]_i_1__34_n_8\
    );
\q0[7]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_8\,
      I3 => ap_enable_reg_pp1_iter23_reg(3),
      I4 => ap_enable_reg_pp1_iter23_reg(4),
      I5 => \ram_reg_0_31_0_0__6_n_8\,
      O => \q0[7]_i_1__32_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__34_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__34_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__34_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__34_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__34_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__34_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__34_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__32_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => '0',
      D => Q(0),
      O => ram_reg_0_15_0_0_n_8,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => '0',
      D => Q(1),
      O => \ram_reg_0_15_0_0__0_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => '0',
      D => Q(2),
      O => \ram_reg_0_15_0_0__1_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => '0',
      D => Q(3),
      O => \ram_reg_0_15_0_0__2_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => '0',
      D => Q(4),
      O => \ram_reg_0_15_0_0__3_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => '0',
      D => Q(5),
      O => \ram_reg_0_15_0_0__4_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => '0',
      D => Q(6),
      O => \ram_reg_0_15_0_0__5_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => '0',
      D => Q(7),
      O => \ram_reg_0_15_0_0__6_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => ap_enable_reg_pp1_iter23_reg(3),
      D => Q(0),
      O => ram_reg_0_31_0_0_n_8,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[5]\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => ap_enable_reg_pp1_iter23_reg(3),
      D => Q(1),
      O => \ram_reg_0_31_0_0__0_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[5]\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => ap_enable_reg_pp1_iter23_reg(3),
      D => Q(2),
      O => \ram_reg_0_31_0_0__1_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[5]\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => ap_enable_reg_pp1_iter23_reg(3),
      D => Q(3),
      O => \ram_reg_0_31_0_0__2_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[5]\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => ap_enable_reg_pp1_iter23_reg(3),
      D => Q(4),
      O => \ram_reg_0_31_0_0__3_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[5]\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => ap_enable_reg_pp1_iter23_reg(3),
      D => Q(5),
      O => \ram_reg_0_31_0_0__4_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[5]\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => ap_enable_reg_pp1_iter23_reg(3),
      D => Q(6),
      O => \ram_reg_0_31_0_0__5_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[5]\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => ap_enable_reg_pp1_iter23_reg(0),
      A2 => ap_enable_reg_pp1_iter23_reg(1),
      A3 => ap_enable_reg_pp1_iter23_reg(2),
      A4 => ap_enable_reg_pp1_iter23_reg(3),
      D => Q(7),
      O => \ram_reg_0_31_0_0__6_n_8\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[5]\
    );
\ram_reg_0_31_0_0_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_s_reg_1732_reg[0]\(0),
      I1 => ap_enable_reg_pp1_iter23_reg_0,
      O => \^q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_59 is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[7]_1\ : out STD_LOGIC;
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\ : in STD_LOGIC;
    image_buffer1_0_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp1_iter23_reg : in STD_LOGIC;
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter23_reg_0 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_59 : entity is "hog_image_buffer0_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_59 is
  signal \q0[0]_i_1__33_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__33_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__33_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__33_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__33_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__33_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__33_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__32_n_8\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
begin
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
\q0[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\,
      I2 => ram_reg_0_15_0_0_n_8,
      I3 => image_buffer1_0_address0(4),
      I4 => \^q0_reg[7]_0\,
      I5 => ram_reg_0_31_0_0_n_8,
      O => \q0[0]_i_1__33_n_8\
    );
\q0[1]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\,
      I2 => \ram_reg_0_15_0_0__0_n_8\,
      I3 => image_buffer1_0_address0(4),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__0_n_8\,
      O => \q0[1]_i_1__33_n_8\
    );
\q0[2]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\,
      I2 => \ram_reg_0_15_0_0__1_n_8\,
      I3 => image_buffer1_0_address0(4),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__1_n_8\,
      O => \q0[2]_i_1__33_n_8\
    );
\q0[3]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\,
      I2 => \ram_reg_0_15_0_0__2_n_8\,
      I3 => image_buffer1_0_address0(4),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__2_n_8\,
      O => \q0[3]_i_1__33_n_8\
    );
\q0[4]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\,
      I2 => \ram_reg_0_15_0_0__3_n_8\,
      I3 => image_buffer1_0_address0(4),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__3_n_8\,
      O => \q0[4]_i_1__33_n_8\
    );
\q0[5]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\,
      I2 => \ram_reg_0_15_0_0__4_n_8\,
      I3 => image_buffer1_0_address0(4),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__4_n_8\,
      O => \q0[5]_i_1__33_n_8\
    );
\q0[6]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\,
      I2 => \ram_reg_0_15_0_0__5_n_8\,
      I3 => image_buffer1_0_address0(4),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__5_n_8\,
      O => \q0[6]_i_1__33_n_8\
    );
\q0[7]_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\,
      I2 => \ram_reg_0_15_0_0__6_n_8\,
      I3 => image_buffer1_0_address0(4),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__6_n_8\,
      O => \q0[7]_i_2__32_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__33_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__33_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__33_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__33_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__33_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__33_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__33_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__32_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => '0',
      D => Q(0),
      O => ram_reg_0_15_0_0_n_8,
      WCLK => ap_clk,
      WE => ap_enable_reg_pp1_iter23_reg
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => '0',
      D => Q(1),
      O => \ram_reg_0_15_0_0__0_n_8\,
      WCLK => ap_clk,
      WE => ap_enable_reg_pp1_iter23_reg
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => '0',
      D => Q(2),
      O => \ram_reg_0_15_0_0__1_n_8\,
      WCLK => ap_clk,
      WE => ap_enable_reg_pp1_iter23_reg
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => '0',
      D => Q(3),
      O => \ram_reg_0_15_0_0__2_n_8\,
      WCLK => ap_clk,
      WE => ap_enable_reg_pp1_iter23_reg
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => '0',
      D => Q(4),
      O => \ram_reg_0_15_0_0__3_n_8\,
      WCLK => ap_clk,
      WE => ap_enable_reg_pp1_iter23_reg
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => '0',
      D => Q(5),
      O => \ram_reg_0_15_0_0__4_n_8\,
      WCLK => ap_clk,
      WE => ap_enable_reg_pp1_iter23_reg
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => '0',
      D => Q(6),
      O => \ram_reg_0_15_0_0__5_n_8\,
      WCLK => ap_clk,
      WE => ap_enable_reg_pp1_iter23_reg
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => '0',
      D => Q(7),
      O => \ram_reg_0_15_0_0__6_n_8\,
      WCLK => ap_clk,
      WE => ap_enable_reg_pp1_iter23_reg
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      I1 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      I2 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      I3 => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      O => \q0_reg[7]_1\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => image_buffer1_0_address0(4),
      D => Q(0),
      O => ram_reg_0_31_0_0_n_8,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => image_buffer1_0_address0(4),
      D => Q(1),
      O => \ram_reg_0_31_0_0__0_n_8\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => image_buffer1_0_address0(4),
      D => Q(2),
      O => \ram_reg_0_31_0_0__1_n_8\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => image_buffer1_0_address0(4),
      D => Q(3),
      O => \ram_reg_0_31_0_0__2_n_8\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => image_buffer1_0_address0(4),
      D => Q(4),
      O => \ram_reg_0_31_0_0__3_n_8\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => image_buffer1_0_address0(4),
      D => Q(5),
      O => \ram_reg_0_31_0_0__4_n_8\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => image_buffer1_0_address0(4),
      D => Q(6),
      O => \ram_reg_0_31_0_0__5_n_8\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer1_0_address0(0),
      A1 => image_buffer1_0_address0(1),
      A2 => image_buffer1_0_address0(2),
      A3 => image_buffer1_0_address0(3),
      A4 => image_buffer1_0_address0(4),
      D => Q(7),
      O => \ram_reg_0_31_0_0__6_n_8\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\
    );
\ram_reg_0_31_0_0_i_8__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter23_reg_0,
      I1 => \tmp_s_reg_1732_reg[5]\(0),
      O => \^q0_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_69 is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC;
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_40_reg_1655_reg[5]\ : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_1655_reg[4]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter23_reg : in STD_LOGIC;
    \tmp_40_reg_1655_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_69 : entity is "hog_image_buffer0_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_69 is
  signal \q0[0]_i_1__32_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__32_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__32_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__32_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__32_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__32_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__32_n_8\ : STD_LOGIC;
  signal \q0[7]_i_1__31_n_8\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
begin
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
\q0[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_8,
      I3 => \tmp_40_reg_1655_reg[4]\(3),
      I4 => \^q0_reg[7]_0\,
      I5 => ram_reg_0_31_0_0_n_8,
      O => \q0[0]_i_1__32_n_8\
    );
\q0[1]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_8\,
      I3 => \tmp_40_reg_1655_reg[4]\(3),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__0_n_8\,
      O => \q0[1]_i_1__32_n_8\
    );
\q0[2]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_8\,
      I3 => \tmp_40_reg_1655_reg[4]\(3),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__1_n_8\,
      O => \q0[2]_i_1__32_n_8\
    );
\q0[3]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_8\,
      I3 => \tmp_40_reg_1655_reg[4]\(3),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__2_n_8\,
      O => \q0[3]_i_1__32_n_8\
    );
\q0[4]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_8\,
      I3 => \tmp_40_reg_1655_reg[4]\(3),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__3_n_8\,
      O => \q0[4]_i_1__32_n_8\
    );
\q0[5]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_8\,
      I3 => \tmp_40_reg_1655_reg[4]\(3),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__4_n_8\,
      O => \q0[5]_i_1__32_n_8\
    );
\q0[6]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_8\,
      I3 => \tmp_40_reg_1655_reg[4]\(3),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__5_n_8\,
      O => \q0[6]_i_1__32_n_8\
    );
\q0[7]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_8\,
      I3 => \tmp_40_reg_1655_reg[4]\(3),
      I4 => \^q0_reg[7]_0\,
      I5 => \ram_reg_0_31_0_0__6_n_8\,
      O => \q0[7]_i_1__31_n_8\
    );
\q0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg,
      I1 => \tmp_40_reg_1655_reg[5]_0\(1),
      O => \^q0_reg[7]_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__32_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__32_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__32_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__32_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__32_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__32_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__32_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__31_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => '0',
      D => Q(0),
      O => ram_reg_0_15_0_0_n_8,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => '0',
      D => Q(1),
      O => \ram_reg_0_15_0_0__0_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => '0',
      D => Q(2),
      O => \ram_reg_0_15_0_0__1_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]_0\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => '0',
      D => Q(3),
      O => \ram_reg_0_15_0_0__2_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]_0\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => '0',
      D => Q(4),
      O => \ram_reg_0_15_0_0__3_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]_0\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => '0',
      D => Q(5),
      O => \ram_reg_0_15_0_0__4_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]_0\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => '0',
      D => Q(6),
      O => \ram_reg_0_15_0_0__5_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]_0\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => '0',
      D => Q(7),
      O => \ram_reg_0_15_0_0__6_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => \tmp_40_reg_1655_reg[4]\(3),
      D => Q(0),
      O => ram_reg_0_31_0_0_n_8,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => \tmp_40_reg_1655_reg[4]\(3),
      D => Q(1),
      O => \ram_reg_0_31_0_0__0_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => \tmp_40_reg_1655_reg[4]\(3),
      D => Q(2),
      O => \ram_reg_0_31_0_0__1_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => \tmp_40_reg_1655_reg[4]\(3),
      D => Q(3),
      O => \ram_reg_0_31_0_0__2_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => \tmp_40_reg_1655_reg[4]\(3),
      D => Q(4),
      O => \ram_reg_0_31_0_0__3_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => \tmp_40_reg_1655_reg[4]\(3),
      D => Q(5),
      O => \ram_reg_0_31_0_0__4_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => \tmp_40_reg_1655_reg[4]\(3),
      D => Q(6),
      O => \ram_reg_0_31_0_0__5_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => \^q0_reg[0]_0\,
      A1 => \tmp_40_reg_1655_reg[4]\(0),
      A2 => \tmp_40_reg_1655_reg[4]\(1),
      A3 => \tmp_40_reg_1655_reg[4]\(2),
      A4 => \tmp_40_reg_1655_reg[4]\(3),
      D => Q(7),
      O => \ram_reg_0_31_0_0__6_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]_0\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      O => \^q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_77 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_40_reg_1655_reg[5]\ : in STD_LOGIC;
    image_buffer0_0_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_77 : entity is "hog_image_buffer0_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_77 is
  signal \q0[0]_i_1__31_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__31_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__31_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__31_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__31_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__31_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__31_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__31_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
begin
\q0[0]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_8,
      I3 => image_buffer0_0_address0(4),
      I4 => image_buffer0_0_address0(5),
      I5 => ram_reg_0_31_0_0_n_8,
      O => \q0[0]_i_1__31_n_8\
    );
\q0[1]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_8\,
      I3 => image_buffer0_0_address0(4),
      I4 => image_buffer0_0_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_8\,
      O => \q0[1]_i_1__31_n_8\
    );
\q0[2]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_8\,
      I3 => image_buffer0_0_address0(4),
      I4 => image_buffer0_0_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_8\,
      O => \q0[2]_i_1__31_n_8\
    );
\q0[3]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_8\,
      I3 => image_buffer0_0_address0(4),
      I4 => image_buffer0_0_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_8\,
      O => \q0[3]_i_1__31_n_8\
    );
\q0[4]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_8\,
      I3 => image_buffer0_0_address0(4),
      I4 => image_buffer0_0_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_8\,
      O => \q0[4]_i_1__31_n_8\
    );
\q0[5]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_8\,
      I3 => image_buffer0_0_address0(4),
      I4 => image_buffer0_0_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_8\,
      O => \q0[5]_i_1__31_n_8\
    );
\q0[6]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_8\,
      I3 => image_buffer0_0_address0(4),
      I4 => image_buffer0_0_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_8\,
      O => \q0[6]_i_1__31_n_8\
    );
\q0[7]_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_8\,
      I3 => image_buffer0_0_address0(4),
      I4 => image_buffer0_0_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_8\,
      O => \q0[7]_i_2__31_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__31_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__31_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__31_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__31_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__31_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__31_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__31_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__31_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => '0',
      D => Q(0),
      O => ram_reg_0_15_0_0_n_8,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => '0',
      D => Q(1),
      O => \ram_reg_0_15_0_0__0_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => '0',
      D => Q(2),
      O => \ram_reg_0_15_0_0__1_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => '0',
      D => Q(3),
      O => \ram_reg_0_15_0_0__2_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => '0',
      D => Q(4),
      O => \ram_reg_0_15_0_0__3_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => '0',
      D => Q(5),
      O => \ram_reg_0_15_0_0__4_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => '0',
      D => Q(6),
      O => \ram_reg_0_15_0_0__5_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => '0',
      D => Q(7),
      O => \ram_reg_0_15_0_0__6_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => image_buffer0_0_address0(4),
      D => Q(0),
      O => ram_reg_0_31_0_0_n_8,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => image_buffer0_0_address0(4),
      D => Q(1),
      O => \ram_reg_0_31_0_0__0_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => image_buffer0_0_address0(4),
      D => Q(2),
      O => \ram_reg_0_31_0_0__1_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => image_buffer0_0_address0(4),
      D => Q(3),
      O => \ram_reg_0_31_0_0__2_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => image_buffer0_0_address0(4),
      D => Q(4),
      O => \ram_reg_0_31_0_0__3_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => image_buffer0_0_address0(4),
      D => Q(5),
      O => \ram_reg_0_31_0_0__4_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => image_buffer0_0_address0(4),
      D => Q(6),
      O => \ram_reg_0_31_0_0__5_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => image_buffer0_0_address0(0),
      A1 => image_buffer0_0_address0(1),
      A2 => image_buffer0_0_address0(2),
      A3 => image_buffer0_0_address0(3),
      A4 => image_buffer0_0_address0(4),
      D => Q(7),
      O => \ram_reg_0_31_0_0__6_n_8\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_9_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram is
  signal \q0[0]_i_1__15_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__15_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__15_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__15_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__15_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__15_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__15_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__15_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_9_address0(4),
      I4 => image_buffer1_9_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__15_n_8\
    );
\q0[1]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_9_address0(4),
      I4 => image_buffer1_9_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__15_n_8\
    );
\q0[2]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_9_address0(4),
      I4 => image_buffer1_9_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__15_n_8\
    );
\q0[3]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_9_address0(4),
      I4 => image_buffer1_9_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__15_n_8\
    );
\q0[4]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_9_address0(4),
      I4 => image_buffer1_9_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__15_n_8\
    );
\q0[5]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_9_address0(4),
      I4 => image_buffer1_9_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__15_n_8\
    );
\q0[6]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_9_address0(4),
      I4 => image_buffer1_9_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__15_n_8\
    );
\q0[7]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_9_address0(4),
      I4 => image_buffer1_9_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__15_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__15_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__15_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__15_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__15_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__15_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__15_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__15_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__15_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => image_buffer1_9_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => image_buffer1_9_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => image_buffer1_9_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => image_buffer1_9_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => image_buffer1_9_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => image_buffer1_9_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => image_buffer1_9_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_9_address0(0),
      A1 => image_buffer1_9_address0(1),
      A2 => image_buffer1_9_address0(2),
      A3 => image_buffer1_9_address0(3),
      A4 => image_buffer1_9_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_44 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_8_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_44 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_44 is
  signal \q0[0]_i_1__25_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__25_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__25_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__25_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__25_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__25_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__25_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__25_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_8_address0(4),
      I4 => image_buffer1_8_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__25_n_8\
    );
\q0[1]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_8_address0(4),
      I4 => image_buffer1_8_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__25_n_8\
    );
\q0[2]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_8_address0(4),
      I4 => image_buffer1_8_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__25_n_8\
    );
\q0[3]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_8_address0(4),
      I4 => image_buffer1_8_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__25_n_8\
    );
\q0[4]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_8_address0(4),
      I4 => image_buffer1_8_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__25_n_8\
    );
\q0[5]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_8_address0(4),
      I4 => image_buffer1_8_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__25_n_8\
    );
\q0[6]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_8_address0(4),
      I4 => image_buffer1_8_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__25_n_8\
    );
\q0[7]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_8_address0(4),
      I4 => image_buffer1_8_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__25_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__25_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__25_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__25_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__25_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__25_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__25_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__25_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__25_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => image_buffer1_8_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => image_buffer1_8_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => image_buffer1_8_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => image_buffer1_8_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => image_buffer1_8_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => image_buffer1_8_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => image_buffer1_8_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_8_address0(0),
      A1 => image_buffer1_8_address0(1),
      A2 => image_buffer1_8_address0(2),
      A3 => image_buffer1_8_address0(3),
      A4 => image_buffer1_8_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_45 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_7_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_45 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_45 is
  signal \q0[0]_i_1__20_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__20_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__20_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__20_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__20_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__20_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__20_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__20_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_7_address0(4),
      I4 => image_buffer1_7_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__20_n_8\
    );
\q0[1]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_7_address0(4),
      I4 => image_buffer1_7_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__20_n_8\
    );
\q0[2]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_7_address0(4),
      I4 => image_buffer1_7_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__20_n_8\
    );
\q0[3]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_7_address0(4),
      I4 => image_buffer1_7_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__20_n_8\
    );
\q0[4]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_7_address0(4),
      I4 => image_buffer1_7_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__20_n_8\
    );
\q0[5]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_7_address0(4),
      I4 => image_buffer1_7_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__20_n_8\
    );
\q0[6]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_7_address0(4),
      I4 => image_buffer1_7_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__20_n_8\
    );
\q0[7]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_7_address0(4),
      I4 => image_buffer1_7_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__20_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__20_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__20_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__20_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__20_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__20_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__20_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__20_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__20_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => image_buffer1_7_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => image_buffer1_7_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => image_buffer1_7_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => image_buffer1_7_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => image_buffer1_7_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => image_buffer1_7_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => image_buffer1_7_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_7_address0(0),
      A1 => image_buffer1_7_address0(1),
      A2 => image_buffer1_7_address0(2),
      A3 => image_buffer1_7_address0(3),
      A4 => image_buffer1_7_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_46 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_6_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_46 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_46 is
  signal \q0[0]_i_1__27_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__27_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__27_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__27_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__27_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__27_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__27_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__27_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_6_address0(4),
      I4 => image_buffer1_6_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__27_n_8\
    );
\q0[1]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_6_address0(4),
      I4 => image_buffer1_6_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__27_n_8\
    );
\q0[2]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_6_address0(4),
      I4 => image_buffer1_6_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__27_n_8\
    );
\q0[3]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_6_address0(4),
      I4 => image_buffer1_6_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__27_n_8\
    );
\q0[4]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_6_address0(4),
      I4 => image_buffer1_6_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__27_n_8\
    );
\q0[5]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_6_address0(4),
      I4 => image_buffer1_6_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__27_n_8\
    );
\q0[6]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_6_address0(4),
      I4 => image_buffer1_6_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__27_n_8\
    );
\q0[7]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_6_address0(4),
      I4 => image_buffer1_6_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__27_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__27_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__27_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__27_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__27_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__27_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__27_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__27_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__27_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => image_buffer1_6_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => image_buffer1_6_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => image_buffer1_6_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => image_buffer1_6_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => image_buffer1_6_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => image_buffer1_6_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => image_buffer1_6_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_6_address0(0),
      A1 => image_buffer1_6_address0(1),
      A2 => image_buffer1_6_address0(2),
      A3 => image_buffer1_6_address0(3),
      A4 => image_buffer1_6_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_47 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_47 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_47 is
  signal \q0[0]_i_1__19_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__19_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__19_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__19_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__19_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__19_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__19_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__19_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_5_address0(4),
      I4 => image_buffer1_5_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__19_n_8\
    );
\q0[1]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_5_address0(4),
      I4 => image_buffer1_5_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__19_n_8\
    );
\q0[2]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_5_address0(4),
      I4 => image_buffer1_5_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__19_n_8\
    );
\q0[3]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_5_address0(4),
      I4 => image_buffer1_5_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__19_n_8\
    );
\q0[4]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_5_address0(4),
      I4 => image_buffer1_5_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__19_n_8\
    );
\q0[5]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_5_address0(4),
      I4 => image_buffer1_5_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__19_n_8\
    );
\q0[6]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_5_address0(4),
      I4 => image_buffer1_5_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__19_n_8\
    );
\q0[7]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_5_address0(4),
      I4 => image_buffer1_5_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__19_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__19_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__19_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__19_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__19_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__19_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__19_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__19_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__19_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => image_buffer1_5_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => image_buffer1_5_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => image_buffer1_5_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => image_buffer1_5_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => image_buffer1_5_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => image_buffer1_5_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => image_buffer1_5_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_5_address0(0),
      A1 => image_buffer1_5_address0(1),
      A2 => image_buffer1_5_address0(2),
      A3 => image_buffer1_5_address0(3),
      A4 => image_buffer1_5_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_48 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_4_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_48 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_48 is
  signal \q0[0]_i_1__26_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__26_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__26_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__26_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__26_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__26_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__26_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__26_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_4_address0(4),
      I4 => image_buffer1_4_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__26_n_8\
    );
\q0[1]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_4_address0(4),
      I4 => image_buffer1_4_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__26_n_8\
    );
\q0[2]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_4_address0(4),
      I4 => image_buffer1_4_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__26_n_8\
    );
\q0[3]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_4_address0(4),
      I4 => image_buffer1_4_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__26_n_8\
    );
\q0[4]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_4_address0(4),
      I4 => image_buffer1_4_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__26_n_8\
    );
\q0[5]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_4_address0(4),
      I4 => image_buffer1_4_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__26_n_8\
    );
\q0[6]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_4_address0(4),
      I4 => image_buffer1_4_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__26_n_8\
    );
\q0[7]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_4_address0(4),
      I4 => image_buffer1_4_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__26_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__26_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__26_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__26_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__26_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__26_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__26_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__26_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__26_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => image_buffer1_4_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => image_buffer1_4_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => image_buffer1_4_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => image_buffer1_4_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => image_buffer1_4_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => image_buffer1_4_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => image_buffer1_4_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_4_address0(0),
      A1 => image_buffer1_4_address0(1),
      A2 => image_buffer1_4_address0(2),
      A3 => image_buffer1_4_address0(3),
      A4 => image_buffer1_4_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_49 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_3_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_49 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_49 is
  signal \q0[0]_i_1__18_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__18_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__18_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__18_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__18_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__18_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__18_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__18_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_3_address0(4),
      I4 => image_buffer1_3_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__18_n_8\
    );
\q0[1]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_3_address0(4),
      I4 => image_buffer1_3_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__18_n_8\
    );
\q0[2]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_3_address0(4),
      I4 => image_buffer1_3_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__18_n_8\
    );
\q0[3]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_3_address0(4),
      I4 => image_buffer1_3_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__18_n_8\
    );
\q0[4]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_3_address0(4),
      I4 => image_buffer1_3_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__18_n_8\
    );
\q0[5]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_3_address0(4),
      I4 => image_buffer1_3_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__18_n_8\
    );
\q0[6]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_3_address0(4),
      I4 => image_buffer1_3_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__18_n_8\
    );
\q0[7]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_3_address0(4),
      I4 => image_buffer1_3_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__18_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__18_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__18_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__18_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__18_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__18_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__18_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__18_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__18_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => image_buffer1_3_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => image_buffer1_3_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => image_buffer1_3_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => image_buffer1_3_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => image_buffer1_3_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => image_buffer1_3_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => image_buffer1_3_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_3_address0(0),
      A1 => image_buffer1_3_address0(1),
      A2 => image_buffer1_3_address0(2),
      A3 => image_buffer1_3_address0(3),
      A4 => image_buffer1_3_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_50 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_2_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_50 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_50 is
  signal \q0[0]_i_1__28_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__28_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__28_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__28_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__28_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__28_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__28_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__28_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_2_address0(4),
      I4 => image_buffer1_2_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__28_n_8\
    );
\q0[1]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_2_address0(4),
      I4 => image_buffer1_2_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__28_n_8\
    );
\q0[2]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_2_address0(4),
      I4 => image_buffer1_2_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__28_n_8\
    );
\q0[3]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_2_address0(4),
      I4 => image_buffer1_2_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__28_n_8\
    );
\q0[4]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_2_address0(4),
      I4 => image_buffer1_2_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__28_n_8\
    );
\q0[5]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_2_address0(4),
      I4 => image_buffer1_2_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__28_n_8\
    );
\q0[6]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_2_address0(4),
      I4 => image_buffer1_2_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__28_n_8\
    );
\q0[7]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_2_address0(4),
      I4 => image_buffer1_2_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__28_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__28_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__28_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__28_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__28_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__28_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__28_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__28_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__28_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => image_buffer1_2_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => image_buffer1_2_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => image_buffer1_2_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => image_buffer1_2_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => image_buffer1_2_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => image_buffer1_2_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => image_buffer1_2_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_2_address0(0),
      A1 => image_buffer1_2_address0(1),
      A2 => image_buffer1_2_address0(2),
      A3 => image_buffer1_2_address0(3),
      A4 => image_buffer1_2_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_51 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_1_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_51 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_51 is
  signal \q0[0]_i_1__29_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__29_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__29_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__29_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__29_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__29_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__29_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__29_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_1_address0(4),
      I4 => image_buffer1_1_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__29_n_8\
    );
\q0[1]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_1_address0(4),
      I4 => image_buffer1_1_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__29_n_8\
    );
\q0[2]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_1_address0(4),
      I4 => image_buffer1_1_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__29_n_8\
    );
\q0[3]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_1_address0(4),
      I4 => image_buffer1_1_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__29_n_8\
    );
\q0[4]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_1_address0(4),
      I4 => image_buffer1_1_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__29_n_8\
    );
\q0[5]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_1_address0(4),
      I4 => image_buffer1_1_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__29_n_8\
    );
\q0[6]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_1_address0(4),
      I4 => image_buffer1_1_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__29_n_8\
    );
\q0[7]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_1_address0(4),
      I4 => image_buffer1_1_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__29_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__29_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__29_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__29_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__29_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__29_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__29_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__29_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__29_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => image_buffer1_1_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => image_buffer1_1_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => image_buffer1_1_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => image_buffer1_1_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => image_buffer1_1_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => image_buffer1_1_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => image_buffer1_1_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_1_address0(0),
      A1 => image_buffer1_1_address0(1),
      A2 => image_buffer1_1_address0(2),
      A3 => image_buffer1_1_address0(3),
      A4 => image_buffer1_1_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_52 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\ : in STD_LOGIC;
    image_buffer1_16_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_52 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_52 is
  signal \q0[0]_i_1__30_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__30_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__30_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__30_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__30_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__30_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__30_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__30_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_16_address0(4),
      I4 => image_buffer1_16_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__30_n_8\
    );
\q0[1]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_16_address0(4),
      I4 => image_buffer1_16_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__30_n_8\
    );
\q0[2]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_16_address0(4),
      I4 => image_buffer1_16_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__30_n_8\
    );
\q0[3]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_16_address0(4),
      I4 => image_buffer1_16_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__30_n_8\
    );
\q0[4]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_16_address0(4),
      I4 => image_buffer1_16_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__30_n_8\
    );
\q0[5]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_16_address0(4),
      I4 => image_buffer1_16_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__30_n_8\
    );
\q0[6]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_16_address0(4),
      I4 => image_buffer1_16_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__30_n_8\
    );
\q0[7]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_16_address0(4),
      I4 => image_buffer1_16_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__30_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__30_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__30_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__30_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__30_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__30_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__30_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__30_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__30_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => image_buffer1_16_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => image_buffer1_16_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => image_buffer1_16_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => image_buffer1_16_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => image_buffer1_16_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => image_buffer1_16_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => image_buffer1_16_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_16_address0(0),
      A1 => image_buffer1_16_address0(1),
      A2 => image_buffer1_16_address0(2),
      A3 => image_buffer1_16_address0(3),
      A4 => image_buffer1_16_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[3]\(0),
      DPRA2 => \x_mid2_reg_1931_reg[3]\(1),
      DPRA3 => \x_mid2_reg_1931_reg[3]\(2),
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_53 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_15_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_53 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_53 is
  signal \q0[0]_i_1__17_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__17_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__17_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__17_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__17_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__17_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__17_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__17_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_15_address0(4),
      I4 => image_buffer1_15_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__17_n_8\
    );
\q0[1]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_15_address0(4),
      I4 => image_buffer1_15_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__17_n_8\
    );
\q0[2]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_15_address0(4),
      I4 => image_buffer1_15_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__17_n_8\
    );
\q0[3]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_15_address0(4),
      I4 => image_buffer1_15_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__17_n_8\
    );
\q0[4]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_15_address0(4),
      I4 => image_buffer1_15_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__17_n_8\
    );
\q0[5]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_15_address0(4),
      I4 => image_buffer1_15_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__17_n_8\
    );
\q0[6]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_15_address0(4),
      I4 => image_buffer1_15_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__17_n_8\
    );
\q0[7]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_15_address0(4),
      I4 => image_buffer1_15_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__17_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__17_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__17_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__17_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__17_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__17_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__17_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__17_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__17_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => image_buffer1_15_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => image_buffer1_15_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => image_buffer1_15_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => image_buffer1_15_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => image_buffer1_15_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => image_buffer1_15_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => image_buffer1_15_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_15_address0(0),
      A1 => image_buffer1_15_address0(1),
      A2 => image_buffer1_15_address0(2),
      A3 => image_buffer1_15_address0(3),
      A4 => image_buffer1_15_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_54 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_14_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_54 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_54 is
  signal \q0[0]_i_1__22_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__22_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__22_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__22_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__22_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__22_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__22_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__22_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_14_address0(4),
      I4 => image_buffer1_14_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__22_n_8\
    );
\q0[1]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_14_address0(4),
      I4 => image_buffer1_14_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__22_n_8\
    );
\q0[2]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_14_address0(4),
      I4 => image_buffer1_14_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__22_n_8\
    );
\q0[3]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_14_address0(4),
      I4 => image_buffer1_14_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__22_n_8\
    );
\q0[4]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_14_address0(4),
      I4 => image_buffer1_14_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__22_n_8\
    );
\q0[5]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_14_address0(4),
      I4 => image_buffer1_14_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__22_n_8\
    );
\q0[6]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_14_address0(4),
      I4 => image_buffer1_14_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__22_n_8\
    );
\q0[7]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_14_address0(4),
      I4 => image_buffer1_14_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__22_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__22_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__22_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__22_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__22_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__22_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__22_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__22_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__22_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => image_buffer1_14_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => image_buffer1_14_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => image_buffer1_14_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => image_buffer1_14_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => image_buffer1_14_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => image_buffer1_14_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => image_buffer1_14_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_14_address0(0),
      A1 => image_buffer1_14_address0(1),
      A2 => image_buffer1_14_address0(2),
      A3 => image_buffer1_14_address0(3),
      A4 => image_buffer1_14_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_55 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_13_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_55 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_55 is
  signal \q0[0]_i_1__16_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__16_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__16_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__16_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__16_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__16_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__16_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__16_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_13_address0(4),
      I4 => image_buffer1_13_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__16_n_8\
    );
\q0[1]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_13_address0(4),
      I4 => image_buffer1_13_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__16_n_8\
    );
\q0[2]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_13_address0(4),
      I4 => image_buffer1_13_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__16_n_8\
    );
\q0[3]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_13_address0(4),
      I4 => image_buffer1_13_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__16_n_8\
    );
\q0[4]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_13_address0(4),
      I4 => image_buffer1_13_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__16_n_8\
    );
\q0[5]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_13_address0(4),
      I4 => image_buffer1_13_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__16_n_8\
    );
\q0[6]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_13_address0(4),
      I4 => image_buffer1_13_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__16_n_8\
    );
\q0[7]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_13_address0(4),
      I4 => image_buffer1_13_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__16_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__16_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__16_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__16_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__16_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__16_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__16_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__16_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__16_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => image_buffer1_13_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => image_buffer1_13_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => image_buffer1_13_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => image_buffer1_13_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => image_buffer1_13_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => image_buffer1_13_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => image_buffer1_13_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_13_address0(0),
      A1 => image_buffer1_13_address0(1),
      A2 => image_buffer1_13_address0(2),
      A3 => image_buffer1_13_address0(3),
      A4 => image_buffer1_13_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_56 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_12_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_56 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_56 is
  signal \q0[0]_i_1__23_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__23_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__23_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__23_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__23_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__23_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__23_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__23_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_12_address0(4),
      I4 => image_buffer1_12_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__23_n_8\
    );
\q0[1]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_12_address0(4),
      I4 => image_buffer1_12_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__23_n_8\
    );
\q0[2]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_12_address0(4),
      I4 => image_buffer1_12_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__23_n_8\
    );
\q0[3]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_12_address0(4),
      I4 => image_buffer1_12_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__23_n_8\
    );
\q0[4]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_12_address0(4),
      I4 => image_buffer1_12_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__23_n_8\
    );
\q0[5]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_12_address0(4),
      I4 => image_buffer1_12_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__23_n_8\
    );
\q0[6]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_12_address0(4),
      I4 => image_buffer1_12_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__23_n_8\
    );
\q0[7]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_12_address0(4),
      I4 => image_buffer1_12_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__23_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__23_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__23_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__23_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__23_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__23_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__23_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__23_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__23_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => image_buffer1_12_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => image_buffer1_12_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => image_buffer1_12_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => image_buffer1_12_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => image_buffer1_12_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => image_buffer1_12_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => image_buffer1_12_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_12_address0(0),
      A1 => image_buffer1_12_address0(1),
      A2 => image_buffer1_12_address0(2),
      A3 => image_buffer1_12_address0(3),
      A4 => image_buffer1_12_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_57 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_11_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_57 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_57 is
  signal \q0[0]_i_1__21_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__21_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__21_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__21_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__21_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__21_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__21_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__21_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_11_address0(4),
      I4 => image_buffer1_11_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__21_n_8\
    );
\q0[1]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_11_address0(4),
      I4 => image_buffer1_11_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__21_n_8\
    );
\q0[2]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_11_address0(4),
      I4 => image_buffer1_11_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__21_n_8\
    );
\q0[3]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_11_address0(4),
      I4 => image_buffer1_11_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__21_n_8\
    );
\q0[4]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_11_address0(4),
      I4 => image_buffer1_11_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__21_n_8\
    );
\q0[5]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_11_address0(4),
      I4 => image_buffer1_11_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__21_n_8\
    );
\q0[6]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_11_address0(4),
      I4 => image_buffer1_11_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__21_n_8\
    );
\q0[7]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_11_address0(4),
      I4 => image_buffer1_11_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__21_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__21_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__21_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__21_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__21_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__21_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__21_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__21_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__21_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => image_buffer1_11_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => image_buffer1_11_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => image_buffer1_11_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => image_buffer1_11_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => image_buffer1_11_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => image_buffer1_11_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => image_buffer1_11_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_11_address0(0),
      A1 => image_buffer1_11_address0(1),
      A2 => image_buffer1_11_address0(2),
      A3 => image_buffer1_11_address0(3),
      A4 => image_buffer1_11_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_58 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_10_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_58 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_58 is
  signal \q0[0]_i_1__24_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__24_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__24_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__24_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__24_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__24_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__24_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__24_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer1_10_address0(4),
      I4 => image_buffer1_10_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__24_n_8\
    );
\q0[1]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer1_10_address0(4),
      I4 => image_buffer1_10_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__24_n_8\
    );
\q0[2]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer1_10_address0(4),
      I4 => image_buffer1_10_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__24_n_8\
    );
\q0[3]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer1_10_address0(4),
      I4 => image_buffer1_10_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__24_n_8\
    );
\q0[4]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer1_10_address0(4),
      I4 => image_buffer1_10_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__24_n_8\
    );
\q0[5]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer1_10_address0(4),
      I4 => image_buffer1_10_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__24_n_8\
    );
\q0[6]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer1_10_address0(4),
      I4 => image_buffer1_10_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__24_n_8\
    );
\q0[7]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer1_10_address0(4),
      I4 => image_buffer1_10_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__24_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__24_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__24_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__24_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__24_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__24_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__24_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__24_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__24_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_s_reg_1732_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => image_buffer1_10_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => image_buffer1_10_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => image_buffer1_10_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => image_buffer1_10_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => image_buffer1_10_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => image_buffer1_10_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => image_buffer1_10_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer1_10_address0(0),
      A1 => image_buffer1_10_address0(1),
      A2 => image_buffer1_10_address0(2),
      A3 => image_buffer1_10_address0(3),
      A4 => image_buffer1_10_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_1_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_60 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_9_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_60 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_60 is
  signal \q0[0]_i_1_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_9_address0(4),
      I4 => image_buffer0_9_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1_n_8\
    );
\q0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_9_address0(4),
      I4 => image_buffer0_9_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1_n_8\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_9_address0(4),
      I4 => image_buffer0_9_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1_n_8\
    );
\q0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_9_address0(4),
      I4 => image_buffer0_9_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1_n_8\
    );
\q0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_9_address0(4),
      I4 => image_buffer0_9_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1_n_8\
    );
\q0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_9_address0(4),
      I4 => image_buffer0_9_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1_n_8\
    );
\q0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_9_address0(4),
      I4 => image_buffer0_9_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1_n_8\
    );
\q0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_9_address0(4),
      I4 => image_buffer0_9_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => image_buffer_16_address1(0),
      DPRA3 => image_buffer_16_address1(1),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => image_buffer0_9_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => image_buffer0_9_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => image_buffer0_9_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => image_buffer0_9_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => image_buffer0_9_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => image_buffer0_9_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => image_buffer0_9_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_9_address0(0),
      A1 => image_buffer0_9_address0(1),
      A2 => image_buffer0_9_address0(2),
      A3 => image_buffer0_9_address0(3),
      A4 => image_buffer0_9_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => image_buffer_16_address1(0),
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_61 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_8_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_61 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_61 is
  signal \q0[0]_i_1__9_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__9_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__9_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__9_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__9_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__9_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__9_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__9_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_8_address0(4),
      I4 => image_buffer0_8_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__9_n_8\
    );
\q0[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_8_address0(4),
      I4 => image_buffer0_8_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__9_n_8\
    );
\q0[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_8_address0(4),
      I4 => image_buffer0_8_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__9_n_8\
    );
\q0[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_8_address0(4),
      I4 => image_buffer0_8_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__9_n_8\
    );
\q0[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_8_address0(4),
      I4 => image_buffer0_8_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__9_n_8\
    );
\q0[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_8_address0(4),
      I4 => image_buffer0_8_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__9_n_8\
    );
\q0[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_8_address0(4),
      I4 => image_buffer0_8_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__9_n_8\
    );
\q0[7]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_8_address0(4),
      I4 => image_buffer0_8_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__9_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__9_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__9_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__9_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__9_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__9_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__9_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__9_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__9_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => image_buffer0_8_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => image_buffer0_8_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => image_buffer0_8_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => image_buffer0_8_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => image_buffer0_8_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => image_buffer0_8_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => image_buffer0_8_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_8_address0(0),
      A1 => image_buffer0_8_address0(1),
      A2 => image_buffer0_8_address0(2),
      A3 => image_buffer0_8_address0(3),
      A4 => image_buffer0_8_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_62 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_7_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_62 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_62 is
  signal \q0[0]_i_1__4_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__4_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__4_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__4_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__4_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__4_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__4_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_7_address0(4),
      I4 => image_buffer0_7_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__4_n_8\
    );
\q0[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_7_address0(4),
      I4 => image_buffer0_7_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__4_n_8\
    );
\q0[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_7_address0(4),
      I4 => image_buffer0_7_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__4_n_8\
    );
\q0[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_7_address0(4),
      I4 => image_buffer0_7_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__4_n_8\
    );
\q0[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_7_address0(4),
      I4 => image_buffer0_7_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__4_n_8\
    );
\q0[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_7_address0(4),
      I4 => image_buffer0_7_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__4_n_8\
    );
\q0[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_7_address0(4),
      I4 => image_buffer0_7_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__4_n_8\
    );
\q0[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_7_address0(4),
      I4 => image_buffer0_7_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__4_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => image_buffer0_7_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => image_buffer0_7_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => image_buffer0_7_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => image_buffer0_7_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => image_buffer0_7_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => image_buffer0_7_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => image_buffer0_7_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_7_address0(0),
      A1 => image_buffer0_7_address0(1),
      A2 => image_buffer0_7_address0(2),
      A3 => image_buffer0_7_address0(3),
      A4 => image_buffer0_7_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_63 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_6_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_63 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_63 is
  signal \q0[0]_i_1__11_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__11_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__11_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__11_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__11_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__11_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__11_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__11_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_6_address0(4),
      I4 => image_buffer0_6_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__11_n_8\
    );
\q0[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_6_address0(4),
      I4 => image_buffer0_6_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__11_n_8\
    );
\q0[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_6_address0(4),
      I4 => image_buffer0_6_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__11_n_8\
    );
\q0[3]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_6_address0(4),
      I4 => image_buffer0_6_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__11_n_8\
    );
\q0[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_6_address0(4),
      I4 => image_buffer0_6_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__11_n_8\
    );
\q0[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_6_address0(4),
      I4 => image_buffer0_6_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__11_n_8\
    );
\q0[6]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_6_address0(4),
      I4 => image_buffer0_6_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__11_n_8\
    );
\q0[7]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_6_address0(4),
      I4 => image_buffer0_6_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__11_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__11_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__11_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__11_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__11_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__11_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__11_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__11_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__11_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => image_buffer0_6_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => image_buffer0_6_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => image_buffer0_6_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => image_buffer0_6_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => image_buffer0_6_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => image_buffer0_6_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => image_buffer0_6_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_6_address0(0),
      A1 => image_buffer0_6_address0(1),
      A2 => image_buffer0_6_address0(2),
      A3 => image_buffer0_6_address0(3),
      A4 => image_buffer0_6_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_64 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_64 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_64 is
  signal \q0[0]_i_1__3_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__3_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__3_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__3_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__3_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__3_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__3_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_5_address0(4),
      I4 => image_buffer0_5_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__3_n_8\
    );
\q0[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_5_address0(4),
      I4 => image_buffer0_5_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__3_n_8\
    );
\q0[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_5_address0(4),
      I4 => image_buffer0_5_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__3_n_8\
    );
\q0[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_5_address0(4),
      I4 => image_buffer0_5_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__3_n_8\
    );
\q0[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_5_address0(4),
      I4 => image_buffer0_5_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__3_n_8\
    );
\q0[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_5_address0(4),
      I4 => image_buffer0_5_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__3_n_8\
    );
\q0[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_5_address0(4),
      I4 => image_buffer0_5_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__3_n_8\
    );
\q0[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_5_address0(4),
      I4 => image_buffer0_5_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__3_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => image_buffer0_5_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => image_buffer0_5_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => image_buffer0_5_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => image_buffer0_5_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => image_buffer0_5_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => image_buffer0_5_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => image_buffer0_5_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_5_address0(0),
      A1 => image_buffer0_5_address0(1),
      A2 => image_buffer0_5_address0(2),
      A3 => image_buffer0_5_address0(3),
      A4 => image_buffer0_5_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_65 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_4_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_65 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_65 is
  signal \q0[0]_i_1__10_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__10_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__10_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__10_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__10_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__10_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__10_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__10_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_4_address0(4),
      I4 => image_buffer0_4_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__10_n_8\
    );
\q0[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_4_address0(4),
      I4 => image_buffer0_4_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__10_n_8\
    );
\q0[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_4_address0(4),
      I4 => image_buffer0_4_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__10_n_8\
    );
\q0[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_4_address0(4),
      I4 => image_buffer0_4_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__10_n_8\
    );
\q0[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_4_address0(4),
      I4 => image_buffer0_4_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__10_n_8\
    );
\q0[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_4_address0(4),
      I4 => image_buffer0_4_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__10_n_8\
    );
\q0[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_4_address0(4),
      I4 => image_buffer0_4_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__10_n_8\
    );
\q0[7]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_4_address0(4),
      I4 => image_buffer0_4_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__10_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__10_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__10_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__10_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__10_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__10_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__10_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__10_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__10_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => image_buffer0_4_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => image_buffer0_4_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => image_buffer0_4_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => image_buffer0_4_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => image_buffer0_4_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => image_buffer0_4_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => image_buffer0_4_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_4_address0(0),
      A1 => image_buffer0_4_address0(1),
      A2 => image_buffer0_4_address0(2),
      A3 => image_buffer0_4_address0(3),
      A4 => image_buffer0_4_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_66 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_3_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_66 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_66 is
  signal \q0[0]_i_1__2_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__2_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__2_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__2_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__2_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__2_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__2_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_3_address0(4),
      I4 => image_buffer0_3_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__2_n_8\
    );
\q0[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_3_address0(4),
      I4 => image_buffer0_3_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__2_n_8\
    );
\q0[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_3_address0(4),
      I4 => image_buffer0_3_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__2_n_8\
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_3_address0(4),
      I4 => image_buffer0_3_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__2_n_8\
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_3_address0(4),
      I4 => image_buffer0_3_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__2_n_8\
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_3_address0(4),
      I4 => image_buffer0_3_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__2_n_8\
    );
\q0[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_3_address0(4),
      I4 => image_buffer0_3_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__2_n_8\
    );
\q0[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_3_address0(4),
      I4 => image_buffer0_3_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__2_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => image_buffer0_3_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => image_buffer0_3_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => image_buffer0_3_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => image_buffer0_3_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => image_buffer0_3_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => image_buffer0_3_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => image_buffer0_3_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_3_address0(0),
      A1 => image_buffer0_3_address0(1),
      A2 => image_buffer0_3_address0(2),
      A3 => image_buffer0_3_address0(3),
      A4 => image_buffer0_3_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_67 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_2_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_67 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_67 is
  signal \q0[0]_i_1__12_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__12_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__12_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__12_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__12_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__12_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__12_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__12_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_2_address0(4),
      I4 => image_buffer0_2_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__12_n_8\
    );
\q0[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_2_address0(4),
      I4 => image_buffer0_2_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__12_n_8\
    );
\q0[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_2_address0(4),
      I4 => image_buffer0_2_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__12_n_8\
    );
\q0[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_2_address0(4),
      I4 => image_buffer0_2_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__12_n_8\
    );
\q0[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_2_address0(4),
      I4 => image_buffer0_2_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__12_n_8\
    );
\q0[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_2_address0(4),
      I4 => image_buffer0_2_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__12_n_8\
    );
\q0[6]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_2_address0(4),
      I4 => image_buffer0_2_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__12_n_8\
    );
\q0[7]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_2_address0(4),
      I4 => image_buffer0_2_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__12_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__12_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__12_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__12_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__12_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__12_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__12_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__12_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__12_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => image_buffer0_2_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => image_buffer0_2_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => image_buffer0_2_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => image_buffer0_2_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => image_buffer0_2_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => image_buffer0_2_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => image_buffer0_2_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_2_address0(0),
      A1 => image_buffer0_2_address0(1),
      A2 => image_buffer0_2_address0(2),
      A3 => image_buffer0_2_address0(3),
      A4 => image_buffer0_2_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_68 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_1_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_68 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_68 is
  signal \q0[0]_i_1__13_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__13_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__13_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__13_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__13_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__13_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__13_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__13_n_8\ : STD_LOGIC;
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_1_address0(4),
      I4 => image_buffer0_1_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__13_n_8\
    );
\q0[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_1_address0(4),
      I4 => image_buffer0_1_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__13_n_8\
    );
\q0[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_1_address0(4),
      I4 => image_buffer0_1_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__13_n_8\
    );
\q0[3]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_1_address0(4),
      I4 => image_buffer0_1_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__13_n_8\
    );
\q0[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_1_address0(4),
      I4 => image_buffer0_1_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__13_n_8\
    );
\q0[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_1_address0(4),
      I4 => image_buffer0_1_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__13_n_8\
    );
\q0[6]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_1_address0(4),
      I4 => image_buffer0_1_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__13_n_8\
    );
\q0[7]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_1_address0(4),
      I4 => image_buffer0_1_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__13_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__13_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__13_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__13_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__13_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__13_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__13_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__13_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__13_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => q10(0),
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => q10(1),
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => q10(2),
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => q10(3),
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => q10(4),
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => q10(5),
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => q10(6),
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => q10(7),
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => image_buffer0_1_address0(4),
      D => Q(0),
      DPO => q10(0),
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => image_buffer0_1_address0(4),
      D => Q(1),
      DPO => q10(1),
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => image_buffer0_1_address0(4),
      D => Q(2),
      DPO => q10(2),
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => image_buffer0_1_address0(4),
      D => Q(3),
      DPO => q10(3),
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => image_buffer0_1_address0(4),
      D => Q(4),
      DPO => q10(4),
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => image_buffer0_1_address0(4),
      D => Q(5),
      DPO => q10(5),
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => image_buffer0_1_address0(4),
      D => Q(6),
      DPO => q10(6),
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_1_address0(0),
      A1 => image_buffer0_1_address0(1),
      A2 => image_buffer0_1_address0(2),
      A3 => image_buffer0_1_address0(3),
      A4 => image_buffer0_1_address0(4),
      D => Q(7),
      DPO => q10(7),
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_70 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\ : in STD_LOGIC;
    image_buffer0_16_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_70 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_70 is
  signal \q0[0]_i_1__14_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__14_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__14_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__14_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__14_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__14_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__14_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__14_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_16_address0(4),
      I4 => image_buffer0_16_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__14_n_8\
    );
\q0[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_16_address0(4),
      I4 => image_buffer0_16_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__14_n_8\
    );
\q0[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_16_address0(4),
      I4 => image_buffer0_16_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__14_n_8\
    );
\q0[3]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_16_address0(4),
      I4 => image_buffer0_16_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__14_n_8\
    );
\q0[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_16_address0(4),
      I4 => image_buffer0_16_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__14_n_8\
    );
\q0[5]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_16_address0(4),
      I4 => image_buffer0_16_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__14_n_8\
    );
\q0[6]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_16_address0(4),
      I4 => image_buffer0_16_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__14_n_8\
    );
\q0[7]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_16_address0(4),
      I4 => image_buffer0_16_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__14_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__14_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__14_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__14_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__14_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__14_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__14_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__14_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__14_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => image_buffer0_16_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => image_buffer0_16_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => image_buffer0_16_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => image_buffer0_16_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => image_buffer0_16_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => image_buffer0_16_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => image_buffer0_16_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_16_address0(0),
      A1 => image_buffer0_16_address0(1),
      A2 => image_buffer0_16_address0(2),
      A3 => image_buffer0_16_address0(3),
      A4 => image_buffer0_16_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => image_buffer_16_address1(0),
      DPRA2 => image_buffer_16_address1(1),
      DPRA3 => image_buffer_16_address1(2),
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_71 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_15_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_71 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_71 is
  signal \q0[0]_i_1__1_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__1_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__1_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__1_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__1_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__1_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__1_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_15_address0(4),
      I4 => image_buffer0_15_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__1_n_8\
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_15_address0(4),
      I4 => image_buffer0_15_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__1_n_8\
    );
\q0[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_15_address0(4),
      I4 => image_buffer0_15_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__1_n_8\
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_15_address0(4),
      I4 => image_buffer0_15_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__1_n_8\
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_15_address0(4),
      I4 => image_buffer0_15_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__1_n_8\
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_15_address0(4),
      I4 => image_buffer0_15_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__1_n_8\
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_15_address0(4),
      I4 => image_buffer0_15_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__1_n_8\
    );
\q0[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_15_address0(4),
      I4 => image_buffer0_15_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__1_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => image_buffer0_15_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => image_buffer0_15_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => image_buffer0_15_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => image_buffer0_15_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => image_buffer0_15_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => image_buffer0_15_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => image_buffer0_15_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_15_address0(0),
      A1 => image_buffer0_15_address0(1),
      A2 => image_buffer0_15_address0(2),
      A3 => image_buffer0_15_address0(3),
      A4 => image_buffer0_15_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_72 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_14_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_72 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_72 is
  signal \q0[0]_i_1__6_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__6_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__6_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__6_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__6_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__6_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__6_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_14_address0(4),
      I4 => image_buffer0_14_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__6_n_8\
    );
\q0[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_14_address0(4),
      I4 => image_buffer0_14_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__6_n_8\
    );
\q0[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_14_address0(4),
      I4 => image_buffer0_14_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__6_n_8\
    );
\q0[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_14_address0(4),
      I4 => image_buffer0_14_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__6_n_8\
    );
\q0[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_14_address0(4),
      I4 => image_buffer0_14_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__6_n_8\
    );
\q0[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_14_address0(4),
      I4 => image_buffer0_14_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__6_n_8\
    );
\q0[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_14_address0(4),
      I4 => image_buffer0_14_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__6_n_8\
    );
\q0[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_14_address0(4),
      I4 => image_buffer0_14_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__6_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => image_buffer0_14_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => image_buffer0_14_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => image_buffer0_14_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => image_buffer0_14_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => image_buffer0_14_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => image_buffer0_14_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => image_buffer0_14_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_14_address0(0),
      A1 => image_buffer0_14_address0(1),
      A2 => image_buffer0_14_address0(2),
      A3 => image_buffer0_14_address0(3),
      A4 => image_buffer0_14_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_73 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_13_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_73 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_73 is
  signal \q0[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__0_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__0_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__0_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__0_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__0_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_13_address0(4),
      I4 => image_buffer0_13_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__0_n_8\
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_13_address0(4),
      I4 => image_buffer0_13_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__0_n_8\
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_13_address0(4),
      I4 => image_buffer0_13_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__0_n_8\
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_13_address0(4),
      I4 => image_buffer0_13_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__0_n_8\
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_13_address0(4),
      I4 => image_buffer0_13_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__0_n_8\
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_13_address0(4),
      I4 => image_buffer0_13_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__0_n_8\
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_13_address0(4),
      I4 => image_buffer0_13_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__0_n_8\
    );
\q0[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_13_address0(4),
      I4 => image_buffer0_13_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__0_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => image_buffer0_13_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => image_buffer0_13_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => image_buffer0_13_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => image_buffer0_13_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => image_buffer0_13_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => image_buffer0_13_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => image_buffer0_13_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_13_address0(0),
      A1 => image_buffer0_13_address0(1),
      A2 => image_buffer0_13_address0(2),
      A3 => image_buffer0_13_address0(3),
      A4 => image_buffer0_13_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep__0\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep__0\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep__0\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_74 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_12_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_74 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_74 is
  signal \q0[0]_i_1__7_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__7_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__7_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__7_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__7_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__7_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__7_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__7_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_12_address0(4),
      I4 => image_buffer0_12_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__7_n_8\
    );
\q0[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_12_address0(4),
      I4 => image_buffer0_12_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__7_n_8\
    );
\q0[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_12_address0(4),
      I4 => image_buffer0_12_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__7_n_8\
    );
\q0[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_12_address0(4),
      I4 => image_buffer0_12_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__7_n_8\
    );
\q0[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_12_address0(4),
      I4 => image_buffer0_12_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__7_n_8\
    );
\q0[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_12_address0(4),
      I4 => image_buffer0_12_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__7_n_8\
    );
\q0[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_12_address0(4),
      I4 => image_buffer0_12_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__7_n_8\
    );
\q0[7]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_12_address0(4),
      I4 => image_buffer0_12_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__7_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__7_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__7_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__7_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__7_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__7_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__7_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__7_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__7_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => image_buffer0_12_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => image_buffer0_12_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => image_buffer0_12_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => image_buffer0_12_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => image_buffer0_12_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => image_buffer0_12_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => image_buffer0_12_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_12_address0(0),
      A1 => image_buffer0_12_address0(1),
      A2 => image_buffer0_12_address0(2),
      A3 => image_buffer0_12_address0(3),
      A4 => image_buffer0_12_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_75 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_11_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_75 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_75 is
  signal \q0[0]_i_1__5_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__5_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__5_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__5_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__5_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__5_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__5_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_11_address0(4),
      I4 => image_buffer0_11_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__5_n_8\
    );
\q0[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_11_address0(4),
      I4 => image_buffer0_11_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__5_n_8\
    );
\q0[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_11_address0(4),
      I4 => image_buffer0_11_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__5_n_8\
    );
\q0[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_11_address0(4),
      I4 => image_buffer0_11_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__5_n_8\
    );
\q0[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_11_address0(4),
      I4 => image_buffer0_11_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__5_n_8\
    );
\q0[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_11_address0(4),
      I4 => image_buffer0_11_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__5_n_8\
    );
\q0[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_11_address0(4),
      I4 => image_buffer0_11_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__5_n_8\
    );
\q0[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_11_address0(4),
      I4 => image_buffer0_11_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__5_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => image_buffer0_11_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => image_buffer0_11_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => image_buffer0_11_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => image_buffer0_11_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => image_buffer0_11_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => image_buffer0_11_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => image_buffer0_11_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_11_address0(0),
      A1 => image_buffer0_11_address0(1),
      A2 => image_buffer0_11_address0(2),
      A3 => image_buffer0_11_address0(3),
      A4 => image_buffer0_11_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_76 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_10_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_76 : entity is "hog_image_buffer0_1_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_76 is
  signal \q0[0]_i_1__8_n_8\ : STD_LOGIC;
  signal \q0[1]_i_1__8_n_8\ : STD_LOGIC;
  signal \q0[2]_i_1__8_n_8\ : STD_LOGIC;
  signal \q0[3]_i_1__8_n_8\ : STD_LOGIC;
  signal \q0[4]_i_1__8_n_8\ : STD_LOGIC;
  signal \q0[5]_i_1__8_n_8\ : STD_LOGIC;
  signal \q0[6]_i_1__8_n_8\ : STD_LOGIC;
  signal \q0[7]_i_2__8_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_9 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_9\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_9\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_8 : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_9 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1D";
begin
\q0[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0_in,
      I2 => ram_reg_0_15_0_0_n_9,
      I3 => image_buffer0_10_address0(4),
      I4 => image_buffer0_10_address0(5),
      I5 => ram_reg_0_31_0_0_n_9,
      O => \q0[0]_i_1__8_n_8\
    );
\q0[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(1),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__0_n_9\,
      I3 => image_buffer0_10_address0(4),
      I4 => image_buffer0_10_address0(5),
      I5 => \ram_reg_0_31_0_0__0_n_9\,
      O => \q0[1]_i_1__8_n_8\
    );
\q0[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(2),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__1_n_9\,
      I3 => image_buffer0_10_address0(4),
      I4 => image_buffer0_10_address0(5),
      I5 => \ram_reg_0_31_0_0__1_n_9\,
      O => \q0[2]_i_1__8_n_8\
    );
\q0[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__2_n_9\,
      I3 => image_buffer0_10_address0(4),
      I4 => image_buffer0_10_address0(5),
      I5 => \ram_reg_0_31_0_0__2_n_9\,
      O => \q0[3]_i_1__8_n_8\
    );
\q0[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(4),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__3_n_9\,
      I3 => image_buffer0_10_address0(4),
      I4 => image_buffer0_10_address0(5),
      I5 => \ram_reg_0_31_0_0__3_n_9\,
      O => \q0[4]_i_1__8_n_8\
    );
\q0[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(5),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__4_n_9\,
      I3 => image_buffer0_10_address0(4),
      I4 => image_buffer0_10_address0(5),
      I5 => \ram_reg_0_31_0_0__4_n_9\,
      O => \q0[5]_i_1__8_n_8\
    );
\q0[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(6),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__5_n_9\,
      I3 => image_buffer0_10_address0(4),
      I4 => image_buffer0_10_address0(5),
      I5 => \ram_reg_0_31_0_0__5_n_9\,
      O => \q0[6]_i_1__8_n_8\
    );
\q0[7]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => Q(7),
      I1 => p_0_in,
      I2 => \ram_reg_0_15_0_0__6_n_9\,
      I3 => image_buffer0_10_address0(4),
      I4 => image_buffer0_10_address0(5),
      I5 => \ram_reg_0_31_0_0__6_n_9\,
      O => \q0[7]_i_2__8_n_8\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__8_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__8_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__8_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__8_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__8_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__8_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__8_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_2__8_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => ram_reg_0_31_0_0_n_8,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__0_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__2_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__3_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__4_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__5_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[7]\(0),
      D => \ram_reg_0_31_0_0__6_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => '0',
      D => Q(0),
      DPO => ram_reg_0_15_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_9,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => '0',
      D => Q(1),
      DPO => \ram_reg_0_15_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => '0',
      D => Q(2),
      DPO => \ram_reg_0_15_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => '0',
      D => Q(3),
      DPO => \ram_reg_0_15_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => '0',
      D => Q(4),
      DPO => \ram_reg_0_15_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => '0',
      D => Q(5),
      DPO => \ram_reg_0_15_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => '0',
      D => Q(6),
      DPO => \ram_reg_0_15_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => '0',
      D => Q(7),
      DPO => \ram_reg_0_15_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => '0',
      SPO => \ram_reg_0_15_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \tmp_40_reg_1655_reg[4]\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => image_buffer0_10_address0(4),
      D => Q(0),
      DPO => ram_reg_0_31_0_0_n_8,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => ram_reg_0_31_0_0_n_9,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => image_buffer0_10_address0(4),
      D => Q(1),
      DPO => \ram_reg_0_31_0_0__0_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__0_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => image_buffer0_10_address0(4),
      D => Q(2),
      DPO => \ram_reg_0_31_0_0__1_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__1_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => image_buffer0_10_address0(4),
      D => Q(3),
      DPO => \ram_reg_0_31_0_0__2_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__2_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => image_buffer0_10_address0(4),
      D => Q(4),
      DPO => \ram_reg_0_31_0_0__3_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__3_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => image_buffer0_10_address0(4),
      D => Q(5),
      DPO => \ram_reg_0_31_0_0__4_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__4_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => image_buffer0_10_address0(4),
      D => Q(6),
      DPO => \ram_reg_0_31_0_0__5_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__5_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1D
     port map (
      A0 => image_buffer0_10_address0(0),
      A1 => image_buffer0_10_address0(1),
      A2 => image_buffer0_10_address0(2),
      A3 => image_buffer0_10_address0(3),
      A4 => image_buffer0_10_address0(4),
      D => Q(7),
      DPO => \ram_reg_0_31_0_0__6_n_8\,
      DPRA0 => '0',
      DPRA1 => \x_mid2_reg_1931_reg[1]_rep\,
      DPRA2 => \x_mid2_reg_1931_reg[2]_rep\,
      DPRA3 => \x_mid2_reg_1931_reg[3]_rep\,
      DPRA4 => sum_addr_2_reg_1953,
      SPO => \ram_reg_0_31_0_0__6_n_9\,
      WCLK => ap_clk,
      WE => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG_MulnS_2 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    r_V_1_reg_1822_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG_MulnS_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG_MulnS_2 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of in0 : signal is "true";
  attribute USE_DSP48 : string;
  attribute USE_DSP48 of in0 : signal is "yes";
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of ram_reg : signal is "true";
  attribute USE_DSP48 of ram_reg : signal is "yes";
begin
  \^in0\(9 downto 0) <= in0(9 downto 0);
  \^ram_reg\(9 downto 0) <= ram_reg(9 downto 0);
  \out\(9 downto 0) <= \^in0\(9 downto 0);
  r_V_1_reg_1822_reg(9 downto 0) <= \^ram_reg\(9 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_shl6_cast_mid2_fu_1331_p1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_19_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1 is
  signal \a_reg0_reg_n_8_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_8_[31]\ : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal buff1_reg_n_158 : STD_LOGIC;
  signal buff1_reg_n_159 : STD_LOGIC;
  signal buff1_reg_n_160 : STD_LOGIC;
  signal buff1_reg_n_161 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(17),
      Q => \a_reg0_reg_n_8_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(18),
      Q => \a_reg0_reg_n_8_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(19),
      Q => \a_reg0_reg_n_8_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(20),
      Q => \a_reg0_reg_n_8_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(21),
      Q => \a_reg0_reg_n_8_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(22),
      Q => \a_reg0_reg_n_8_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(23),
      Q => \a_reg0_reg_n_8_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(24),
      Q => \a_reg0_reg_n_8_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(25),
      Q => \a_reg0_reg_n_8_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(26),
      Q => \a_reg0_reg_n_8_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(27),
      Q => \a_reg0_reg_n_8_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(28),
      Q => \a_reg0_reg_n_8_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(29),
      Q => \a_reg0_reg_n_8_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(30),
      Q => \a_reg0_reg_n_8_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => Q(31),
      Q => \a_reg0_reg_n_8_[31]\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4 downto 0) => p_shl6_cast_mid2_fu_1331_p1(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_19_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_19_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_19_in,
      CEP => p_19_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_66,
      P(46) => buff1_reg_n_67,
      P(45) => buff1_reg_n_68,
      P(44) => buff1_reg_n_69,
      P(43) => buff1_reg_n_70,
      P(42) => buff1_reg_n_71,
      P(41) => buff1_reg_n_72,
      P(40) => buff1_reg_n_73,
      P(39) => buff1_reg_n_74,
      P(38) => buff1_reg_n_75,
      P(37) => buff1_reg_n_76,
      P(36) => buff1_reg_n_77,
      P(35) => buff1_reg_n_78,
      P(34) => buff1_reg_n_79,
      P(33) => buff1_reg_n_80,
      P(32) => buff1_reg_n_81,
      P(31) => buff1_reg_n_82,
      P(30) => buff1_reg_n_83,
      P(29) => buff1_reg_n_84,
      P(28) => buff1_reg_n_85,
      P(27) => buff1_reg_n_86,
      P(26) => buff1_reg_n_87,
      P(25) => buff1_reg_n_88,
      P(24) => buff1_reg_n_89,
      P(23) => buff1_reg_n_90,
      P(22) => buff1_reg_n_91,
      P(21) => buff1_reg_n_92,
      P(20) => buff1_reg_n_93,
      P(19) => buff1_reg_n_94,
      P(18) => buff1_reg_n_95,
      P(17) => buff1_reg_n_96,
      P(16) => buff1_reg_n_97,
      P(15) => buff1_reg_n_98,
      P(14) => buff1_reg_n_99,
      P(13) => buff1_reg_n_100,
      P(12) => buff1_reg_n_101,
      P(11) => buff1_reg_n_102,
      P(10) => buff1_reg_n_103,
      P(9) => buff1_reg_n_104,
      P(8) => buff1_reg_n_105,
      P(7) => buff1_reg_n_106,
      P(6) => buff1_reg_n_107,
      P(5) => buff1_reg_n_108,
      P(4) => buff1_reg_n_109,
      P(3) => buff1_reg_n_110,
      P(2) => buff1_reg_n_111,
      P(1) => buff1_reg_n_112,
      P(0) => buff1_reg_n_113,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_114,
      PCOUT(46) => buff1_reg_n_115,
      PCOUT(45) => buff1_reg_n_116,
      PCOUT(44) => buff1_reg_n_117,
      PCOUT(43) => buff1_reg_n_118,
      PCOUT(42) => buff1_reg_n_119,
      PCOUT(41) => buff1_reg_n_120,
      PCOUT(40) => buff1_reg_n_121,
      PCOUT(39) => buff1_reg_n_122,
      PCOUT(38) => buff1_reg_n_123,
      PCOUT(37) => buff1_reg_n_124,
      PCOUT(36) => buff1_reg_n_125,
      PCOUT(35) => buff1_reg_n_126,
      PCOUT(34) => buff1_reg_n_127,
      PCOUT(33) => buff1_reg_n_128,
      PCOUT(32) => buff1_reg_n_129,
      PCOUT(31) => buff1_reg_n_130,
      PCOUT(30) => buff1_reg_n_131,
      PCOUT(29) => buff1_reg_n_132,
      PCOUT(28) => buff1_reg_n_133,
      PCOUT(27) => buff1_reg_n_134,
      PCOUT(26) => buff1_reg_n_135,
      PCOUT(25) => buff1_reg_n_136,
      PCOUT(24) => buff1_reg_n_137,
      PCOUT(23) => buff1_reg_n_138,
      PCOUT(22) => buff1_reg_n_139,
      PCOUT(21) => buff1_reg_n_140,
      PCOUT(20) => buff1_reg_n_141,
      PCOUT(19) => buff1_reg_n_142,
      PCOUT(18) => buff1_reg_n_143,
      PCOUT(17) => buff1_reg_n_144,
      PCOUT(16) => buff1_reg_n_145,
      PCOUT(15) => buff1_reg_n_146,
      PCOUT(14) => buff1_reg_n_147,
      PCOUT(13) => buff1_reg_n_148,
      PCOUT(12) => buff1_reg_n_149,
      PCOUT(11) => buff1_reg_n_150,
      PCOUT(10) => buff1_reg_n_151,
      PCOUT(9) => buff1_reg_n_152,
      PCOUT(8) => buff1_reg_n_153,
      PCOUT(7) => buff1_reg_n_154,
      PCOUT(6) => buff1_reg_n_155,
      PCOUT(5) => buff1_reg_n_156,
      PCOUT(4) => buff1_reg_n_157,
      PCOUT(3) => buff1_reg_n_158,
      PCOUT(2) => buff1_reg_n_159,
      PCOUT(1) => buff1_reg_n_160,
      PCOUT(0) => buff1_reg_n_161,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_113,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_103,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_102,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_101,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_100,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_99,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_98,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_97,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_112,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_111,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_110,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_109,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_108,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_107,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_106,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_105,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => buff1_reg_n_104,
      Q => D(9),
      R => '0'
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \a_reg0_reg_n_8_[31]\,
      A(28) => \a_reg0_reg_n_8_[31]\,
      A(27) => \a_reg0_reg_n_8_[31]\,
      A(26) => \a_reg0_reg_n_8_[31]\,
      A(25) => \a_reg0_reg_n_8_[31]\,
      A(24) => \a_reg0_reg_n_8_[31]\,
      A(23) => \a_reg0_reg_n_8_[31]\,
      A(22) => \a_reg0_reg_n_8_[31]\,
      A(21) => \a_reg0_reg_n_8_[31]\,
      A(20) => \a_reg0_reg_n_8_[31]\,
      A(19) => \a_reg0_reg_n_8_[31]\,
      A(18) => \a_reg0_reg_n_8_[31]\,
      A(17) => \a_reg0_reg_n_8_[31]\,
      A(16) => \a_reg0_reg_n_8_[31]\,
      A(15) => \a_reg0_reg_n_8_[31]\,
      A(14) => \a_reg0_reg_n_8_[31]\,
      A(13) => \a_reg0_reg_n_8_[30]\,
      A(12) => \a_reg0_reg_n_8_[29]\,
      A(11) => \a_reg0_reg_n_8_[28]\,
      A(10) => \a_reg0_reg_n_8_[27]\,
      A(9) => \a_reg0_reg_n_8_[26]\,
      A(8) => \a_reg0_reg_n_8_[25]\,
      A(7) => \a_reg0_reg_n_8_[24]\,
      A(6) => \a_reg0_reg_n_8_[23]\,
      A(5) => \a_reg0_reg_n_8_[22]\,
      A(4) => \a_reg0_reg_n_8_[21]\,
      A(3) => \a_reg0_reg_n_8_[20]\,
      A(2) => \a_reg0_reg_n_8_[19]\,
      A(1) => \a_reg0_reg_n_8_[18]\,
      A(0) => \a_reg0_reg_n_8_[17]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4 downto 0) => p_shl6_cast_mid2_fu_1331_p1(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => p_19_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_19_in,
      CEB2 => p_19_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_19_in,
      CEP => p_19_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_66\,
      P(46) => \buff2_reg__0_n_67\,
      P(45) => \buff2_reg__0_n_68\,
      P(44) => \buff2_reg__0_n_69\,
      P(43) => \buff2_reg__0_n_70\,
      P(42) => \buff2_reg__0_n_71\,
      P(41) => \buff2_reg__0_n_72\,
      P(40) => \buff2_reg__0_n_73\,
      P(39) => \buff2_reg__0_n_74\,
      P(38) => \buff2_reg__0_n_75\,
      P(37) => \buff2_reg__0_n_76\,
      P(36) => \buff2_reg__0_n_77\,
      P(35) => \buff2_reg__0_n_78\,
      P(34) => \buff2_reg__0_n_79\,
      P(33) => \buff2_reg__0_n_80\,
      P(32) => \buff2_reg__0_n_81\,
      P(31) => \buff2_reg__0_n_82\,
      P(30) => \buff2_reg__0_n_83\,
      P(29) => \buff2_reg__0_n_84\,
      P(28) => \buff2_reg__0_n_85\,
      P(27) => \buff2_reg__0_n_86\,
      P(26) => \buff2_reg__0_n_87\,
      P(25) => \buff2_reg__0_n_88\,
      P(24) => \buff2_reg__0_n_89\,
      P(23) => \buff2_reg__0_n_90\,
      P(22) => \buff2_reg__0_n_91\,
      P(21) => \buff2_reg__0_n_92\,
      P(20) => \buff2_reg__0_n_93\,
      P(19) => \buff2_reg__0_n_94\,
      P(18) => \buff2_reg__0_n_95\,
      P(17) => \buff2_reg__0_n_96\,
      P(16) => \buff2_reg__0_n_97\,
      P(15) => \buff2_reg__0_n_98\,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_114,
      PCIN(46) => buff1_reg_n_115,
      PCIN(45) => buff1_reg_n_116,
      PCIN(44) => buff1_reg_n_117,
      PCIN(43) => buff1_reg_n_118,
      PCIN(42) => buff1_reg_n_119,
      PCIN(41) => buff1_reg_n_120,
      PCIN(40) => buff1_reg_n_121,
      PCIN(39) => buff1_reg_n_122,
      PCIN(38) => buff1_reg_n_123,
      PCIN(37) => buff1_reg_n_124,
      PCIN(36) => buff1_reg_n_125,
      PCIN(35) => buff1_reg_n_126,
      PCIN(34) => buff1_reg_n_127,
      PCIN(33) => buff1_reg_n_128,
      PCIN(32) => buff1_reg_n_129,
      PCIN(31) => buff1_reg_n_130,
      PCIN(30) => buff1_reg_n_131,
      PCIN(29) => buff1_reg_n_132,
      PCIN(28) => buff1_reg_n_133,
      PCIN(27) => buff1_reg_n_134,
      PCIN(26) => buff1_reg_n_135,
      PCIN(25) => buff1_reg_n_136,
      PCIN(24) => buff1_reg_n_137,
      PCIN(23) => buff1_reg_n_138,
      PCIN(22) => buff1_reg_n_139,
      PCIN(21) => buff1_reg_n_140,
      PCIN(20) => buff1_reg_n_141,
      PCIN(19) => buff1_reg_n_142,
      PCIN(18) => buff1_reg_n_143,
      PCIN(17) => buff1_reg_n_144,
      PCIN(16) => buff1_reg_n_145,
      PCIN(15) => buff1_reg_n_146,
      PCIN(14) => buff1_reg_n_147,
      PCIN(13) => buff1_reg_n_148,
      PCIN(12) => buff1_reg_n_149,
      PCIN(11) => buff1_reg_n_150,
      PCIN(10) => buff1_reg_n_151,
      PCIN(9) => buff1_reg_n_152,
      PCIN(8) => buff1_reg_n_153,
      PCIN(7) => buff1_reg_n_154,
      PCIN(6) => buff1_reg_n_155,
      PCIN(5) => buff1_reg_n_156,
      PCIN(4) => buff1_reg_n_157,
      PCIN(3) => buff1_reg_n_158,
      PCIN(2) => buff1_reg_n_159,
      PCIN(1) => buff1_reg_n_160,
      PCIN(0) => buff1_reg_n_161,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1_85 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \specs_load_reg_1570_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_22_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1_85 : entity is "hog_mul_32s_5ns_3Bew_MulnS_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1_85 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal buff1_reg_n_158 : STD_LOGIC;
  signal buff1_reg_n_159 : STD_LOGIC;
  signal buff1_reg_n_160 : STD_LOGIC;
  signal buff1_reg_n_161 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \^buff2_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[11]_i_2_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[11]_i_3_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[11]_i_4_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[11]_i_5_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[15]_i_2_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[15]_i_3_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[15]_i_4_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[15]_i_5_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[19]_i_2_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[19]_i_3_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[19]_i_4_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[19]_i_5_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[23]_i_2_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[23]_i_3_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[23]_i_4_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[23]_i_5_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[27]_i_2_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[27]_i_3_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[27]_i_4_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[27]_i_5_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[31]_i_2_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[31]_i_3_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[31]_i_4_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[31]_i_5_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[3]_i_2_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[3]_i_3_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[3]_i_4_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[3]_i_5_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[7]_i_2_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[7]_i_3_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[7]_i_4_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635[7]_i_5_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \specs_load_reg_1570_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \specs_load_reg_1570_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4 downto 0) => Q(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_22_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_22_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_22_in,
      CEP => p_22_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_66,
      P(46) => buff1_reg_n_67,
      P(45) => buff1_reg_n_68,
      P(44) => buff1_reg_n_69,
      P(43) => buff1_reg_n_70,
      P(42) => buff1_reg_n_71,
      P(41) => buff1_reg_n_72,
      P(40) => buff1_reg_n_73,
      P(39) => buff1_reg_n_74,
      P(38) => buff1_reg_n_75,
      P(37) => buff1_reg_n_76,
      P(36) => buff1_reg_n_77,
      P(35) => buff1_reg_n_78,
      P(34) => buff1_reg_n_79,
      P(33) => buff1_reg_n_80,
      P(32) => buff1_reg_n_81,
      P(31) => buff1_reg_n_82,
      P(30) => buff1_reg_n_83,
      P(29) => buff1_reg_n_84,
      P(28) => buff1_reg_n_85,
      P(27) => buff1_reg_n_86,
      P(26) => buff1_reg_n_87,
      P(25) => buff1_reg_n_88,
      P(24) => buff1_reg_n_89,
      P(23) => buff1_reg_n_90,
      P(22) => buff1_reg_n_91,
      P(21) => buff1_reg_n_92,
      P(20) => buff1_reg_n_93,
      P(19) => buff1_reg_n_94,
      P(18) => buff1_reg_n_95,
      P(17) => buff1_reg_n_96,
      P(16) => buff1_reg_n_97,
      P(15) => buff1_reg_n_98,
      P(14) => buff1_reg_n_99,
      P(13) => buff1_reg_n_100,
      P(12) => buff1_reg_n_101,
      P(11) => buff1_reg_n_102,
      P(10) => buff1_reg_n_103,
      P(9) => buff1_reg_n_104,
      P(8) => buff1_reg_n_105,
      P(7) => buff1_reg_n_106,
      P(6) => buff1_reg_n_107,
      P(5) => buff1_reg_n_108,
      P(4) => buff1_reg_n_109,
      P(3) => buff1_reg_n_110,
      P(2) => buff1_reg_n_111,
      P(1) => buff1_reg_n_112,
      P(0) => buff1_reg_n_113,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_114,
      PCOUT(46) => buff1_reg_n_115,
      PCOUT(45) => buff1_reg_n_116,
      PCOUT(44) => buff1_reg_n_117,
      PCOUT(43) => buff1_reg_n_118,
      PCOUT(42) => buff1_reg_n_119,
      PCOUT(41) => buff1_reg_n_120,
      PCOUT(40) => buff1_reg_n_121,
      PCOUT(39) => buff1_reg_n_122,
      PCOUT(38) => buff1_reg_n_123,
      PCOUT(37) => buff1_reg_n_124,
      PCOUT(36) => buff1_reg_n_125,
      PCOUT(35) => buff1_reg_n_126,
      PCOUT(34) => buff1_reg_n_127,
      PCOUT(33) => buff1_reg_n_128,
      PCOUT(32) => buff1_reg_n_129,
      PCOUT(31) => buff1_reg_n_130,
      PCOUT(30) => buff1_reg_n_131,
      PCOUT(29) => buff1_reg_n_132,
      PCOUT(28) => buff1_reg_n_133,
      PCOUT(27) => buff1_reg_n_134,
      PCOUT(26) => buff1_reg_n_135,
      PCOUT(25) => buff1_reg_n_136,
      PCOUT(24) => buff1_reg_n_137,
      PCOUT(23) => buff1_reg_n_138,
      PCOUT(22) => buff1_reg_n_139,
      PCOUT(21) => buff1_reg_n_140,
      PCOUT(20) => buff1_reg_n_141,
      PCOUT(19) => buff1_reg_n_142,
      PCOUT(18) => buff1_reg_n_143,
      PCOUT(17) => buff1_reg_n_144,
      PCOUT(16) => buff1_reg_n_145,
      PCOUT(15) => buff1_reg_n_146,
      PCOUT(14) => buff1_reg_n_147,
      PCOUT(13) => buff1_reg_n_148,
      PCOUT(12) => buff1_reg_n_149,
      PCOUT(11) => buff1_reg_n_150,
      PCOUT(10) => buff1_reg_n_151,
      PCOUT(9) => buff1_reg_n_152,
      PCOUT(8) => buff1_reg_n_153,
      PCOUT(7) => buff1_reg_n_154,
      PCOUT(6) => buff1_reg_n_155,
      PCOUT(5) => buff1_reg_n_156,
      PCOUT(4) => buff1_reg_n_157,
      PCOUT(3) => buff1_reg_n_158,
      PCOUT(2) => buff1_reg_n_159,
      PCOUT(1) => buff1_reg_n_160,
      PCOUT(0) => buff1_reg_n_161,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_113,
      Q => \^buff2_reg__0\(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_103,
      Q => \^buff2_reg__0\(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_102,
      Q => \^buff2_reg__0\(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_101,
      Q => \^buff2_reg__0\(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_100,
      Q => \^buff2_reg__0\(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_99,
      Q => \^buff2_reg__0\(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_98,
      Q => \^buff2_reg__0\(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_97,
      Q => \^buff2_reg__0\(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_112,
      Q => \^buff2_reg__0\(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_111,
      Q => \^buff2_reg__0\(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_110,
      Q => \^buff2_reg__0\(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_109,
      Q => \^buff2_reg__0\(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_108,
      Q => \^buff2_reg__0\(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_107,
      Q => \^buff2_reg__0\(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_106,
      Q => \^buff2_reg__0\(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_105,
      Q => \^buff2_reg__0\(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => buff1_reg_n_104,
      Q => \^buff2_reg__0\(9),
      R => '0'
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => a_reg0(31),
      A(28) => a_reg0(31),
      A(27) => a_reg0(31),
      A(26) => a_reg0(31),
      A(25) => a_reg0(31),
      A(24) => a_reg0(31),
      A(23) => a_reg0(31),
      A(22) => a_reg0(31),
      A(21) => a_reg0(31),
      A(20) => a_reg0(31),
      A(19) => a_reg0(31),
      A(18) => a_reg0(31),
      A(17) => a_reg0(31),
      A(16) => a_reg0(31),
      A(15) => a_reg0(31),
      A(14 downto 0) => a_reg0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4 downto 0) => Q(4 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => p_22_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_22_in,
      CEB2 => p_22_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_22_in,
      CEP => p_22_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_66\,
      P(46) => \buff2_reg__0_n_67\,
      P(45) => \buff2_reg__0_n_68\,
      P(44) => \buff2_reg__0_n_69\,
      P(43) => \buff2_reg__0_n_70\,
      P(42) => \buff2_reg__0_n_71\,
      P(41) => \buff2_reg__0_n_72\,
      P(40) => \buff2_reg__0_n_73\,
      P(39) => \buff2_reg__0_n_74\,
      P(38) => \buff2_reg__0_n_75\,
      P(37) => \buff2_reg__0_n_76\,
      P(36) => \buff2_reg__0_n_77\,
      P(35) => \buff2_reg__0_n_78\,
      P(34) => \buff2_reg__0_n_79\,
      P(33) => \buff2_reg__0_n_80\,
      P(32) => \buff2_reg__0_n_81\,
      P(31) => \buff2_reg__0_n_82\,
      P(30) => \buff2_reg__0_n_83\,
      P(29) => \buff2_reg__0_n_84\,
      P(28) => \buff2_reg__0_n_85\,
      P(27) => \buff2_reg__0_n_86\,
      P(26) => \buff2_reg__0_n_87\,
      P(25) => \buff2_reg__0_n_88\,
      P(24) => \buff2_reg__0_n_89\,
      P(23) => \buff2_reg__0_n_90\,
      P(22) => \buff2_reg__0_n_91\,
      P(21) => \buff2_reg__0_n_92\,
      P(20) => \buff2_reg__0_n_93\,
      P(19) => \buff2_reg__0_n_94\,
      P(18) => \buff2_reg__0_n_95\,
      P(17) => \buff2_reg__0_n_96\,
      P(16) => \buff2_reg__0_n_97\,
      P(15) => \buff2_reg__0_n_98\,
      P(14 downto 0) => \^buff2_reg__0\(31 downto 17),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_114,
      PCIN(46) => buff1_reg_n_115,
      PCIN(45) => buff1_reg_n_116,
      PCIN(44) => buff1_reg_n_117,
      PCIN(43) => buff1_reg_n_118,
      PCIN(42) => buff1_reg_n_119,
      PCIN(41) => buff1_reg_n_120,
      PCIN(40) => buff1_reg_n_121,
      PCIN(39) => buff1_reg_n_122,
      PCIN(38) => buff1_reg_n_123,
      PCIN(37) => buff1_reg_n_124,
      PCIN(36) => buff1_reg_n_125,
      PCIN(35) => buff1_reg_n_126,
      PCIN(34) => buff1_reg_n_127,
      PCIN(33) => buff1_reg_n_128,
      PCIN(32) => buff1_reg_n_129,
      PCIN(31) => buff1_reg_n_130,
      PCIN(30) => buff1_reg_n_131,
      PCIN(29) => buff1_reg_n_132,
      PCIN(28) => buff1_reg_n_133,
      PCIN(27) => buff1_reg_n_134,
      PCIN(26) => buff1_reg_n_135,
      PCIN(25) => buff1_reg_n_136,
      PCIN(24) => buff1_reg_n_137,
      PCIN(23) => buff1_reg_n_138,
      PCIN(22) => buff1_reg_n_139,
      PCIN(21) => buff1_reg_n_140,
      PCIN(20) => buff1_reg_n_141,
      PCIN(19) => buff1_reg_n_142,
      PCIN(18) => buff1_reg_n_143,
      PCIN(17) => buff1_reg_n_144,
      PCIN(16) => buff1_reg_n_145,
      PCIN(15) => buff1_reg_n_146,
      PCIN(14) => buff1_reg_n_147,
      PCIN(13) => buff1_reg_n_148,
      PCIN(12) => buff1_reg_n_149,
      PCIN(11) => buff1_reg_n_150,
      PCIN(10) => buff1_reg_n_151,
      PCIN(9) => buff1_reg_n_152,
      PCIN(8) => buff1_reg_n_153,
      PCIN(7) => buff1_reg_n_154,
      PCIN(6) => buff1_reg_n_155,
      PCIN(5) => buff1_reg_n_156,
      PCIN(4) => buff1_reg_n_157,
      PCIN(3) => buff1_reg_n_158,
      PCIN(2) => buff1_reg_n_159,
      PCIN(1) => buff1_reg_n_160,
      PCIN(0) => buff1_reg_n_161,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\p_sum1_cast_mid2_v_reg_1635[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(11),
      I1 => \^buff2_reg__0\(11),
      O => \p_sum1_cast_mid2_v_reg_1635[11]_i_2_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(10),
      I1 => \^buff2_reg__0\(10),
      O => \p_sum1_cast_mid2_v_reg_1635[11]_i_3_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(9),
      I1 => \^buff2_reg__0\(9),
      O => \p_sum1_cast_mid2_v_reg_1635[11]_i_4_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(8),
      I1 => \^buff2_reg__0\(8),
      O => \p_sum1_cast_mid2_v_reg_1635[11]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(15),
      I1 => \^buff2_reg__0\(15),
      O => \p_sum1_cast_mid2_v_reg_1635[15]_i_2_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(14),
      I1 => \^buff2_reg__0\(14),
      O => \p_sum1_cast_mid2_v_reg_1635[15]_i_3_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(13),
      I1 => \^buff2_reg__0\(13),
      O => \p_sum1_cast_mid2_v_reg_1635[15]_i_4_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(12),
      I1 => \^buff2_reg__0\(12),
      O => \p_sum1_cast_mid2_v_reg_1635[15]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(19),
      I1 => \^buff2_reg__0\(19),
      O => \p_sum1_cast_mid2_v_reg_1635[19]_i_2_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(18),
      I1 => \^buff2_reg__0\(18),
      O => \p_sum1_cast_mid2_v_reg_1635[19]_i_3_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(17),
      I1 => \^buff2_reg__0\(17),
      O => \p_sum1_cast_mid2_v_reg_1635[19]_i_4_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(16),
      I1 => \^buff2_reg__0\(16),
      O => \p_sum1_cast_mid2_v_reg_1635[19]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(23),
      I1 => \^buff2_reg__0\(23),
      O => \p_sum1_cast_mid2_v_reg_1635[23]_i_2_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(22),
      I1 => \^buff2_reg__0\(22),
      O => \p_sum1_cast_mid2_v_reg_1635[23]_i_3_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(21),
      I1 => \^buff2_reg__0\(21),
      O => \p_sum1_cast_mid2_v_reg_1635[23]_i_4_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(20),
      I1 => \^buff2_reg__0\(20),
      O => \p_sum1_cast_mid2_v_reg_1635[23]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(27),
      I1 => \^buff2_reg__0\(27),
      O => \p_sum1_cast_mid2_v_reg_1635[27]_i_2_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(26),
      I1 => \^buff2_reg__0\(26),
      O => \p_sum1_cast_mid2_v_reg_1635[27]_i_3_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(25),
      I1 => \^buff2_reg__0\(25),
      O => \p_sum1_cast_mid2_v_reg_1635[27]_i_4_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(24),
      I1 => \^buff2_reg__0\(24),
      O => \p_sum1_cast_mid2_v_reg_1635[27]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(31),
      I1 => \^buff2_reg__0\(31),
      O => \p_sum1_cast_mid2_v_reg_1635[31]_i_2_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(30),
      I1 => \^buff2_reg__0\(30),
      O => \p_sum1_cast_mid2_v_reg_1635[31]_i_3_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(29),
      I1 => \^buff2_reg__0\(29),
      O => \p_sum1_cast_mid2_v_reg_1635[31]_i_4_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(28),
      I1 => \^buff2_reg__0\(28),
      O => \p_sum1_cast_mid2_v_reg_1635[31]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(3),
      I1 => \^buff2_reg__0\(3),
      O => \p_sum1_cast_mid2_v_reg_1635[3]_i_2_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(2),
      I1 => \^buff2_reg__0\(2),
      O => \p_sum1_cast_mid2_v_reg_1635[3]_i_3_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(1),
      I1 => \^buff2_reg__0\(1),
      O => \p_sum1_cast_mid2_v_reg_1635[3]_i_4_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(0),
      I1 => \^buff2_reg__0\(0),
      O => \p_sum1_cast_mid2_v_reg_1635[3]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(7),
      I1 => \^buff2_reg__0\(7),
      O => \p_sum1_cast_mid2_v_reg_1635[7]_i_2_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(6),
      I1 => \^buff2_reg__0\(6),
      O => \p_sum1_cast_mid2_v_reg_1635[7]_i_3_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(5),
      I1 => \^buff2_reg__0\(5),
      O => \p_sum1_cast_mid2_v_reg_1635[7]_i_4_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_cast_reg_1582_reg[31]\(4),
      I1 => \^buff2_reg__0\(4),
      O => \p_sum1_cast_mid2_v_reg_1635[7]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_8\,
      CO(3) => \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_8\,
      CO(2) => \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_9\,
      CO(1) => \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_10\,
      CO(0) => \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_35_cast_reg_1582_reg[31]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3) => \p_sum1_cast_mid2_v_reg_1635[11]_i_2_n_8\,
      S(2) => \p_sum1_cast_mid2_v_reg_1635[11]_i_3_n_8\,
      S(1) => \p_sum1_cast_mid2_v_reg_1635[11]_i_4_n_8\,
      S(0) => \p_sum1_cast_mid2_v_reg_1635[11]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_sum1_cast_mid2_v_reg_1635_reg[11]_i_1_n_8\,
      CO(3) => \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_8\,
      CO(2) => \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_9\,
      CO(1) => \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_10\,
      CO(0) => \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_35_cast_reg_1582_reg[31]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3) => \p_sum1_cast_mid2_v_reg_1635[15]_i_2_n_8\,
      S(2) => \p_sum1_cast_mid2_v_reg_1635[15]_i_3_n_8\,
      S(1) => \p_sum1_cast_mid2_v_reg_1635[15]_i_4_n_8\,
      S(0) => \p_sum1_cast_mid2_v_reg_1635[15]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_sum1_cast_mid2_v_reg_1635_reg[15]_i_1_n_8\,
      CO(3) => \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_8\,
      CO(2) => \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_9\,
      CO(1) => \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_10\,
      CO(0) => \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_35_cast_reg_1582_reg[31]\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3) => \p_sum1_cast_mid2_v_reg_1635[19]_i_2_n_8\,
      S(2) => \p_sum1_cast_mid2_v_reg_1635[19]_i_3_n_8\,
      S(1) => \p_sum1_cast_mid2_v_reg_1635[19]_i_4_n_8\,
      S(0) => \p_sum1_cast_mid2_v_reg_1635[19]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_sum1_cast_mid2_v_reg_1635_reg[19]_i_1_n_8\,
      CO(3) => \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_8\,
      CO(2) => \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_9\,
      CO(1) => \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_10\,
      CO(0) => \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_35_cast_reg_1582_reg[31]\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3) => \p_sum1_cast_mid2_v_reg_1635[23]_i_2_n_8\,
      S(2) => \p_sum1_cast_mid2_v_reg_1635[23]_i_3_n_8\,
      S(1) => \p_sum1_cast_mid2_v_reg_1635[23]_i_4_n_8\,
      S(0) => \p_sum1_cast_mid2_v_reg_1635[23]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_sum1_cast_mid2_v_reg_1635_reg[23]_i_1_n_8\,
      CO(3) => \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_8\,
      CO(2) => \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_9\,
      CO(1) => \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_10\,
      CO(0) => \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_35_cast_reg_1582_reg[31]\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3) => \p_sum1_cast_mid2_v_reg_1635[27]_i_2_n_8\,
      S(2) => \p_sum1_cast_mid2_v_reg_1635[27]_i_3_n_8\,
      S(1) => \p_sum1_cast_mid2_v_reg_1635[27]_i_4_n_8\,
      S(0) => \p_sum1_cast_mid2_v_reg_1635[27]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_sum1_cast_mid2_v_reg_1635_reg[27]_i_1_n_8\,
      CO(3) => \NLW_p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_9\,
      CO(1) => \p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_10\,
      CO(0) => \p_sum1_cast_mid2_v_reg_1635_reg[31]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_35_cast_reg_1582_reg[31]\(30 downto 28),
      O(3 downto 0) => D(31 downto 28),
      S(3) => \p_sum1_cast_mid2_v_reg_1635[31]_i_2_n_8\,
      S(2) => \p_sum1_cast_mid2_v_reg_1635[31]_i_3_n_8\,
      S(1) => \p_sum1_cast_mid2_v_reg_1635[31]_i_4_n_8\,
      S(0) => \p_sum1_cast_mid2_v_reg_1635[31]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_8\,
      CO(2) => \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_9\,
      CO(1) => \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_10\,
      CO(0) => \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_35_cast_reg_1582_reg[31]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \p_sum1_cast_mid2_v_reg_1635[3]_i_2_n_8\,
      S(2) => \p_sum1_cast_mid2_v_reg_1635[3]_i_3_n_8\,
      S(1) => \p_sum1_cast_mid2_v_reg_1635[3]_i_4_n_8\,
      S(0) => \p_sum1_cast_mid2_v_reg_1635[3]_i_5_n_8\
    );
\p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_sum1_cast_mid2_v_reg_1635_reg[3]_i_1_n_8\,
      CO(3) => \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_8\,
      CO(2) => \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_9\,
      CO(1) => \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_10\,
      CO(0) => \p_sum1_cast_mid2_v_reg_1635_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_35_cast_reg_1582_reg[31]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \p_sum1_cast_mid2_v_reg_1635[7]_i_2_n_8\,
      S(2) => \p_sum1_cast_mid2_v_reg_1635[7]_i_3_n_8\,
      S(1) => \p_sum1_cast_mid2_v_reg_1635[7]_i_4_n_8\,
      S(0) => \p_sum1_cast_mid2_v_reg_1635[7]_i_5_n_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 33 downto 17 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \buff0_reg__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal buff1_reg_n_158 : STD_LOGIC;
  signal buff1_reg_n_159 : STD_LOGIC;
  signal buff1_reg_n_160 : STD_LOGIC;
  signal buff1_reg_n_161 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff2_reg_n_154 : STD_LOGIC;
  signal buff2_reg_n_155 : STD_LOGIC;
  signal buff2_reg_n_156 : STD_LOGIC;
  signal buff2_reg_n_157 : STD_LOGIC;
  signal buff2_reg_n_158 : STD_LOGIC;
  signal buff2_reg_n_159 : STD_LOGIC;
  signal buff2_reg_n_160 : STD_LOGIC;
  signal buff2_reg_n_161 : STD_LOGIC;
  signal buff3_reg_n_100 : STD_LOGIC;
  signal buff3_reg_n_101 : STD_LOGIC;
  signal buff3_reg_n_102 : STD_LOGIC;
  signal buff3_reg_n_103 : STD_LOGIC;
  signal buff3_reg_n_104 : STD_LOGIC;
  signal buff3_reg_n_105 : STD_LOGIC;
  signal buff3_reg_n_106 : STD_LOGIC;
  signal buff3_reg_n_107 : STD_LOGIC;
  signal buff3_reg_n_108 : STD_LOGIC;
  signal buff3_reg_n_109 : STD_LOGIC;
  signal buff3_reg_n_110 : STD_LOGIC;
  signal buff3_reg_n_111 : STD_LOGIC;
  signal buff3_reg_n_112 : STD_LOGIC;
  signal buff3_reg_n_113 : STD_LOGIC;
  signal buff3_reg_n_114 : STD_LOGIC;
  signal buff3_reg_n_115 : STD_LOGIC;
  signal buff3_reg_n_116 : STD_LOGIC;
  signal buff3_reg_n_117 : STD_LOGIC;
  signal buff3_reg_n_118 : STD_LOGIC;
  signal buff3_reg_n_119 : STD_LOGIC;
  signal buff3_reg_n_120 : STD_LOGIC;
  signal buff3_reg_n_121 : STD_LOGIC;
  signal buff3_reg_n_122 : STD_LOGIC;
  signal buff3_reg_n_123 : STD_LOGIC;
  signal buff3_reg_n_124 : STD_LOGIC;
  signal buff3_reg_n_125 : STD_LOGIC;
  signal buff3_reg_n_126 : STD_LOGIC;
  signal buff3_reg_n_127 : STD_LOGIC;
  signal buff3_reg_n_128 : STD_LOGIC;
  signal buff3_reg_n_129 : STD_LOGIC;
  signal buff3_reg_n_130 : STD_LOGIC;
  signal buff3_reg_n_131 : STD_LOGIC;
  signal buff3_reg_n_132 : STD_LOGIC;
  signal buff3_reg_n_133 : STD_LOGIC;
  signal buff3_reg_n_134 : STD_LOGIC;
  signal buff3_reg_n_135 : STD_LOGIC;
  signal buff3_reg_n_136 : STD_LOGIC;
  signal buff3_reg_n_137 : STD_LOGIC;
  signal buff3_reg_n_138 : STD_LOGIC;
  signal buff3_reg_n_139 : STD_LOGIC;
  signal buff3_reg_n_140 : STD_LOGIC;
  signal buff3_reg_n_141 : STD_LOGIC;
  signal buff3_reg_n_142 : STD_LOGIC;
  signal buff3_reg_n_143 : STD_LOGIC;
  signal buff3_reg_n_144 : STD_LOGIC;
  signal buff3_reg_n_145 : STD_LOGIC;
  signal buff3_reg_n_146 : STD_LOGIC;
  signal buff3_reg_n_147 : STD_LOGIC;
  signal buff3_reg_n_148 : STD_LOGIC;
  signal buff3_reg_n_149 : STD_LOGIC;
  signal buff3_reg_n_150 : STD_LOGIC;
  signal buff3_reg_n_151 : STD_LOGIC;
  signal buff3_reg_n_152 : STD_LOGIC;
  signal buff3_reg_n_153 : STD_LOGIC;
  signal buff3_reg_n_154 : STD_LOGIC;
  signal buff3_reg_n_155 : STD_LOGIC;
  signal buff3_reg_n_156 : STD_LOGIC;
  signal buff3_reg_n_157 : STD_LOGIC;
  signal buff3_reg_n_158 : STD_LOGIC;
  signal buff3_reg_n_159 : STD_LOGIC;
  signal buff3_reg_n_160 : STD_LOGIC;
  signal buff3_reg_n_161 : STD_LOGIC;
  signal buff3_reg_n_32 : STD_LOGIC;
  signal buff3_reg_n_33 : STD_LOGIC;
  signal buff3_reg_n_34 : STD_LOGIC;
  signal buff3_reg_n_35 : STD_LOGIC;
  signal buff3_reg_n_36 : STD_LOGIC;
  signal buff3_reg_n_37 : STD_LOGIC;
  signal buff3_reg_n_38 : STD_LOGIC;
  signal buff3_reg_n_39 : STD_LOGIC;
  signal buff3_reg_n_40 : STD_LOGIC;
  signal buff3_reg_n_41 : STD_LOGIC;
  signal buff3_reg_n_42 : STD_LOGIC;
  signal buff3_reg_n_43 : STD_LOGIC;
  signal buff3_reg_n_44 : STD_LOGIC;
  signal buff3_reg_n_45 : STD_LOGIC;
  signal buff3_reg_n_46 : STD_LOGIC;
  signal buff3_reg_n_47 : STD_LOGIC;
  signal buff3_reg_n_48 : STD_LOGIC;
  signal buff3_reg_n_49 : STD_LOGIC;
  signal buff3_reg_n_50 : STD_LOGIC;
  signal buff3_reg_n_51 : STD_LOGIC;
  signal buff3_reg_n_52 : STD_LOGIC;
  signal buff3_reg_n_53 : STD_LOGIC;
  signal buff3_reg_n_54 : STD_LOGIC;
  signal buff3_reg_n_55 : STD_LOGIC;
  signal buff3_reg_n_56 : STD_LOGIC;
  signal buff3_reg_n_57 : STD_LOGIC;
  signal buff3_reg_n_58 : STD_LOGIC;
  signal buff3_reg_n_59 : STD_LOGIC;
  signal buff3_reg_n_60 : STD_LOGIC;
  signal buff3_reg_n_61 : STD_LOGIC;
  signal buff3_reg_n_66 : STD_LOGIC;
  signal buff3_reg_n_67 : STD_LOGIC;
  signal buff3_reg_n_68 : STD_LOGIC;
  signal buff3_reg_n_69 : STD_LOGIC;
  signal buff3_reg_n_70 : STD_LOGIC;
  signal buff3_reg_n_71 : STD_LOGIC;
  signal buff3_reg_n_72 : STD_LOGIC;
  signal buff3_reg_n_73 : STD_LOGIC;
  signal buff3_reg_n_74 : STD_LOGIC;
  signal buff3_reg_n_75 : STD_LOGIC;
  signal buff3_reg_n_76 : STD_LOGIC;
  signal buff3_reg_n_77 : STD_LOGIC;
  signal buff3_reg_n_78 : STD_LOGIC;
  signal buff3_reg_n_79 : STD_LOGIC;
  signal buff3_reg_n_80 : STD_LOGIC;
  signal buff3_reg_n_81 : STD_LOGIC;
  signal buff3_reg_n_82 : STD_LOGIC;
  signal buff3_reg_n_83 : STD_LOGIC;
  signal buff3_reg_n_84 : STD_LOGIC;
  signal buff3_reg_n_85 : STD_LOGIC;
  signal buff3_reg_n_86 : STD_LOGIC;
  signal buff3_reg_n_87 : STD_LOGIC;
  signal buff3_reg_n_88 : STD_LOGIC;
  signal buff3_reg_n_89 : STD_LOGIC;
  signal buff3_reg_n_90 : STD_LOGIC;
  signal buff3_reg_n_91 : STD_LOGIC;
  signal buff3_reg_n_92 : STD_LOGIC;
  signal buff3_reg_n_93 : STD_LOGIC;
  signal buff3_reg_n_94 : STD_LOGIC;
  signal buff3_reg_n_95 : STD_LOGIC;
  signal buff3_reg_n_96 : STD_LOGIC;
  signal buff3_reg_n_97 : STD_LOGIC;
  signal buff3_reg_n_98 : STD_LOGIC;
  signal buff3_reg_n_99 : STD_LOGIC;
  signal buff4_reg_n_110 : STD_LOGIC;
  signal buff4_reg_n_111 : STD_LOGIC;
  signal buff4_reg_n_112 : STD_LOGIC;
  signal buff4_reg_n_113 : STD_LOGIC;
  signal buff4_reg_n_66 : STD_LOGIC;
  signal buff4_reg_n_67 : STD_LOGIC;
  signal buff4_reg_n_68 : STD_LOGIC;
  signal buff4_reg_n_69 : STD_LOGIC;
  signal buff4_reg_n_70 : STD_LOGIC;
  signal buff4_reg_n_71 : STD_LOGIC;
  signal buff4_reg_n_72 : STD_LOGIC;
  signal buff4_reg_n_73 : STD_LOGIC;
  signal buff4_reg_n_74 : STD_LOGIC;
  signal buff4_reg_n_75 : STD_LOGIC;
  signal buff4_reg_n_76 : STD_LOGIC;
  signal buff4_reg_n_77 : STD_LOGIC;
  signal buff4_reg_n_78 : STD_LOGIC;
  signal buff4_reg_n_79 : STD_LOGIC;
  signal buff4_reg_n_80 : STD_LOGIC;
  signal buff4_reg_n_81 : STD_LOGIC;
  signal buff4_reg_n_82 : STD_LOGIC;
  signal n_8_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_8_0 : signal is "true";
  signal n_8_1 : STD_LOGIC;
  attribute RTL_KEEP of n_8_1 : signal is "true";
  signal n_8_10 : STD_LOGIC;
  attribute RTL_KEEP of n_8_10 : signal is "true";
  signal n_8_11 : STD_LOGIC;
  attribute RTL_KEEP of n_8_11 : signal is "true";
  signal n_8_12 : STD_LOGIC;
  attribute RTL_KEEP of n_8_12 : signal is "true";
  signal n_8_13 : STD_LOGIC;
  attribute RTL_KEEP of n_8_13 : signal is "true";
  signal n_8_14 : STD_LOGIC;
  attribute RTL_KEEP of n_8_14 : signal is "true";
  signal n_8_15 : STD_LOGIC;
  attribute RTL_KEEP of n_8_15 : signal is "true";
  signal n_8_16 : STD_LOGIC;
  attribute RTL_KEEP of n_8_16 : signal is "true";
  signal n_8_17 : STD_LOGIC;
  attribute RTL_KEEP of n_8_17 : signal is "true";
  signal n_8_18 : STD_LOGIC;
  attribute RTL_KEEP of n_8_18 : signal is "true";
  signal n_8_19 : STD_LOGIC;
  attribute RTL_KEEP of n_8_19 : signal is "true";
  signal n_8_2 : STD_LOGIC;
  attribute RTL_KEEP of n_8_2 : signal is "true";
  signal n_8_20 : STD_LOGIC;
  attribute RTL_KEEP of n_8_20 : signal is "true";
  signal n_8_21 : STD_LOGIC;
  attribute RTL_KEEP of n_8_21 : signal is "true";
  signal n_8_22 : STD_LOGIC;
  attribute RTL_KEEP of n_8_22 : signal is "true";
  signal n_8_23 : STD_LOGIC;
  attribute RTL_KEEP of n_8_23 : signal is "true";
  signal n_8_24 : STD_LOGIC;
  attribute RTL_KEEP of n_8_24 : signal is "true";
  signal n_8_25 : STD_LOGIC;
  attribute RTL_KEEP of n_8_25 : signal is "true";
  signal n_8_26 : STD_LOGIC;
  attribute RTL_KEEP of n_8_26 : signal is "true";
  signal n_8_27 : STD_LOGIC;
  attribute RTL_KEEP of n_8_27 : signal is "true";
  signal n_8_28 : STD_LOGIC;
  attribute RTL_KEEP of n_8_28 : signal is "true";
  signal n_8_29 : STD_LOGIC;
  attribute RTL_KEEP of n_8_29 : signal is "true";
  signal n_8_3 : STD_LOGIC;
  attribute RTL_KEEP of n_8_3 : signal is "true";
  signal n_8_30 : STD_LOGIC;
  attribute RTL_KEEP of n_8_30 : signal is "true";
  signal n_8_31 : STD_LOGIC;
  attribute RTL_KEEP of n_8_31 : signal is "true";
  signal n_8_32 : STD_LOGIC;
  attribute RTL_KEEP of n_8_32 : signal is "true";
  signal n_8_33 : STD_LOGIC;
  attribute RTL_KEEP of n_8_33 : signal is "true";
  signal n_8_4 : STD_LOGIC;
  attribute RTL_KEEP of n_8_4 : signal is "true";
  signal n_8_5 : STD_LOGIC;
  attribute RTL_KEEP of n_8_5 : signal is "true";
  signal n_8_6 : STD_LOGIC;
  attribute RTL_KEEP of n_8_6 : signal is "true";
  signal n_8_7 : STD_LOGIC;
  attribute RTL_KEEP of n_8_7 : signal is "true";
  signal n_8_8 : STD_LOGIC;
  attribute RTL_KEEP of n_8_8 : signal is "true";
  signal n_8_9 : STD_LOGIC;
  attribute RTL_KEEP of n_8_9 : signal is "true";
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff4_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff4_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff4_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_16,
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_15,
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_14,
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_13,
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_12,
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_11,
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_10,
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_9,
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_8,
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_7,
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_6,
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_5,
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_4,
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_3,
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_2,
      Q => a_reg0(31),
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_1,
      Q => a_reg0(32),
      R => '0'
    );
\a_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_0,
      Q => a_reg0(33),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(11),
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(12),
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(13),
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(14),
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(15),
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(16),
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(17),
      Q => b_reg0(17),
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(18),
      Q => b_reg0(18),
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(19),
      Q => b_reg0(19),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(20),
      Q => b_reg0(20),
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(21),
      Q => b_reg0(21),
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(22),
      Q => b_reg0(22),
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(23),
      Q => b_reg0(23),
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(24),
      Q => b_reg0(24),
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(25),
      Q => b_reg0(25),
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(26),
      Q => b_reg0(26),
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(27),
      Q => b_reg0(27),
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(28),
      Q => b_reg0(28),
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(29),
      Q => b_reg0(29),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(30),
      Q => b_reg0(30),
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(31),
      Q => b_reg0(31),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => b_reg0(9),
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(17),
      Q => \buff0_reg__0\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(27),
      Q => \buff0_reg__0\(10),
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(28),
      Q => \buff0_reg__0\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(29),
      Q => \buff0_reg__0\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(30),
      Q => \buff0_reg__0\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(31),
      Q => \buff0_reg__0\(14),
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(18),
      Q => \buff0_reg__0\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(19),
      Q => \buff0_reg__0\(2),
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(20),
      Q => \buff0_reg__0\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(21),
      Q => \buff0_reg__0\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(22),
      Q => \buff0_reg__0\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(23),
      Q => \buff0_reg__0\(6),
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(24),
      Q => \buff0_reg__0\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(25),
      Q => \buff0_reg__0\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(26),
      Q => \buff0_reg__0\(9),
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_8_17,
      A(15) => n_8_18,
      A(14) => n_8_19,
      A(13) => n_8_20,
      A(12) => n_8_21,
      A(11) => n_8_22,
      A(10) => n_8_23,
      A(9) => n_8_24,
      A(8) => n_8_25,
      A(7) => n_8_26,
      A(6) => n_8_27,
      A(5) => n_8_28,
      A(4) => n_8_29,
      A(3) => n_8_30,
      A(2) => n_8_31,
      A(1) => n_8_32,
      A(0) => n_8_33,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => D(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_66,
      P(46) => buff1_reg_n_67,
      P(45) => buff1_reg_n_68,
      P(44) => buff1_reg_n_69,
      P(43) => buff1_reg_n_70,
      P(42) => buff1_reg_n_71,
      P(41) => buff1_reg_n_72,
      P(40) => buff1_reg_n_73,
      P(39) => buff1_reg_n_74,
      P(38) => buff1_reg_n_75,
      P(37) => buff1_reg_n_76,
      P(36) => buff1_reg_n_77,
      P(35) => buff1_reg_n_78,
      P(34) => buff1_reg_n_79,
      P(33) => buff1_reg_n_80,
      P(32) => buff1_reg_n_81,
      P(31) => buff1_reg_n_82,
      P(30) => buff1_reg_n_83,
      P(29) => buff1_reg_n_84,
      P(28) => buff1_reg_n_85,
      P(27) => buff1_reg_n_86,
      P(26) => buff1_reg_n_87,
      P(25) => buff1_reg_n_88,
      P(24) => buff1_reg_n_89,
      P(23) => buff1_reg_n_90,
      P(22) => buff1_reg_n_91,
      P(21) => buff1_reg_n_92,
      P(20) => buff1_reg_n_93,
      P(19) => buff1_reg_n_94,
      P(18) => buff1_reg_n_95,
      P(17) => buff1_reg_n_96,
      P(16) => buff1_reg_n_97,
      P(15) => buff1_reg_n_98,
      P(14) => buff1_reg_n_99,
      P(13) => buff1_reg_n_100,
      P(12) => buff1_reg_n_101,
      P(11) => buff1_reg_n_102,
      P(10) => buff1_reg_n_103,
      P(9) => buff1_reg_n_104,
      P(8) => buff1_reg_n_105,
      P(7) => buff1_reg_n_106,
      P(6) => buff1_reg_n_107,
      P(5) => buff1_reg_n_108,
      P(4) => buff1_reg_n_109,
      P(3) => buff1_reg_n_110,
      P(2) => buff1_reg_n_111,
      P(1) => buff1_reg_n_112,
      P(0) => buff1_reg_n_113,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_114,
      PCOUT(46) => buff1_reg_n_115,
      PCOUT(45) => buff1_reg_n_116,
      PCOUT(44) => buff1_reg_n_117,
      PCOUT(43) => buff1_reg_n_118,
      PCOUT(42) => buff1_reg_n_119,
      PCOUT(41) => buff1_reg_n_120,
      PCOUT(40) => buff1_reg_n_121,
      PCOUT(39) => buff1_reg_n_122,
      PCOUT(38) => buff1_reg_n_123,
      PCOUT(37) => buff1_reg_n_124,
      PCOUT(36) => buff1_reg_n_125,
      PCOUT(35) => buff1_reg_n_126,
      PCOUT(34) => buff1_reg_n_127,
      PCOUT(33) => buff1_reg_n_128,
      PCOUT(32) => buff1_reg_n_129,
      PCOUT(31) => buff1_reg_n_130,
      PCOUT(30) => buff1_reg_n_131,
      PCOUT(29) => buff1_reg_n_132,
      PCOUT(28) => buff1_reg_n_133,
      PCOUT(27) => buff1_reg_n_134,
      PCOUT(26) => buff1_reg_n_135,
      PCOUT(25) => buff1_reg_n_136,
      PCOUT(24) => buff1_reg_n_137,
      PCOUT(23) => buff1_reg_n_138,
      PCOUT(22) => buff1_reg_n_139,
      PCOUT(21) => buff1_reg_n_140,
      PCOUT(20) => buff1_reg_n_141,
      PCOUT(19) => buff1_reg_n_142,
      PCOUT(18) => buff1_reg_n_143,
      PCOUT(17) => buff1_reg_n_144,
      PCOUT(16) => buff1_reg_n_145,
      PCOUT(15) => buff1_reg_n_146,
      PCOUT(14) => buff1_reg_n_147,
      PCOUT(13) => buff1_reg_n_148,
      PCOUT(12) => buff1_reg_n_149,
      PCOUT(11) => buff1_reg_n_150,
      PCOUT(10) => buff1_reg_n_151,
      PCOUT(9) => buff1_reg_n_152,
      PCOUT(8) => buff1_reg_n_153,
      PCOUT(7) => buff1_reg_n_154,
      PCOUT(6) => buff1_reg_n_155,
      PCOUT(5) => buff1_reg_n_156,
      PCOUT(4) => buff1_reg_n_157,
      PCOUT(3) => buff1_reg_n_158,
      PCOUT(2) => buff1_reg_n_159,
      PCOUT(1) => buff1_reg_n_160,
      PCOUT(0) => buff1_reg_n_161,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_8_17,
      A(15) => n_8_18,
      A(14) => n_8_19,
      A(13) => n_8_20,
      A(12) => n_8_21,
      A(11) => n_8_22,
      A(10) => n_8_23,
      A(9) => n_8_24,
      A(8) => n_8_25,
      A(7) => n_8_26,
      A(6) => n_8_27,
      A(5) => n_8_28,
      A(4) => n_8_29,
      A(3) => n_8_30,
      A(2) => n_8_31,
      A(1) => n_8_32,
      A(0) => n_8_33,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => b_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff2_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_114,
      PCIN(46) => buff1_reg_n_115,
      PCIN(45) => buff1_reg_n_116,
      PCIN(44) => buff1_reg_n_117,
      PCIN(43) => buff1_reg_n_118,
      PCIN(42) => buff1_reg_n_119,
      PCIN(41) => buff1_reg_n_120,
      PCIN(40) => buff1_reg_n_121,
      PCIN(39) => buff1_reg_n_122,
      PCIN(38) => buff1_reg_n_123,
      PCIN(37) => buff1_reg_n_124,
      PCIN(36) => buff1_reg_n_125,
      PCIN(35) => buff1_reg_n_126,
      PCIN(34) => buff1_reg_n_127,
      PCIN(33) => buff1_reg_n_128,
      PCIN(32) => buff1_reg_n_129,
      PCIN(31) => buff1_reg_n_130,
      PCIN(30) => buff1_reg_n_131,
      PCIN(29) => buff1_reg_n_132,
      PCIN(28) => buff1_reg_n_133,
      PCIN(27) => buff1_reg_n_134,
      PCIN(26) => buff1_reg_n_135,
      PCIN(25) => buff1_reg_n_136,
      PCIN(24) => buff1_reg_n_137,
      PCIN(23) => buff1_reg_n_138,
      PCIN(22) => buff1_reg_n_139,
      PCIN(21) => buff1_reg_n_140,
      PCIN(20) => buff1_reg_n_141,
      PCIN(19) => buff1_reg_n_142,
      PCIN(18) => buff1_reg_n_143,
      PCIN(17) => buff1_reg_n_144,
      PCIN(16) => buff1_reg_n_145,
      PCIN(15) => buff1_reg_n_146,
      PCIN(14) => buff1_reg_n_147,
      PCIN(13) => buff1_reg_n_148,
      PCIN(12) => buff1_reg_n_149,
      PCIN(11) => buff1_reg_n_150,
      PCIN(10) => buff1_reg_n_151,
      PCIN(9) => buff1_reg_n_152,
      PCIN(8) => buff1_reg_n_153,
      PCIN(7) => buff1_reg_n_154,
      PCIN(6) => buff1_reg_n_155,
      PCIN(5) => buff1_reg_n_156,
      PCIN(4) => buff1_reg_n_157,
      PCIN(3) => buff1_reg_n_158,
      PCIN(2) => buff1_reg_n_159,
      PCIN(1) => buff1_reg_n_160,
      PCIN(0) => buff1_reg_n_161,
      PCOUT(47) => buff2_reg_n_114,
      PCOUT(46) => buff2_reg_n_115,
      PCOUT(45) => buff2_reg_n_116,
      PCOUT(44) => buff2_reg_n_117,
      PCOUT(43) => buff2_reg_n_118,
      PCOUT(42) => buff2_reg_n_119,
      PCOUT(41) => buff2_reg_n_120,
      PCOUT(40) => buff2_reg_n_121,
      PCOUT(39) => buff2_reg_n_122,
      PCOUT(38) => buff2_reg_n_123,
      PCOUT(37) => buff2_reg_n_124,
      PCOUT(36) => buff2_reg_n_125,
      PCOUT(35) => buff2_reg_n_126,
      PCOUT(34) => buff2_reg_n_127,
      PCOUT(33) => buff2_reg_n_128,
      PCOUT(32) => buff2_reg_n_129,
      PCOUT(31) => buff2_reg_n_130,
      PCOUT(30) => buff2_reg_n_131,
      PCOUT(29) => buff2_reg_n_132,
      PCOUT(28) => buff2_reg_n_133,
      PCOUT(27) => buff2_reg_n_134,
      PCOUT(26) => buff2_reg_n_135,
      PCOUT(25) => buff2_reg_n_136,
      PCOUT(24) => buff2_reg_n_137,
      PCOUT(23) => buff2_reg_n_138,
      PCOUT(22) => buff2_reg_n_139,
      PCOUT(21) => buff2_reg_n_140,
      PCOUT(20) => buff2_reg_n_141,
      PCOUT(19) => buff2_reg_n_142,
      PCOUT(18) => buff2_reg_n_143,
      PCOUT(17) => buff2_reg_n_144,
      PCOUT(16) => buff2_reg_n_145,
      PCOUT(15) => buff2_reg_n_146,
      PCOUT(14) => buff2_reg_n_147,
      PCOUT(13) => buff2_reg_n_148,
      PCOUT(12) => buff2_reg_n_149,
      PCOUT(11) => buff2_reg_n_150,
      PCOUT(10) => buff2_reg_n_151,
      PCOUT(9) => buff2_reg_n_152,
      PCOUT(8) => buff2_reg_n_153,
      PCOUT(7) => buff2_reg_n_154,
      PCOUT(6) => buff2_reg_n_155,
      PCOUT(5) => buff2_reg_n_156,
      PCOUT(4) => buff2_reg_n_157,
      PCOUT(3) => buff2_reg_n_158,
      PCOUT(2) => buff2_reg_n_159,
      PCOUT(1) => buff2_reg_n_160,
      PCOUT(0) => buff2_reg_n_161,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
buff3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => a_reg0(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff3_reg_n_32,
      ACOUT(28) => buff3_reg_n_33,
      ACOUT(27) => buff3_reg_n_34,
      ACOUT(26) => buff3_reg_n_35,
      ACOUT(25) => buff3_reg_n_36,
      ACOUT(24) => buff3_reg_n_37,
      ACOUT(23) => buff3_reg_n_38,
      ACOUT(22) => buff3_reg_n_39,
      ACOUT(21) => buff3_reg_n_40,
      ACOUT(20) => buff3_reg_n_41,
      ACOUT(19) => buff3_reg_n_42,
      ACOUT(18) => buff3_reg_n_43,
      ACOUT(17) => buff3_reg_n_44,
      ACOUT(16) => buff3_reg_n_45,
      ACOUT(15) => buff3_reg_n_46,
      ACOUT(14) => buff3_reg_n_47,
      ACOUT(13) => buff3_reg_n_48,
      ACOUT(12) => buff3_reg_n_49,
      ACOUT(11) => buff3_reg_n_50,
      ACOUT(10) => buff3_reg_n_51,
      ACOUT(9) => buff3_reg_n_52,
      ACOUT(8) => buff3_reg_n_53,
      ACOUT(7) => buff3_reg_n_54,
      ACOUT(6) => buff3_reg_n_55,
      ACOUT(5) => buff3_reg_n_56,
      ACOUT(4) => buff3_reg_n_57,
      ACOUT(3) => buff3_reg_n_58,
      ACOUT(2) => buff3_reg_n_59,
      ACOUT(1) => buff3_reg_n_60,
      ACOUT(0) => buff3_reg_n_61,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b_reg0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff3_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff3_reg_n_66,
      P(46) => buff3_reg_n_67,
      P(45) => buff3_reg_n_68,
      P(44) => buff3_reg_n_69,
      P(43) => buff3_reg_n_70,
      P(42) => buff3_reg_n_71,
      P(41) => buff3_reg_n_72,
      P(40) => buff3_reg_n_73,
      P(39) => buff3_reg_n_74,
      P(38) => buff3_reg_n_75,
      P(37) => buff3_reg_n_76,
      P(36) => buff3_reg_n_77,
      P(35) => buff3_reg_n_78,
      P(34) => buff3_reg_n_79,
      P(33) => buff3_reg_n_80,
      P(32) => buff3_reg_n_81,
      P(31) => buff3_reg_n_82,
      P(30) => buff3_reg_n_83,
      P(29) => buff3_reg_n_84,
      P(28) => buff3_reg_n_85,
      P(27) => buff3_reg_n_86,
      P(26) => buff3_reg_n_87,
      P(25) => buff3_reg_n_88,
      P(24) => buff3_reg_n_89,
      P(23) => buff3_reg_n_90,
      P(22) => buff3_reg_n_91,
      P(21) => buff3_reg_n_92,
      P(20) => buff3_reg_n_93,
      P(19) => buff3_reg_n_94,
      P(18) => buff3_reg_n_95,
      P(17) => buff3_reg_n_96,
      P(16) => buff3_reg_n_97,
      P(15) => buff3_reg_n_98,
      P(14) => buff3_reg_n_99,
      P(13) => buff3_reg_n_100,
      P(12) => buff3_reg_n_101,
      P(11) => buff3_reg_n_102,
      P(10) => buff3_reg_n_103,
      P(9) => buff3_reg_n_104,
      P(8) => buff3_reg_n_105,
      P(7) => buff3_reg_n_106,
      P(6) => buff3_reg_n_107,
      P(5) => buff3_reg_n_108,
      P(4) => buff3_reg_n_109,
      P(3) => buff3_reg_n_110,
      P(2) => buff3_reg_n_111,
      P(1) => buff3_reg_n_112,
      P(0) => buff3_reg_n_113,
      PATTERNBDETECT => NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff2_reg_n_114,
      PCIN(46) => buff2_reg_n_115,
      PCIN(45) => buff2_reg_n_116,
      PCIN(44) => buff2_reg_n_117,
      PCIN(43) => buff2_reg_n_118,
      PCIN(42) => buff2_reg_n_119,
      PCIN(41) => buff2_reg_n_120,
      PCIN(40) => buff2_reg_n_121,
      PCIN(39) => buff2_reg_n_122,
      PCIN(38) => buff2_reg_n_123,
      PCIN(37) => buff2_reg_n_124,
      PCIN(36) => buff2_reg_n_125,
      PCIN(35) => buff2_reg_n_126,
      PCIN(34) => buff2_reg_n_127,
      PCIN(33) => buff2_reg_n_128,
      PCIN(32) => buff2_reg_n_129,
      PCIN(31) => buff2_reg_n_130,
      PCIN(30) => buff2_reg_n_131,
      PCIN(29) => buff2_reg_n_132,
      PCIN(28) => buff2_reg_n_133,
      PCIN(27) => buff2_reg_n_134,
      PCIN(26) => buff2_reg_n_135,
      PCIN(25) => buff2_reg_n_136,
      PCIN(24) => buff2_reg_n_137,
      PCIN(23) => buff2_reg_n_138,
      PCIN(22) => buff2_reg_n_139,
      PCIN(21) => buff2_reg_n_140,
      PCIN(20) => buff2_reg_n_141,
      PCIN(19) => buff2_reg_n_142,
      PCIN(18) => buff2_reg_n_143,
      PCIN(17) => buff2_reg_n_144,
      PCIN(16) => buff2_reg_n_145,
      PCIN(15) => buff2_reg_n_146,
      PCIN(14) => buff2_reg_n_147,
      PCIN(13) => buff2_reg_n_148,
      PCIN(12) => buff2_reg_n_149,
      PCIN(11) => buff2_reg_n_150,
      PCIN(10) => buff2_reg_n_151,
      PCIN(9) => buff2_reg_n_152,
      PCIN(8) => buff2_reg_n_153,
      PCIN(7) => buff2_reg_n_154,
      PCIN(6) => buff2_reg_n_155,
      PCIN(5) => buff2_reg_n_156,
      PCIN(4) => buff2_reg_n_157,
      PCIN(3) => buff2_reg_n_158,
      PCIN(2) => buff2_reg_n_159,
      PCIN(1) => buff2_reg_n_160,
      PCIN(0) => buff2_reg_n_161,
      PCOUT(47) => buff3_reg_n_114,
      PCOUT(46) => buff3_reg_n_115,
      PCOUT(45) => buff3_reg_n_116,
      PCOUT(44) => buff3_reg_n_117,
      PCOUT(43) => buff3_reg_n_118,
      PCOUT(42) => buff3_reg_n_119,
      PCOUT(41) => buff3_reg_n_120,
      PCOUT(40) => buff3_reg_n_121,
      PCOUT(39) => buff3_reg_n_122,
      PCOUT(38) => buff3_reg_n_123,
      PCOUT(37) => buff3_reg_n_124,
      PCOUT(36) => buff3_reg_n_125,
      PCOUT(35) => buff3_reg_n_126,
      PCOUT(34) => buff3_reg_n_127,
      PCOUT(33) => buff3_reg_n_128,
      PCOUT(32) => buff3_reg_n_129,
      PCOUT(31) => buff3_reg_n_130,
      PCOUT(30) => buff3_reg_n_131,
      PCOUT(29) => buff3_reg_n_132,
      PCOUT(28) => buff3_reg_n_133,
      PCOUT(27) => buff3_reg_n_134,
      PCOUT(26) => buff3_reg_n_135,
      PCOUT(25) => buff3_reg_n_136,
      PCOUT(24) => buff3_reg_n_137,
      PCOUT(23) => buff3_reg_n_138,
      PCOUT(22) => buff3_reg_n_139,
      PCOUT(21) => buff3_reg_n_140,
      PCOUT(20) => buff3_reg_n_141,
      PCOUT(19) => buff3_reg_n_142,
      PCOUT(18) => buff3_reg_n_143,
      PCOUT(17) => buff3_reg_n_144,
      PCOUT(16) => buff3_reg_n_145,
      PCOUT(15) => buff3_reg_n_146,
      PCOUT(14) => buff3_reg_n_147,
      PCOUT(13) => buff3_reg_n_148,
      PCOUT(12) => buff3_reg_n_149,
      PCOUT(11) => buff3_reg_n_150,
      PCOUT(10) => buff3_reg_n_151,
      PCOUT(9) => buff3_reg_n_152,
      PCOUT(8) => buff3_reg_n_153,
      PCOUT(7) => buff3_reg_n_154,
      PCOUT(6) => buff3_reg_n_155,
      PCOUT(5) => buff3_reg_n_156,
      PCOUT(4) => buff3_reg_n_157,
      PCOUT(3) => buff3_reg_n_158,
      PCOUT(2) => buff3_reg_n_159,
      PCOUT(1) => buff3_reg_n_160,
      PCOUT(0) => buff3_reg_n_161,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff3_reg_UNDERFLOW_UNCONNECTED
    );
buff4_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"111111111111111111111111111111",
      ACIN(29) => buff3_reg_n_32,
      ACIN(28) => buff3_reg_n_33,
      ACIN(27) => buff3_reg_n_34,
      ACIN(26) => buff3_reg_n_35,
      ACIN(25) => buff3_reg_n_36,
      ACIN(24) => buff3_reg_n_37,
      ACIN(23) => buff3_reg_n_38,
      ACIN(22) => buff3_reg_n_39,
      ACIN(21) => buff3_reg_n_40,
      ACIN(20) => buff3_reg_n_41,
      ACIN(19) => buff3_reg_n_42,
      ACIN(18) => buff3_reg_n_43,
      ACIN(17) => buff3_reg_n_44,
      ACIN(16) => buff3_reg_n_45,
      ACIN(15) => buff3_reg_n_46,
      ACIN(14) => buff3_reg_n_47,
      ACIN(13) => buff3_reg_n_48,
      ACIN(12) => buff3_reg_n_49,
      ACIN(11) => buff3_reg_n_50,
      ACIN(10) => buff3_reg_n_51,
      ACIN(9) => buff3_reg_n_52,
      ACIN(8) => buff3_reg_n_53,
      ACIN(7) => buff3_reg_n_54,
      ACIN(6) => buff3_reg_n_55,
      ACIN(5) => buff3_reg_n_56,
      ACIN(4) => buff3_reg_n_57,
      ACIN(3) => buff3_reg_n_58,
      ACIN(2) => buff3_reg_n_59,
      ACIN(1) => buff3_reg_n_60,
      ACIN(0) => buff3_reg_n_61,
      ACOUT(29 downto 0) => NLW_buff4_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \buff0_reg__0\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff4_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff4_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff4_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff4_reg_n_66,
      P(46) => buff4_reg_n_67,
      P(45) => buff4_reg_n_68,
      P(44) => buff4_reg_n_69,
      P(43) => buff4_reg_n_70,
      P(42) => buff4_reg_n_71,
      P(41) => buff4_reg_n_72,
      P(40) => buff4_reg_n_73,
      P(39) => buff4_reg_n_74,
      P(38) => buff4_reg_n_75,
      P(37) => buff4_reg_n_76,
      P(36) => buff4_reg_n_77,
      P(35) => buff4_reg_n_78,
      P(34) => buff4_reg_n_79,
      P(33) => buff4_reg_n_80,
      P(32) => buff4_reg_n_81,
      P(31) => buff4_reg_n_82,
      P(30 downto 4) => P(26 downto 0),
      P(3) => buff4_reg_n_110,
      P(2) => buff4_reg_n_111,
      P(1) => buff4_reg_n_112,
      P(0) => buff4_reg_n_113,
      PATTERNBDETECT => NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff4_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff3_reg_n_114,
      PCIN(46) => buff3_reg_n_115,
      PCIN(45) => buff3_reg_n_116,
      PCIN(44) => buff3_reg_n_117,
      PCIN(43) => buff3_reg_n_118,
      PCIN(42) => buff3_reg_n_119,
      PCIN(41) => buff3_reg_n_120,
      PCIN(40) => buff3_reg_n_121,
      PCIN(39) => buff3_reg_n_122,
      PCIN(38) => buff3_reg_n_123,
      PCIN(37) => buff3_reg_n_124,
      PCIN(36) => buff3_reg_n_125,
      PCIN(35) => buff3_reg_n_126,
      PCIN(34) => buff3_reg_n_127,
      PCIN(33) => buff3_reg_n_128,
      PCIN(32) => buff3_reg_n_129,
      PCIN(31) => buff3_reg_n_130,
      PCIN(30) => buff3_reg_n_131,
      PCIN(29) => buff3_reg_n_132,
      PCIN(28) => buff3_reg_n_133,
      PCIN(27) => buff3_reg_n_134,
      PCIN(26) => buff3_reg_n_135,
      PCIN(25) => buff3_reg_n_136,
      PCIN(24) => buff3_reg_n_137,
      PCIN(23) => buff3_reg_n_138,
      PCIN(22) => buff3_reg_n_139,
      PCIN(21) => buff3_reg_n_140,
      PCIN(20) => buff3_reg_n_141,
      PCIN(19) => buff3_reg_n_142,
      PCIN(18) => buff3_reg_n_143,
      PCIN(17) => buff3_reg_n_144,
      PCIN(16) => buff3_reg_n_145,
      PCIN(15) => buff3_reg_n_146,
      PCIN(14) => buff3_reg_n_147,
      PCIN(13) => buff3_reg_n_148,
      PCIN(12) => buff3_reg_n_149,
      PCIN(11) => buff3_reg_n_150,
      PCIN(10) => buff3_reg_n_151,
      PCIN(9) => buff3_reg_n_152,
      PCIN(8) => buff3_reg_n_153,
      PCIN(7) => buff3_reg_n_154,
      PCIN(6) => buff3_reg_n_155,
      PCIN(5) => buff3_reg_n_156,
      PCIN(4) => buff3_reg_n_157,
      PCIN(3) => buff3_reg_n_158,
      PCIN(2) => buff3_reg_n_159,
      PCIN(1) => buff3_reg_n_160,
      PCIN(0) => buff3_reg_n_161,
      PCOUT(47 downto 0) => NLW_buff4_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff4_reg_UNDERFLOW_UNCONNECTED
    );
i_8_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_0
    );
i_8_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_1
    );
i_8_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_10
    );
i_8_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_11
    );
i_8_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_12
    );
i_8_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_13
    );
i_8_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_14
    );
i_8_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_15
    );
i_8_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_16
    );
i_8_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_17
    );
i_8_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_18
    );
i_8_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_19
    );
i_8_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_2
    );
i_8_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_20
    );
i_8_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_21
    );
i_8_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_22
    );
i_8_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_23
    );
i_8_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_24
    );
i_8_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_25
    );
i_8_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_26
    );
i_8_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_27
    );
i_8_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_28
    );
i_8_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_29
    );
i_8_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_3
    );
i_8_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_30
    );
i_8_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_31
    );
i_8_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_32
    );
i_8_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_33
    );
i_8_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_4
    );
i_8_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_5
    );
i_8_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_6
    );
i_8_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_7
    );
i_8_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_8
    );
i_8_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0_87 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sum_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0_87 : entity is "hog_mul_34ns_32nsjbC_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0_87 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 33 downto 17 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \buff0_reg__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal buff1_reg_n_158 : STD_LOGIC;
  signal buff1_reg_n_159 : STD_LOGIC;
  signal buff1_reg_n_160 : STD_LOGIC;
  signal buff1_reg_n_161 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff2_reg_n_154 : STD_LOGIC;
  signal buff2_reg_n_155 : STD_LOGIC;
  signal buff2_reg_n_156 : STD_LOGIC;
  signal buff2_reg_n_157 : STD_LOGIC;
  signal buff2_reg_n_158 : STD_LOGIC;
  signal buff2_reg_n_159 : STD_LOGIC;
  signal buff2_reg_n_160 : STD_LOGIC;
  signal buff2_reg_n_161 : STD_LOGIC;
  signal buff3_reg_n_100 : STD_LOGIC;
  signal buff3_reg_n_101 : STD_LOGIC;
  signal buff3_reg_n_102 : STD_LOGIC;
  signal buff3_reg_n_103 : STD_LOGIC;
  signal buff3_reg_n_104 : STD_LOGIC;
  signal buff3_reg_n_105 : STD_LOGIC;
  signal buff3_reg_n_106 : STD_LOGIC;
  signal buff3_reg_n_107 : STD_LOGIC;
  signal buff3_reg_n_108 : STD_LOGIC;
  signal buff3_reg_n_109 : STD_LOGIC;
  signal buff3_reg_n_110 : STD_LOGIC;
  signal buff3_reg_n_111 : STD_LOGIC;
  signal buff3_reg_n_112 : STD_LOGIC;
  signal buff3_reg_n_113 : STD_LOGIC;
  signal buff3_reg_n_114 : STD_LOGIC;
  signal buff3_reg_n_115 : STD_LOGIC;
  signal buff3_reg_n_116 : STD_LOGIC;
  signal buff3_reg_n_117 : STD_LOGIC;
  signal buff3_reg_n_118 : STD_LOGIC;
  signal buff3_reg_n_119 : STD_LOGIC;
  signal buff3_reg_n_120 : STD_LOGIC;
  signal buff3_reg_n_121 : STD_LOGIC;
  signal buff3_reg_n_122 : STD_LOGIC;
  signal buff3_reg_n_123 : STD_LOGIC;
  signal buff3_reg_n_124 : STD_LOGIC;
  signal buff3_reg_n_125 : STD_LOGIC;
  signal buff3_reg_n_126 : STD_LOGIC;
  signal buff3_reg_n_127 : STD_LOGIC;
  signal buff3_reg_n_128 : STD_LOGIC;
  signal buff3_reg_n_129 : STD_LOGIC;
  signal buff3_reg_n_130 : STD_LOGIC;
  signal buff3_reg_n_131 : STD_LOGIC;
  signal buff3_reg_n_132 : STD_LOGIC;
  signal buff3_reg_n_133 : STD_LOGIC;
  signal buff3_reg_n_134 : STD_LOGIC;
  signal buff3_reg_n_135 : STD_LOGIC;
  signal buff3_reg_n_136 : STD_LOGIC;
  signal buff3_reg_n_137 : STD_LOGIC;
  signal buff3_reg_n_138 : STD_LOGIC;
  signal buff3_reg_n_139 : STD_LOGIC;
  signal buff3_reg_n_140 : STD_LOGIC;
  signal buff3_reg_n_141 : STD_LOGIC;
  signal buff3_reg_n_142 : STD_LOGIC;
  signal buff3_reg_n_143 : STD_LOGIC;
  signal buff3_reg_n_144 : STD_LOGIC;
  signal buff3_reg_n_145 : STD_LOGIC;
  signal buff3_reg_n_146 : STD_LOGIC;
  signal buff3_reg_n_147 : STD_LOGIC;
  signal buff3_reg_n_148 : STD_LOGIC;
  signal buff3_reg_n_149 : STD_LOGIC;
  signal buff3_reg_n_150 : STD_LOGIC;
  signal buff3_reg_n_151 : STD_LOGIC;
  signal buff3_reg_n_152 : STD_LOGIC;
  signal buff3_reg_n_153 : STD_LOGIC;
  signal buff3_reg_n_154 : STD_LOGIC;
  signal buff3_reg_n_155 : STD_LOGIC;
  signal buff3_reg_n_156 : STD_LOGIC;
  signal buff3_reg_n_157 : STD_LOGIC;
  signal buff3_reg_n_158 : STD_LOGIC;
  signal buff3_reg_n_159 : STD_LOGIC;
  signal buff3_reg_n_160 : STD_LOGIC;
  signal buff3_reg_n_161 : STD_LOGIC;
  signal buff3_reg_n_32 : STD_LOGIC;
  signal buff3_reg_n_33 : STD_LOGIC;
  signal buff3_reg_n_34 : STD_LOGIC;
  signal buff3_reg_n_35 : STD_LOGIC;
  signal buff3_reg_n_36 : STD_LOGIC;
  signal buff3_reg_n_37 : STD_LOGIC;
  signal buff3_reg_n_38 : STD_LOGIC;
  signal buff3_reg_n_39 : STD_LOGIC;
  signal buff3_reg_n_40 : STD_LOGIC;
  signal buff3_reg_n_41 : STD_LOGIC;
  signal buff3_reg_n_42 : STD_LOGIC;
  signal buff3_reg_n_43 : STD_LOGIC;
  signal buff3_reg_n_44 : STD_LOGIC;
  signal buff3_reg_n_45 : STD_LOGIC;
  signal buff3_reg_n_46 : STD_LOGIC;
  signal buff3_reg_n_47 : STD_LOGIC;
  signal buff3_reg_n_48 : STD_LOGIC;
  signal buff3_reg_n_49 : STD_LOGIC;
  signal buff3_reg_n_50 : STD_LOGIC;
  signal buff3_reg_n_51 : STD_LOGIC;
  signal buff3_reg_n_52 : STD_LOGIC;
  signal buff3_reg_n_53 : STD_LOGIC;
  signal buff3_reg_n_54 : STD_LOGIC;
  signal buff3_reg_n_55 : STD_LOGIC;
  signal buff3_reg_n_56 : STD_LOGIC;
  signal buff3_reg_n_57 : STD_LOGIC;
  signal buff3_reg_n_58 : STD_LOGIC;
  signal buff3_reg_n_59 : STD_LOGIC;
  signal buff3_reg_n_60 : STD_LOGIC;
  signal buff3_reg_n_61 : STD_LOGIC;
  signal buff3_reg_n_66 : STD_LOGIC;
  signal buff3_reg_n_67 : STD_LOGIC;
  signal buff3_reg_n_68 : STD_LOGIC;
  signal buff3_reg_n_69 : STD_LOGIC;
  signal buff3_reg_n_70 : STD_LOGIC;
  signal buff3_reg_n_71 : STD_LOGIC;
  signal buff3_reg_n_72 : STD_LOGIC;
  signal buff3_reg_n_73 : STD_LOGIC;
  signal buff3_reg_n_74 : STD_LOGIC;
  signal buff3_reg_n_75 : STD_LOGIC;
  signal buff3_reg_n_76 : STD_LOGIC;
  signal buff3_reg_n_77 : STD_LOGIC;
  signal buff3_reg_n_78 : STD_LOGIC;
  signal buff3_reg_n_79 : STD_LOGIC;
  signal buff3_reg_n_80 : STD_LOGIC;
  signal buff3_reg_n_81 : STD_LOGIC;
  signal buff3_reg_n_82 : STD_LOGIC;
  signal buff3_reg_n_83 : STD_LOGIC;
  signal buff3_reg_n_84 : STD_LOGIC;
  signal buff3_reg_n_85 : STD_LOGIC;
  signal buff3_reg_n_86 : STD_LOGIC;
  signal buff3_reg_n_87 : STD_LOGIC;
  signal buff3_reg_n_88 : STD_LOGIC;
  signal buff3_reg_n_89 : STD_LOGIC;
  signal buff3_reg_n_90 : STD_LOGIC;
  signal buff3_reg_n_91 : STD_LOGIC;
  signal buff3_reg_n_92 : STD_LOGIC;
  signal buff3_reg_n_93 : STD_LOGIC;
  signal buff3_reg_n_94 : STD_LOGIC;
  signal buff3_reg_n_95 : STD_LOGIC;
  signal buff3_reg_n_96 : STD_LOGIC;
  signal buff3_reg_n_97 : STD_LOGIC;
  signal buff3_reg_n_98 : STD_LOGIC;
  signal buff3_reg_n_99 : STD_LOGIC;
  signal buff4_reg_n_110 : STD_LOGIC;
  signal buff4_reg_n_111 : STD_LOGIC;
  signal buff4_reg_n_112 : STD_LOGIC;
  signal buff4_reg_n_113 : STD_LOGIC;
  signal buff4_reg_n_66 : STD_LOGIC;
  signal buff4_reg_n_67 : STD_LOGIC;
  signal buff4_reg_n_68 : STD_LOGIC;
  signal buff4_reg_n_69 : STD_LOGIC;
  signal buff4_reg_n_70 : STD_LOGIC;
  signal buff4_reg_n_71 : STD_LOGIC;
  signal buff4_reg_n_72 : STD_LOGIC;
  signal buff4_reg_n_73 : STD_LOGIC;
  signal buff4_reg_n_74 : STD_LOGIC;
  signal buff4_reg_n_75 : STD_LOGIC;
  signal buff4_reg_n_76 : STD_LOGIC;
  signal buff4_reg_n_77 : STD_LOGIC;
  signal buff4_reg_n_78 : STD_LOGIC;
  signal buff4_reg_n_79 : STD_LOGIC;
  signal buff4_reg_n_80 : STD_LOGIC;
  signal buff4_reg_n_81 : STD_LOGIC;
  signal buff4_reg_n_82 : STD_LOGIC;
  signal n_8_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_8_0 : signal is "true";
  signal n_8_1 : STD_LOGIC;
  attribute RTL_KEEP of n_8_1 : signal is "true";
  signal n_8_10 : STD_LOGIC;
  attribute RTL_KEEP of n_8_10 : signal is "true";
  signal n_8_11 : STD_LOGIC;
  attribute RTL_KEEP of n_8_11 : signal is "true";
  signal n_8_12 : STD_LOGIC;
  attribute RTL_KEEP of n_8_12 : signal is "true";
  signal n_8_13 : STD_LOGIC;
  attribute RTL_KEEP of n_8_13 : signal is "true";
  signal n_8_14 : STD_LOGIC;
  attribute RTL_KEEP of n_8_14 : signal is "true";
  signal n_8_15 : STD_LOGIC;
  attribute RTL_KEEP of n_8_15 : signal is "true";
  signal n_8_16 : STD_LOGIC;
  attribute RTL_KEEP of n_8_16 : signal is "true";
  signal n_8_17 : STD_LOGIC;
  attribute RTL_KEEP of n_8_17 : signal is "true";
  signal n_8_18 : STD_LOGIC;
  attribute RTL_KEEP of n_8_18 : signal is "true";
  signal n_8_19 : STD_LOGIC;
  attribute RTL_KEEP of n_8_19 : signal is "true";
  signal n_8_2 : STD_LOGIC;
  attribute RTL_KEEP of n_8_2 : signal is "true";
  signal n_8_20 : STD_LOGIC;
  attribute RTL_KEEP of n_8_20 : signal is "true";
  signal n_8_21 : STD_LOGIC;
  attribute RTL_KEEP of n_8_21 : signal is "true";
  signal n_8_22 : STD_LOGIC;
  attribute RTL_KEEP of n_8_22 : signal is "true";
  signal n_8_23 : STD_LOGIC;
  attribute RTL_KEEP of n_8_23 : signal is "true";
  signal n_8_24 : STD_LOGIC;
  attribute RTL_KEEP of n_8_24 : signal is "true";
  signal n_8_25 : STD_LOGIC;
  attribute RTL_KEEP of n_8_25 : signal is "true";
  signal n_8_26 : STD_LOGIC;
  attribute RTL_KEEP of n_8_26 : signal is "true";
  signal n_8_27 : STD_LOGIC;
  attribute RTL_KEEP of n_8_27 : signal is "true";
  signal n_8_28 : STD_LOGIC;
  attribute RTL_KEEP of n_8_28 : signal is "true";
  signal n_8_29 : STD_LOGIC;
  attribute RTL_KEEP of n_8_29 : signal is "true";
  signal n_8_3 : STD_LOGIC;
  attribute RTL_KEEP of n_8_3 : signal is "true";
  signal n_8_30 : STD_LOGIC;
  attribute RTL_KEEP of n_8_30 : signal is "true";
  signal n_8_31 : STD_LOGIC;
  attribute RTL_KEEP of n_8_31 : signal is "true";
  signal n_8_32 : STD_LOGIC;
  attribute RTL_KEEP of n_8_32 : signal is "true";
  signal n_8_33 : STD_LOGIC;
  attribute RTL_KEEP of n_8_33 : signal is "true";
  signal n_8_4 : STD_LOGIC;
  attribute RTL_KEEP of n_8_4 : signal is "true";
  signal n_8_5 : STD_LOGIC;
  attribute RTL_KEEP of n_8_5 : signal is "true";
  signal n_8_6 : STD_LOGIC;
  attribute RTL_KEEP of n_8_6 : signal is "true";
  signal n_8_7 : STD_LOGIC;
  attribute RTL_KEEP of n_8_7 : signal is "true";
  signal n_8_8 : STD_LOGIC;
  attribute RTL_KEEP of n_8_8 : signal is "true";
  signal n_8_9 : STD_LOGIC;
  attribute RTL_KEEP of n_8_9 : signal is "true";
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff4_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff4_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff4_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_16,
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_15,
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_14,
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_13,
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_12,
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_11,
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_10,
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_9,
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_8,
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_7,
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_6,
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_5,
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_4,
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_3,
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_2,
      Q => a_reg0(31),
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_1,
      Q => a_reg0(32),
      R => '0'
    );
\a_reg0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => n_8_0,
      Q => a_reg0(33),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(0),
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(10),
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(11),
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(12),
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(13),
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(14),
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(15),
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(16),
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(17),
      Q => b_reg0(17),
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(18),
      Q => b_reg0(18),
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(19),
      Q => b_reg0(19),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(1),
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(20),
      Q => b_reg0(20),
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(21),
      Q => b_reg0(21),
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(22),
      Q => b_reg0(22),
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(23),
      Q => b_reg0(23),
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(24),
      Q => b_reg0(24),
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(25),
      Q => b_reg0(25),
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(26),
      Q => b_reg0(26),
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(27),
      Q => b_reg0(27),
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(28),
      Q => b_reg0(28),
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(29),
      Q => b_reg0(29),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(2),
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(30),
      Q => b_reg0(30),
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(31),
      Q => b_reg0(31),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(3),
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(4),
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(5),
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(6),
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(7),
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(8),
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_q0(9),
      Q => b_reg0(9),
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(17),
      Q => \buff0_reg__0\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(27),
      Q => \buff0_reg__0\(10),
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(28),
      Q => \buff0_reg__0\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(29),
      Q => \buff0_reg__0\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(30),
      Q => \buff0_reg__0\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(31),
      Q => \buff0_reg__0\(14),
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(18),
      Q => \buff0_reg__0\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(19),
      Q => \buff0_reg__0\(2),
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(20),
      Q => \buff0_reg__0\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(21),
      Q => \buff0_reg__0\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(22),
      Q => \buff0_reg__0\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(23),
      Q => \buff0_reg__0\(6),
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(24),
      Q => \buff0_reg__0\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(25),
      Q => \buff0_reg__0\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(26),
      Q => \buff0_reg__0\(9),
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_8_17,
      A(15) => n_8_18,
      A(14) => n_8_19,
      A(13) => n_8_20,
      A(12) => n_8_21,
      A(11) => n_8_22,
      A(10) => n_8_23,
      A(9) => n_8_24,
      A(8) => n_8_25,
      A(7) => n_8_26,
      A(6) => n_8_27,
      A(5) => n_8_28,
      A(4) => n_8_29,
      A(3) => n_8_30,
      A(2) => n_8_31,
      A(1) => n_8_32,
      A(0) => n_8_33,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => sum_q0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_66,
      P(46) => buff1_reg_n_67,
      P(45) => buff1_reg_n_68,
      P(44) => buff1_reg_n_69,
      P(43) => buff1_reg_n_70,
      P(42) => buff1_reg_n_71,
      P(41) => buff1_reg_n_72,
      P(40) => buff1_reg_n_73,
      P(39) => buff1_reg_n_74,
      P(38) => buff1_reg_n_75,
      P(37) => buff1_reg_n_76,
      P(36) => buff1_reg_n_77,
      P(35) => buff1_reg_n_78,
      P(34) => buff1_reg_n_79,
      P(33) => buff1_reg_n_80,
      P(32) => buff1_reg_n_81,
      P(31) => buff1_reg_n_82,
      P(30) => buff1_reg_n_83,
      P(29) => buff1_reg_n_84,
      P(28) => buff1_reg_n_85,
      P(27) => buff1_reg_n_86,
      P(26) => buff1_reg_n_87,
      P(25) => buff1_reg_n_88,
      P(24) => buff1_reg_n_89,
      P(23) => buff1_reg_n_90,
      P(22) => buff1_reg_n_91,
      P(21) => buff1_reg_n_92,
      P(20) => buff1_reg_n_93,
      P(19) => buff1_reg_n_94,
      P(18) => buff1_reg_n_95,
      P(17) => buff1_reg_n_96,
      P(16) => buff1_reg_n_97,
      P(15) => buff1_reg_n_98,
      P(14) => buff1_reg_n_99,
      P(13) => buff1_reg_n_100,
      P(12) => buff1_reg_n_101,
      P(11) => buff1_reg_n_102,
      P(10) => buff1_reg_n_103,
      P(9) => buff1_reg_n_104,
      P(8) => buff1_reg_n_105,
      P(7) => buff1_reg_n_106,
      P(6) => buff1_reg_n_107,
      P(5) => buff1_reg_n_108,
      P(4) => buff1_reg_n_109,
      P(3) => buff1_reg_n_110,
      P(2) => buff1_reg_n_111,
      P(1) => buff1_reg_n_112,
      P(0) => buff1_reg_n_113,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_114,
      PCOUT(46) => buff1_reg_n_115,
      PCOUT(45) => buff1_reg_n_116,
      PCOUT(44) => buff1_reg_n_117,
      PCOUT(43) => buff1_reg_n_118,
      PCOUT(42) => buff1_reg_n_119,
      PCOUT(41) => buff1_reg_n_120,
      PCOUT(40) => buff1_reg_n_121,
      PCOUT(39) => buff1_reg_n_122,
      PCOUT(38) => buff1_reg_n_123,
      PCOUT(37) => buff1_reg_n_124,
      PCOUT(36) => buff1_reg_n_125,
      PCOUT(35) => buff1_reg_n_126,
      PCOUT(34) => buff1_reg_n_127,
      PCOUT(33) => buff1_reg_n_128,
      PCOUT(32) => buff1_reg_n_129,
      PCOUT(31) => buff1_reg_n_130,
      PCOUT(30) => buff1_reg_n_131,
      PCOUT(29) => buff1_reg_n_132,
      PCOUT(28) => buff1_reg_n_133,
      PCOUT(27) => buff1_reg_n_134,
      PCOUT(26) => buff1_reg_n_135,
      PCOUT(25) => buff1_reg_n_136,
      PCOUT(24) => buff1_reg_n_137,
      PCOUT(23) => buff1_reg_n_138,
      PCOUT(22) => buff1_reg_n_139,
      PCOUT(21) => buff1_reg_n_140,
      PCOUT(20) => buff1_reg_n_141,
      PCOUT(19) => buff1_reg_n_142,
      PCOUT(18) => buff1_reg_n_143,
      PCOUT(17) => buff1_reg_n_144,
      PCOUT(16) => buff1_reg_n_145,
      PCOUT(15) => buff1_reg_n_146,
      PCOUT(14) => buff1_reg_n_147,
      PCOUT(13) => buff1_reg_n_148,
      PCOUT(12) => buff1_reg_n_149,
      PCOUT(11) => buff1_reg_n_150,
      PCOUT(10) => buff1_reg_n_151,
      PCOUT(9) => buff1_reg_n_152,
      PCOUT(8) => buff1_reg_n_153,
      PCOUT(7) => buff1_reg_n_154,
      PCOUT(6) => buff1_reg_n_155,
      PCOUT(5) => buff1_reg_n_156,
      PCOUT(4) => buff1_reg_n_157,
      PCOUT(3) => buff1_reg_n_158,
      PCOUT(2) => buff1_reg_n_159,
      PCOUT(1) => buff1_reg_n_160,
      PCOUT(0) => buff1_reg_n_161,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => n_8_17,
      A(15) => n_8_18,
      A(14) => n_8_19,
      A(13) => n_8_20,
      A(12) => n_8_21,
      A(11) => n_8_22,
      A(10) => n_8_23,
      A(9) => n_8_24,
      A(8) => n_8_25,
      A(7) => n_8_26,
      A(6) => n_8_27,
      A(5) => n_8_28,
      A(4) => n_8_29,
      A(3) => n_8_30,
      A(2) => n_8_31,
      A(1) => n_8_32,
      A(0) => n_8_33,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => b_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff2_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_114,
      PCIN(46) => buff1_reg_n_115,
      PCIN(45) => buff1_reg_n_116,
      PCIN(44) => buff1_reg_n_117,
      PCIN(43) => buff1_reg_n_118,
      PCIN(42) => buff1_reg_n_119,
      PCIN(41) => buff1_reg_n_120,
      PCIN(40) => buff1_reg_n_121,
      PCIN(39) => buff1_reg_n_122,
      PCIN(38) => buff1_reg_n_123,
      PCIN(37) => buff1_reg_n_124,
      PCIN(36) => buff1_reg_n_125,
      PCIN(35) => buff1_reg_n_126,
      PCIN(34) => buff1_reg_n_127,
      PCIN(33) => buff1_reg_n_128,
      PCIN(32) => buff1_reg_n_129,
      PCIN(31) => buff1_reg_n_130,
      PCIN(30) => buff1_reg_n_131,
      PCIN(29) => buff1_reg_n_132,
      PCIN(28) => buff1_reg_n_133,
      PCIN(27) => buff1_reg_n_134,
      PCIN(26) => buff1_reg_n_135,
      PCIN(25) => buff1_reg_n_136,
      PCIN(24) => buff1_reg_n_137,
      PCIN(23) => buff1_reg_n_138,
      PCIN(22) => buff1_reg_n_139,
      PCIN(21) => buff1_reg_n_140,
      PCIN(20) => buff1_reg_n_141,
      PCIN(19) => buff1_reg_n_142,
      PCIN(18) => buff1_reg_n_143,
      PCIN(17) => buff1_reg_n_144,
      PCIN(16) => buff1_reg_n_145,
      PCIN(15) => buff1_reg_n_146,
      PCIN(14) => buff1_reg_n_147,
      PCIN(13) => buff1_reg_n_148,
      PCIN(12) => buff1_reg_n_149,
      PCIN(11) => buff1_reg_n_150,
      PCIN(10) => buff1_reg_n_151,
      PCIN(9) => buff1_reg_n_152,
      PCIN(8) => buff1_reg_n_153,
      PCIN(7) => buff1_reg_n_154,
      PCIN(6) => buff1_reg_n_155,
      PCIN(5) => buff1_reg_n_156,
      PCIN(4) => buff1_reg_n_157,
      PCIN(3) => buff1_reg_n_158,
      PCIN(2) => buff1_reg_n_159,
      PCIN(1) => buff1_reg_n_160,
      PCIN(0) => buff1_reg_n_161,
      PCOUT(47) => buff2_reg_n_114,
      PCOUT(46) => buff2_reg_n_115,
      PCOUT(45) => buff2_reg_n_116,
      PCOUT(44) => buff2_reg_n_117,
      PCOUT(43) => buff2_reg_n_118,
      PCOUT(42) => buff2_reg_n_119,
      PCOUT(41) => buff2_reg_n_120,
      PCOUT(40) => buff2_reg_n_121,
      PCOUT(39) => buff2_reg_n_122,
      PCOUT(38) => buff2_reg_n_123,
      PCOUT(37) => buff2_reg_n_124,
      PCOUT(36) => buff2_reg_n_125,
      PCOUT(35) => buff2_reg_n_126,
      PCOUT(34) => buff2_reg_n_127,
      PCOUT(33) => buff2_reg_n_128,
      PCOUT(32) => buff2_reg_n_129,
      PCOUT(31) => buff2_reg_n_130,
      PCOUT(30) => buff2_reg_n_131,
      PCOUT(29) => buff2_reg_n_132,
      PCOUT(28) => buff2_reg_n_133,
      PCOUT(27) => buff2_reg_n_134,
      PCOUT(26) => buff2_reg_n_135,
      PCOUT(25) => buff2_reg_n_136,
      PCOUT(24) => buff2_reg_n_137,
      PCOUT(23) => buff2_reg_n_138,
      PCOUT(22) => buff2_reg_n_139,
      PCOUT(21) => buff2_reg_n_140,
      PCOUT(20) => buff2_reg_n_141,
      PCOUT(19) => buff2_reg_n_142,
      PCOUT(18) => buff2_reg_n_143,
      PCOUT(17) => buff2_reg_n_144,
      PCOUT(16) => buff2_reg_n_145,
      PCOUT(15) => buff2_reg_n_146,
      PCOUT(14) => buff2_reg_n_147,
      PCOUT(13) => buff2_reg_n_148,
      PCOUT(12) => buff2_reg_n_149,
      PCOUT(11) => buff2_reg_n_150,
      PCOUT(10) => buff2_reg_n_151,
      PCOUT(9) => buff2_reg_n_152,
      PCOUT(8) => buff2_reg_n_153,
      PCOUT(7) => buff2_reg_n_154,
      PCOUT(6) => buff2_reg_n_155,
      PCOUT(5) => buff2_reg_n_156,
      PCOUT(4) => buff2_reg_n_157,
      PCOUT(3) => buff2_reg_n_158,
      PCOUT(2) => buff2_reg_n_159,
      PCOUT(1) => buff2_reg_n_160,
      PCOUT(0) => buff2_reg_n_161,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
buff3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => a_reg0(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff3_reg_n_32,
      ACOUT(28) => buff3_reg_n_33,
      ACOUT(27) => buff3_reg_n_34,
      ACOUT(26) => buff3_reg_n_35,
      ACOUT(25) => buff3_reg_n_36,
      ACOUT(24) => buff3_reg_n_37,
      ACOUT(23) => buff3_reg_n_38,
      ACOUT(22) => buff3_reg_n_39,
      ACOUT(21) => buff3_reg_n_40,
      ACOUT(20) => buff3_reg_n_41,
      ACOUT(19) => buff3_reg_n_42,
      ACOUT(18) => buff3_reg_n_43,
      ACOUT(17) => buff3_reg_n_44,
      ACOUT(16) => buff3_reg_n_45,
      ACOUT(15) => buff3_reg_n_46,
      ACOUT(14) => buff3_reg_n_47,
      ACOUT(13) => buff3_reg_n_48,
      ACOUT(12) => buff3_reg_n_49,
      ACOUT(11) => buff3_reg_n_50,
      ACOUT(10) => buff3_reg_n_51,
      ACOUT(9) => buff3_reg_n_52,
      ACOUT(8) => buff3_reg_n_53,
      ACOUT(7) => buff3_reg_n_54,
      ACOUT(6) => buff3_reg_n_55,
      ACOUT(5) => buff3_reg_n_56,
      ACOUT(4) => buff3_reg_n_57,
      ACOUT(3) => buff3_reg_n_58,
      ACOUT(2) => buff3_reg_n_59,
      ACOUT(1) => buff3_reg_n_60,
      ACOUT(0) => buff3_reg_n_61,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b_reg0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff3_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff3_reg_n_66,
      P(46) => buff3_reg_n_67,
      P(45) => buff3_reg_n_68,
      P(44) => buff3_reg_n_69,
      P(43) => buff3_reg_n_70,
      P(42) => buff3_reg_n_71,
      P(41) => buff3_reg_n_72,
      P(40) => buff3_reg_n_73,
      P(39) => buff3_reg_n_74,
      P(38) => buff3_reg_n_75,
      P(37) => buff3_reg_n_76,
      P(36) => buff3_reg_n_77,
      P(35) => buff3_reg_n_78,
      P(34) => buff3_reg_n_79,
      P(33) => buff3_reg_n_80,
      P(32) => buff3_reg_n_81,
      P(31) => buff3_reg_n_82,
      P(30) => buff3_reg_n_83,
      P(29) => buff3_reg_n_84,
      P(28) => buff3_reg_n_85,
      P(27) => buff3_reg_n_86,
      P(26) => buff3_reg_n_87,
      P(25) => buff3_reg_n_88,
      P(24) => buff3_reg_n_89,
      P(23) => buff3_reg_n_90,
      P(22) => buff3_reg_n_91,
      P(21) => buff3_reg_n_92,
      P(20) => buff3_reg_n_93,
      P(19) => buff3_reg_n_94,
      P(18) => buff3_reg_n_95,
      P(17) => buff3_reg_n_96,
      P(16) => buff3_reg_n_97,
      P(15) => buff3_reg_n_98,
      P(14) => buff3_reg_n_99,
      P(13) => buff3_reg_n_100,
      P(12) => buff3_reg_n_101,
      P(11) => buff3_reg_n_102,
      P(10) => buff3_reg_n_103,
      P(9) => buff3_reg_n_104,
      P(8) => buff3_reg_n_105,
      P(7) => buff3_reg_n_106,
      P(6) => buff3_reg_n_107,
      P(5) => buff3_reg_n_108,
      P(4) => buff3_reg_n_109,
      P(3) => buff3_reg_n_110,
      P(2) => buff3_reg_n_111,
      P(1) => buff3_reg_n_112,
      P(0) => buff3_reg_n_113,
      PATTERNBDETECT => NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff2_reg_n_114,
      PCIN(46) => buff2_reg_n_115,
      PCIN(45) => buff2_reg_n_116,
      PCIN(44) => buff2_reg_n_117,
      PCIN(43) => buff2_reg_n_118,
      PCIN(42) => buff2_reg_n_119,
      PCIN(41) => buff2_reg_n_120,
      PCIN(40) => buff2_reg_n_121,
      PCIN(39) => buff2_reg_n_122,
      PCIN(38) => buff2_reg_n_123,
      PCIN(37) => buff2_reg_n_124,
      PCIN(36) => buff2_reg_n_125,
      PCIN(35) => buff2_reg_n_126,
      PCIN(34) => buff2_reg_n_127,
      PCIN(33) => buff2_reg_n_128,
      PCIN(32) => buff2_reg_n_129,
      PCIN(31) => buff2_reg_n_130,
      PCIN(30) => buff2_reg_n_131,
      PCIN(29) => buff2_reg_n_132,
      PCIN(28) => buff2_reg_n_133,
      PCIN(27) => buff2_reg_n_134,
      PCIN(26) => buff2_reg_n_135,
      PCIN(25) => buff2_reg_n_136,
      PCIN(24) => buff2_reg_n_137,
      PCIN(23) => buff2_reg_n_138,
      PCIN(22) => buff2_reg_n_139,
      PCIN(21) => buff2_reg_n_140,
      PCIN(20) => buff2_reg_n_141,
      PCIN(19) => buff2_reg_n_142,
      PCIN(18) => buff2_reg_n_143,
      PCIN(17) => buff2_reg_n_144,
      PCIN(16) => buff2_reg_n_145,
      PCIN(15) => buff2_reg_n_146,
      PCIN(14) => buff2_reg_n_147,
      PCIN(13) => buff2_reg_n_148,
      PCIN(12) => buff2_reg_n_149,
      PCIN(11) => buff2_reg_n_150,
      PCIN(10) => buff2_reg_n_151,
      PCIN(9) => buff2_reg_n_152,
      PCIN(8) => buff2_reg_n_153,
      PCIN(7) => buff2_reg_n_154,
      PCIN(6) => buff2_reg_n_155,
      PCIN(5) => buff2_reg_n_156,
      PCIN(4) => buff2_reg_n_157,
      PCIN(3) => buff2_reg_n_158,
      PCIN(2) => buff2_reg_n_159,
      PCIN(1) => buff2_reg_n_160,
      PCIN(0) => buff2_reg_n_161,
      PCOUT(47) => buff3_reg_n_114,
      PCOUT(46) => buff3_reg_n_115,
      PCOUT(45) => buff3_reg_n_116,
      PCOUT(44) => buff3_reg_n_117,
      PCOUT(43) => buff3_reg_n_118,
      PCOUT(42) => buff3_reg_n_119,
      PCOUT(41) => buff3_reg_n_120,
      PCOUT(40) => buff3_reg_n_121,
      PCOUT(39) => buff3_reg_n_122,
      PCOUT(38) => buff3_reg_n_123,
      PCOUT(37) => buff3_reg_n_124,
      PCOUT(36) => buff3_reg_n_125,
      PCOUT(35) => buff3_reg_n_126,
      PCOUT(34) => buff3_reg_n_127,
      PCOUT(33) => buff3_reg_n_128,
      PCOUT(32) => buff3_reg_n_129,
      PCOUT(31) => buff3_reg_n_130,
      PCOUT(30) => buff3_reg_n_131,
      PCOUT(29) => buff3_reg_n_132,
      PCOUT(28) => buff3_reg_n_133,
      PCOUT(27) => buff3_reg_n_134,
      PCOUT(26) => buff3_reg_n_135,
      PCOUT(25) => buff3_reg_n_136,
      PCOUT(24) => buff3_reg_n_137,
      PCOUT(23) => buff3_reg_n_138,
      PCOUT(22) => buff3_reg_n_139,
      PCOUT(21) => buff3_reg_n_140,
      PCOUT(20) => buff3_reg_n_141,
      PCOUT(19) => buff3_reg_n_142,
      PCOUT(18) => buff3_reg_n_143,
      PCOUT(17) => buff3_reg_n_144,
      PCOUT(16) => buff3_reg_n_145,
      PCOUT(15) => buff3_reg_n_146,
      PCOUT(14) => buff3_reg_n_147,
      PCOUT(13) => buff3_reg_n_148,
      PCOUT(12) => buff3_reg_n_149,
      PCOUT(11) => buff3_reg_n_150,
      PCOUT(10) => buff3_reg_n_151,
      PCOUT(9) => buff3_reg_n_152,
      PCOUT(8) => buff3_reg_n_153,
      PCOUT(7) => buff3_reg_n_154,
      PCOUT(6) => buff3_reg_n_155,
      PCOUT(5) => buff3_reg_n_156,
      PCOUT(4) => buff3_reg_n_157,
      PCOUT(3) => buff3_reg_n_158,
      PCOUT(2) => buff3_reg_n_159,
      PCOUT(1) => buff3_reg_n_160,
      PCOUT(0) => buff3_reg_n_161,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff3_reg_UNDERFLOW_UNCONNECTED
    );
buff4_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"111111111111111111111111111111",
      ACIN(29) => buff3_reg_n_32,
      ACIN(28) => buff3_reg_n_33,
      ACIN(27) => buff3_reg_n_34,
      ACIN(26) => buff3_reg_n_35,
      ACIN(25) => buff3_reg_n_36,
      ACIN(24) => buff3_reg_n_37,
      ACIN(23) => buff3_reg_n_38,
      ACIN(22) => buff3_reg_n_39,
      ACIN(21) => buff3_reg_n_40,
      ACIN(20) => buff3_reg_n_41,
      ACIN(19) => buff3_reg_n_42,
      ACIN(18) => buff3_reg_n_43,
      ACIN(17) => buff3_reg_n_44,
      ACIN(16) => buff3_reg_n_45,
      ACIN(15) => buff3_reg_n_46,
      ACIN(14) => buff3_reg_n_47,
      ACIN(13) => buff3_reg_n_48,
      ACIN(12) => buff3_reg_n_49,
      ACIN(11) => buff3_reg_n_50,
      ACIN(10) => buff3_reg_n_51,
      ACIN(9) => buff3_reg_n_52,
      ACIN(8) => buff3_reg_n_53,
      ACIN(7) => buff3_reg_n_54,
      ACIN(6) => buff3_reg_n_55,
      ACIN(5) => buff3_reg_n_56,
      ACIN(4) => buff3_reg_n_57,
      ACIN(3) => buff3_reg_n_58,
      ACIN(2) => buff3_reg_n_59,
      ACIN(1) => buff3_reg_n_60,
      ACIN(0) => buff3_reg_n_61,
      ACOUT(29 downto 0) => NLW_buff4_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \buff0_reg__0\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff4_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff4_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff4_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff4_reg_n_66,
      P(46) => buff4_reg_n_67,
      P(45) => buff4_reg_n_68,
      P(44) => buff4_reg_n_69,
      P(43) => buff4_reg_n_70,
      P(42) => buff4_reg_n_71,
      P(41) => buff4_reg_n_72,
      P(40) => buff4_reg_n_73,
      P(39) => buff4_reg_n_74,
      P(38) => buff4_reg_n_75,
      P(37) => buff4_reg_n_76,
      P(36) => buff4_reg_n_77,
      P(35) => buff4_reg_n_78,
      P(34) => buff4_reg_n_79,
      P(33) => buff4_reg_n_80,
      P(32) => buff4_reg_n_81,
      P(31) => buff4_reg_n_82,
      P(30 downto 4) => P(26 downto 0),
      P(3) => buff4_reg_n_110,
      P(2) => buff4_reg_n_111,
      P(1) => buff4_reg_n_112,
      P(0) => buff4_reg_n_113,
      PATTERNBDETECT => NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff4_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff3_reg_n_114,
      PCIN(46) => buff3_reg_n_115,
      PCIN(45) => buff3_reg_n_116,
      PCIN(44) => buff3_reg_n_117,
      PCIN(43) => buff3_reg_n_118,
      PCIN(42) => buff3_reg_n_119,
      PCIN(41) => buff3_reg_n_120,
      PCIN(40) => buff3_reg_n_121,
      PCIN(39) => buff3_reg_n_122,
      PCIN(38) => buff3_reg_n_123,
      PCIN(37) => buff3_reg_n_124,
      PCIN(36) => buff3_reg_n_125,
      PCIN(35) => buff3_reg_n_126,
      PCIN(34) => buff3_reg_n_127,
      PCIN(33) => buff3_reg_n_128,
      PCIN(32) => buff3_reg_n_129,
      PCIN(31) => buff3_reg_n_130,
      PCIN(30) => buff3_reg_n_131,
      PCIN(29) => buff3_reg_n_132,
      PCIN(28) => buff3_reg_n_133,
      PCIN(27) => buff3_reg_n_134,
      PCIN(26) => buff3_reg_n_135,
      PCIN(25) => buff3_reg_n_136,
      PCIN(24) => buff3_reg_n_137,
      PCIN(23) => buff3_reg_n_138,
      PCIN(22) => buff3_reg_n_139,
      PCIN(21) => buff3_reg_n_140,
      PCIN(20) => buff3_reg_n_141,
      PCIN(19) => buff3_reg_n_142,
      PCIN(18) => buff3_reg_n_143,
      PCIN(17) => buff3_reg_n_144,
      PCIN(16) => buff3_reg_n_145,
      PCIN(15) => buff3_reg_n_146,
      PCIN(14) => buff3_reg_n_147,
      PCIN(13) => buff3_reg_n_148,
      PCIN(12) => buff3_reg_n_149,
      PCIN(11) => buff3_reg_n_150,
      PCIN(10) => buff3_reg_n_151,
      PCIN(9) => buff3_reg_n_152,
      PCIN(8) => buff3_reg_n_153,
      PCIN(7) => buff3_reg_n_154,
      PCIN(6) => buff3_reg_n_155,
      PCIN(5) => buff3_reg_n_156,
      PCIN(4) => buff3_reg_n_157,
      PCIN(3) => buff3_reg_n_158,
      PCIN(2) => buff3_reg_n_159,
      PCIN(1) => buff3_reg_n_160,
      PCIN(0) => buff3_reg_n_161,
      PCOUT(47 downto 0) => NLW_buff4_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff4_reg_UNDERFLOW_UNCONNECTED
    );
i_8_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_0
    );
i_8_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_1
    );
i_8_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_10
    );
i_8_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_11
    );
i_8_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_12
    );
i_8_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_13
    );
i_8_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_14
    );
i_8_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_15
    );
i_8_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_16
    );
i_8_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_17
    );
i_8_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_18
    );
i_8_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_19
    );
i_8_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_2
    );
i_8_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_20
    );
i_8_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_21
    );
i_8_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_22
    );
i_8_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_23
    );
i_8_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_24
    );
i_8_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_25
    );
i_8_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_26
    );
i_8_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_27
    );
i_8_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_28
    );
i_8_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_29
    );
i_8_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_3
    );
i_8_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_30
    );
i_8_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_31
    );
i_8_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_32
    );
i_8_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_33
    );
i_8_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_4
    );
i_8_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_5
    );
i_8_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_8_6
    );
i_8_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_7
    );
i_8_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_8
    );
i_8_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_8_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_19_in : in STD_LOGIC;
    I_RREADY2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => Q(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011110001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_19_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_19_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_19_in,
      CEP => I_RREADY2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 21),
      P(20 downto 16) => P(4 downto 0),
      P(15) => p_reg_reg_n_98,
      P(14) => p_reg_reg_n_99,
      P(13) => p_reg_reg_n_100,
      P(12) => p_reg_reg_n_101,
      P(11) => p_reg_reg_n_102,
      P(10) => p_reg_reg_n_103,
      P(9) => p_reg_reg_n_104,
      P(8) => p_reg_reg_n_105,
      P(7) => p_reg_reg_n_106,
      P(6) => p_reg_reg_n_107,
      P(5) => p_reg_reg_n_108,
      P(4) => p_reg_reg_n_109,
      P(3) => p_reg_reg_n_110,
      P(2) => p_reg_reg_n_111,
      P(1) => p_reg_reg_n_112,
      P(0) => p_reg_reg_n_113,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => ap_rst_n_inv,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => ap_rst_n_inv,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => ap_rst_n_inv,
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0_84 is
  port (
    P : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_22_in : in STD_LOGIC;
    ap_NS_fsm5 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0_84 : entity is "hog_mul_mul_10ns_DeQ_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0_84 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => Q(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011110001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_22_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_22_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_22_in,
      CEP => ap_NS_fsm5,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 21),
      P(20 downto 16) => P(4 downto 0),
      P(15) => p_reg_reg_n_98,
      P(14) => p_reg_reg_n_99,
      P(13) => p_reg_reg_n_100,
      P(12) => p_reg_reg_n_101,
      P(11) => p_reg_reg_n_102,
      P(10) => p_reg_reg_n_103,
      P(9) => p_reg_reg_n_104,
      P(8) => p_reg_reg_n_105,
      P(7) => p_reg_reg_n_106,
      P(6) => p_reg_reg_n_107,
      P(5) => p_reg_reg_n_108,
      P(4) => p_reg_reg_n_109,
      P(3) => p_reg_reg_n_110,
      P(2) => p_reg_reg_n_111,
      P(1) => p_reg_reg_n_112,
      P(0) => p_reg_reg_n_113,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => ap_rst_n_inv,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => ap_rst_n_inv,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => ap_rst_n_inv,
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram is
  port (
    r_V_1_reg_1822_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    normalized0_V_ce0 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram is
  signal \^ram_reg_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d10";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 9;
begin
  ram_reg_0 <= \^ram_reg_0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6]\(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 4) => Q(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 4) => DIADI(4 downto 0),
      DIADI(3 downto 0) => DIADI(3 downto 0),
      DIBDI(15 downto 0) => B"0000001111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 10) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 10),
      DOBDO(9 downto 0) => r_V_1_reg_1822_reg(9 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => normalized0_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => \^ram_reg_0\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748,
      O => \^ram_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    normalized0_V_ce0 : in STD_LOGIC;
    \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram_43 : entity is "hog_normalized0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram_43 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d10";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 9;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6]\(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 4) => Q(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 4) => DIADI(4 downto 0),
      DIADI(3 downto 0) => DIADI(3 downto 0),
      DIBDI(15 downto 0) => B"0000001111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 10) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 10),
      DOBDO(9 downto 0) => D(9 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => normalized0_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0]\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sum1_ce0 : in STD_LOGIC;
    sum1_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sum_d1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 6) => B"1111111111",
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 6) => B"1111111111",
      ADDRBWRADDR(5) => ADDRBWRADDR(0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => sum_d1(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => D(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sum1_ce0,
      ENBWREN => sum1_we1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \ap_CS_fsm_reg[7]\(0),
      WEA(2) => \ap_CS_fsm_reg[7]\(0),
      WEA(1) => \ap_CS_fsm_reg[7]\(0),
      WEA(0) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \ap_CS_fsm_reg[7]_0\(0),
      WEBWE(2) => \ap_CS_fsm_reg[7]_0\(0),
      WEBWE(1) => \ap_CS_fsm_reg[7]_0\(0),
      WEBWE(0) => \ap_CS_fsm_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram_42 is
  port (
    sum_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sum0_ce0 : in STD_LOGIC;
    sum0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sum_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sum_d1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram_42 : entity is "hog_sum0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram_42 is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 6) => B"1111111111",
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 6) => B"1111111111",
      ADDRBWRADDR(5) => sum_address1(0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => sum_d1(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => sum_q0(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sum0_ce0,
      ENBWREN => sum0_we1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \ap_CS_fsm_reg[7]\(0),
      WEA(2) => \ap_CS_fsm_reg[7]\(0),
      WEA(1) => \ap_CS_fsm_reg[7]\(0),
      WEA(0) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \ap_CS_fsm_reg[7]_0\(0),
      WEBWE(2) => \ap_CS_fsm_reg[7]_0\(0),
      WEBWE(1) => \ap_CS_fsm_reg[7]_0\(0),
      WEBWE(0) => \ap_CS_fsm_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u is
  port (
    \remd_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_19_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u is
  signal \cal_tmp[5]_carry__0_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_i_2__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_2__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_3__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_4__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_2__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_3__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_2__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_3__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_4__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_2__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_3__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_4__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_12\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_2__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_3__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_4__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_2__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_3__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_4__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_12\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_2__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_3__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_4__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_2__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_3__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_4__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_i_2__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_10\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_1__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_2__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_3__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_4__2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_9\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][0]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][1]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][2]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][3]_srl6_n_8\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][9]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][0]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][1]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][2]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][3]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][4]__0_n_8\ : STD_LOGIC;
  signal \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\ : STD_LOGIC;
  signal \loop[5].dividend_tmp_reg[6][9]__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][0]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][1]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][2]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][3]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][4]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][5]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][0]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][1]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][2]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][3]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][4]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][5]\ : STD_LOGIC;
  signal \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\ : STD_LOGIC;
  signal \loop[6].dividend_tmp_reg[7][9]__0_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][0]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][1]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][2]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][3]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][4]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][5]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][6]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][0]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][1]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][2]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][3]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][4]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][5]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][6]\ : STD_LOGIC;
  signal \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\ : STD_LOGIC;
  signal \loop[7].dividend_tmp_reg[8][9]__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][0]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][1]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][2]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][3]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][4]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][5]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][6]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][7]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg[8][7]_i_2__2_n_11\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][0]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][1]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][2]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][3]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][4]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][5]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][6]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][7]\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][0]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][1]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][2]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][3]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][4]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][5]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][6]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][7]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][8]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][0]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][1]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][2]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][3]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][4]_i_1__2_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][5]_i_1__2_n_8\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[5]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_cal_tmp[6]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp[8]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[9]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cal_tmp[9]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_loop[7].remd_tmp_reg[8][7]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_loop[7].remd_tmp_reg[8][7]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][8]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \loop[3].dividend_tmp_reg[4][8]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][8]_srl6 ";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][9]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][9]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][9]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][0]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][0]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][0]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][1]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][1]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][1]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][2]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][2]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][2]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][3]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][3]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][3]_srl6 ";
  attribute srl_bus_name of \loop[4].dividend_tmp_reg[5][8]_srl7\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5] ";
  attribute srl_name of \loop[4].dividend_tmp_reg[5][8]_srl7\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][8]_srl7 ";
  attribute srl_bus_name of \loop[5].dividend_tmp_reg[6][8]_srl8\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6] ";
  attribute srl_name of \loop[5].dividend_tmp_reg[6][8]_srl8\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][8]_srl8 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][0]_i_1__2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][1]_i_1__2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][2]_i_1__2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][3]_i_1__2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][4]_i_1__2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][5]_i_1__0\ : label is "soft_lutpair359";
  attribute srl_bus_name of \loop[6].dividend_tmp_reg[7][8]_srl9\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7] ";
  attribute srl_name of \loop[6].dividend_tmp_reg[7][8]_srl9\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][8]_srl9 ";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][0]_i_1__2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][1]_i_1__2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][2]_i_1__2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][4]_i_1__2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][5]_i_1__2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][6]_i_1__2\ : label is "soft_lutpair360";
  attribute srl_bus_name of \loop[7].dividend_tmp_reg[8][8]_srl10\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8] ";
  attribute srl_name of \loop[7].dividend_tmp_reg[8][8]_srl10\ : label is "inst/\hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][8]_srl10 ";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][0]_i_1__2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][1]_i_1__2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][2]_i_1__2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][3]_i_1__2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][4]_i_1__2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][5]_i_1__2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][6]_i_1__2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][7]_i_1__2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][0]_i_1__2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][1]_i_1__2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][2]_i_1__2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][3]_i_1__2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][4]_i_1__2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][5]_i_1__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][7]_i_1__2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][8]_i_1__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][0]_i_1__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][1]_i_1__2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][2]_i_1__2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][3]_i_1__2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][4]_i_1__2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][5]_i_1__2\ : label is "soft_lutpair361";
begin
\cal_tmp[5]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[5]_carry_n_8\,
      CO(2) => \cal_tmp[5]_carry_n_9\,
      CO(1) => \cal_tmp[5]_carry_n_10\,
      CO(0) => \cal_tmp[5]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      DI(2) => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      DI(1) => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      DI(0) => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      O(3) => \cal_tmp[5]_carry_n_12\,
      O(2) => \cal_tmp[5]_carry_n_13\,
      O(1) => \cal_tmp[5]_carry_n_14\,
      O(0) => \cal_tmp[5]_carry_n_15\,
      S(3) => \cal_tmp[5]_carry_i_1__2_n_8\,
      S(2) => \cal_tmp[5]_carry_i_2__2_n_8\,
      S(1) => \cal_tmp[5]_carry_i_3__2_n_8\,
      S(0) => \cal_tmp[5]_carry_i_4__2_n_8\
    );
\cal_tmp[5]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[5]_carry_n_8\,
      CO(3) => \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \cal_tmp[5]_carry__0_n_9\,
      CO(1) => \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \cal_tmp[5]_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      DI(0) => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      O(3 downto 2) => \NLW_cal_tmp[5]_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \cal_tmp[5]_carry__0_n_14\,
      O(0) => \cal_tmp[5]_carry__0_n_15\,
      S(3 downto 2) => B"01",
      S(1) => \cal_tmp[5]_carry__0_i_1__2_n_8\,
      S(0) => \cal_tmp[5]_carry__0_i_2__2_n_8\
    );
\cal_tmp[5]_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      O => \cal_tmp[5]_carry__0_i_1__2_n_8\
    );
\cal_tmp[5]_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      O => \cal_tmp[5]_carry__0_i_2__2_n_8\
    );
\cal_tmp[5]_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      O => \cal_tmp[5]_carry_i_1__2_n_8\
    );
\cal_tmp[5]_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      O => \cal_tmp[5]_carry_i_2__2_n_8\
    );
\cal_tmp[5]_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      O => \cal_tmp[5]_carry_i_3__2_n_8\
    );
\cal_tmp[5]_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      O => \cal_tmp[5]_carry_i_4__2_n_8\
    );
\cal_tmp[6]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[6]_carry_n_8\,
      CO(2) => \cal_tmp[6]_carry_n_9\,
      CO(1) => \cal_tmp[6]_carry_n_10\,
      CO(0) => \cal_tmp[6]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      DI(2) => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      DI(1) => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      DI(0) => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      O(3) => \cal_tmp[6]_carry_n_12\,
      O(2) => \cal_tmp[6]_carry_n_13\,
      O(1) => \cal_tmp[6]_carry_n_14\,
      O(0) => \cal_tmp[6]_carry_n_15\,
      S(3) => \cal_tmp[6]_carry_i_1__2_n_8\,
      S(2) => \cal_tmp[6]_carry_i_2__2_n_8\,
      S(1) => \cal_tmp[6]_carry_i_3__2_n_8\,
      S(0) => \cal_tmp[6]_carry_i_4__2_n_8\
    );
\cal_tmp[6]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[6]_carry_n_8\,
      CO(3) => \cal_tmp[6]_carry__0_n_8\,
      CO(2) => \NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \cal_tmp[6]_carry__0_n_10\,
      CO(0) => \cal_tmp[6]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      DI(1) => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      DI(0) => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      O(3) => \NLW_cal_tmp[6]_carry__0_O_UNCONNECTED\(3),
      O(2) => \cal_tmp[6]_carry__0_n_13\,
      O(1) => \cal_tmp[6]_carry__0_n_14\,
      O(0) => \cal_tmp[6]_carry__0_n_15\,
      S(3) => '1',
      S(2) => \cal_tmp[6]_carry__0_i_1__2_n_8\,
      S(1) => \cal_tmp[6]_carry__0_i_2__2_n_8\,
      S(0) => \cal_tmp[6]_carry__0_i_3__2_n_8\
    );
\cal_tmp[6]_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      O => \cal_tmp[6]_carry__0_i_1__2_n_8\
    );
\cal_tmp[6]_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      O => \cal_tmp[6]_carry__0_i_2__2_n_8\
    );
\cal_tmp[6]_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      O => \cal_tmp[6]_carry__0_i_3__2_n_8\
    );
\cal_tmp[6]_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      O => \cal_tmp[6]_carry_i_1__2_n_8\
    );
\cal_tmp[6]_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      O => \cal_tmp[6]_carry_i_2__2_n_8\
    );
\cal_tmp[6]_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      O => \cal_tmp[6]_carry_i_3__2_n_8\
    );
\cal_tmp[6]_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      O => \cal_tmp[6]_carry_i_4__2_n_8\
    );
\cal_tmp[7]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[7]_carry_n_8\,
      CO(2) => \cal_tmp[7]_carry_n_9\,
      CO(1) => \cal_tmp[7]_carry_n_10\,
      CO(0) => \cal_tmp[7]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      DI(2) => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      DI(1) => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      DI(0) => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      O(3) => \cal_tmp[7]_carry_n_12\,
      O(2) => \cal_tmp[7]_carry_n_13\,
      O(1) => \cal_tmp[7]_carry_n_14\,
      O(0) => \cal_tmp[7]_carry_n_15\,
      S(3) => \cal_tmp[7]_carry_i_1__2_n_8\,
      S(2) => \cal_tmp[7]_carry_i_2__2_n_8\,
      S(1) => \cal_tmp[7]_carry_i_3__2_n_8\,
      S(0) => \cal_tmp[7]_carry_i_4__2_n_8\
    );
\cal_tmp[7]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[7]_carry_n_8\,
      CO(3) => \cal_tmp[7]_carry__0_n_8\,
      CO(2) => \cal_tmp[7]_carry__0_n_9\,
      CO(1) => \cal_tmp[7]_carry__0_n_10\,
      CO(0) => \cal_tmp[7]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      DI(2) => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      DI(1) => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      DI(0) => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      O(3) => \cal_tmp[7]_carry__0_n_12\,
      O(2) => \cal_tmp[7]_carry__0_n_13\,
      O(1) => \cal_tmp[7]_carry__0_n_14\,
      O(0) => \cal_tmp[7]_carry__0_n_15\,
      S(3) => \cal_tmp[7]_carry__0_i_1__2_n_8\,
      S(2) => \cal_tmp[7]_carry__0_i_2__2_n_8\,
      S(1) => \cal_tmp[7]_carry__0_i_3__2_n_8\,
      S(0) => \cal_tmp[7]_carry__0_i_4__2_n_8\
    );
\cal_tmp[7]_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      O => \cal_tmp[7]_carry__0_i_1__2_n_8\
    );
\cal_tmp[7]_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      O => \cal_tmp[7]_carry__0_i_2__2_n_8\
    );
\cal_tmp[7]_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      O => \cal_tmp[7]_carry__0_i_3__2_n_8\
    );
\cal_tmp[7]_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      O => \cal_tmp[7]_carry__0_i_4__2_n_8\
    );
\cal_tmp[7]_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      O => \cal_tmp[7]_carry_i_1__2_n_8\
    );
\cal_tmp[7]_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      O => \cal_tmp[7]_carry_i_2__2_n_8\
    );
\cal_tmp[7]_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      O => \cal_tmp[7]_carry_i_3__2_n_8\
    );
\cal_tmp[7]_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      O => \cal_tmp[7]_carry_i_4__2_n_8\
    );
\cal_tmp[8]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[8]_carry_n_8\,
      CO(2) => \cal_tmp[8]_carry_n_9\,
      CO(1) => \cal_tmp[8]_carry_n_10\,
      CO(0) => \cal_tmp[8]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      DI(2) => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      DI(1) => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      DI(0) => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      O(3) => \cal_tmp[8]_carry_n_12\,
      O(2) => \cal_tmp[8]_carry_n_13\,
      O(1) => \cal_tmp[8]_carry_n_14\,
      O(0) => \cal_tmp[8]_carry_n_15\,
      S(3) => \cal_tmp[8]_carry_i_1__2_n_8\,
      S(2) => \cal_tmp[8]_carry_i_2__2_n_8\,
      S(1) => \cal_tmp[8]_carry_i_3__2_n_8\,
      S(0) => \cal_tmp[8]_carry_i_4__2_n_8\
    );
\cal_tmp[8]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[8]_carry_n_8\,
      CO(3) => \cal_tmp[8]_carry__0_n_8\,
      CO(2) => \cal_tmp[8]_carry__0_n_9\,
      CO(1) => \cal_tmp[8]_carry__0_n_10\,
      CO(0) => \cal_tmp[8]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      DI(2) => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      DI(1) => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      DI(0) => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      O(3) => \cal_tmp[8]_carry__0_n_12\,
      O(2) => \cal_tmp[8]_carry__0_n_13\,
      O(1) => \cal_tmp[8]_carry__0_n_14\,
      O(0) => \cal_tmp[8]_carry__0_n_15\,
      S(3) => \cal_tmp[8]_carry__0_i_1__2_n_8\,
      S(2) => \cal_tmp[8]_carry__0_i_2__2_n_8\,
      S(1) => \cal_tmp[8]_carry__0_i_3__2_n_8\,
      S(0) => \cal_tmp[8]_carry__0_i_4__2_n_8\
    );
\cal_tmp[8]_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      O => \cal_tmp[8]_carry__0_i_1__2_n_8\
    );
\cal_tmp[8]_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      O => \cal_tmp[8]_carry__0_i_2__2_n_8\
    );
\cal_tmp[8]_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      O => \cal_tmp[8]_carry__0_i_3__2_n_8\
    );
\cal_tmp[8]_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      O => \cal_tmp[8]_carry__0_i_4__2_n_8\
    );
\cal_tmp[8]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[8]_carry__0_n_8\,
      CO(3 downto 2) => \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cal_tmp[8]_carry__1_n_10\,
      CO(0) => \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      O(3 downto 1) => \NLW_cal_tmp[8]_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cal_tmp[8]_carry__1_n_15\,
      S(3 downto 1) => B"001",
      S(0) => \cal_tmp[8]_carry__1_i_1__2_n_8\
    );
\cal_tmp[8]_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      O => \cal_tmp[8]_carry__1_i_1__2_n_8\
    );
\cal_tmp[8]_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      O => \cal_tmp[8]_carry_i_1__2_n_8\
    );
\cal_tmp[8]_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      O => \cal_tmp[8]_carry_i_2__2_n_8\
    );
\cal_tmp[8]_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      O => \cal_tmp[8]_carry_i_3__2_n_8\
    );
\cal_tmp[8]_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      O => \cal_tmp[8]_carry_i_4__2_n_8\
    );
\cal_tmp[9]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[9]_carry_n_8\,
      CO(2) => \cal_tmp[9]_carry_n_9\,
      CO(1) => \cal_tmp[9]_carry_n_10\,
      CO(0) => \cal_tmp[9]_carry_n_11\,
      CYINIT => '1',
      DI(3 downto 0) => p_1_in(3 downto 0),
      O(3) => \cal_tmp[9]_carry_n_12\,
      O(2) => \cal_tmp[9]_carry_n_13\,
      O(1) => \cal_tmp[9]_carry_n_14\,
      O(0) => \cal_tmp[9]_carry_n_15\,
      S(3) => \cal_tmp[9]_carry_i_1__2_n_8\,
      S(2) => \cal_tmp[9]_carry_i_2__2_n_8\,
      S(1) => \cal_tmp[9]_carry_i_3__2_n_8\,
      S(0) => \cal_tmp[9]_carry_i_4__2_n_8\
    );
\cal_tmp[9]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[9]_carry_n_8\,
      CO(3) => \cal_tmp[9]_carry__0_n_8\,
      CO(2) => \cal_tmp[9]_carry__0_n_9\,
      CO(1) => \cal_tmp[9]_carry__0_n_10\,
      CO(0) => \cal_tmp[9]_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(7 downto 4),
      O(3 downto 2) => \NLW_cal_tmp[9]_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \cal_tmp[9]_carry__0_n_14\,
      O(0) => \cal_tmp[9]_carry__0_n_15\,
      S(3) => \cal_tmp[9]_carry__0_i_1__2_n_8\,
      S(2) => \cal_tmp[9]_carry__0_i_2__2_n_8\,
      S(1) => \cal_tmp[9]_carry__0_i_3__2_n_8\,
      S(0) => \cal_tmp[9]_carry__0_i_4__2_n_8\
    );
\cal_tmp[9]_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(7),
      O => \cal_tmp[9]_carry__0_i_1__2_n_8\
    );
\cal_tmp[9]_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(6),
      O => \cal_tmp[9]_carry__0_i_2__2_n_8\
    );
\cal_tmp[9]_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(5),
      O => \cal_tmp[9]_carry__0_i_3__2_n_8\
    );
\cal_tmp[9]_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(4),
      O => \cal_tmp[9]_carry__0_i_4__2_n_8\
    );
\cal_tmp[9]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[9]_carry__0_n_8\,
      CO(3 downto 2) => \NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cal_tmp[9]_carry__1_n_10\,
      CO(0) => \cal_tmp[9]_carry__1_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in(9 downto 8),
      O(3 downto 0) => \NLW_cal_tmp[9]_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \cal_tmp[9]_carry__1_i_1__2_n_8\,
      S(0) => \cal_tmp[9]_carry__1_i_2__2_n_8\
    );
\cal_tmp[9]_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(9),
      O => \cal_tmp[9]_carry__1_i_1__2_n_8\
    );
\cal_tmp[9]_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(8),
      O => \cal_tmp[9]_carry__1_i_2__2_n_8\
    );
\cal_tmp[9]_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(3),
      O => \cal_tmp[9]_carry_i_1__2_n_8\
    );
\cal_tmp[9]_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(2),
      O => \cal_tmp[9]_carry_i_2__2_n_8\
    );
\cal_tmp[9]_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(1),
      O => \cal_tmp[9]_carry_i_3__2_n_8\
    );
\cal_tmp[9]_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(0),
      O => \cal_tmp[9]_carry_i_4__2_n_8\
    );
\loop[3].dividend_tmp_reg[4][8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => Q(4),
      Q => \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\
    );
\loop[3].dividend_tmp_reg[4][9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => Q(5),
      Q => \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => Q(6),
      Q => \loop[3].remd_tmp_reg[4][0]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => Q(7),
      Q => \loop[3].remd_tmp_reg[4][1]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => Q(8),
      Q => \loop[3].remd_tmp_reg[4][2]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => Q(9),
      Q => \loop[3].remd_tmp_reg[4][3]_srl6_n_8\
    );
\loop[4].dividend_tmp_reg[5][8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => Q(3),
      Q => \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\
    );
\loop[4].dividend_tmp_reg[5][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\,
      Q => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].remd_tmp_reg[4][0]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].remd_tmp_reg[4][1]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].remd_tmp_reg[4][2]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].remd_tmp_reg[4][3]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      R => '0'
    );
\loop[5].dividend_tmp_reg[6][8]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => Q(2),
      Q => \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\
    );
\loop[5].dividend_tmp_reg[6][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\,
      Q => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      R => '0'
    );
\loop[5].remd_tmp[6][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_15\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][0]_i_1__2_n_8\
    );
\loop[5].remd_tmp[6][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_14\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][1]_i_1__2_n_8\
    );
\loop[5].remd_tmp[6][2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_13\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][2]_i_1__2_n_8\
    );
\loop[5].remd_tmp[6][3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_12\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][3]_i_1__2_n_8\
    );
\loop[5].remd_tmp[6][4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      I1 => \cal_tmp[5]_carry__0_n_15\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][4]_i_1__2_n_8\
    );
\loop[5].remd_tmp[6][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      I1 => \cal_tmp[5]_carry__0_n_14\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][5]_i_1__0_n_8\
    );
\loop[5].remd_tmp_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][0]_i_1__2_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][1]_i_1__2_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][2]_i_1__2_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][3]_i_1__2_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][4]_i_1__2_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][5]_i_1__0_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      R => '0'
    );
\loop[6].dividend_tmp_reg[7][8]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => p_19_in,
      CLK => ap_clk,
      D => Q(1),
      Q => \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\
    );
\loop[6].dividend_tmp_reg[7][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\,
      Q => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      R => '0'
    );
\loop[6].remd_tmp[7][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      I1 => \cal_tmp[6]_carry_n_15\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][0]_i_1__2_n_8\
    );
\loop[6].remd_tmp[7][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      I1 => \cal_tmp[6]_carry_n_14\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][1]_i_1__2_n_8\
    );
\loop[6].remd_tmp[7][2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      I1 => \cal_tmp[6]_carry_n_13\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][2]_i_1__2_n_8\
    );
\loop[6].remd_tmp[7][3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      I1 => \cal_tmp[6]_carry_n_12\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][3]_i_1__2_n_8\
    );
\loop[6].remd_tmp[7][4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      I1 => \cal_tmp[6]_carry__0_n_15\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][4]_i_1__2_n_8\
    );
\loop[6].remd_tmp[7][5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      I1 => \cal_tmp[6]_carry__0_n_14\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][5]_i_1__2_n_8\
    );
\loop[6].remd_tmp[7][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      I1 => \cal_tmp[6]_carry__0_n_13\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][6]_i_1__2_n_8\
    );
\loop[6].remd_tmp_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][0]_i_1__2_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][1]_i_1__2_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][2]_i_1__2_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][3]_i_1__2_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][4]_i_1__2_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][5]_i_1__2_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][6]_i_1__2_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      R => '0'
    );
\loop[7].dividend_tmp_reg[8][8]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => p_19_in,
      CLK => ap_clk,
      D => Q(0),
      Q => \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\
    );
\loop[7].dividend_tmp_reg[8][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\,
      Q => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      R => '0'
    );
\loop[7].remd_tmp[8][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      I1 => \cal_tmp[7]_carry_n_15\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__2_n_11\,
      O => \loop[7].remd_tmp[8][0]_i_1__2_n_8\
    );
\loop[7].remd_tmp[8][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      I1 => \cal_tmp[7]_carry_n_14\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__2_n_11\,
      O => \loop[7].remd_tmp[8][1]_i_1__2_n_8\
    );
\loop[7].remd_tmp[8][2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      I1 => \cal_tmp[7]_carry_n_13\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__2_n_11\,
      O => \loop[7].remd_tmp[8][2]_i_1__2_n_8\
    );
\loop[7].remd_tmp[8][3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      I1 => \cal_tmp[7]_carry_n_12\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__2_n_11\,
      O => \loop[7].remd_tmp[8][3]_i_1__2_n_8\
    );
\loop[7].remd_tmp[8][4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      I1 => \cal_tmp[7]_carry__0_n_15\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__2_n_11\,
      O => \loop[7].remd_tmp[8][4]_i_1__2_n_8\
    );
\loop[7].remd_tmp[8][5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      I1 => \cal_tmp[7]_carry__0_n_14\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__2_n_11\,
      O => \loop[7].remd_tmp[8][5]_i_1__2_n_8\
    );
\loop[7].remd_tmp[8][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      I1 => \cal_tmp[7]_carry__0_n_13\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__2_n_11\,
      O => \loop[7].remd_tmp[8][6]_i_1__2_n_8\
    );
\loop[7].remd_tmp[8][7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      I1 => \cal_tmp[7]_carry__0_n_12\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__2_n_11\,
      O => \loop[7].remd_tmp[8][7]_i_1__2_n_8\
    );
\loop[7].remd_tmp_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][0]_i_1__2_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][1]_i_1__2_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][2]_i_1__2_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][3]_i_1__2_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][4]_i_1__2_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][5]_i_1__2_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][6]_i_1__2_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][7]_i_1__2_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][7]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[7]_carry__0_n_8\,
      CO(3 downto 1) => \NLW_loop[7].remd_tmp_reg[8][7]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \loop[7].remd_tmp_reg[8][7]_i_2__2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_loop[7].remd_tmp_reg[8][7]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\loop[8].dividend_tmp_reg[9][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\,
      Q => p_1_in(0),
      R => '0'
    );
\loop[8].remd_tmp[9][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      I1 => \cal_tmp[8]_carry_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][0]_i_1__2_n_8\
    );
\loop[8].remd_tmp[9][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      I1 => \cal_tmp[8]_carry_n_14\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][1]_i_1__2_n_8\
    );
\loop[8].remd_tmp[9][2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      I1 => \cal_tmp[8]_carry_n_13\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][2]_i_1__2_n_8\
    );
\loop[8].remd_tmp[9][3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      I1 => \cal_tmp[8]_carry_n_12\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][3]_i_1__2_n_8\
    );
\loop[8].remd_tmp[9][4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      I1 => \cal_tmp[8]_carry__0_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][4]_i_1__2_n_8\
    );
\loop[8].remd_tmp[9][5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      I1 => \cal_tmp[8]_carry__0_n_14\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][5]_i_1__2_n_8\
    );
\loop[8].remd_tmp[9][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      I1 => \cal_tmp[8]_carry__0_n_13\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][6]_i_1__2_n_8\
    );
\loop[8].remd_tmp[9][7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      I1 => \cal_tmp[8]_carry__0_n_12\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][7]_i_1__2_n_8\
    );
\loop[8].remd_tmp[9][8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      I1 => \cal_tmp[8]_carry__1_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][8]_i_1__2_n_8\
    );
\loop[8].remd_tmp_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][0]_i_1__2_n_8\,
      Q => p_1_in(1),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][1]_i_1__2_n_8\,
      Q => p_1_in(2),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][2]_i_1__2_n_8\,
      Q => p_1_in(3),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][3]_i_1__2_n_8\,
      Q => p_1_in(4),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][4]_i_1__2_n_8\,
      Q => p_1_in(5),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][5]_i_1__2_n_8\,
      Q => p_1_in(6),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][6]_i_1__2_n_8\,
      Q => p_1_in(7),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][7]_i_1__2_n_8\,
      Q => p_1_in(8),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][8]_i_1__2_n_8\,
      Q => p_1_in(9),
      R => '0'
    );
\loop[9].remd_tmp[10][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \cal_tmp[9]_carry_n_15\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][0]_i_1__2_n_8\
    );
\loop[9].remd_tmp[10][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \cal_tmp[9]_carry_n_14\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][1]_i_1__2_n_8\
    );
\loop[9].remd_tmp[10][2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \cal_tmp[9]_carry_n_13\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][2]_i_1__2_n_8\
    );
\loop[9].remd_tmp[10][3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \cal_tmp[9]_carry_n_12\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][3]_i_1__2_n_8\
    );
\loop[9].remd_tmp[10][4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \cal_tmp[9]_carry__0_n_15\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][4]_i_1__2_n_8\
    );
\loop[9].remd_tmp[10][5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \cal_tmp[9]_carry__0_n_14\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][5]_i_1__2_n_8\
    );
\loop[9].remd_tmp_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][0]_i_1__2_n_8\,
      Q => \remd_reg[5]\(0),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][1]_i_1__2_n_8\,
      Q => \remd_reg[5]\(1),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][2]_i_1__2_n_8\,
      Q => \remd_reg[5]\(2),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][3]_i_1__2_n_8\,
      Q => \remd_reg[5]\(3),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][4]_i_1__2_n_8\,
      Q => \remd_reg[5]\(4),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][5]_i_1__2_n_8\,
      Q => \remd_reg[5]\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_79 is
  port (
    \loop[4].remd_tmp_reg[5][3]__0_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_19_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \exitcond_flatten1_reg_1665_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next9_reg_1669_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_79 : entity is "hog_urem_10ns_7nsAem_div_u";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_79 is
  signal \cal_tmp[5]_carry__0_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_i_2__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_2__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_3__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_4__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_2__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_3__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_2__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_3__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_4__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_2__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_3__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_4__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_12\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_2__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_3__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_4__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_2__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_3__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_4__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_12\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_2__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_3__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_4__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_2__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_3__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_4__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_12\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_i_2__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_14\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_15\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_9\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_1__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_2__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_3__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_4__1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_9\ : STD_LOGIC;
  signal indvar_flatten8_phi_fu_901_p4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][0]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][1]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][2]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][3]_srl6_n_8\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][9]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][0]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][1]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][2]__0_n_8\ : STD_LOGIC;
  signal \^loop[4].remd_tmp_reg[5][3]__0_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \loop[4].remd_tmp_reg[5][3]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][4]__0_n_8\ : STD_LOGIC;
  signal \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\ : STD_LOGIC;
  signal \loop[5].dividend_tmp_reg[6][9]__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][0]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][1]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][2]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][3]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][4]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][5]_i_2__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][0]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][1]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][2]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][3]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][4]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][5]\ : STD_LOGIC;
  signal \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\ : STD_LOGIC;
  signal \loop[6].dividend_tmp_reg[7][9]__0_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][0]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][1]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][2]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][3]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][4]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][5]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][6]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][0]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][1]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][2]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][3]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][4]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][5]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][6]\ : STD_LOGIC;
  signal \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\ : STD_LOGIC;
  signal \loop[7].dividend_tmp_reg[8][9]__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][0]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][1]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][2]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][3]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][4]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][5]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][6]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][7]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg[8][7]_i_2__1_n_11\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][0]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][1]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][2]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][3]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][4]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][5]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][6]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][7]\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][0]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][1]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][2]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][3]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][4]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][5]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][6]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][7]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][8]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][0]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][1]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][2]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][3]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][4]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][5]_i_1__1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][6]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][7]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][8]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][9]_i_1__0_n_8\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[5]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_cal_tmp[6]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp[8]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[9]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_loop[7].remd_tmp_reg[8][7]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_loop[7].remd_tmp_reg[8][7]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][8]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \loop[3].dividend_tmp_reg[4][8]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][8]_srl6 ";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][9]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][9]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][9]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][0]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][0]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][0]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][1]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][1]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][1]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][2]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][2]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][2]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][3]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][3]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][3]_srl6 ";
  attribute srl_bus_name of \loop[4].dividend_tmp_reg[5][8]_srl7\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5] ";
  attribute srl_name of \loop[4].dividend_tmp_reg[5][8]_srl7\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][8]_srl7 ";
  attribute srl_bus_name of \loop[5].dividend_tmp_reg[6][8]_srl8\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6] ";
  attribute srl_name of \loop[5].dividend_tmp_reg[6][8]_srl8\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][8]_srl8 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][0]_i_1__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][1]_i_1__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][2]_i_1__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][3]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][4]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][5]_i_2__0\ : label is "soft_lutpair341";
  attribute srl_bus_name of \loop[6].dividend_tmp_reg[7][8]_srl9\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7] ";
  attribute srl_name of \loop[6].dividend_tmp_reg[7][8]_srl9\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][8]_srl9 ";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][0]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][1]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][2]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][4]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][5]_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][6]_i_1__1\ : label is "soft_lutpair342";
  attribute srl_bus_name of \loop[7].dividend_tmp_reg[8][8]_srl10\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8] ";
  attribute srl_name of \loop[7].dividend_tmp_reg[8][8]_srl10\ : label is "inst/\hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][8]_srl10 ";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][0]_i_1__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][1]_i_1__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][2]_i_1__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][3]_i_1__1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][4]_i_1__1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][5]_i_1__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][6]_i_1__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][7]_i_1__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][0]_i_1__1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][1]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][2]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][3]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][4]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][5]_i_1__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][7]_i_1__1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][8]_i_1__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][0]_i_1__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][1]_i_1__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][2]_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][3]_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][4]_i_1__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][5]_i_1__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][6]_i_1__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][7]_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][8]_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][9]_i_1__0\ : label is "soft_lutpair335";
begin
  \loop[4].remd_tmp_reg[5][3]__0_0\(4 downto 0) <= \^loop[4].remd_tmp_reg[5][3]__0_0\(4 downto 0);
\cal_tmp[5]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[5]_carry_n_8\,
      CO(2) => \cal_tmp[5]_carry_n_9\,
      CO(1) => \cal_tmp[5]_carry_n_10\,
      CO(0) => \cal_tmp[5]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      DI(2) => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      DI(1) => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      DI(0) => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      O(3) => \cal_tmp[5]_carry_n_12\,
      O(2) => \cal_tmp[5]_carry_n_13\,
      O(1) => \cal_tmp[5]_carry_n_14\,
      O(0) => \cal_tmp[5]_carry_n_15\,
      S(3) => \cal_tmp[5]_carry_i_1__1_n_8\,
      S(2) => \cal_tmp[5]_carry_i_2__1_n_8\,
      S(1) => \cal_tmp[5]_carry_i_3__1_n_8\,
      S(0) => \cal_tmp[5]_carry_i_4__1_n_8\
    );
\cal_tmp[5]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[5]_carry_n_8\,
      CO(3) => \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \cal_tmp[5]_carry__0_n_9\,
      CO(1) => \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \cal_tmp[5]_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      DI(0) => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      O(3 downto 2) => \NLW_cal_tmp[5]_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \cal_tmp[5]_carry__0_n_14\,
      O(0) => \cal_tmp[5]_carry__0_n_15\,
      S(3 downto 2) => B"01",
      S(1) => \cal_tmp[5]_carry__0_i_1__1_n_8\,
      S(0) => \cal_tmp[5]_carry__0_i_2__1_n_8\
    );
\cal_tmp[5]_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      O => \cal_tmp[5]_carry__0_i_1__1_n_8\
    );
\cal_tmp[5]_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      O => \cal_tmp[5]_carry__0_i_2__1_n_8\
    );
\cal_tmp[5]_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      O => \cal_tmp[5]_carry_i_1__1_n_8\
    );
\cal_tmp[5]_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      O => \cal_tmp[5]_carry_i_2__1_n_8\
    );
\cal_tmp[5]_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      O => \cal_tmp[5]_carry_i_3__1_n_8\
    );
\cal_tmp[5]_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      O => \cal_tmp[5]_carry_i_4__1_n_8\
    );
\cal_tmp[6]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[6]_carry_n_8\,
      CO(2) => \cal_tmp[6]_carry_n_9\,
      CO(1) => \cal_tmp[6]_carry_n_10\,
      CO(0) => \cal_tmp[6]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      DI(2) => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      DI(1) => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      DI(0) => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      O(3) => \cal_tmp[6]_carry_n_12\,
      O(2) => \cal_tmp[6]_carry_n_13\,
      O(1) => \cal_tmp[6]_carry_n_14\,
      O(0) => \cal_tmp[6]_carry_n_15\,
      S(3) => \cal_tmp[6]_carry_i_1__1_n_8\,
      S(2) => \cal_tmp[6]_carry_i_2__1_n_8\,
      S(1) => \cal_tmp[6]_carry_i_3__1_n_8\,
      S(0) => \cal_tmp[6]_carry_i_4__1_n_8\
    );
\cal_tmp[6]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[6]_carry_n_8\,
      CO(3) => \cal_tmp[6]_carry__0_n_8\,
      CO(2) => \NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \cal_tmp[6]_carry__0_n_10\,
      CO(0) => \cal_tmp[6]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      DI(1) => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      DI(0) => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      O(3) => \NLW_cal_tmp[6]_carry__0_O_UNCONNECTED\(3),
      O(2) => \cal_tmp[6]_carry__0_n_13\,
      O(1) => \cal_tmp[6]_carry__0_n_14\,
      O(0) => \cal_tmp[6]_carry__0_n_15\,
      S(3) => '1',
      S(2) => \cal_tmp[6]_carry__0_i_1__1_n_8\,
      S(1) => \cal_tmp[6]_carry__0_i_2__1_n_8\,
      S(0) => \cal_tmp[6]_carry__0_i_3__1_n_8\
    );
\cal_tmp[6]_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      O => \cal_tmp[6]_carry__0_i_1__1_n_8\
    );
\cal_tmp[6]_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      O => \cal_tmp[6]_carry__0_i_2__1_n_8\
    );
\cal_tmp[6]_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      O => \cal_tmp[6]_carry__0_i_3__1_n_8\
    );
\cal_tmp[6]_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      O => \cal_tmp[6]_carry_i_1__1_n_8\
    );
\cal_tmp[6]_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      O => \cal_tmp[6]_carry_i_2__1_n_8\
    );
\cal_tmp[6]_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      O => \cal_tmp[6]_carry_i_3__1_n_8\
    );
\cal_tmp[6]_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      O => \cal_tmp[6]_carry_i_4__1_n_8\
    );
\cal_tmp[7]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[7]_carry_n_8\,
      CO(2) => \cal_tmp[7]_carry_n_9\,
      CO(1) => \cal_tmp[7]_carry_n_10\,
      CO(0) => \cal_tmp[7]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      DI(2) => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      DI(1) => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      DI(0) => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      O(3) => \cal_tmp[7]_carry_n_12\,
      O(2) => \cal_tmp[7]_carry_n_13\,
      O(1) => \cal_tmp[7]_carry_n_14\,
      O(0) => \cal_tmp[7]_carry_n_15\,
      S(3) => \cal_tmp[7]_carry_i_1__1_n_8\,
      S(2) => \cal_tmp[7]_carry_i_2__1_n_8\,
      S(1) => \cal_tmp[7]_carry_i_3__1_n_8\,
      S(0) => \cal_tmp[7]_carry_i_4__1_n_8\
    );
\cal_tmp[7]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[7]_carry_n_8\,
      CO(3) => \cal_tmp[7]_carry__0_n_8\,
      CO(2) => \cal_tmp[7]_carry__0_n_9\,
      CO(1) => \cal_tmp[7]_carry__0_n_10\,
      CO(0) => \cal_tmp[7]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      DI(2) => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      DI(1) => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      DI(0) => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      O(3) => \cal_tmp[7]_carry__0_n_12\,
      O(2) => \cal_tmp[7]_carry__0_n_13\,
      O(1) => \cal_tmp[7]_carry__0_n_14\,
      O(0) => \cal_tmp[7]_carry__0_n_15\,
      S(3) => \cal_tmp[7]_carry__0_i_1__1_n_8\,
      S(2) => \cal_tmp[7]_carry__0_i_2__1_n_8\,
      S(1) => \cal_tmp[7]_carry__0_i_3__1_n_8\,
      S(0) => \cal_tmp[7]_carry__0_i_4__1_n_8\
    );
\cal_tmp[7]_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      O => \cal_tmp[7]_carry__0_i_1__1_n_8\
    );
\cal_tmp[7]_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      O => \cal_tmp[7]_carry__0_i_2__1_n_8\
    );
\cal_tmp[7]_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      O => \cal_tmp[7]_carry__0_i_3__1_n_8\
    );
\cal_tmp[7]_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      O => \cal_tmp[7]_carry__0_i_4__1_n_8\
    );
\cal_tmp[7]_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      O => \cal_tmp[7]_carry_i_1__1_n_8\
    );
\cal_tmp[7]_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      O => \cal_tmp[7]_carry_i_2__1_n_8\
    );
\cal_tmp[7]_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      O => \cal_tmp[7]_carry_i_3__1_n_8\
    );
\cal_tmp[7]_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      O => \cal_tmp[7]_carry_i_4__1_n_8\
    );
\cal_tmp[8]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[8]_carry_n_8\,
      CO(2) => \cal_tmp[8]_carry_n_9\,
      CO(1) => \cal_tmp[8]_carry_n_10\,
      CO(0) => \cal_tmp[8]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      DI(2) => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      DI(1) => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      DI(0) => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      O(3) => \cal_tmp[8]_carry_n_12\,
      O(2) => \cal_tmp[8]_carry_n_13\,
      O(1) => \cal_tmp[8]_carry_n_14\,
      O(0) => \cal_tmp[8]_carry_n_15\,
      S(3) => \cal_tmp[8]_carry_i_1__1_n_8\,
      S(2) => \cal_tmp[8]_carry_i_2__1_n_8\,
      S(1) => \cal_tmp[8]_carry_i_3__1_n_8\,
      S(0) => \cal_tmp[8]_carry_i_4__1_n_8\
    );
\cal_tmp[8]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[8]_carry_n_8\,
      CO(3) => \cal_tmp[8]_carry__0_n_8\,
      CO(2) => \cal_tmp[8]_carry__0_n_9\,
      CO(1) => \cal_tmp[8]_carry__0_n_10\,
      CO(0) => \cal_tmp[8]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      DI(2) => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      DI(1) => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      DI(0) => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      O(3) => \cal_tmp[8]_carry__0_n_12\,
      O(2) => \cal_tmp[8]_carry__0_n_13\,
      O(1) => \cal_tmp[8]_carry__0_n_14\,
      O(0) => \cal_tmp[8]_carry__0_n_15\,
      S(3) => \cal_tmp[8]_carry__0_i_1__1_n_8\,
      S(2) => \cal_tmp[8]_carry__0_i_2__1_n_8\,
      S(1) => \cal_tmp[8]_carry__0_i_3__1_n_8\,
      S(0) => \cal_tmp[8]_carry__0_i_4__1_n_8\
    );
\cal_tmp[8]_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      O => \cal_tmp[8]_carry__0_i_1__1_n_8\
    );
\cal_tmp[8]_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      O => \cal_tmp[8]_carry__0_i_2__1_n_8\
    );
\cal_tmp[8]_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      O => \cal_tmp[8]_carry__0_i_3__1_n_8\
    );
\cal_tmp[8]_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      O => \cal_tmp[8]_carry__0_i_4__1_n_8\
    );
\cal_tmp[8]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[8]_carry__0_n_8\,
      CO(3 downto 2) => \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cal_tmp[8]_carry__1_n_10\,
      CO(0) => \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      O(3 downto 1) => \NLW_cal_tmp[8]_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cal_tmp[8]_carry__1_n_15\,
      S(3 downto 1) => B"001",
      S(0) => \cal_tmp[8]_carry__1_i_1__1_n_8\
    );
\cal_tmp[8]_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      O => \cal_tmp[8]_carry__1_i_1__1_n_8\
    );
\cal_tmp[8]_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      O => \cal_tmp[8]_carry_i_1__1_n_8\
    );
\cal_tmp[8]_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      O => \cal_tmp[8]_carry_i_2__1_n_8\
    );
\cal_tmp[8]_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      O => \cal_tmp[8]_carry_i_3__1_n_8\
    );
\cal_tmp[8]_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      O => \cal_tmp[8]_carry_i_4__1_n_8\
    );
\cal_tmp[9]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[9]_carry_n_8\,
      CO(2) => \cal_tmp[9]_carry_n_9\,
      CO(1) => \cal_tmp[9]_carry_n_10\,
      CO(0) => \cal_tmp[9]_carry_n_11\,
      CYINIT => '1',
      DI(3 downto 0) => p_1_in(3 downto 0),
      O(3) => \cal_tmp[9]_carry_n_12\,
      O(2) => \cal_tmp[9]_carry_n_13\,
      O(1) => \cal_tmp[9]_carry_n_14\,
      O(0) => \cal_tmp[9]_carry_n_15\,
      S(3) => \cal_tmp[9]_carry_i_1__1_n_8\,
      S(2) => \cal_tmp[9]_carry_i_2__1_n_8\,
      S(1) => \cal_tmp[9]_carry_i_3__1_n_8\,
      S(0) => \cal_tmp[9]_carry_i_4__1_n_8\
    );
\cal_tmp[9]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[9]_carry_n_8\,
      CO(3) => \cal_tmp[9]_carry__0_n_8\,
      CO(2) => \cal_tmp[9]_carry__0_n_9\,
      CO(1) => \cal_tmp[9]_carry__0_n_10\,
      CO(0) => \cal_tmp[9]_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(7 downto 4),
      O(3) => \cal_tmp[9]_carry__0_n_12\,
      O(2) => \cal_tmp[9]_carry__0_n_13\,
      O(1) => \cal_tmp[9]_carry__0_n_14\,
      O(0) => \cal_tmp[9]_carry__0_n_15\,
      S(3) => \cal_tmp[9]_carry__0_i_1__1_n_8\,
      S(2) => \cal_tmp[9]_carry__0_i_2__1_n_8\,
      S(1) => \cal_tmp[9]_carry__0_i_3__1_n_8\,
      S(0) => \cal_tmp[9]_carry__0_i_4__1_n_8\
    );
\cal_tmp[9]_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(7),
      O => \cal_tmp[9]_carry__0_i_1__1_n_8\
    );
\cal_tmp[9]_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(6),
      O => \cal_tmp[9]_carry__0_i_2__1_n_8\
    );
\cal_tmp[9]_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(5),
      O => \cal_tmp[9]_carry__0_i_3__1_n_8\
    );
\cal_tmp[9]_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(4),
      O => \cal_tmp[9]_carry__0_i_4__1_n_8\
    );
\cal_tmp[9]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[9]_carry__0_n_8\,
      CO(3) => \NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \cal_tmp[9]_carry__1_n_9\,
      CO(1) => \NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \cal_tmp[9]_carry__1_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in(9 downto 8),
      O(3 downto 2) => \NLW_cal_tmp[9]_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \cal_tmp[9]_carry__1_n_14\,
      O(0) => \cal_tmp[9]_carry__1_n_15\,
      S(3 downto 2) => B"01",
      S(1) => \cal_tmp[9]_carry__1_i_1__1_n_8\,
      S(0) => \cal_tmp[9]_carry__1_i_2__1_n_8\
    );
\cal_tmp[9]_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(9),
      O => \cal_tmp[9]_carry__1_i_1__1_n_8\
    );
\cal_tmp[9]_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(8),
      O => \cal_tmp[9]_carry__1_i_2__1_n_8\
    );
\cal_tmp[9]_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(3),
      O => \cal_tmp[9]_carry_i_1__1_n_8\
    );
\cal_tmp[9]_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(2),
      O => \cal_tmp[9]_carry_i_2__1_n_8\
    );
\cal_tmp[9]_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(1),
      O => \cal_tmp[9]_carry_i_3__1_n_8\
    );
\cal_tmp[9]_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(0),
      O => \cal_tmp[9]_carry_i_4__1_n_8\
    );
\loop[3].dividend_tmp_reg[4][8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => \^loop[4].remd_tmp_reg[5][3]__0_0\(2),
      Q => \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\
    );
\loop[3].dividend_tmp_reg[4][8]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669_reg[9]\(4),
      I1 => \ap_CS_fsm_reg[5]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond_flatten1_reg_1665_reg[0]\,
      I4 => Q(4),
      O => \^loop[4].remd_tmp_reg[5][3]__0_0\(2)
    );
\loop[3].dividend_tmp_reg[4][9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => indvar_flatten8_phi_fu_901_p4(5),
      Q => \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\
    );
\loop[3].dividend_tmp_reg[4][9]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => Q(5),
      I1 => \exitcond_flatten1_reg_1665_reg[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \ap_CS_fsm_reg[5]\(0),
      I4 => \indvar_flatten_next9_reg_1669_reg[9]\(5),
      O => indvar_flatten8_phi_fu_901_p4(5)
    );
\loop[3].remd_tmp_reg[4][0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => indvar_flatten8_phi_fu_901_p4(6),
      Q => \loop[3].remd_tmp_reg[4][0]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][0]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => Q(6),
      I1 => \exitcond_flatten1_reg_1665_reg[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \ap_CS_fsm_reg[5]\(0),
      I4 => \indvar_flatten_next9_reg_1669_reg[9]\(6),
      O => indvar_flatten8_phi_fu_901_p4(6)
    );
\loop[3].remd_tmp_reg[4][1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => \^loop[4].remd_tmp_reg[5][3]__0_0\(3),
      Q => \loop[3].remd_tmp_reg[4][1]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][1]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669_reg[9]\(7),
      I1 => \ap_CS_fsm_reg[5]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond_flatten1_reg_1665_reg[0]\,
      I4 => Q(7),
      O => \^loop[4].remd_tmp_reg[5][3]__0_0\(3)
    );
\loop[3].remd_tmp_reg[4][2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => \^loop[4].remd_tmp_reg[5][3]__0_0\(4),
      Q => \loop[3].remd_tmp_reg[4][2]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][2]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669_reg[9]\(8),
      I1 => \ap_CS_fsm_reg[5]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond_flatten1_reg_1665_reg[0]\,
      I4 => Q(8),
      O => \^loop[4].remd_tmp_reg[5][3]__0_0\(4)
    );
\loop[3].remd_tmp_reg[4][3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => indvar_flatten8_phi_fu_901_p4(9),
      Q => \loop[3].remd_tmp_reg[4][3]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][3]_srl6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => Q(9),
      I1 => \exitcond_flatten1_reg_1665_reg[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \ap_CS_fsm_reg[5]\(0),
      I4 => \indvar_flatten_next9_reg_1669_reg[9]\(9),
      O => indvar_flatten8_phi_fu_901_p4(9)
    );
\loop[4].dividend_tmp_reg[5][8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => \^loop[4].remd_tmp_reg[5][3]__0_0\(1),
      Q => \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\
    );
\loop[4].dividend_tmp_reg[5][8]_srl7_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669_reg[9]\(3),
      I1 => \ap_CS_fsm_reg[5]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond_flatten1_reg_1665_reg[0]\,
      I4 => Q(3),
      O => \^loop[4].remd_tmp_reg[5][3]__0_0\(1)
    );
\loop[4].dividend_tmp_reg[5][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\,
      Q => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].remd_tmp_reg[4][0]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].remd_tmp_reg[4][1]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].remd_tmp_reg[4][2]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[3].remd_tmp_reg[4][3]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      R => '0'
    );
\loop[5].dividend_tmp_reg[6][8]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => p_19_in,
      CLK => ap_clk,
      D => indvar_flatten8_phi_fu_901_p4(2),
      Q => \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\
    );
\loop[5].dividend_tmp_reg[6][8]_srl8_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => Q(2),
      I1 => \exitcond_flatten1_reg_1665_reg[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \ap_CS_fsm_reg[5]\(0),
      I4 => \indvar_flatten_next9_reg_1669_reg[9]\(2),
      O => indvar_flatten8_phi_fu_901_p4(2)
    );
\loop[5].dividend_tmp_reg[6][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\,
      Q => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      R => '0'
    );
\loop[5].remd_tmp[6][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_15\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][0]_i_1__1_n_8\
    );
\loop[5].remd_tmp[6][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_14\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][1]_i_1__1_n_8\
    );
\loop[5].remd_tmp[6][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_13\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][2]_i_1__1_n_8\
    );
\loop[5].remd_tmp[6][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_12\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][3]_i_1__1_n_8\
    );
\loop[5].remd_tmp[6][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      I1 => \cal_tmp[5]_carry__0_n_15\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][4]_i_1__1_n_8\
    );
\loop[5].remd_tmp[6][5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      I1 => \cal_tmp[5]_carry__0_n_14\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][5]_i_2__0_n_8\
    );
\loop[5].remd_tmp_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][0]_i_1__1_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][1]_i_1__1_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][2]_i_1__1_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][3]_i_1__1_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][4]_i_1__1_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].remd_tmp[6][5]_i_2__0_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      R => '0'
    );
\loop[6].dividend_tmp_reg[7][8]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => p_19_in,
      CLK => ap_clk,
      D => \^loop[4].remd_tmp_reg[5][3]__0_0\(0),
      Q => \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\
    );
\loop[6].dividend_tmp_reg[7][8]_srl9_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669_reg[9]\(1),
      I1 => \ap_CS_fsm_reg[5]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond_flatten1_reg_1665_reg[0]\,
      I4 => Q(1),
      O => \^loop[4].remd_tmp_reg[5][3]__0_0\(0)
    );
\loop[6].dividend_tmp_reg[7][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\,
      Q => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      R => '0'
    );
\loop[6].remd_tmp[7][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      I1 => \cal_tmp[6]_carry_n_15\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][0]_i_1__1_n_8\
    );
\loop[6].remd_tmp[7][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      I1 => \cal_tmp[6]_carry_n_14\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][1]_i_1__1_n_8\
    );
\loop[6].remd_tmp[7][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      I1 => \cal_tmp[6]_carry_n_13\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][2]_i_1__1_n_8\
    );
\loop[6].remd_tmp[7][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      I1 => \cal_tmp[6]_carry_n_12\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][3]_i_1__1_n_8\
    );
\loop[6].remd_tmp[7][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      I1 => \cal_tmp[6]_carry__0_n_15\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][4]_i_1__1_n_8\
    );
\loop[6].remd_tmp[7][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      I1 => \cal_tmp[6]_carry__0_n_14\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][5]_i_1__1_n_8\
    );
\loop[6].remd_tmp[7][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      I1 => \cal_tmp[6]_carry__0_n_13\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][6]_i_1__1_n_8\
    );
\loop[6].remd_tmp_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][0]_i_1__1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][1]_i_1__1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][2]_i_1__1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][3]_i_1__1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][4]_i_1__1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][5]_i_1__1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].remd_tmp[7][6]_i_1__1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      R => '0'
    );
\loop[7].dividend_tmp_reg[8][8]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => p_19_in,
      CLK => ap_clk,
      D => indvar_flatten8_phi_fu_901_p4(0),
      Q => \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\
    );
\loop[7].dividend_tmp_reg[8][8]_srl10_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669_reg[9]\(0),
      I1 => \ap_CS_fsm_reg[5]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond_flatten1_reg_1665_reg[0]\,
      I4 => Q(0),
      O => indvar_flatten8_phi_fu_901_p4(0)
    );
\loop[7].dividend_tmp_reg[8][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\,
      Q => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      R => '0'
    );
\loop[7].remd_tmp[8][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      I1 => \cal_tmp[7]_carry_n_15\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__1_n_11\,
      O => \loop[7].remd_tmp[8][0]_i_1__1_n_8\
    );
\loop[7].remd_tmp[8][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      I1 => \cal_tmp[7]_carry_n_14\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__1_n_11\,
      O => \loop[7].remd_tmp[8][1]_i_1__1_n_8\
    );
\loop[7].remd_tmp[8][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      I1 => \cal_tmp[7]_carry_n_13\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__1_n_11\,
      O => \loop[7].remd_tmp[8][2]_i_1__1_n_8\
    );
\loop[7].remd_tmp[8][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      I1 => \cal_tmp[7]_carry_n_12\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__1_n_11\,
      O => \loop[7].remd_tmp[8][3]_i_1__1_n_8\
    );
\loop[7].remd_tmp[8][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      I1 => \cal_tmp[7]_carry__0_n_15\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__1_n_11\,
      O => \loop[7].remd_tmp[8][4]_i_1__1_n_8\
    );
\loop[7].remd_tmp[8][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      I1 => \cal_tmp[7]_carry__0_n_14\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__1_n_11\,
      O => \loop[7].remd_tmp[8][5]_i_1__1_n_8\
    );
\loop[7].remd_tmp[8][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      I1 => \cal_tmp[7]_carry__0_n_13\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__1_n_11\,
      O => \loop[7].remd_tmp[8][6]_i_1__1_n_8\
    );
\loop[7].remd_tmp[8][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      I1 => \cal_tmp[7]_carry__0_n_12\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__1_n_11\,
      O => \loop[7].remd_tmp[8][7]_i_1__1_n_8\
    );
\loop[7].remd_tmp_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][0]_i_1__1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][1]_i_1__1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][2]_i_1__1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][3]_i_1__1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][4]_i_1__1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][5]_i_1__1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][6]_i_1__1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].remd_tmp[8][7]_i_1__1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][7]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[7]_carry__0_n_8\,
      CO(3 downto 1) => \NLW_loop[7].remd_tmp_reg[8][7]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \loop[7].remd_tmp_reg[8][7]_i_2__1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_loop[7].remd_tmp_reg[8][7]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\loop[8].dividend_tmp_reg[9][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\,
      Q => p_1_in(0),
      R => '0'
    );
\loop[8].remd_tmp[9][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      I1 => \cal_tmp[8]_carry_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][0]_i_1__1_n_8\
    );
\loop[8].remd_tmp[9][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      I1 => \cal_tmp[8]_carry_n_14\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][1]_i_1__1_n_8\
    );
\loop[8].remd_tmp[9][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      I1 => \cal_tmp[8]_carry_n_13\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][2]_i_1__1_n_8\
    );
\loop[8].remd_tmp[9][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      I1 => \cal_tmp[8]_carry_n_12\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][3]_i_1__1_n_8\
    );
\loop[8].remd_tmp[9][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      I1 => \cal_tmp[8]_carry__0_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][4]_i_1__1_n_8\
    );
\loop[8].remd_tmp[9][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      I1 => \cal_tmp[8]_carry__0_n_14\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][5]_i_1__1_n_8\
    );
\loop[8].remd_tmp[9][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      I1 => \cal_tmp[8]_carry__0_n_13\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][6]_i_1__1_n_8\
    );
\loop[8].remd_tmp[9][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      I1 => \cal_tmp[8]_carry__0_n_12\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][7]_i_1__1_n_8\
    );
\loop[8].remd_tmp[9][8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      I1 => \cal_tmp[8]_carry__1_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][8]_i_1__1_n_8\
    );
\loop[8].remd_tmp_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][0]_i_1__1_n_8\,
      Q => p_1_in(1),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][1]_i_1__1_n_8\,
      Q => p_1_in(2),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][2]_i_1__1_n_8\,
      Q => p_1_in(3),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][3]_i_1__1_n_8\,
      Q => p_1_in(4),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][4]_i_1__1_n_8\,
      Q => p_1_in(5),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][5]_i_1__1_n_8\,
      Q => p_1_in(6),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][6]_i_1__1_n_8\,
      Q => p_1_in(7),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][7]_i_1__1_n_8\,
      Q => p_1_in(8),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[8].remd_tmp[9][8]_i_1__1_n_8\,
      Q => p_1_in(9),
      R => '0'
    );
\loop[9].remd_tmp[10][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \cal_tmp[9]_carry_n_15\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][0]_i_1__1_n_8\
    );
\loop[9].remd_tmp[10][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \cal_tmp[9]_carry_n_14\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][1]_i_1__1_n_8\
    );
\loop[9].remd_tmp[10][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \cal_tmp[9]_carry_n_13\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][2]_i_1__1_n_8\
    );
\loop[9].remd_tmp[10][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \cal_tmp[9]_carry_n_12\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][3]_i_1__1_n_8\
    );
\loop[9].remd_tmp[10][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \cal_tmp[9]_carry__0_n_15\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][4]_i_1__1_n_8\
    );
\loop[9].remd_tmp[10][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \cal_tmp[9]_carry__0_n_14\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][5]_i_1__1_n_8\
    );
\loop[9].remd_tmp[10][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \cal_tmp[9]_carry__0_n_13\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][6]_i_1__0_n_8\
    );
\loop[9].remd_tmp[10][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \cal_tmp[9]_carry__0_n_12\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][7]_i_1__0_n_8\
    );
\loop[9].remd_tmp[10][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \cal_tmp[9]_carry__1_n_15\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][8]_i_1__0_n_8\
    );
\loop[9].remd_tmp[10][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \cal_tmp[9]_carry__1_n_14\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][9]_i_1__0_n_8\
    );
\loop[9].remd_tmp_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][0]_i_1__1_n_8\,
      Q => \remd_reg[9]\(0),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][1]_i_1__1_n_8\,
      Q => \remd_reg[9]\(1),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][2]_i_1__1_n_8\,
      Q => \remd_reg[9]\(2),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][3]_i_1__1_n_8\,
      Q => \remd_reg[9]\(3),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][4]_i_1__1_n_8\,
      Q => \remd_reg[9]\(4),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][5]_i_1__1_n_8\,
      Q => \remd_reg[9]\(5),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][6]_i_1__0_n_8\,
      Q => \remd_reg[9]\(6),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][7]_i_1__0_n_8\,
      Q => \remd_reg[9]\(7),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][8]_i_1__0_n_8\,
      Q => \remd_reg[9]\(8),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp[10][9]_i_1__0_n_8\,
      Q => \remd_reg[9]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_81 is
  port (
    \remd_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_22_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_81 : entity is "hog_urem_10ns_7nsAem_div_u";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_81 is
  signal \cal_tmp[5]_carry__0_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_i_2__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_2__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_3__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_4__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_2__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_3__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_2__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_3__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_4__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_2__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_3__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_4__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_12\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_2__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_3__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_4__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_2__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_3__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_4__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_12\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_2__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_3__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_4__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_2__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_3__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_4__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_i_2__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_10\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_1__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_2__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_3__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_4__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_9\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][0]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][1]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][2]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][3]_srl6_n_8\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][9]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][0]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][1]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][2]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][3]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][4]__0_n_8\ : STD_LOGIC;
  signal \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\ : STD_LOGIC;
  signal \loop[5].dividend_tmp_reg[6][9]__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][0]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][1]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][2]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][3]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][4]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][5]_i_1_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][0]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][1]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][2]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][3]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][4]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][5]\ : STD_LOGIC;
  signal \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\ : STD_LOGIC;
  signal \loop[6].dividend_tmp_reg[7][9]__0_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][0]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][1]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][2]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][3]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][4]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][5]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][6]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][0]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][1]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][2]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][3]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][4]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][5]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][6]\ : STD_LOGIC;
  signal \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\ : STD_LOGIC;
  signal \loop[7].dividend_tmp_reg[8][9]__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][0]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][1]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][2]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][3]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][4]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][5]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][6]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][7]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg[8][7]_i_2__0_n_11\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][0]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][1]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][2]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][3]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][4]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][5]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][6]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][7]\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][0]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][1]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][2]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][3]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][4]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][5]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][6]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][7]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][8]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][0]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][1]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][2]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][3]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][4]_i_1__0_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][5]_i_1__0_n_8\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[5]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_cal_tmp[6]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp[8]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[9]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cal_tmp[9]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_loop[7].remd_tmp_reg[8][7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_loop[7].remd_tmp_reg[8][7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][8]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \loop[3].dividend_tmp_reg[4][8]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][8]_srl6 ";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][9]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][9]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][9]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][0]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][0]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][0]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][1]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][1]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][1]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][2]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][2]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][2]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][3]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][3]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][3]_srl6 ";
  attribute srl_bus_name of \loop[4].dividend_tmp_reg[5][8]_srl7\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5] ";
  attribute srl_name of \loop[4].dividend_tmp_reg[5][8]_srl7\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][8]_srl7 ";
  attribute srl_bus_name of \loop[5].dividend_tmp_reg[6][8]_srl8\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6] ";
  attribute srl_name of \loop[5].dividend_tmp_reg[6][8]_srl8\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][8]_srl8 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][0]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][1]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][2]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][3]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][4]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][5]_i_1\ : label is "soft_lutpair323";
  attribute srl_bus_name of \loop[6].dividend_tmp_reg[7][8]_srl9\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7] ";
  attribute srl_name of \loop[6].dividend_tmp_reg[7][8]_srl9\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][8]_srl9 ";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][0]_i_1__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][1]_i_1__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][2]_i_1__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][4]_i_1__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][5]_i_1__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][6]_i_1__0\ : label is "soft_lutpair324";
  attribute srl_bus_name of \loop[7].dividend_tmp_reg[8][8]_srl10\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8] ";
  attribute srl_name of \loop[7].dividend_tmp_reg[8][8]_srl10\ : label is "inst/\hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][8]_srl10 ";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][0]_i_1__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][1]_i_1__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][2]_i_1__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][3]_i_1__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][4]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][5]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][6]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][7]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][0]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][1]_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][2]_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][3]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][4]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][5]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][7]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][8]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][0]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][1]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][2]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][3]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][4]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][5]_i_1__0\ : label is "soft_lutpair325";
begin
\cal_tmp[5]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[5]_carry_n_8\,
      CO(2) => \cal_tmp[5]_carry_n_9\,
      CO(1) => \cal_tmp[5]_carry_n_10\,
      CO(0) => \cal_tmp[5]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      DI(2) => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      DI(1) => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      DI(0) => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      O(3) => \cal_tmp[5]_carry_n_12\,
      O(2) => \cal_tmp[5]_carry_n_13\,
      O(1) => \cal_tmp[5]_carry_n_14\,
      O(0) => \cal_tmp[5]_carry_n_15\,
      S(3) => \cal_tmp[5]_carry_i_1__0_n_8\,
      S(2) => \cal_tmp[5]_carry_i_2__0_n_8\,
      S(1) => \cal_tmp[5]_carry_i_3__0_n_8\,
      S(0) => \cal_tmp[5]_carry_i_4__0_n_8\
    );
\cal_tmp[5]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[5]_carry_n_8\,
      CO(3) => \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \cal_tmp[5]_carry__0_n_9\,
      CO(1) => \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \cal_tmp[5]_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      DI(0) => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      O(3 downto 2) => \NLW_cal_tmp[5]_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \cal_tmp[5]_carry__0_n_14\,
      O(0) => \cal_tmp[5]_carry__0_n_15\,
      S(3 downto 2) => B"01",
      S(1) => \cal_tmp[5]_carry__0_i_1__0_n_8\,
      S(0) => \cal_tmp[5]_carry__0_i_2__0_n_8\
    );
\cal_tmp[5]_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      O => \cal_tmp[5]_carry__0_i_1__0_n_8\
    );
\cal_tmp[5]_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      O => \cal_tmp[5]_carry__0_i_2__0_n_8\
    );
\cal_tmp[5]_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      O => \cal_tmp[5]_carry_i_1__0_n_8\
    );
\cal_tmp[5]_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      O => \cal_tmp[5]_carry_i_2__0_n_8\
    );
\cal_tmp[5]_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      O => \cal_tmp[5]_carry_i_3__0_n_8\
    );
\cal_tmp[5]_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      O => \cal_tmp[5]_carry_i_4__0_n_8\
    );
\cal_tmp[6]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[6]_carry_n_8\,
      CO(2) => \cal_tmp[6]_carry_n_9\,
      CO(1) => \cal_tmp[6]_carry_n_10\,
      CO(0) => \cal_tmp[6]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      DI(2) => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      DI(1) => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      DI(0) => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      O(3) => \cal_tmp[6]_carry_n_12\,
      O(2) => \cal_tmp[6]_carry_n_13\,
      O(1) => \cal_tmp[6]_carry_n_14\,
      O(0) => \cal_tmp[6]_carry_n_15\,
      S(3) => \cal_tmp[6]_carry_i_1__0_n_8\,
      S(2) => \cal_tmp[6]_carry_i_2__0_n_8\,
      S(1) => \cal_tmp[6]_carry_i_3__0_n_8\,
      S(0) => \cal_tmp[6]_carry_i_4__0_n_8\
    );
\cal_tmp[6]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[6]_carry_n_8\,
      CO(3) => \cal_tmp[6]_carry__0_n_8\,
      CO(2) => \NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \cal_tmp[6]_carry__0_n_10\,
      CO(0) => \cal_tmp[6]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      DI(1) => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      DI(0) => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      O(3) => \NLW_cal_tmp[6]_carry__0_O_UNCONNECTED\(3),
      O(2) => \cal_tmp[6]_carry__0_n_13\,
      O(1) => \cal_tmp[6]_carry__0_n_14\,
      O(0) => \cal_tmp[6]_carry__0_n_15\,
      S(3) => '1',
      S(2) => \cal_tmp[6]_carry__0_i_1__0_n_8\,
      S(1) => \cal_tmp[6]_carry__0_i_2__0_n_8\,
      S(0) => \cal_tmp[6]_carry__0_i_3__0_n_8\
    );
\cal_tmp[6]_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      O => \cal_tmp[6]_carry__0_i_1__0_n_8\
    );
\cal_tmp[6]_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      O => \cal_tmp[6]_carry__0_i_2__0_n_8\
    );
\cal_tmp[6]_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      O => \cal_tmp[6]_carry__0_i_3__0_n_8\
    );
\cal_tmp[6]_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      O => \cal_tmp[6]_carry_i_1__0_n_8\
    );
\cal_tmp[6]_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      O => \cal_tmp[6]_carry_i_2__0_n_8\
    );
\cal_tmp[6]_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      O => \cal_tmp[6]_carry_i_3__0_n_8\
    );
\cal_tmp[6]_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      O => \cal_tmp[6]_carry_i_4__0_n_8\
    );
\cal_tmp[7]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[7]_carry_n_8\,
      CO(2) => \cal_tmp[7]_carry_n_9\,
      CO(1) => \cal_tmp[7]_carry_n_10\,
      CO(0) => \cal_tmp[7]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      DI(2) => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      DI(1) => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      DI(0) => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      O(3) => \cal_tmp[7]_carry_n_12\,
      O(2) => \cal_tmp[7]_carry_n_13\,
      O(1) => \cal_tmp[7]_carry_n_14\,
      O(0) => \cal_tmp[7]_carry_n_15\,
      S(3) => \cal_tmp[7]_carry_i_1__0_n_8\,
      S(2) => \cal_tmp[7]_carry_i_2__0_n_8\,
      S(1) => \cal_tmp[7]_carry_i_3__0_n_8\,
      S(0) => \cal_tmp[7]_carry_i_4__0_n_8\
    );
\cal_tmp[7]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[7]_carry_n_8\,
      CO(3) => \cal_tmp[7]_carry__0_n_8\,
      CO(2) => \cal_tmp[7]_carry__0_n_9\,
      CO(1) => \cal_tmp[7]_carry__0_n_10\,
      CO(0) => \cal_tmp[7]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      DI(2) => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      DI(1) => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      DI(0) => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      O(3) => \cal_tmp[7]_carry__0_n_12\,
      O(2) => \cal_tmp[7]_carry__0_n_13\,
      O(1) => \cal_tmp[7]_carry__0_n_14\,
      O(0) => \cal_tmp[7]_carry__0_n_15\,
      S(3) => \cal_tmp[7]_carry__0_i_1__0_n_8\,
      S(2) => \cal_tmp[7]_carry__0_i_2__0_n_8\,
      S(1) => \cal_tmp[7]_carry__0_i_3__0_n_8\,
      S(0) => \cal_tmp[7]_carry__0_i_4__0_n_8\
    );
\cal_tmp[7]_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      O => \cal_tmp[7]_carry__0_i_1__0_n_8\
    );
\cal_tmp[7]_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      O => \cal_tmp[7]_carry__0_i_2__0_n_8\
    );
\cal_tmp[7]_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      O => \cal_tmp[7]_carry__0_i_3__0_n_8\
    );
\cal_tmp[7]_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      O => \cal_tmp[7]_carry__0_i_4__0_n_8\
    );
\cal_tmp[7]_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      O => \cal_tmp[7]_carry_i_1__0_n_8\
    );
\cal_tmp[7]_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      O => \cal_tmp[7]_carry_i_2__0_n_8\
    );
\cal_tmp[7]_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      O => \cal_tmp[7]_carry_i_3__0_n_8\
    );
\cal_tmp[7]_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      O => \cal_tmp[7]_carry_i_4__0_n_8\
    );
\cal_tmp[8]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[8]_carry_n_8\,
      CO(2) => \cal_tmp[8]_carry_n_9\,
      CO(1) => \cal_tmp[8]_carry_n_10\,
      CO(0) => \cal_tmp[8]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      DI(2) => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      DI(1) => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      DI(0) => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      O(3) => \cal_tmp[8]_carry_n_12\,
      O(2) => \cal_tmp[8]_carry_n_13\,
      O(1) => \cal_tmp[8]_carry_n_14\,
      O(0) => \cal_tmp[8]_carry_n_15\,
      S(3) => \cal_tmp[8]_carry_i_1__0_n_8\,
      S(2) => \cal_tmp[8]_carry_i_2__0_n_8\,
      S(1) => \cal_tmp[8]_carry_i_3__0_n_8\,
      S(0) => \cal_tmp[8]_carry_i_4__0_n_8\
    );
\cal_tmp[8]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[8]_carry_n_8\,
      CO(3) => \cal_tmp[8]_carry__0_n_8\,
      CO(2) => \cal_tmp[8]_carry__0_n_9\,
      CO(1) => \cal_tmp[8]_carry__0_n_10\,
      CO(0) => \cal_tmp[8]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      DI(2) => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      DI(1) => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      DI(0) => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      O(3) => \cal_tmp[8]_carry__0_n_12\,
      O(2) => \cal_tmp[8]_carry__0_n_13\,
      O(1) => \cal_tmp[8]_carry__0_n_14\,
      O(0) => \cal_tmp[8]_carry__0_n_15\,
      S(3) => \cal_tmp[8]_carry__0_i_1__0_n_8\,
      S(2) => \cal_tmp[8]_carry__0_i_2__0_n_8\,
      S(1) => \cal_tmp[8]_carry__0_i_3__0_n_8\,
      S(0) => \cal_tmp[8]_carry__0_i_4__0_n_8\
    );
\cal_tmp[8]_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      O => \cal_tmp[8]_carry__0_i_1__0_n_8\
    );
\cal_tmp[8]_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      O => \cal_tmp[8]_carry__0_i_2__0_n_8\
    );
\cal_tmp[8]_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      O => \cal_tmp[8]_carry__0_i_3__0_n_8\
    );
\cal_tmp[8]_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      O => \cal_tmp[8]_carry__0_i_4__0_n_8\
    );
\cal_tmp[8]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[8]_carry__0_n_8\,
      CO(3 downto 2) => \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cal_tmp[8]_carry__1_n_10\,
      CO(0) => \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      O(3 downto 1) => \NLW_cal_tmp[8]_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cal_tmp[8]_carry__1_n_15\,
      S(3 downto 1) => B"001",
      S(0) => \cal_tmp[8]_carry__1_i_1__0_n_8\
    );
\cal_tmp[8]_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      O => \cal_tmp[8]_carry__1_i_1__0_n_8\
    );
\cal_tmp[8]_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      O => \cal_tmp[8]_carry_i_1__0_n_8\
    );
\cal_tmp[8]_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      O => \cal_tmp[8]_carry_i_2__0_n_8\
    );
\cal_tmp[8]_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      O => \cal_tmp[8]_carry_i_3__0_n_8\
    );
\cal_tmp[8]_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      O => \cal_tmp[8]_carry_i_4__0_n_8\
    );
\cal_tmp[9]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[9]_carry_n_8\,
      CO(2) => \cal_tmp[9]_carry_n_9\,
      CO(1) => \cal_tmp[9]_carry_n_10\,
      CO(0) => \cal_tmp[9]_carry_n_11\,
      CYINIT => '1',
      DI(3 downto 0) => p_1_in(3 downto 0),
      O(3) => \cal_tmp[9]_carry_n_12\,
      O(2) => \cal_tmp[9]_carry_n_13\,
      O(1) => \cal_tmp[9]_carry_n_14\,
      O(0) => \cal_tmp[9]_carry_n_15\,
      S(3) => \cal_tmp[9]_carry_i_1__0_n_8\,
      S(2) => \cal_tmp[9]_carry_i_2__0_n_8\,
      S(1) => \cal_tmp[9]_carry_i_3__0_n_8\,
      S(0) => \cal_tmp[9]_carry_i_4__0_n_8\
    );
\cal_tmp[9]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[9]_carry_n_8\,
      CO(3) => \cal_tmp[9]_carry__0_n_8\,
      CO(2) => \cal_tmp[9]_carry__0_n_9\,
      CO(1) => \cal_tmp[9]_carry__0_n_10\,
      CO(0) => \cal_tmp[9]_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(7 downto 4),
      O(3 downto 2) => \NLW_cal_tmp[9]_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \cal_tmp[9]_carry__0_n_14\,
      O(0) => \cal_tmp[9]_carry__0_n_15\,
      S(3) => \cal_tmp[9]_carry__0_i_1__0_n_8\,
      S(2) => \cal_tmp[9]_carry__0_i_2__0_n_8\,
      S(1) => \cal_tmp[9]_carry__0_i_3__0_n_8\,
      S(0) => \cal_tmp[9]_carry__0_i_4__0_n_8\
    );
\cal_tmp[9]_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(7),
      O => \cal_tmp[9]_carry__0_i_1__0_n_8\
    );
\cal_tmp[9]_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(6),
      O => \cal_tmp[9]_carry__0_i_2__0_n_8\
    );
\cal_tmp[9]_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(5),
      O => \cal_tmp[9]_carry__0_i_3__0_n_8\
    );
\cal_tmp[9]_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(4),
      O => \cal_tmp[9]_carry__0_i_4__0_n_8\
    );
\cal_tmp[9]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[9]_carry__0_n_8\,
      CO(3 downto 2) => \NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cal_tmp[9]_carry__1_n_10\,
      CO(0) => \cal_tmp[9]_carry__1_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in(9 downto 8),
      O(3 downto 0) => \NLW_cal_tmp[9]_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \cal_tmp[9]_carry__1_i_1__0_n_8\,
      S(0) => \cal_tmp[9]_carry__1_i_2__0_n_8\
    );
\cal_tmp[9]_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(9),
      O => \cal_tmp[9]_carry__1_i_1__0_n_8\
    );
\cal_tmp[9]_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(8),
      O => \cal_tmp[9]_carry__1_i_2__0_n_8\
    );
\cal_tmp[9]_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(3),
      O => \cal_tmp[9]_carry_i_1__0_n_8\
    );
\cal_tmp[9]_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(2),
      O => \cal_tmp[9]_carry_i_2__0_n_8\
    );
\cal_tmp[9]_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(1),
      O => \cal_tmp[9]_carry_i_3__0_n_8\
    );
\cal_tmp[9]_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(0),
      O => \cal_tmp[9]_carry_i_4__0_n_8\
    );
\loop[3].dividend_tmp_reg[4][8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => Q(4),
      Q => \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\
    );
\loop[3].dividend_tmp_reg[4][9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => Q(5),
      Q => \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => Q(6),
      Q => \loop[3].remd_tmp_reg[4][0]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => Q(7),
      Q => \loop[3].remd_tmp_reg[4][1]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => Q(8),
      Q => \loop[3].remd_tmp_reg[4][2]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => Q(9),
      Q => \loop[3].remd_tmp_reg[4][3]_srl6_n_8\
    );
\loop[4].dividend_tmp_reg[5][8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => Q(3),
      Q => \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\
    );
\loop[4].dividend_tmp_reg[5][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\,
      Q => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].remd_tmp_reg[4][0]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].remd_tmp_reg[4][1]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].remd_tmp_reg[4][2]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].remd_tmp_reg[4][3]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      R => '0'
    );
\loop[5].dividend_tmp_reg[6][8]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => Q(2),
      Q => \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\
    );
\loop[5].dividend_tmp_reg[6][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\,
      Q => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      R => '0'
    );
\loop[5].remd_tmp[6][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_15\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][0]_i_1__0_n_8\
    );
\loop[5].remd_tmp[6][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_14\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][1]_i_1__0_n_8\
    );
\loop[5].remd_tmp[6][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_13\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][2]_i_1__0_n_8\
    );
\loop[5].remd_tmp[6][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_12\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][3]_i_1__0_n_8\
    );
\loop[5].remd_tmp[6][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      I1 => \cal_tmp[5]_carry__0_n_15\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][4]_i_1__0_n_8\
    );
\loop[5].remd_tmp[6][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      I1 => \cal_tmp[5]_carry__0_n_14\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][5]_i_1_n_8\
    );
\loop[5].remd_tmp_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][0]_i_1__0_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][1]_i_1__0_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][2]_i_1__0_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][3]_i_1__0_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][4]_i_1__0_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][5]_i_1_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      R => '0'
    );
\loop[6].dividend_tmp_reg[7][8]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => p_22_in,
      CLK => ap_clk,
      D => Q(1),
      Q => \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\
    );
\loop[6].dividend_tmp_reg[7][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\,
      Q => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      R => '0'
    );
\loop[6].remd_tmp[7][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      I1 => \cal_tmp[6]_carry_n_15\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][0]_i_1__0_n_8\
    );
\loop[6].remd_tmp[7][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      I1 => \cal_tmp[6]_carry_n_14\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][1]_i_1__0_n_8\
    );
\loop[6].remd_tmp[7][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      I1 => \cal_tmp[6]_carry_n_13\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][2]_i_1__0_n_8\
    );
\loop[6].remd_tmp[7][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      I1 => \cal_tmp[6]_carry_n_12\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][3]_i_1__0_n_8\
    );
\loop[6].remd_tmp[7][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      I1 => \cal_tmp[6]_carry__0_n_15\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][4]_i_1__0_n_8\
    );
\loop[6].remd_tmp[7][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      I1 => \cal_tmp[6]_carry__0_n_14\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][5]_i_1__0_n_8\
    );
\loop[6].remd_tmp[7][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      I1 => \cal_tmp[6]_carry__0_n_13\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][6]_i_1__0_n_8\
    );
\loop[6].remd_tmp_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][0]_i_1__0_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][1]_i_1__0_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][2]_i_1__0_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][3]_i_1__0_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][4]_i_1__0_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][5]_i_1__0_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][6]_i_1__0_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      R => '0'
    );
\loop[7].dividend_tmp_reg[8][8]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => p_22_in,
      CLK => ap_clk,
      D => Q(0),
      Q => \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\
    );
\loop[7].dividend_tmp_reg[8][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\,
      Q => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      R => '0'
    );
\loop[7].remd_tmp[8][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      I1 => \cal_tmp[7]_carry_n_15\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__0_n_11\,
      O => \loop[7].remd_tmp[8][0]_i_1__0_n_8\
    );
\loop[7].remd_tmp[8][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      I1 => \cal_tmp[7]_carry_n_14\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__0_n_11\,
      O => \loop[7].remd_tmp[8][1]_i_1__0_n_8\
    );
\loop[7].remd_tmp[8][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      I1 => \cal_tmp[7]_carry_n_13\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__0_n_11\,
      O => \loop[7].remd_tmp[8][2]_i_1__0_n_8\
    );
\loop[7].remd_tmp[8][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      I1 => \cal_tmp[7]_carry_n_12\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__0_n_11\,
      O => \loop[7].remd_tmp[8][3]_i_1__0_n_8\
    );
\loop[7].remd_tmp[8][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      I1 => \cal_tmp[7]_carry__0_n_15\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__0_n_11\,
      O => \loop[7].remd_tmp[8][4]_i_1__0_n_8\
    );
\loop[7].remd_tmp[8][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      I1 => \cal_tmp[7]_carry__0_n_14\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__0_n_11\,
      O => \loop[7].remd_tmp[8][5]_i_1__0_n_8\
    );
\loop[7].remd_tmp[8][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      I1 => \cal_tmp[7]_carry__0_n_13\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__0_n_11\,
      O => \loop[7].remd_tmp[8][6]_i_1__0_n_8\
    );
\loop[7].remd_tmp[8][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      I1 => \cal_tmp[7]_carry__0_n_12\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2__0_n_11\,
      O => \loop[7].remd_tmp[8][7]_i_1__0_n_8\
    );
\loop[7].remd_tmp_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][0]_i_1__0_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][1]_i_1__0_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][2]_i_1__0_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][3]_i_1__0_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][4]_i_1__0_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][5]_i_1__0_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][6]_i_1__0_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][7]_i_1__0_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[7]_carry__0_n_8\,
      CO(3 downto 1) => \NLW_loop[7].remd_tmp_reg[8][7]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \loop[7].remd_tmp_reg[8][7]_i_2__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_loop[7].remd_tmp_reg[8][7]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\loop[8].dividend_tmp_reg[9][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\,
      Q => p_1_in(0),
      R => '0'
    );
\loop[8].remd_tmp[9][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      I1 => \cal_tmp[8]_carry_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][0]_i_1__0_n_8\
    );
\loop[8].remd_tmp[9][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      I1 => \cal_tmp[8]_carry_n_14\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][1]_i_1__0_n_8\
    );
\loop[8].remd_tmp[9][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      I1 => \cal_tmp[8]_carry_n_13\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][2]_i_1__0_n_8\
    );
\loop[8].remd_tmp[9][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      I1 => \cal_tmp[8]_carry_n_12\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][3]_i_1__0_n_8\
    );
\loop[8].remd_tmp[9][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      I1 => \cal_tmp[8]_carry__0_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][4]_i_1__0_n_8\
    );
\loop[8].remd_tmp[9][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      I1 => \cal_tmp[8]_carry__0_n_14\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][5]_i_1__0_n_8\
    );
\loop[8].remd_tmp[9][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      I1 => \cal_tmp[8]_carry__0_n_13\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][6]_i_1__0_n_8\
    );
\loop[8].remd_tmp[9][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      I1 => \cal_tmp[8]_carry__0_n_12\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][7]_i_1__0_n_8\
    );
\loop[8].remd_tmp[9][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      I1 => \cal_tmp[8]_carry__1_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][8]_i_1__0_n_8\
    );
\loop[8].remd_tmp_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][0]_i_1__0_n_8\,
      Q => p_1_in(1),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][1]_i_1__0_n_8\,
      Q => p_1_in(2),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][2]_i_1__0_n_8\,
      Q => p_1_in(3),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][3]_i_1__0_n_8\,
      Q => p_1_in(4),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][4]_i_1__0_n_8\,
      Q => p_1_in(5),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][5]_i_1__0_n_8\,
      Q => p_1_in(6),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][6]_i_1__0_n_8\,
      Q => p_1_in(7),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][7]_i_1__0_n_8\,
      Q => p_1_in(8),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][8]_i_1__0_n_8\,
      Q => p_1_in(9),
      R => '0'
    );
\loop[9].remd_tmp[10][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \cal_tmp[9]_carry_n_15\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][0]_i_1__0_n_8\
    );
\loop[9].remd_tmp[10][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \cal_tmp[9]_carry_n_14\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][1]_i_1__0_n_8\
    );
\loop[9].remd_tmp[10][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \cal_tmp[9]_carry_n_13\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][2]_i_1__0_n_8\
    );
\loop[9].remd_tmp[10][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \cal_tmp[9]_carry_n_12\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][3]_i_1__0_n_8\
    );
\loop[9].remd_tmp[10][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \cal_tmp[9]_carry__0_n_15\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][4]_i_1__0_n_8\
    );
\loop[9].remd_tmp[10][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \cal_tmp[9]_carry__0_n_14\,
      I2 => \cal_tmp[9]_carry__1_n_10\,
      O => \loop[9].remd_tmp[10][5]_i_1__0_n_8\
    );
\loop[9].remd_tmp_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][0]_i_1__0_n_8\,
      Q => \remd_reg[5]\(0),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][1]_i_1__0_n_8\,
      Q => \remd_reg[5]\(1),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][2]_i_1__0_n_8\,
      Q => \remd_reg[5]\(2),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][3]_i_1__0_n_8\,
      Q => \remd_reg[5]\(3),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][4]_i_1__0_n_8\,
      Q => \remd_reg[5]\(4),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][5]_i_1__0_n_8\,
      Q => \remd_reg[5]\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_83 is
  port (
    \loop[4].remd_tmp_reg[5][3]__0_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_22_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \exitcond_flatten_reg_1588_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next_reg_1592_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_83 : entity is "hog_urem_10ns_7nsAem_div_u";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_83 is
  signal \cal_tmp[5]_carry__0_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_i_2_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_2_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_3_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_4_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_2_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_3_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_2_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_3_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_4_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_2_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_3_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_4_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_12\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_2_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_3_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_4_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_2_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_3_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_i_4_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_12\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry__1_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_2_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_3_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_i_4_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[8]_carry_n_9\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_3_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_i_4_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_12\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_13\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_14\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_15\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_i_2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_14\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_15\ : STD_LOGIC;
  signal \cal_tmp[9]_carry__1_n_9\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_1_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_2_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_3_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_i_4_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_10\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_11\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_12\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_13\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_14\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_15\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_8\ : STD_LOGIC;
  signal \cal_tmp[9]_carry_n_9\ : STD_LOGIC;
  signal indvar_flatten_phi_fu_867_p4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][0]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][1]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][2]_srl6_n_8\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4][3]_srl6_n_8\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][9]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][0]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][1]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][2]__0_n_8\ : STD_LOGIC;
  signal \^loop[4].remd_tmp_reg[5][3]__0_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \loop[4].remd_tmp_reg[5][3]__0_n_8\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5][4]__0_n_8\ : STD_LOGIC;
  signal \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\ : STD_LOGIC;
  signal \loop[5].dividend_tmp_reg[6][9]__0_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][0]_i_1_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][1]_i_1_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][2]_i_1_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][3]_i_1_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][4]_i_1_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][5]_i_2_n_8\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][0]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][1]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][2]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][3]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][4]\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg_n_8_[6][5]\ : STD_LOGIC;
  signal \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\ : STD_LOGIC;
  signal \loop[6].dividend_tmp_reg[7][9]__0_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][0]_i_1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][1]_i_1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][2]_i_1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][3]_i_1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][4]_i_1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][5]_i_1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][6]_i_1_n_8\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][0]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][1]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][2]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][3]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][4]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][5]\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg_n_8_[7][6]\ : STD_LOGIC;
  signal \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\ : STD_LOGIC;
  signal \loop[7].dividend_tmp_reg[8][9]__0_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][0]_i_1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][1]_i_1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][2]_i_1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][3]_i_1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][4]_i_1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][5]_i_1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][6]_i_1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][7]_i_1_n_8\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg[8][7]_i_2_n_11\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][0]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][1]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][2]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][3]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][4]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][5]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][6]\ : STD_LOGIC;
  signal \loop[7].remd_tmp_reg_n_8_[8][7]\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][0]_i_1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][1]_i_1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][2]_i_1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][3]_i_1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][4]_i_1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][5]_i_1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][6]_i_1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][7]_i_1_n_8\ : STD_LOGIC;
  signal \loop[8].remd_tmp[9][8]_i_1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][0]_i_1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][1]_i_1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][2]_i_1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][3]_i_1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][4]_i_1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][5]_i_1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][6]_i_1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][7]_i_1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][8]_i_1_n_8\ : STD_LOGIC;
  signal \loop[9].remd_tmp[10][9]_i_1_n_8\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[5]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_cal_tmp[6]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp[8]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[9]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_loop[7].remd_tmp_reg[8][7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_loop[7].remd_tmp_reg[8][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][8]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \loop[3].dividend_tmp_reg[4][8]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][8]_srl6 ";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][9]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][9]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].dividend_tmp_reg[4][9]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][0]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][0]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][0]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][1]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][1]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][1]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][2]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][2]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][2]_srl6 ";
  attribute srl_bus_name of \loop[3].remd_tmp_reg[4][3]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4] ";
  attribute srl_name of \loop[3].remd_tmp_reg[4][3]_srl6\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[3].remd_tmp_reg[4][3]_srl6 ";
  attribute srl_bus_name of \loop[4].dividend_tmp_reg[5][8]_srl7\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5] ";
  attribute srl_name of \loop[4].dividend_tmp_reg[5][8]_srl7\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][8]_srl7 ";
  attribute srl_bus_name of \loop[5].dividend_tmp_reg[6][8]_srl8\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6] ";
  attribute srl_name of \loop[5].dividend_tmp_reg[6][8]_srl8\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][8]_srl8 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][0]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][2]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][3]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][4]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][5]_i_2\ : label is "soft_lutpair305";
  attribute srl_bus_name of \loop[6].dividend_tmp_reg[7][8]_srl9\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7] ";
  attribute srl_name of \loop[6].dividend_tmp_reg[7][8]_srl9\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][8]_srl9 ";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][0]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][2]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][4]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][5]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][6]_i_1\ : label is "soft_lutpair306";
  attribute srl_bus_name of \loop[7].dividend_tmp_reg[8][8]_srl10\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8] ";
  attribute srl_name of \loop[7].dividend_tmp_reg[8][8]_srl10\ : label is "inst/\hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][8]_srl10 ";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][0]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][1]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][2]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][4]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][5]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][6]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][7]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][0]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][2]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][3]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][4]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][5]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][7]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \loop[8].remd_tmp[9][8]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][1]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][2]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][4]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][5]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][6]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][7]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][8]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \loop[9].remd_tmp[10][9]_i_1\ : label is "soft_lutpair299";
begin
  \loop[4].remd_tmp_reg[5][3]__0_0\(4 downto 0) <= \^loop[4].remd_tmp_reg[5][3]__0_0\(4 downto 0);
\cal_tmp[5]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[5]_carry_n_8\,
      CO(2) => \cal_tmp[5]_carry_n_9\,
      CO(1) => \cal_tmp[5]_carry_n_10\,
      CO(0) => \cal_tmp[5]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      DI(2) => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      DI(1) => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      DI(0) => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      O(3) => \cal_tmp[5]_carry_n_12\,
      O(2) => \cal_tmp[5]_carry_n_13\,
      O(1) => \cal_tmp[5]_carry_n_14\,
      O(0) => \cal_tmp[5]_carry_n_15\,
      S(3) => \cal_tmp[5]_carry_i_1_n_8\,
      S(2) => \cal_tmp[5]_carry_i_2_n_8\,
      S(1) => \cal_tmp[5]_carry_i_3_n_8\,
      S(0) => \cal_tmp[5]_carry_i_4_n_8\
    );
\cal_tmp[5]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[5]_carry_n_8\,
      CO(3) => \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \cal_tmp[5]_carry__0_n_9\,
      CO(1) => \NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \cal_tmp[5]_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      DI(0) => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      O(3 downto 2) => \NLW_cal_tmp[5]_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \cal_tmp[5]_carry__0_n_14\,
      O(0) => \cal_tmp[5]_carry__0_n_15\,
      S(3 downto 2) => B"01",
      S(1) => \cal_tmp[5]_carry__0_i_1_n_8\,
      S(0) => \cal_tmp[5]_carry__0_i_2_n_8\
    );
\cal_tmp[5]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      O => \cal_tmp[5]_carry__0_i_1_n_8\
    );
\cal_tmp[5]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      O => \cal_tmp[5]_carry__0_i_2_n_8\
    );
\cal_tmp[5]_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      O => \cal_tmp[5]_carry_i_1_n_8\
    );
\cal_tmp[5]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      O => \cal_tmp[5]_carry_i_2_n_8\
    );
\cal_tmp[5]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      O => \cal_tmp[5]_carry_i_3_n_8\
    );
\cal_tmp[5]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      O => \cal_tmp[5]_carry_i_4_n_8\
    );
\cal_tmp[6]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[6]_carry_n_8\,
      CO(2) => \cal_tmp[6]_carry_n_9\,
      CO(1) => \cal_tmp[6]_carry_n_10\,
      CO(0) => \cal_tmp[6]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      DI(2) => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      DI(1) => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      DI(0) => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      O(3) => \cal_tmp[6]_carry_n_12\,
      O(2) => \cal_tmp[6]_carry_n_13\,
      O(1) => \cal_tmp[6]_carry_n_14\,
      O(0) => \cal_tmp[6]_carry_n_15\,
      S(3) => \cal_tmp[6]_carry_i_1_n_8\,
      S(2) => \cal_tmp[6]_carry_i_2_n_8\,
      S(1) => \cal_tmp[6]_carry_i_3_n_8\,
      S(0) => \cal_tmp[6]_carry_i_4_n_8\
    );
\cal_tmp[6]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[6]_carry_n_8\,
      CO(3) => \cal_tmp[6]_carry__0_n_8\,
      CO(2) => \NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \cal_tmp[6]_carry__0_n_10\,
      CO(0) => \cal_tmp[6]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      DI(1) => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      DI(0) => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      O(3) => \NLW_cal_tmp[6]_carry__0_O_UNCONNECTED\(3),
      O(2) => \cal_tmp[6]_carry__0_n_13\,
      O(1) => \cal_tmp[6]_carry__0_n_14\,
      O(0) => \cal_tmp[6]_carry__0_n_15\,
      S(3) => '1',
      S(2) => \cal_tmp[6]_carry__0_i_1_n_8\,
      S(1) => \cal_tmp[6]_carry__0_i_2_n_8\,
      S(0) => \cal_tmp[6]_carry__0_i_3_n_8\
    );
\cal_tmp[6]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      O => \cal_tmp[6]_carry__0_i_1_n_8\
    );
\cal_tmp[6]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      O => \cal_tmp[6]_carry__0_i_2_n_8\
    );
\cal_tmp[6]_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      O => \cal_tmp[6]_carry__0_i_3_n_8\
    );
\cal_tmp[6]_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      O => \cal_tmp[6]_carry_i_1_n_8\
    );
\cal_tmp[6]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      O => \cal_tmp[6]_carry_i_2_n_8\
    );
\cal_tmp[6]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      O => \cal_tmp[6]_carry_i_3_n_8\
    );
\cal_tmp[6]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      O => \cal_tmp[6]_carry_i_4_n_8\
    );
\cal_tmp[7]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[7]_carry_n_8\,
      CO(2) => \cal_tmp[7]_carry_n_9\,
      CO(1) => \cal_tmp[7]_carry_n_10\,
      CO(0) => \cal_tmp[7]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      DI(2) => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      DI(1) => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      DI(0) => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      O(3) => \cal_tmp[7]_carry_n_12\,
      O(2) => \cal_tmp[7]_carry_n_13\,
      O(1) => \cal_tmp[7]_carry_n_14\,
      O(0) => \cal_tmp[7]_carry_n_15\,
      S(3) => \cal_tmp[7]_carry_i_1_n_8\,
      S(2) => \cal_tmp[7]_carry_i_2_n_8\,
      S(1) => \cal_tmp[7]_carry_i_3_n_8\,
      S(0) => \cal_tmp[7]_carry_i_4_n_8\
    );
\cal_tmp[7]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[7]_carry_n_8\,
      CO(3) => \cal_tmp[7]_carry__0_n_8\,
      CO(2) => \cal_tmp[7]_carry__0_n_9\,
      CO(1) => \cal_tmp[7]_carry__0_n_10\,
      CO(0) => \cal_tmp[7]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      DI(2) => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      DI(1) => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      DI(0) => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      O(3) => \cal_tmp[7]_carry__0_n_12\,
      O(2) => \cal_tmp[7]_carry__0_n_13\,
      O(1) => \cal_tmp[7]_carry__0_n_14\,
      O(0) => \cal_tmp[7]_carry__0_n_15\,
      S(3) => \cal_tmp[7]_carry__0_i_1_n_8\,
      S(2) => \cal_tmp[7]_carry__0_i_2_n_8\,
      S(1) => \cal_tmp[7]_carry__0_i_3_n_8\,
      S(0) => \cal_tmp[7]_carry__0_i_4_n_8\
    );
\cal_tmp[7]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      O => \cal_tmp[7]_carry__0_i_1_n_8\
    );
\cal_tmp[7]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      O => \cal_tmp[7]_carry__0_i_2_n_8\
    );
\cal_tmp[7]_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      O => \cal_tmp[7]_carry__0_i_3_n_8\
    );
\cal_tmp[7]_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      O => \cal_tmp[7]_carry__0_i_4_n_8\
    );
\cal_tmp[7]_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      O => \cal_tmp[7]_carry_i_1_n_8\
    );
\cal_tmp[7]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      O => \cal_tmp[7]_carry_i_2_n_8\
    );
\cal_tmp[7]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      O => \cal_tmp[7]_carry_i_3_n_8\
    );
\cal_tmp[7]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      O => \cal_tmp[7]_carry_i_4_n_8\
    );
\cal_tmp[8]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[8]_carry_n_8\,
      CO(2) => \cal_tmp[8]_carry_n_9\,
      CO(1) => \cal_tmp[8]_carry_n_10\,
      CO(0) => \cal_tmp[8]_carry_n_11\,
      CYINIT => '1',
      DI(3) => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      DI(2) => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      DI(1) => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      DI(0) => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      O(3) => \cal_tmp[8]_carry_n_12\,
      O(2) => \cal_tmp[8]_carry_n_13\,
      O(1) => \cal_tmp[8]_carry_n_14\,
      O(0) => \cal_tmp[8]_carry_n_15\,
      S(3) => \cal_tmp[8]_carry_i_1_n_8\,
      S(2) => \cal_tmp[8]_carry_i_2_n_8\,
      S(1) => \cal_tmp[8]_carry_i_3_n_8\,
      S(0) => \cal_tmp[8]_carry_i_4_n_8\
    );
\cal_tmp[8]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[8]_carry_n_8\,
      CO(3) => \cal_tmp[8]_carry__0_n_8\,
      CO(2) => \cal_tmp[8]_carry__0_n_9\,
      CO(1) => \cal_tmp[8]_carry__0_n_10\,
      CO(0) => \cal_tmp[8]_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      DI(2) => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      DI(1) => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      DI(0) => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      O(3) => \cal_tmp[8]_carry__0_n_12\,
      O(2) => \cal_tmp[8]_carry__0_n_13\,
      O(1) => \cal_tmp[8]_carry__0_n_14\,
      O(0) => \cal_tmp[8]_carry__0_n_15\,
      S(3) => \cal_tmp[8]_carry__0_i_1_n_8\,
      S(2) => \cal_tmp[8]_carry__0_i_2_n_8\,
      S(1) => \cal_tmp[8]_carry__0_i_3_n_8\,
      S(0) => \cal_tmp[8]_carry__0_i_4_n_8\
    );
\cal_tmp[8]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      O => \cal_tmp[8]_carry__0_i_1_n_8\
    );
\cal_tmp[8]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      O => \cal_tmp[8]_carry__0_i_2_n_8\
    );
\cal_tmp[8]_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      O => \cal_tmp[8]_carry__0_i_3_n_8\
    );
\cal_tmp[8]_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      O => \cal_tmp[8]_carry__0_i_4_n_8\
    );
\cal_tmp[8]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[8]_carry__0_n_8\,
      CO(3 downto 2) => \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cal_tmp[8]_carry__1_n_10\,
      CO(0) => \NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      O(3 downto 1) => \NLW_cal_tmp[8]_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cal_tmp[8]_carry__1_n_15\,
      S(3 downto 1) => B"001",
      S(0) => \cal_tmp[8]_carry__1_i_1_n_8\
    );
\cal_tmp[8]_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      O => \cal_tmp[8]_carry__1_i_1_n_8\
    );
\cal_tmp[8]_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      O => \cal_tmp[8]_carry_i_1_n_8\
    );
\cal_tmp[8]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      O => \cal_tmp[8]_carry_i_2_n_8\
    );
\cal_tmp[8]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      O => \cal_tmp[8]_carry_i_3_n_8\
    );
\cal_tmp[8]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      O => \cal_tmp[8]_carry_i_4_n_8\
    );
\cal_tmp[9]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[9]_carry_n_8\,
      CO(2) => \cal_tmp[9]_carry_n_9\,
      CO(1) => \cal_tmp[9]_carry_n_10\,
      CO(0) => \cal_tmp[9]_carry_n_11\,
      CYINIT => '1',
      DI(3 downto 0) => p_1_in(3 downto 0),
      O(3) => \cal_tmp[9]_carry_n_12\,
      O(2) => \cal_tmp[9]_carry_n_13\,
      O(1) => \cal_tmp[9]_carry_n_14\,
      O(0) => \cal_tmp[9]_carry_n_15\,
      S(3) => \cal_tmp[9]_carry_i_1_n_8\,
      S(2) => \cal_tmp[9]_carry_i_2_n_8\,
      S(1) => \cal_tmp[9]_carry_i_3_n_8\,
      S(0) => \cal_tmp[9]_carry_i_4_n_8\
    );
\cal_tmp[9]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[9]_carry_n_8\,
      CO(3) => \cal_tmp[9]_carry__0_n_8\,
      CO(2) => \cal_tmp[9]_carry__0_n_9\,
      CO(1) => \cal_tmp[9]_carry__0_n_10\,
      CO(0) => \cal_tmp[9]_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(7 downto 4),
      O(3) => \cal_tmp[9]_carry__0_n_12\,
      O(2) => \cal_tmp[9]_carry__0_n_13\,
      O(1) => \cal_tmp[9]_carry__0_n_14\,
      O(0) => \cal_tmp[9]_carry__0_n_15\,
      S(3) => \cal_tmp[9]_carry__0_i_1_n_8\,
      S(2) => \cal_tmp[9]_carry__0_i_2_n_8\,
      S(1) => \cal_tmp[9]_carry__0_i_3_n_8\,
      S(0) => \cal_tmp[9]_carry__0_i_4_n_8\
    );
\cal_tmp[9]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(7),
      O => \cal_tmp[9]_carry__0_i_1_n_8\
    );
\cal_tmp[9]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(6),
      O => \cal_tmp[9]_carry__0_i_2_n_8\
    );
\cal_tmp[9]_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(5),
      O => \cal_tmp[9]_carry__0_i_3_n_8\
    );
\cal_tmp[9]_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(4),
      O => \cal_tmp[9]_carry__0_i_4_n_8\
    );
\cal_tmp[9]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[9]_carry__0_n_8\,
      CO(3) => \NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \cal_tmp[9]_carry__1_n_9\,
      CO(1) => \NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \cal_tmp[9]_carry__1_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in(9 downto 8),
      O(3 downto 2) => \NLW_cal_tmp[9]_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \cal_tmp[9]_carry__1_n_14\,
      O(0) => \cal_tmp[9]_carry__1_n_15\,
      S(3 downto 2) => B"01",
      S(1) => \cal_tmp[9]_carry__1_i_1_n_8\,
      S(0) => \cal_tmp[9]_carry__1_i_2_n_8\
    );
\cal_tmp[9]_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(9),
      O => \cal_tmp[9]_carry__1_i_1_n_8\
    );
\cal_tmp[9]_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(8),
      O => \cal_tmp[9]_carry__1_i_2_n_8\
    );
\cal_tmp[9]_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(3),
      O => \cal_tmp[9]_carry_i_1_n_8\
    );
\cal_tmp[9]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(2),
      O => \cal_tmp[9]_carry_i_2_n_8\
    );
\cal_tmp[9]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(1),
      O => \cal_tmp[9]_carry_i_3_n_8\
    );
\cal_tmp[9]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(0),
      O => \cal_tmp[9]_carry_i_4_n_8\
    );
\loop[3].dividend_tmp_reg[4][8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => \^loop[4].remd_tmp_reg[5][3]__0_0\(2),
      Q => \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\
    );
\loop[3].dividend_tmp_reg[4][8]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592_reg[9]\(4),
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond_flatten_reg_1588_reg[0]\,
      I4 => Q(4),
      O => \^loop[4].remd_tmp_reg[5][3]__0_0\(2)
    );
\loop[3].dividend_tmp_reg[4][9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => indvar_flatten_phi_fu_867_p4(5),
      Q => \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\
    );
\loop[3].dividend_tmp_reg[4][9]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => Q(5),
      I1 => \exitcond_flatten_reg_1588_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm_reg[3]\(0),
      I4 => \indvar_flatten_next_reg_1592_reg[9]\(5),
      O => indvar_flatten_phi_fu_867_p4(5)
    );
\loop[3].remd_tmp_reg[4][0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => indvar_flatten_phi_fu_867_p4(6),
      Q => \loop[3].remd_tmp_reg[4][0]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][0]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => Q(6),
      I1 => \exitcond_flatten_reg_1588_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm_reg[3]\(0),
      I4 => \indvar_flatten_next_reg_1592_reg[9]\(6),
      O => indvar_flatten_phi_fu_867_p4(6)
    );
\loop[3].remd_tmp_reg[4][1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => \^loop[4].remd_tmp_reg[5][3]__0_0\(3),
      Q => \loop[3].remd_tmp_reg[4][1]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][1]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592_reg[9]\(7),
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond_flatten_reg_1588_reg[0]\,
      I4 => Q(7),
      O => \^loop[4].remd_tmp_reg[5][3]__0_0\(3)
    );
\loop[3].remd_tmp_reg[4][2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => \^loop[4].remd_tmp_reg[5][3]__0_0\(4),
      Q => \loop[3].remd_tmp_reg[4][2]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][2]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592_reg[9]\(8),
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond_flatten_reg_1588_reg[0]\,
      I4 => Q(8),
      O => \^loop[4].remd_tmp_reg[5][3]__0_0\(4)
    );
\loop[3].remd_tmp_reg[4][3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => indvar_flatten_phi_fu_867_p4(9),
      Q => \loop[3].remd_tmp_reg[4][3]_srl6_n_8\
    );
\loop[3].remd_tmp_reg[4][3]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => Q(9),
      I1 => \exitcond_flatten_reg_1588_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm_reg[3]\(0),
      I4 => \indvar_flatten_next_reg_1592_reg[9]\(9),
      O => indvar_flatten_phi_fu_867_p4(9)
    );
\loop[4].dividend_tmp_reg[5][8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => \^loop[4].remd_tmp_reg[5][3]__0_0\(1),
      Q => \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\
    );
\loop[4].dividend_tmp_reg[5][8]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592_reg[9]\(3),
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond_flatten_reg_1588_reg[0]\,
      I4 => Q(3),
      O => \^loop[4].remd_tmp_reg[5][3]__0_0\(1)
    );
\loop[4].dividend_tmp_reg[5][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].dividend_tmp_reg[4][8]_srl6_n_8\,
      Q => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].dividend_tmp_reg[4][9]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].remd_tmp_reg[4][0]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].remd_tmp_reg[4][1]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].remd_tmp_reg[4][2]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[3].remd_tmp_reg[4][3]_srl6_n_8\,
      Q => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      R => '0'
    );
\loop[5].dividend_tmp_reg[6][8]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => p_22_in,
      CLK => ap_clk,
      D => indvar_flatten_phi_fu_867_p4(2),
      Q => \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\
    );
\loop[5].dividend_tmp_reg[6][8]_srl8_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => Q(2),
      I1 => \exitcond_flatten_reg_1588_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm_reg[3]\(0),
      I4 => \indvar_flatten_next_reg_1592_reg[9]\(2),
      O => indvar_flatten_phi_fu_867_p4(2)
    );
\loop[5].dividend_tmp_reg[6][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[4].dividend_tmp_reg[5][8]_srl7_n_8\,
      Q => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      R => '0'
    );
\loop[5].remd_tmp[6][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].dividend_tmp_reg[5][9]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_15\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][0]_i_1_n_8\
    );
\loop[5].remd_tmp[6][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][0]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_14\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][1]_i_1_n_8\
    );
\loop[5].remd_tmp[6][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][1]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_13\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][2]_i_1_n_8\
    );
\loop[5].remd_tmp[6][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][2]__0_n_8\,
      I1 => \cal_tmp[5]_carry_n_12\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][3]_i_1_n_8\
    );
\loop[5].remd_tmp[6][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][3]__0_n_8\,
      I1 => \cal_tmp[5]_carry__0_n_15\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][4]_i_1_n_8\
    );
\loop[5].remd_tmp[6][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5][4]__0_n_8\,
      I1 => \cal_tmp[5]_carry__0_n_14\,
      I2 => \cal_tmp[5]_carry__0_n_9\,
      O => \loop[5].remd_tmp[6][5]_i_2_n_8\
    );
\loop[5].remd_tmp_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][0]_i_1_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][1]_i_1_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][2]_i_1_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][3]_i_1_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][4]_i_1_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      R => '0'
    );
\loop[5].remd_tmp_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].remd_tmp[6][5]_i_2_n_8\,
      Q => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      R => '0'
    );
\loop[6].dividend_tmp_reg[7][8]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => p_22_in,
      CLK => ap_clk,
      D => \^loop[4].remd_tmp_reg[5][3]__0_0\(0),
      Q => \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\
    );
\loop[6].dividend_tmp_reg[7][8]_srl9_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592_reg[9]\(1),
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond_flatten_reg_1588_reg[0]\,
      I4 => Q(1),
      O => \^loop[4].remd_tmp_reg[5][3]__0_0\(0)
    );
\loop[6].dividend_tmp_reg[7][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[5].dividend_tmp_reg[6][8]_srl8_n_8\,
      Q => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      R => '0'
    );
\loop[6].remd_tmp[7][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][9]__0_n_8\,
      I1 => \cal_tmp[6]_carry_n_15\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][0]_i_1_n_8\
    );
\loop[6].remd_tmp[7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][0]\,
      I1 => \cal_tmp[6]_carry_n_14\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][1]_i_1_n_8\
    );
\loop[6].remd_tmp[7][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][1]\,
      I1 => \cal_tmp[6]_carry_n_13\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][2]_i_1_n_8\
    );
\loop[6].remd_tmp[7][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][2]\,
      I1 => \cal_tmp[6]_carry_n_12\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][3]_i_1_n_8\
    );
\loop[6].remd_tmp[7][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][3]\,
      I1 => \cal_tmp[6]_carry__0_n_15\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][4]_i_1_n_8\
    );
\loop[6].remd_tmp[7][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][4]\,
      I1 => \cal_tmp[6]_carry__0_n_14\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][5]_i_1_n_8\
    );
\loop[6].remd_tmp[7][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg_n_8_[6][5]\,
      I1 => \cal_tmp[6]_carry__0_n_13\,
      I2 => \cal_tmp[6]_carry__0_n_8\,
      O => \loop[6].remd_tmp[7][6]_i_1_n_8\
    );
\loop[6].remd_tmp_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][0]_i_1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][1]_i_1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][2]_i_1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][3]_i_1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][4]_i_1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][5]_i_1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      R => '0'
    );
\loop[6].remd_tmp_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].remd_tmp[7][6]_i_1_n_8\,
      Q => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      R => '0'
    );
\loop[7].dividend_tmp_reg[8][8]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => p_22_in,
      CLK => ap_clk,
      D => indvar_flatten_phi_fu_867_p4(0),
      Q => \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\
    );
\loop[7].dividend_tmp_reg[8][8]_srl10_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592_reg[9]\(0),
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond_flatten_reg_1588_reg[0]\,
      I4 => Q(0),
      O => indvar_flatten_phi_fu_867_p4(0)
    );
\loop[7].dividend_tmp_reg[8][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[6].dividend_tmp_reg[7][8]_srl9_n_8\,
      Q => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      R => '0'
    );
\loop[7].remd_tmp[8][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].dividend_tmp_reg[7][9]__0_n_8\,
      I1 => \cal_tmp[7]_carry_n_15\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2_n_11\,
      O => \loop[7].remd_tmp[8][0]_i_1_n_8\
    );
\loop[7].remd_tmp[8][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][0]\,
      I1 => \cal_tmp[7]_carry_n_14\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2_n_11\,
      O => \loop[7].remd_tmp[8][1]_i_1_n_8\
    );
\loop[7].remd_tmp[8][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][1]\,
      I1 => \cal_tmp[7]_carry_n_13\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2_n_11\,
      O => \loop[7].remd_tmp[8][2]_i_1_n_8\
    );
\loop[7].remd_tmp[8][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][2]\,
      I1 => \cal_tmp[7]_carry_n_12\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2_n_11\,
      O => \loop[7].remd_tmp[8][3]_i_1_n_8\
    );
\loop[7].remd_tmp[8][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][3]\,
      I1 => \cal_tmp[7]_carry__0_n_15\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2_n_11\,
      O => \loop[7].remd_tmp[8][4]_i_1_n_8\
    );
\loop[7].remd_tmp[8][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][4]\,
      I1 => \cal_tmp[7]_carry__0_n_14\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2_n_11\,
      O => \loop[7].remd_tmp[8][5]_i_1_n_8\
    );
\loop[7].remd_tmp[8][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][5]\,
      I1 => \cal_tmp[7]_carry__0_n_13\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2_n_11\,
      O => \loop[7].remd_tmp[8][6]_i_1_n_8\
    );
\loop[7].remd_tmp[8][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg_n_8_[7][6]\,
      I1 => \cal_tmp[7]_carry__0_n_12\,
      I2 => \loop[7].remd_tmp_reg[8][7]_i_2_n_11\,
      O => \loop[7].remd_tmp[8][7]_i_1_n_8\
    );
\loop[7].remd_tmp_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][0]_i_1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][1]_i_1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][2]_i_1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][3]_i_1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][4]_i_1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][5]_i_1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][6]_i_1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].remd_tmp[8][7]_i_1_n_8\,
      Q => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      R => '0'
    );
\loop[7].remd_tmp_reg[8][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[7]_carry__0_n_8\,
      CO(3 downto 1) => \NLW_loop[7].remd_tmp_reg[8][7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \loop[7].remd_tmp_reg[8][7]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_loop[7].remd_tmp_reg[8][7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\loop[8].dividend_tmp_reg[9][9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[7].dividend_tmp_reg[8][8]_srl10_n_8\,
      Q => p_1_in(0),
      R => '0'
    );
\loop[8].remd_tmp[9][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].dividend_tmp_reg[8][9]__0_n_8\,
      I1 => \cal_tmp[8]_carry_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][0]_i_1_n_8\
    );
\loop[8].remd_tmp[9][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][0]\,
      I1 => \cal_tmp[8]_carry_n_14\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][1]_i_1_n_8\
    );
\loop[8].remd_tmp[9][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][1]\,
      I1 => \cal_tmp[8]_carry_n_13\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][2]_i_1_n_8\
    );
\loop[8].remd_tmp[9][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][2]\,
      I1 => \cal_tmp[8]_carry_n_12\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][3]_i_1_n_8\
    );
\loop[8].remd_tmp[9][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][3]\,
      I1 => \cal_tmp[8]_carry__0_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][4]_i_1_n_8\
    );
\loop[8].remd_tmp[9][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][4]\,
      I1 => \cal_tmp[8]_carry__0_n_14\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][5]_i_1_n_8\
    );
\loop[8].remd_tmp[9][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][5]\,
      I1 => \cal_tmp[8]_carry__0_n_13\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][6]_i_1_n_8\
    );
\loop[8].remd_tmp[9][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][6]\,
      I1 => \cal_tmp[8]_carry__0_n_12\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][7]_i_1_n_8\
    );
\loop[8].remd_tmp[9][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \loop[7].remd_tmp_reg_n_8_[8][7]\,
      I1 => \cal_tmp[8]_carry__1_n_15\,
      I2 => \cal_tmp[8]_carry__1_n_10\,
      O => \loop[8].remd_tmp[9][8]_i_1_n_8\
    );
\loop[8].remd_tmp_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][0]_i_1_n_8\,
      Q => p_1_in(1),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][1]_i_1_n_8\,
      Q => p_1_in(2),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][2]_i_1_n_8\,
      Q => p_1_in(3),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][3]_i_1_n_8\,
      Q => p_1_in(4),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][4]_i_1_n_8\,
      Q => p_1_in(5),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][5]_i_1_n_8\,
      Q => p_1_in(6),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][6]_i_1_n_8\,
      Q => p_1_in(7),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][7]_i_1_n_8\,
      Q => p_1_in(8),
      R => '0'
    );
\loop[8].remd_tmp_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[8].remd_tmp[9][8]_i_1_n_8\,
      Q => p_1_in(9),
      R => '0'
    );
\loop[9].remd_tmp[10][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \cal_tmp[9]_carry_n_15\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][0]_i_1_n_8\
    );
\loop[9].remd_tmp[10][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \cal_tmp[9]_carry_n_14\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][1]_i_1_n_8\
    );
\loop[9].remd_tmp[10][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \cal_tmp[9]_carry_n_13\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][2]_i_1_n_8\
    );
\loop[9].remd_tmp[10][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \cal_tmp[9]_carry_n_12\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][3]_i_1_n_8\
    );
\loop[9].remd_tmp[10][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \cal_tmp[9]_carry__0_n_15\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][4]_i_1_n_8\
    );
\loop[9].remd_tmp[10][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \cal_tmp[9]_carry__0_n_14\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][5]_i_1_n_8\
    );
\loop[9].remd_tmp[10][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \cal_tmp[9]_carry__0_n_13\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][6]_i_1_n_8\
    );
\loop[9].remd_tmp[10][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \cal_tmp[9]_carry__0_n_12\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][7]_i_1_n_8\
    );
\loop[9].remd_tmp[10][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \cal_tmp[9]_carry__1_n_15\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][8]_i_1_n_8\
    );
\loop[9].remd_tmp[10][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \cal_tmp[9]_carry__1_n_14\,
      I2 => \cal_tmp[9]_carry__1_n_9\,
      O => \loop[9].remd_tmp[10][9]_i_1_n_8\
    );
\loop[9].remd_tmp_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][0]_i_1_n_8\,
      Q => \remd_reg[9]\(0),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][1]_i_1_n_8\,
      Q => \remd_reg[9]\(1),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][2]_i_1_n_8\,
      Q => \remd_reg[9]\(2),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][3]_i_1_n_8\,
      Q => \remd_reg[9]\(3),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][4]_i_1_n_8\,
      Q => \remd_reg[9]\(4),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][5]_i_1_n_8\,
      Q => \remd_reg[9]\(5),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][6]_i_1_n_8\,
      Q => \remd_reg[9]\(6),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][7]_i_1_n_8\,
      Q => \remd_reg[9]\(7),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][8]_i_1_n_8\,
      Q => \remd_reg[9]\(8),
      R => '0'
    );
\loop[9].remd_tmp_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp[10][9]_i_1_n_8\,
      Q => \remd_reg[9]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    in0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    normalized0_V_ce0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp7_reg_1757_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \offset_assign_cast_reg_1742_reg[10]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp2_iter2 : in STD_LOGIC;
    ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights_rom is
  signal \^normalized0_v_ce0\ : STD_LOGIC;
  signal \q0_reg_i_10__2_n_8\ : STD_LOGIC;
  signal \q0_reg_i_11__2_n_8\ : STD_LOGIC;
  signal \q0_reg_i_12__2_n_8\ : STD_LOGIC;
  signal \q0_reg_i_13__2_n_8\ : STD_LOGIC;
  signal \q0_reg_i_14__2_n_8\ : STD_LOGIC;
  signal \q0_reg_i_15__2_n_8\ : STD_LOGIC;
  signal \q0_reg_i_16__2_n_8\ : STD_LOGIC;
  signal \q0_reg_i_17__2_n_8\ : STD_LOGIC;
  signal \q0_reg_i_18__2_n_8\ : STD_LOGIC;
  signal \q0_reg_i_19__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_20__1_n_8\ : STD_LOGIC;
  signal \q0_reg_i_21__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_22__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_3__2_n_10\ : STD_LOGIC;
  signal \q0_reg_i_3__2_n_11\ : STD_LOGIC;
  signal \q0_reg_i_4__2_n_10\ : STD_LOGIC;
  signal \q0_reg_i_4__2_n_11\ : STD_LOGIC;
  signal \q0_reg_i_4__2_n_8\ : STD_LOGIC;
  signal \q0_reg_i_4__2_n_9\ : STD_LOGIC;
  signal \q0_reg_i_6__2_n_10\ : STD_LOGIC;
  signal \q0_reg_i_6__2_n_11\ : STD_LOGIC;
  signal \q0_reg_i_7__2_n_10\ : STD_LOGIC;
  signal \q0_reg_i_7__2_n_11\ : STD_LOGIC;
  signal \q0_reg_i_7__2_n_8\ : STD_LOGIC;
  signal \q0_reg_i_7__2_n_9\ : STD_LOGIC;
  signal \q0_reg_i_9__2_n_8\ : STD_LOGIC;
  signal weights_address0 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal weights_address1 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal weights_load_1_reg_17970 : STD_LOGIC;
  signal NLW_q0_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_q0_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_q0_reg_i_3__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_q0_reg_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q0_reg_i_4__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_q0_reg_i_6__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_q0_reg_i_6__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q0_reg_i_7__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of q0_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 20480;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 9;
begin
  normalized0_V_ce0 <= \^normalized0_v_ce0\;
q0_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"03E303F90021039403C20002000D03F1001203C1000B03D00001036203AC03DE",
      INIT_01 => X"001B03C203EB035300100000000803BA03C703F7000803A00341002E03EB03D0",
      INIT_02 => X"03E803F90043000E003803CE03E503E100230013031D004D03C403F003FE03E3",
      INIT_03 => X"00120014001C03D103B5001C002803E40320007F03EA03E003CC03CD000F0008",
      INIT_04 => X"000C03B803BB03D303F600180372008000380058000103CA0016011200B40003",
      INIT_05 => X"039C03EB001203C603400066004100A4006600280021006F03D20364000B0000",
      INIT_06 => X"0013039C0390002C03E8001503F6000F03FD039303D3035B000B03F7002503CD",
      INIT_07 => X"0393001003FE03F703F70000003103BD03D303A300330003001103C203E90009",
      INIT_08 => X"03F703FD03D803FA004103CA03D103D7002D0018001403C303F6002100070393",
      INIT_09 => X"03E203D5005503CF03B8001F03BD03ED001E03E003F7003203CD03B9001403EF",
      INIT_0A => X"001003EA03B3037400070015002B03E5000A002303E103CF03A6006003EB001D",
      INIT_0B => X"0060005703E403ED03CA03C803F8001303B6039C0000001103F1003003EC03E6",
      INIT_0C => X"03A60009002700150047002C0067006E01130026000003DE03BF03CE03DD0023",
      INIT_0D => X"002D002C004B000F001103D9003E03EA00120048003D002E03EA006600ED00EB",
      INIT_0E => X"03F803E1039C036803C200030012004E0064002903C2001800830078038103E4",
      INIT_0F => X"03C9004F03EB002503C000020042003A03D0039F03BD037103AE03C603B103D4",
      INIT_10 => X"03D8001B03F203F703E203F7002A03F203E103E7001403F303F303E503E7001D",
      INIT_11 => X"03F603F303DD03F903EC0016003B03F70040000003FA03CE03F70003002D0033",
      INIT_12 => X"03DF000B007303F60369003F000C0021005303D103DD005203E30378001A03F9",
      INIT_13 => X"00250003039203F500B6003E002B03CE03D500050000036C00C100490017002C",
      INIT_14 => X"03B100F20048002D03FC03C003BE03E4001A002C01BF00700035004703E503CC",
      INIT_15 => X"001403C7001A0009001103A803D30052018003BC001903D403DB03F8000803E5",
      INIT_16 => X"03F0001C005D03D003E100560051038903BF03C703F7001603E303E600200013",
      INIT_17 => X"00CA005A03C1001203A003C103BE03DD03D6001B03E7039803ED03EF03CE03A4",
      INIT_18 => X"03E0003B038E03F703C403DD0001005C005C03B203CF001103C803E403E9002F",
      INIT_19 => X"03F1000A000F03FF03F60034006403E203D803AD0017000E03DE03D40021004B",
      INIT_1A => X"03FF03ED03BE03EB000A03E9001F03DF0013000603D503B503D403F203E3003B",
      INIT_1B => X"03EF03D6002403E2001C0020000303FB002F03AE0001005A03E203B1003203D6",
      INIT_1C => X"003A03FB000F03E8004C0022002703FC03F6003E0017038F03BD0041001803FE",
      INIT_1D => X"03D70092005703F303F803D9002503EC03F903EB0088001A0029005E03E20026",
      INIT_1E => X"03DF03B903E703EC03F703DE03C2004B003503D003EC00130009002B03E403CF",
      INIT_1F => X"03FB03EE001803DA03D80008000603D803C80001000D001F03C903EF00470032",
      INIT_20 => X"0048001D03B403B30028001103B803DB03E103F703B5002A03F003D203B503B0",
      INIT_21 => X"0005002703D9000E03C800060005006A004503F503E90039000203CC03D903FE",
      INIT_22 => X"03EC00030009000703EE03FC002503F103D103FE00090012001303BD000C003E",
      INIT_23 => X"0023000703D603D1001003DE001903FD0010001B001203C003C3001703F7000C",
      INIT_24 => X"03C90011000803DE03B0005F03F103E7001B03B403D203F7000303CA000303E6",
      INIT_25 => X"002B03BB005D00780010000D004603DF0011004E003403CD03A703D2000B001F",
      INIT_26 => X"03B30083004F0008002F00040026000D03CB039D002C001D001F003B03DA03CC",
      INIT_27 => X"0011039B03E203F0000D038D03AC03FF03B5039203F9001403D80019002003D6",
      INIT_28 => X"03DD03CF03E0038403E003D6005403BD03A603D203C7000A03D103B903BD0010",
      INIT_29 => X"0037003F0031003600B20039038D03CD03CC001903F303DA03790057001D03B5",
      INIT_2A => X"0022001F03FB00150010000403D90043004B03FD03D5007E004603EA03FE03F7",
      INIT_2B => X"03A503FA000803F303C50000003803F7001503BE03C40004000E03E003EC0042",
      INIT_2C => X"000A03F903C703BE000E0019002803CB03D1000B03FF03D703B803FA03E303FF",
      INIT_2D => X"03CA03DD03D403E003DB004C0034000E001303BE000503F103EC03F0005E03D2",
      INIT_2E => X"0012004303F8008D03AF03E4005A03C003EB005F03D103FA00BD003C0019001D",
      INIT_2F => X"0079010803F003CC03C8039203E40001039C03CC00AC03F80013007F03EF03C8",
      INIT_30 => X"0000038803AA03C6003703D803A7002400BF001803DC03D203B503E003CA03CE",
      INIT_31 => X"03AA03AA004C03B603620377004203FC03A203A203B5002003B603A3005C00C1",
      INIT_32 => X"0045000703800395001603CF037603A303CB002E03E1036503E700D20014034F",
      INIT_33 => X"03F0005703F403CE03A403CC03DB0055000B038803AC002E03DF03C503C203DE",
      INIT_34 => X"000B03D30016000503EA03F30014003F0025000403B70008000303CC00030025",
      INIT_35 => X"03E8000303A603B403E0002103E6001903B803F303DA03BD03C203D703E903EE",
      INIT_36 => X"03FC03B1001203C10385005200430007002903A203C103CD0004039C03F50019",
      INIT_37 => X"0073006803DA008A002A0032005C0014001800250022036100DE03BA03AE03F8",
      INIT_38 => X"03E600A103D903DA03B7039B03E203B403C803E9007103C803ED005D007900D3",
      INIT_39 => X"00580398039E039B001E03E5037000690021001B03AE03C503C9000E03BA03DC",
      INIT_3A => X"03B403CE0012000A0376036C002D0023038803BC03D10042001E03EC003400BD",
      INIT_3B => X"003A03EC03AD03F803F203E103C303E003F1005F0010039103DD00C9003D038A",
      INIT_3C => X"0037005E003603B503BE03CF03DC004003F503B203AA00AE03EF03EF03F503E1",
      INIT_3D => X"001203B10027003400130009001D002D007000A903D10027002300000018003C",
      INIT_3E => X"0020001003B803D703DB03DC03E600020396000C000303B903E303D4001003B6",
      INIT_3F => X"010703C6031403B8037F034C0064032303A303EF03820344037A03C8035B0073",
      INIT_40 => X"03EC039903B0000F038903DF001303E103C803CA03A8036E035D03220027000C",
      INIT_41 => X"000303EC036A007A006D005E0029004C005800150010039D03F5000403C403D8",
      INIT_42 => X"034800C200AC00200018006800490016004403970018000F03DF03B503FB03B5",
      INIT_43 => X"006D001503F900B101160359002D0398001003DD03C203BE03EE03A9034B03D9",
      INIT_44 => X"002D00420103002100890392006B03FB03CC0388002003DF0379039403530082",
      INIT_45 => X"00850002001C0376003903BD03DC03D7000B000E001803F5037203F1003D0019",
      INIT_46 => X"006603A8001003CF03C703A203ED03E300430010038B03A1000E03C103D9000D",
      INIT_47 => X"000003EC03C903D2002F03FD03B903DD03B80363000D03BB03D403CF03C703FA",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 8) => weights_address0(10 downto 4),
      ADDRARDADDR(7 downto 4) => Q(3 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 8) => weights_address1(10 downto 4),
      ADDRBWRADDR(7 downto 4) => \tmp7_reg_1757_reg[7]\(3 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_q0_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_q0_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_q0_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000001111111111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 10) => NLW_q0_reg_DOADO_UNCONNECTED(31 downto 10),
      DOADO(9 downto 0) => D(9 downto 0),
      DOBDO(31 downto 10) => NLW_q0_reg_DOBDO_UNCONNECTED(31 downto 10),
      DOBDO(9 downto 0) => in0(9 downto 0),
      DOPADOP(3 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_q0_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^normalized0_v_ce0\,
      ENBWREN => \^normalized0_v_ce0\,
      INJECTDBITERR => NLW_q0_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_q0_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_q0_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => weights_load_1_reg_17970,
      REGCEB => weights_load_1_reg_17970,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_q0_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\q0_reg_i_10__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \offset_assign_cast_reg_1742_reg[10]\(5),
      O => \q0_reg_i_10__2_n_8\
    );
\q0_reg_i_11__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \offset_assign_cast_reg_1742_reg[10]\(4),
      O => \q0_reg_i_11__2_n_8\
    );
\q0_reg_i_12__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \offset_assign_cast_reg_1742_reg[10]\(3),
      O => \q0_reg_i_12__2_n_8\
    );
\q0_reg_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \offset_assign_cast_reg_1742_reg[10]\(2),
      I1 => Q(6),
      O => \q0_reg_i_13__2_n_8\
    );
\q0_reg_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \offset_assign_cast_reg_1742_reg[10]\(1),
      I1 => Q(5),
      O => \q0_reg_i_14__2_n_8\
    );
\q0_reg_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \offset_assign_cast_reg_1742_reg[10]\(0),
      I1 => Q(4),
      O => \q0_reg_i_15__2_n_8\
    );
\q0_reg_i_16__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \offset_assign_cast_reg_1742_reg[10]\(6),
      O => \q0_reg_i_16__2_n_8\
    );
\q0_reg_i_17__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \offset_assign_cast_reg_1742_reg[10]\(5),
      O => \q0_reg_i_17__2_n_8\
    );
\q0_reg_i_18__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \offset_assign_cast_reg_1742_reg[10]\(4),
      O => \q0_reg_i_18__2_n_8\
    );
\q0_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp7_reg_1757_reg[7]\(7),
      I1 => \offset_assign_cast_reg_1742_reg[10]\(3),
      O => \q0_reg_i_19__0_n_8\
    );
\q0_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter1,
      I1 => \ap_CS_fsm_reg[10]\(0),
      O => \^normalized0_v_ce0\
    );
\q0_reg_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp7_reg_1757_reg[7]\(6),
      I1 => \offset_assign_cast_reg_1742_reg[10]\(2),
      O => \q0_reg_i_20__1_n_8\
    );
\q0_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp7_reg_1757_reg[7]\(5),
      I1 => \offset_assign_cast_reg_1742_reg[10]\(1),
      O => \q0_reg_i_21__0_n_8\
    );
\q0_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp7_reg_1757_reg[7]\(4),
      I1 => \offset_assign_cast_reg_1742_reg[10]\(0),
      O => \q0_reg_i_22__0_n_8\
    );
\q0_reg_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter2,
      I1 => ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748,
      O => weights_load_1_reg_17970
    );
\q0_reg_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg_i_4__2_n_8\,
      CO(3 downto 2) => \NLW_q0_reg_i_3__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \q0_reg_i_3__2_n_10\,
      CO(0) => \q0_reg_i_3__2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_q0_reg_i_3__2_O_UNCONNECTED\(3),
      O(2 downto 0) => weights_address0(10 downto 8),
      S(3) => '0',
      S(2) => \q0_reg_i_9__2_n_8\,
      S(1) => \q0_reg_i_10__2_n_8\,
      S(0) => \q0_reg_i_11__2_n_8\
    );
\q0_reg_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg_i_4__2_n_8\,
      CO(2) => \q0_reg_i_4__2_n_9\,
      CO(1) => \q0_reg_i_4__2_n_10\,
      CO(0) => \q0_reg_i_4__2_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \offset_assign_cast_reg_1742_reg[10]\(2 downto 0),
      O(3 downto 1) => weights_address0(7 downto 5),
      O(0) => \NLW_q0_reg_i_4__2_O_UNCONNECTED\(0),
      S(3) => \q0_reg_i_12__2_n_8\,
      S(2) => \q0_reg_i_13__2_n_8\,
      S(1) => \q0_reg_i_14__2_n_8\,
      S(0) => \q0_reg_i_15__2_n_8\
    );
\q0_reg_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \offset_assign_cast_reg_1742_reg[10]\(0),
      I1 => Q(4),
      O => weights_address0(4)
    );
\q0_reg_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg_i_7__2_n_8\,
      CO(3 downto 2) => \NLW_q0_reg_i_6__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \q0_reg_i_6__2_n_10\,
      CO(0) => \q0_reg_i_6__2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_q0_reg_i_6__2_O_UNCONNECTED\(3),
      O(2 downto 0) => weights_address1(10 downto 8),
      S(3) => '0',
      S(2) => \q0_reg_i_16__2_n_8\,
      S(1) => \q0_reg_i_17__2_n_8\,
      S(0) => \q0_reg_i_18__2_n_8\
    );
\q0_reg_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg_i_7__2_n_8\,
      CO(2) => \q0_reg_i_7__2_n_9\,
      CO(1) => \q0_reg_i_7__2_n_10\,
      CO(0) => \q0_reg_i_7__2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp7_reg_1757_reg[7]\(7 downto 4),
      O(3 downto 1) => weights_address1(7 downto 5),
      O(0) => \NLW_q0_reg_i_7__2_O_UNCONNECTED\(0),
      S(3) => \q0_reg_i_19__0_n_8\,
      S(2) => \q0_reg_i_20__1_n_8\,
      S(1) => \q0_reg_i_21__0_n_8\,
      S(0) => \q0_reg_i_22__0_n_8\
    );
\q0_reg_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp7_reg_1757_reg[7]\(4),
      I1 => \offset_assign_cast_reg_1742_reg[10]\(0),
      O => weights_address1(4)
    );
\q0_reg_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \offset_assign_cast_reg_1742_reg[10]\(6),
      O => \q0_reg_i_9__2_n_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb is
  port (
    \tmp_66_reg_2400_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    lut1_ce0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_102_reg_2400_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    lut01_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_1232_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_pipeline_reg_pp0_iter5_abscond5_reg_2337 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0]\ : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter5_abscond7_reg_2332 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC;
    sum_ce1 : in STD_LOGIC;
    \tmp_103_reg_2348_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_101_reg_2360_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb is
begin
computeHistogram0bkb_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb_rom
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      CO(0) => CO(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0]\ => \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0]\,
      ap_pipeline_reg_pp0_iter5_abscond5_reg_2337 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      ap_pipeline_reg_pp0_iter5_abscond7_reg_2332 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\ => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\,
      \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\ => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\,
      \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0]\ => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0]\,
      \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2]\ => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2]\,
      \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4]\ => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4]\,
      \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\ => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\,
      lut01_ce0 => lut01_ce0,
      lut1_ce0 => lut1_ce0,
      \reg_1232_reg[7]\(7 downto 0) => \reg_1232_reg[7]\(7 downto 0),
      sum_ce1 => sum_ce1,
      \tmp_101_reg_2360_reg[7]\(7 downto 0) => \tmp_101_reg_2360_reg[7]\(7 downto 0),
      \tmp_102_reg_2400_reg[0]\(0) => \tmp_102_reg_2400_reg[0]\(0),
      \tmp_103_reg_2348_reg[7]\(7 downto 0) => \tmp_103_reg_2348_reg[7]\(7 downto 0),
      \tmp_66_reg_2400_reg[0]\(6 downto 0) => \tmp_66_reg_2400_reg[0]\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_70_reg_2418_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_104_reg_2384_reg[0]\ : out STD_LOGIC;
    \abs5_reg_2377_reg[6]\ : out STD_LOGIC;
    \tmp_104_reg_2384_reg[0]_0\ : out STD_LOGIC;
    \tmp_106_reg_2409_reg[0]\ : out STD_LOGIC;
    \tmp_105_reg_2418_reg[0]\ : out STD_LOGIC;
    lut2_ce0 : out STD_LOGIC;
    q0_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    lut1_ce0 : in STD_LOGIC;
    lut12_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_reg_2393_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\ : in STD_LOGIC;
    \tmp_102_reg_2400_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_104_reg_2384_reg[0]_1\ : in STD_LOGIC;
    \tmp_106_reg_2409_reg[0]_0\ : in STD_LOGIC;
    \tmp_105_reg_2418_reg[0]_0\ : in STD_LOGIC;
    \abs5_reg_2377_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_reg_2393_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud is
begin
computeHistogram0cud_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud_rom
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      CO(0) => CO(0),
      Q(7 downto 0) => Q(7 downto 0),
      \abs5_reg_2377_reg[6]\ => \abs5_reg_2377_reg[6]\,
      \abs5_reg_2377_reg[7]\(7 downto 0) => \abs5_reg_2377_reg[7]\(7 downto 0),
      \abs_reg_2393_reg[7]\(7 downto 0) => \abs_reg_2393_reg[7]\(7 downto 0),
      \abs_reg_2393_reg[7]_0\(7 downto 0) => \abs_reg_2393_reg[7]_0\(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(5 downto 0) => \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(5 downto 0),
      \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\ => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\,
      \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0\ => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0\,
      \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\ => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\,
      \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\ => \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\,
      lut12_ce0 => lut12_ce0,
      lut1_ce0 => lut1_ce0,
      lut2_ce0 => lut2_ce0,
      q0_reg_0(7 downto 0) => q0_reg(7 downto 0),
      \tmp_102_reg_2400_reg[0]\ => \tmp_102_reg_2400_reg[0]\,
      \tmp_104_reg_2384_reg[0]\ => \tmp_104_reg_2384_reg[0]\,
      \tmp_104_reg_2384_reg[0]_0\ => \tmp_104_reg_2384_reg[0]_0\,
      \tmp_104_reg_2384_reg[0]_1\ => \tmp_104_reg_2384_reg[0]_1\,
      \tmp_105_reg_2418_reg[0]\ => \tmp_105_reg_2418_reg[0]\,
      \tmp_105_reg_2418_reg[0]_0\ => \tmp_105_reg_2418_reg[0]_0\,
      \tmp_106_reg_2409_reg[0]\ => \tmp_106_reg_2409_reg[0]\,
      \tmp_106_reg_2409_reg[0]_0\ => \tmp_106_reg_2409_reg[0]_0\,
      \tmp_70_reg_2418_reg[0]\(0) => \tmp_70_reg_2418_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_73_reg_2427_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_72_reg_2436_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lut3_ce0 : out STD_LOGIC;
    \tmp_108_reg_2427_reg[0]\ : out STD_LOGIC;
    \tmp_107_reg_2436_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    lut2_ce0 : in STD_LOGIC;
    lut23_ce0 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\ : in STD_LOGIC;
    \tmp_104_reg_2384_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC;
    \tmp_106_reg_2409_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    \tmp_105_reg_2418_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_108_reg_2427 : in STD_LOGIC;
    \tmp_107_reg_2436_reg[0]_0\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe is
begin
computeHistogram0dEe_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe_rom
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\ => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\,
      \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\ => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\,
      \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\ => \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\,
      \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(3 downto 0) => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(3 downto 0),
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(7 downto 0) => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\ => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\,
      \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0\ => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0\,
      \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\ => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\,
      \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0\ => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0\,
      \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0]\ => \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0]\,
      \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\ => \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\,
      lut23_ce0 => lut23_ce0,
      lut2_ce0 => lut2_ce0,
      lut3_ce0 => lut3_ce0,
      q0_reg_0 => q0_reg,
      \tmp_104_reg_2384_reg[0]\ => \tmp_104_reg_2384_reg[0]\,
      \tmp_105_reg_2418_reg[0]\ => \tmp_105_reg_2418_reg[0]\,
      \tmp_106_reg_2409_reg[0]\ => \tmp_106_reg_2409_reg[0]\,
      \tmp_107_reg_2436_reg[0]\ => \tmp_107_reg_2436_reg[0]\,
      \tmp_107_reg_2436_reg[0]_0\ => \tmp_107_reg_2436_reg[0]_0\,
      tmp_108_reg_2427 => tmp_108_reg_2427,
      \tmp_108_reg_2427_reg[0]\ => \tmp_108_reg_2427_reg[0]\,
      \tmp_72_reg_2436_reg[0]\(0) => \tmp_72_reg_2436_reg[0]\(0),
      \tmp_73_reg_2427_reg[0]\(0) => \tmp_73_reg_2427_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg is
  port (
    q0_reg : out STD_LOGIC;
    tmp_75_fu_1766_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_74_fu_1775_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_110_fu_1766_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_109_fu_1775_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    lut3_ce0 : in STD_LOGIC;
    lut34_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg is
begin
computeHistogram0eOg_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg_rom
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\ => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\,
      \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\ => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\,
      \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0]\ => \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0]\,
      \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\ => \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\,
      \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7 downto 0) => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7 downto 0),
      lut34_ce0 => lut34_ce0,
      lut3_ce0 => lut3_ce0,
      q0_reg_0 => q0_reg,
      tmp_109_fu_1775_p2(0) => tmp_109_fu_1775_p2(0),
      tmp_110_fu_1766_p2(0) => tmp_110_fu_1766_p2(0),
      tmp_74_fu_1775_p2(0) => tmp_74_fu_1775_p2(0),
      tmp_75_fu_1766_p2(0) => tmp_75_fu_1766_p2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_read is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    \q0_reg[7]_1\ : out STD_LOGIC;
    p_0_in_1 : out STD_LOGIC;
    p_0_in_2 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    p_0_in_3 : out STD_LOGIC;
    p_0_in_4 : out STD_LOGIC;
    p_0_in_5 : out STD_LOGIC;
    p_0_in_6 : out STD_LOGIC;
    p_0_in_7 : out STD_LOGIC;
    p_0_in_8 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_1033_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm5 : out STD_LOGIC;
    \INPUT_IMAGE_addr_reg_1645_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_reg_863_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_22_in : out STD_LOGIC;
    p_0_in_9 : out STD_LOGIC;
    p_0_in_10 : out STD_LOGIC;
    p_0_in_11 : out STD_LOGIC;
    p_0_in_12 : out STD_LOGIC;
    p_0_in_13 : out STD_LOGIC;
    p_0_in_14 : out STD_LOGIC;
    p_0_in_15 : out STD_LOGIC;
    p_0_in_16 : out STD_LOGIC;
    p_0_in_17 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INPUT_IMAGE_addr_1_reg_1717_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    I_RREADY2 : out STD_LOGIC;
    \indvar_flatten8_reg_897_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_in : out STD_LOGIC;
    p_0_in_18 : out STD_LOGIC;
    p_0_in_19 : out STD_LOGIC;
    p_0_in_20 : out STD_LOGIC;
    p_0_in_21 : out STD_LOGIC;
    p_0_in_22 : out STD_LOGIC;
    p_0_in_23 : out STD_LOGIC;
    p_0_in_24 : out STD_LOGIC;
    \q0_reg[7]_2\ : out STD_LOGIC;
    p_0_in_25 : out STD_LOGIC;
    p_0_in_26 : out STD_LOGIC;
    p_0_in_27 : out STD_LOGIC;
    p_0_in_28 : out STD_LOGIC;
    p_0_in_29 : out STD_LOGIC;
    p_0_in_30 : out STD_LOGIC;
    p_0_in_31 : out STD_LOGIC;
    p_0_in_32 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_IMAGE_RREADY : out STD_LOGIC;
    \q1_reg[0]\ : out STD_LOGIC;
    \q1_reg[0]_0\ : out STD_LOGIC;
    \q1_reg[0]_1\ : out STD_LOGIC;
    \q1_reg[0]_2\ : out STD_LOGIC;
    \q1_reg[0]_3\ : out STD_LOGIC;
    \q1_reg[0]_4\ : out STD_LOGIC;
    \q1_reg[0]_5\ : out STD_LOGIC;
    \q1_reg[0]_6\ : out STD_LOGIC;
    \q1_reg[0]_7\ : out STD_LOGIC;
    \q1_reg[0]_8\ : out STD_LOGIC;
    \q1_reg[0]_9\ : out STD_LOGIC;
    \q1_reg[0]_10\ : out STD_LOGIC;
    \q1_reg[0]_11\ : out STD_LOGIC;
    \q1_reg[0]_12\ : out STD_LOGIC;
    \q1_reg[0]_13\ : out STD_LOGIC;
    \q1_reg[0]_14\ : out STD_LOGIC;
    \q1_reg[0]_15\ : out STD_LOGIC;
    \q1_reg[0]_16\ : out STD_LOGIC;
    \q1_reg[0]_17\ : out STD_LOGIC;
    \q1_reg[0]_18\ : out STD_LOGIC;
    \q1_reg[0]_19\ : out STD_LOGIC;
    \q1_reg[0]_20\ : out STD_LOGIC;
    \q1_reg[0]_21\ : out STD_LOGIC;
    \q1_reg[0]_22\ : out STD_LOGIC;
    \q1_reg[0]_23\ : out STD_LOGIC;
    \q1_reg[0]_24\ : out STD_LOGIC;
    \q1_reg[0]_25\ : out STD_LOGIC;
    \q1_reg[0]_26\ : out STD_LOGIC;
    \q1_reg[0]_27\ : out STD_LOGIC;
    \q1_reg[0]_28\ : out STD_LOGIC;
    \q1_reg[0]_29\ : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC;
    \q1_reg[0]_30\ : out STD_LOGIC;
    \tmp_50_reg_1728_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter23_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter23_reg : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \q0_reg[0]_2\ : out STD_LOGIC;
    \q0_reg[0]_3\ : out STD_LOGIC;
    m_axi_INPUT_IMAGE_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_INPUT_IMAGE_ARLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg : out STD_LOGIC;
    \tmp_45_reg_1651_reg[0]\ : out STD_LOGIC;
    \indvar_flatten_reg_863_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next_reg_1592_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_reg_886_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_reg_886_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_mid2_reg_1597_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \indvar_flatten8_reg_897_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next9_reg_1669_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_reg_920_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_reg_920_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_mid2_reg_1674_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_IMAGE_ARVALID : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter23_reg_0 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter23_reg_0 : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter22 : in STD_LOGIC;
    \tmp_45_reg_1651_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    exitcond_flatten_fu_1081_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter22 : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588 : in STD_LOGIC;
    ap_reg_ioackin_INPUT_IMAGE_ARREADY : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588 : in STD_LOGIC;
    \exitcond_flatten_reg_1588_reg[0]\ : in STD_LOGIC;
    exitcond_flatten1_fu_1257_p2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665 : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665 : in STD_LOGIC;
    ap_enable_reg_pp1_iter15 : in STD_LOGIC;
    \tmp_50_reg_1728_reg[0]_0\ : in STD_LOGIC;
    \exitcond_flatten1_reg_1665_reg[0]\ : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \INPUT_IMAGE_addr_reg_1645_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_INPUT_IMAGE_RVALID : in STD_LOGIC;
    image_buffer0_9_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_13_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_15_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_3_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_5_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_7_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_11_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_14_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_12_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_10_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_8_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_4_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_6_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_2_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_1_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_16_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_9_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_13_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_15_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_3_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_5_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_7_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_11_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_14_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_12_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_10_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_8_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_4_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_6_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_2_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_1_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_16_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_49_reg_1723_reg[7]\ : in STD_LOGIC;
    \tmp_49_reg_1723_reg[3]\ : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665 : in STD_LOGIC;
    image_buffer1_0_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_1640_reg[6]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_1592_reg[1]\ : in STD_LOGIC;
    \indvar_flatten_next9_reg_1669_reg[1]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_INPUT_IMAGE_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_INPUT_IMAGE_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_ARREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_read is
  signal INPUT_IMAGE_ARREADY : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len : STD_LOGIC;
  signal align_len0_carry_n_11 : STD_LOGIC;
  signal align_len0_carry_n_14 : STD_LOGIC;
  signal align_len0_carry_n_15 : STD_LOGIC;
  signal \align_len_reg_n_8_[0]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[5]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \beat_len_buf[1]_i_2_n_8\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_8\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_4_n_8\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_5_n_8\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_2_n_8\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_3_n_8\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_4_n_8\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_5_n_8\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_2_n_8\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_3_n_8\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_4_n_8\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_5_n_8\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_11\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_12\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_13\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_10\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_11\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_12\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_13\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_14\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_15\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_13\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_14\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_15\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal burst_pack : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_9_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[0]_i_1_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_1_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_3_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_6_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_3_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_6_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_3_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_6_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_3_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_6_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_3_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_6_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_6_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_7_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_6_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_8\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_10\ : STD_LOGIC;
  signal \end_addr_carry__0_n_11\ : STD_LOGIC;
  signal \end_addr_carry__0_n_12\ : STD_LOGIC;
  signal \end_addr_carry__0_n_13\ : STD_LOGIC;
  signal \end_addr_carry__0_n_14\ : STD_LOGIC;
  signal \end_addr_carry__0_n_15\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_10\ : STD_LOGIC;
  signal \end_addr_carry__1_n_11\ : STD_LOGIC;
  signal \end_addr_carry__1_n_12\ : STD_LOGIC;
  signal \end_addr_carry__1_n_13\ : STD_LOGIC;
  signal \end_addr_carry__1_n_14\ : STD_LOGIC;
  signal \end_addr_carry__1_n_15\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_10\ : STD_LOGIC;
  signal \end_addr_carry__2_n_11\ : STD_LOGIC;
  signal \end_addr_carry__2_n_12\ : STD_LOGIC;
  signal \end_addr_carry__2_n_13\ : STD_LOGIC;
  signal \end_addr_carry__2_n_14\ : STD_LOGIC;
  signal \end_addr_carry__2_n_15\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_10\ : STD_LOGIC;
  signal \end_addr_carry__3_n_11\ : STD_LOGIC;
  signal \end_addr_carry__3_n_12\ : STD_LOGIC;
  signal \end_addr_carry__3_n_13\ : STD_LOGIC;
  signal \end_addr_carry__3_n_14\ : STD_LOGIC;
  signal \end_addr_carry__3_n_15\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_10\ : STD_LOGIC;
  signal \end_addr_carry__4_n_11\ : STD_LOGIC;
  signal \end_addr_carry__4_n_12\ : STD_LOGIC;
  signal \end_addr_carry__4_n_13\ : STD_LOGIC;
  signal \end_addr_carry__4_n_14\ : STD_LOGIC;
  signal \end_addr_carry__4_n_15\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_10\ : STD_LOGIC;
  signal \end_addr_carry__5_n_11\ : STD_LOGIC;
  signal \end_addr_carry__5_n_12\ : STD_LOGIC;
  signal \end_addr_carry__5_n_13\ : STD_LOGIC;
  signal \end_addr_carry__5_n_14\ : STD_LOGIC;
  signal \end_addr_carry__5_n_15\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_n_10\ : STD_LOGIC;
  signal \end_addr_carry__6_n_11\ : STD_LOGIC;
  signal \end_addr_carry__6_n_12\ : STD_LOGIC;
  signal \end_addr_carry__6_n_13\ : STD_LOGIC;
  signal \end_addr_carry__6_n_14\ : STD_LOGIC;
  signal \end_addr_carry__6_n_15\ : STD_LOGIC;
  signal \end_addr_carry__6_n_9\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_8 : STD_LOGIC;
  signal end_addr_carry_i_2_n_8 : STD_LOGIC;
  signal end_addr_carry_i_3_n_8 : STD_LOGIC;
  signal end_addr_carry_i_4_n_8 : STD_LOGIC;
  signal end_addr_carry_n_10 : STD_LOGIC;
  signal end_addr_carry_n_11 : STD_LOGIC;
  signal end_addr_carry_n_12 : STD_LOGIC;
  signal end_addr_carry_n_13 : STD_LOGIC;
  signal end_addr_carry_n_14 : STD_LOGIC;
  signal end_addr_carry_n_15 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 37 downto 33 );
  signal fifo_rreq_n_120 : STD_LOGIC;
  signal fifo_rreq_n_123 : STD_LOGIC;
  signal fifo_rreq_n_124 : STD_LOGIC;
  signal fifo_rreq_n_125 : STD_LOGIC;
  signal fifo_rreq_n_126 : STD_LOGIC;
  signal fifo_rreq_n_127 : STD_LOGIC;
  signal fifo_rreq_n_128 : STD_LOGIC;
  signal fifo_rreq_n_129 : STD_LOGIC;
  signal fifo_rreq_n_130 : STD_LOGIC;
  signal fifo_rreq_n_131 : STD_LOGIC;
  signal fifo_rreq_n_132 : STD_LOGIC;
  signal fifo_rreq_n_133 : STD_LOGIC;
  signal fifo_rreq_n_134 : STD_LOGIC;
  signal fifo_rreq_n_135 : STD_LOGIC;
  signal fifo_rreq_n_136 : STD_LOGIC;
  signal fifo_rreq_n_137 : STD_LOGIC;
  signal fifo_rreq_n_138 : STD_LOGIC;
  signal fifo_rreq_n_139 : STD_LOGIC;
  signal fifo_rreq_n_140 : STD_LOGIC;
  signal fifo_rreq_n_141 : STD_LOGIC;
  signal fifo_rreq_n_142 : STD_LOGIC;
  signal fifo_rreq_n_143 : STD_LOGIC;
  signal fifo_rreq_n_144 : STD_LOGIC;
  signal fifo_rreq_n_145 : STD_LOGIC;
  signal fifo_rreq_n_146 : STD_LOGIC;
  signal fifo_rreq_n_147 : STD_LOGIC;
  signal fifo_rreq_n_148 : STD_LOGIC;
  signal fifo_rreq_n_149 : STD_LOGIC;
  signal fifo_rreq_n_150 : STD_LOGIC;
  signal fifo_rreq_n_151 : STD_LOGIC;
  signal fifo_rreq_n_152 : STD_LOGIC;
  signal fifo_rreq_n_153 : STD_LOGIC;
  signal fifo_rreq_n_154 : STD_LOGIC;
  signal fifo_rreq_n_155 : STD_LOGIC;
  signal fifo_rreq_n_156 : STD_LOGIC;
  signal fifo_rreq_n_157 : STD_LOGIC;
  signal fifo_rreq_n_158 : STD_LOGIC;
  signal fifo_rreq_n_159 : STD_LOGIC;
  signal fifo_rreq_n_160 : STD_LOGIC;
  signal fifo_rreq_n_161 : STD_LOGIC;
  signal fifo_rreq_n_162 : STD_LOGIC;
  signal fifo_rreq_n_163 : STD_LOGIC;
  signal fifo_rreq_n_164 : STD_LOGIC;
  signal fifo_rreq_n_165 : STD_LOGIC;
  signal fifo_rreq_n_166 : STD_LOGIC;
  signal fifo_rreq_n_167 : STD_LOGIC;
  signal fifo_rreq_n_168 : STD_LOGIC;
  signal fifo_rreq_n_169 : STD_LOGIC;
  signal fifo_rreq_n_170 : STD_LOGIC;
  signal fifo_rreq_n_171 : STD_LOGIC;
  signal fifo_rreq_n_172 : STD_LOGIC;
  signal fifo_rreq_n_173 : STD_LOGIC;
  signal fifo_rreq_n_174 : STD_LOGIC;
  signal fifo_rreq_n_175 : STD_LOGIC;
  signal fifo_rreq_n_176 : STD_LOGIC;
  signal fifo_rreq_n_177 : STD_LOGIC;
  signal fifo_rreq_n_178 : STD_LOGIC;
  signal fifo_rreq_n_179 : STD_LOGIC;
  signal fifo_rreq_n_180 : STD_LOGIC;
  signal fifo_rreq_n_181 : STD_LOGIC;
  signal fifo_rreq_n_182 : STD_LOGIC;
  signal fifo_rreq_n_183 : STD_LOGIC;
  signal fifo_rreq_n_184 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_8 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_n_10\ : STD_LOGIC;
  signal \first_sect_carry__0_n_11\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_8 : STD_LOGIC;
  signal first_sect_carry_i_2_n_8 : STD_LOGIC;
  signal first_sect_carry_i_3_n_8 : STD_LOGIC;
  signal first_sect_carry_i_4_n_8 : STD_LOGIC;
  signal first_sect_carry_n_10 : STD_LOGIC;
  signal first_sect_carry_n_11 : STD_LOGIC;
  signal first_sect_carry_n_8 : STD_LOGIC;
  signal first_sect_carry_n_9 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_10\ : STD_LOGIC;
  signal \last_sect_carry__0_n_11\ : STD_LOGIC;
  signal last_sect_carry_n_10 : STD_LOGIC;
  signal last_sect_carry_n_11 : STD_LOGIC;
  signal last_sect_carry_n_8 : STD_LOGIC;
  signal last_sect_carry_n_9 : STD_LOGIC;
  signal last_split : STD_LOGIC;
  signal \^m_axi_input_image_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_input_image_arlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_input_image_arvalid\ : STD_LOGIC;
  signal next_loop : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in_33 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal push : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal \^reg_1033_reg[0]\ : STD_LOGIC;
  signal rreq_handling_reg_n_8 : STD_LOGIC;
  signal rs_rdata_n_12 : STD_LOGIC;
  signal rs_rdata_n_13 : STD_LOGIC;
  signal rs_rdata_n_14 : STD_LOGIC;
  signal rs_rdata_n_15 : STD_LOGIC;
  signal rs_rdata_n_16 : STD_LOGIC;
  signal rs_rdata_n_17 : STD_LOGIC;
  signal rs_rdata_n_18 : STD_LOGIC;
  signal rs_rdata_n_19 : STD_LOGIC;
  signal rs_rdata_n_20 : STD_LOGIC;
  signal rs_rdata_n_21 : STD_LOGIC;
  signal rs_rdata_n_22 : STD_LOGIC;
  signal rs_rdata_n_23 : STD_LOGIC;
  signal rs_rdata_n_24 : STD_LOGIC;
  signal rs_rdata_n_25 : STD_LOGIC;
  signal rs_rdata_n_26 : STD_LOGIC;
  signal rs_rdata_n_27 : STD_LOGIC;
  signal rs_rdata_n_28 : STD_LOGIC;
  signal rs_rdata_n_29 : STD_LOGIC;
  signal rs_rdata_n_30 : STD_LOGIC;
  signal rs_rdata_n_31 : STD_LOGIC;
  signal rs_rdata_n_32 : STD_LOGIC;
  signal rs_rdata_n_33 : STD_LOGIC;
  signal rs_rdata_n_34 : STD_LOGIC;
  signal rs_rdata_n_35 : STD_LOGIC;
  signal rs_rdata_n_36 : STD_LOGIC;
  signal rs_rdata_n_37 : STD_LOGIC;
  signal rs_rdata_n_38 : STD_LOGIC;
  signal rs_rdata_n_39 : STD_LOGIC;
  signal rs_rdata_n_40 : STD_LOGIC;
  signal rs_rdata_n_41 : STD_LOGIC;
  signal rs_rdata_n_42 : STD_LOGIC;
  signal rs_rdata_n_43 : STD_LOGIC;
  signal rs_rdata_n_44 : STD_LOGIC;
  signal rs_rdata_n_46 : STD_LOGIC;
  signal rs_rdata_n_9 : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sect_addr_buf[0]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[1]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[2]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_2_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal sect_cnt_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_end_buf[0]_i_1_n_8\ : STD_LOGIC;
  signal \sect_end_buf[1]_i_1_n_8\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[9]\ : STD_LOGIC;
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair238";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair226";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair258";
begin
  SR(0) <= \^sr\(0);
  m_axi_INPUT_IMAGE_ARADDR(29 downto 0) <= \^m_axi_input_image_araddr\(29 downto 0);
  \m_axi_INPUT_IMAGE_ARLEN[3]\(3 downto 0) <= \^m_axi_input_image_arlen[3]\(3 downto 0);
  m_axi_INPUT_IMAGE_ARVALID <= \^m_axi_input_image_arvalid\;
  \reg_1033_reg[0]\ <= \^reg_1033_reg[0]\;
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_align_len0_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => align_len0_carry_n_11,
      CYINIT => fifo_rreq_data(33),
      DI(3 downto 1) => B"000",
      DI(0) => fifo_rreq_data(37),
      O(3 downto 2) => NLW_align_len0_carry_O_UNCONNECTED(3 downto 2),
      O(1) => align_len0_carry_n_14,
      O(0) => align_len0_carry_n_15,
      S(3 downto 1) => B"001",
      S(0) => fifo_rreq_n_120
    );
\align_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => '1',
      Q => \align_len_reg_n_8_[0]\,
      R => \^sr\(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0_carry_n_14,
      Q => \align_len_reg_n_8_[31]\,
      R => \^sr\(0)
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_155,
      Q => \align_len_reg_n_8_[4]\,
      R => \^sr\(0)
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0_carry_n_15,
      Q => \align_len_reg_n_8_[5]\,
      R => \^sr\(0)
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_8_[4]\,
      O => \beat_len_buf[1]_i_2_n_8\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_8_[4]\,
      O => \beat_len_buf[1]_i_3_n_8\
    );
\beat_len_buf[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_8_[4]\,
      I1 => \start_addr_reg_n_8_[1]\,
      O => \beat_len_buf[1]_i_4_n_8\
    );
\beat_len_buf[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_8_[0]\,
      I1 => \start_addr_reg_n_8_[0]\,
      O => \beat_len_buf[1]_i_5_n_8\
    );
\beat_len_buf[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_8_[31]\,
      O => \beat_len_buf[5]_i_2_n_8\
    );
\beat_len_buf[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_8_[31]\,
      O => \beat_len_buf[5]_i_3_n_8\
    );
\beat_len_buf[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_8_[5]\,
      O => \beat_len_buf[5]_i_4_n_8\
    );
\beat_len_buf[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_8_[4]\,
      O => \beat_len_buf[5]_i_5_n_8\
    );
\beat_len_buf[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_8_[31]\,
      O => \beat_len_buf[9]_i_2_n_8\
    );
\beat_len_buf[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_8_[31]\,
      O => \beat_len_buf[9]_i_3_n_8\
    );
\beat_len_buf[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_8_[31]\,
      O => \beat_len_buf[9]_i_4_n_8\
    );
\beat_len_buf[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_8_[31]\,
      O => \beat_len_buf[9]_i_5_n_8\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \beat_len_buf_reg[1]_i_1_n_13\,
      Q => \beat_len_buf_reg_n_8_[0]\,
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \beat_len_buf_reg[1]_i_1_n_12\,
      Q => \beat_len_buf_reg_n_8_[1]\,
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1_n_8\,
      CO(2) => \beat_len_buf_reg[1]_i_1_n_9\,
      CO(1) => \beat_len_buf_reg[1]_i_1_n_10\,
      CO(0) => \beat_len_buf_reg[1]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_8_[4]\,
      DI(0) => \align_len_reg_n_8_[0]\,
      O(3) => \beat_len_buf_reg[1]_i_1_n_12\,
      O(2) => \beat_len_buf_reg[1]_i_1_n_13\,
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \beat_len_buf[1]_i_2_n_8\,
      S(2) => \beat_len_buf[1]_i_3_n_8\,
      S(1) => \beat_len_buf[1]_i_4_n_8\,
      S(0) => \beat_len_buf[1]_i_5_n_8\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \beat_len_buf_reg[5]_i_1_n_15\,
      Q => \beat_len_buf_reg_n_8_[2]\,
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \beat_len_buf_reg[5]_i_1_n_14\,
      Q => \beat_len_buf_reg_n_8_[3]\,
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \beat_len_buf_reg[5]_i_1_n_13\,
      Q => \beat_len_buf_reg_n_8_[4]\,
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \beat_len_buf_reg[5]_i_1_n_12\,
      Q => \beat_len_buf_reg_n_8_[5]\,
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1_n_8\,
      CO(3) => \beat_len_buf_reg[5]_i_1_n_8\,
      CO(2) => \beat_len_buf_reg[5]_i_1_n_9\,
      CO(1) => \beat_len_buf_reg[5]_i_1_n_10\,
      CO(0) => \beat_len_buf_reg[5]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \beat_len_buf_reg[5]_i_1_n_12\,
      O(2) => \beat_len_buf_reg[5]_i_1_n_13\,
      O(1) => \beat_len_buf_reg[5]_i_1_n_14\,
      O(0) => \beat_len_buf_reg[5]_i_1_n_15\,
      S(3) => \beat_len_buf[5]_i_2_n_8\,
      S(2) => \beat_len_buf[5]_i_3_n_8\,
      S(1) => \beat_len_buf[5]_i_4_n_8\,
      S(0) => \beat_len_buf[5]_i_5_n_8\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \beat_len_buf_reg[9]_i_1_n_15\,
      Q => \beat_len_buf_reg_n_8_[6]\,
      R => \^sr\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \beat_len_buf_reg[9]_i_1_n_14\,
      Q => \beat_len_buf_reg_n_8_[7]\,
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \beat_len_buf_reg[9]_i_1_n_13\,
      Q => \beat_len_buf_reg_n_8_[8]\,
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \beat_len_buf_reg[9]_i_1_n_12\,
      Q => \beat_len_buf_reg_n_8_[9]\,
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1_n_8\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1_n_9\,
      CO(1) => \beat_len_buf_reg[9]_i_1_n_10\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \beat_len_buf_reg[9]_i_1_n_12\,
      O(2) => \beat_len_buf_reg[9]_i_1_n_13\,
      O(1) => \beat_len_buf_reg[9]_i_1_n_14\,
      O(0) => \beat_len_buf_reg[9]_i_1_n_15\,
      S(3) => \beat_len_buf[9]_i_2_n_8\,
      S(2) => \beat_len_buf[9]_i_3_n_8\,
      S(1) => \beat_len_buf[9]_i_4_n_8\,
      S(0) => \beat_len_buf[9]_i_5_n_8\
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_buffer__parameterized0\
     port map (
      D(31) => buff_rdata_n_11,
      D(30) => buff_rdata_n_12,
      D(29) => buff_rdata_n_13,
      D(28) => buff_rdata_n_14,
      D(27) => buff_rdata_n_15,
      D(26) => buff_rdata_n_16,
      D(25) => buff_rdata_n_17,
      D(24) => buff_rdata_n_18,
      D(23) => buff_rdata_n_19,
      D(22) => buff_rdata_n_20,
      D(21) => buff_rdata_n_21,
      D(20) => buff_rdata_n_22,
      D(19) => buff_rdata_n_23,
      D(18) => buff_rdata_n_24,
      D(17) => buff_rdata_n_25,
      D(16) => buff_rdata_n_26,
      D(15) => buff_rdata_n_27,
      D(14) => buff_rdata_n_28,
      D(13) => buff_rdata_n_29,
      D(12) => buff_rdata_n_30,
      D(11) => buff_rdata_n_31,
      D(10) => buff_rdata_n_32,
      D(9) => buff_rdata_n_33,
      D(8) => buff_rdata_n_34,
      D(7) => buff_rdata_n_35,
      D(6) => buff_rdata_n_36,
      D(5) => buff_rdata_n_37,
      D(4) => buff_rdata_n_38,
      D(3) => buff_rdata_n_39,
      D(2) => buff_rdata_n_40,
      D(1) => buff_rdata_n_41,
      D(0) => buff_rdata_n_42,
      E(0) => buff_rdata_n_44,
      Q(23) => \bus_wide_gen.data_buf_reg_n_8_[31]\,
      Q(22) => \bus_wide_gen.data_buf_reg_n_8_[30]\,
      Q(21) => \bus_wide_gen.data_buf_reg_n_8_[29]\,
      Q(20) => \bus_wide_gen.data_buf_reg_n_8_[28]\,
      Q(19) => \bus_wide_gen.data_buf_reg_n_8_[27]\,
      Q(18) => \bus_wide_gen.data_buf_reg_n_8_[26]\,
      Q(17) => \bus_wide_gen.data_buf_reg_n_8_[25]\,
      Q(16) => \bus_wide_gen.data_buf_reg_n_8_[24]\,
      Q(15) => \bus_wide_gen.data_buf_reg_n_8_[23]\,
      Q(14) => \bus_wide_gen.data_buf_reg_n_8_[22]\,
      Q(13) => \bus_wide_gen.data_buf_reg_n_8_[21]\,
      Q(12) => \bus_wide_gen.data_buf_reg_n_8_[20]\,
      Q(11) => \bus_wide_gen.data_buf_reg_n_8_[19]\,
      Q(10) => \bus_wide_gen.data_buf_reg_n_8_[18]\,
      Q(9) => \bus_wide_gen.data_buf_reg_n_8_[17]\,
      Q(8) => \bus_wide_gen.data_buf_reg_n_8_[16]\,
      Q(7) => \bus_wide_gen.data_buf_reg_n_8_[15]\,
      Q(6) => \bus_wide_gen.data_buf_reg_n_8_[14]\,
      Q(5) => \bus_wide_gen.data_buf_reg_n_8_[13]\,
      Q(4) => \bus_wide_gen.data_buf_reg_n_8_[12]\,
      Q(3) => \bus_wide_gen.data_buf_reg_n_8_[11]\,
      Q(2) => \bus_wide_gen.data_buf_reg_n_8_[10]\,
      Q(1) => \bus_wide_gen.data_buf_reg_n_8_[9]\,
      Q(0) => \bus_wide_gen.data_buf_reg_n_8_[8]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      burst_valid => burst_valid,
      \bus_wide_gen.data_buf_reg[31]\ => buff_rdata_n_43,
      \bus_wide_gen.data_buf_reg[31]_0\ => buff_rdata_n_45,
      \bus_wide_gen.len_cnt_reg[0]\ => buff_rdata_n_46,
      \bus_wide_gen.len_cnt_reg[0]_0\ => buff_rdata_n_47,
      \bus_wide_gen.len_cnt_reg[0]_1\ => buff_rdata_n_48,
      \bus_wide_gen.len_cnt_reg[0]_2\ => buff_rdata_n_49,
      \bus_wide_gen.len_cnt_reg[4]\ => \bus_wide_gen.data_buf[31]_i_9_n_8\,
      \bus_wide_gen.len_cnt_reg[7]\(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      \bus_wide_gen.rdata_valid_t_reg\ => buff_rdata_n_50,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_8\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_34\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_8_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg_n_8_[1]\,
      \dout_buf_reg[0]_0\ => \^sr\(0),
      full_n_reg_0(0) => data_pack(34),
      last_split => last_split,
      m_axi_INPUT_IMAGE_RLAST(32 downto 0) => m_axi_INPUT_IMAGE_RLAST(32 downto 0),
      m_axi_INPUT_IMAGE_RREADY => m_axi_INPUT_IMAGE_RREADY,
      m_axi_INPUT_IMAGE_RRESP(1 downto 0) => m_axi_INPUT_IMAGE_RRESP(1 downto 0),
      m_axi_INPUT_IMAGE_RVALID => m_axi_INPUT_IMAGE_RVALID,
      \q_reg[11]\(1 downto 0) => burst_pack(11 downto 10),
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg => rs_rdata_n_44
    );
\bus_wide_gen.data_buf[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => buff_rdata_n_47,
      I1 => \bus_wide_gen.len_cnt_reg__0\(4),
      I2 => \bus_wide_gen.len_cnt_reg__0\(5),
      I3 => \bus_wide_gen.len_cnt_reg__0\(6),
      I4 => \bus_wide_gen.len_cnt_reg__0\(7),
      O => \bus_wide_gen.data_buf[31]_i_9_n_8\
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_42,
      Q => s_data(0),
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_32,
      Q => \bus_wide_gen.data_buf_reg_n_8_[10]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_31,
      Q => \bus_wide_gen.data_buf_reg_n_8_[11]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_30,
      Q => \bus_wide_gen.data_buf_reg_n_8_[12]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_29,
      Q => \bus_wide_gen.data_buf_reg_n_8_[13]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_28,
      Q => \bus_wide_gen.data_buf_reg_n_8_[14]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_27,
      Q => \bus_wide_gen.data_buf_reg_n_8_[15]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_8_[16]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_8_[17]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_8_[18]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_8_[19]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_41,
      Q => s_data(1),
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_8_[20]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_8_[21]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_8_[22]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_8_[23]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.data_buf_reg_n_8_[24]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_17,
      Q => \bus_wide_gen.data_buf_reg_n_8_[25]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_16,
      Q => \bus_wide_gen.data_buf_reg_n_8_[26]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_15,
      Q => \bus_wide_gen.data_buf_reg_n_8_[27]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_14,
      Q => \bus_wide_gen.data_buf_reg_n_8_[28]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_13,
      Q => \bus_wide_gen.data_buf_reg_n_8_[29]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_40,
      Q => s_data(2),
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_12,
      Q => \bus_wide_gen.data_buf_reg_n_8_[30]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_11,
      Q => \bus_wide_gen.data_buf_reg_n_8_[31]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_39,
      Q => s_data(3),
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_38,
      Q => s_data(4),
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_37,
      Q => s_data(5),
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_36,
      Q => s_data(6),
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_35,
      Q => s_data(7),
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_34,
      Q => \bus_wide_gen.data_buf_reg_n_8_[8]\,
      R => \^sr\(0)
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_44,
      D => buff_rdata_n_33,
      Q => \bus_wide_gen.data_buf_reg_n_8_[9]\,
      R => \^sr\(0)
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo
     port map (
      CO(0) => first_sect,
      E(0) => p_15_in,
      O(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_15\,
      Q(1 downto 0) => burst_pack(11 downto 10),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \beat_len_buf_reg[9]\(9) => \beat_len_buf_reg_n_8_[9]\,
      \beat_len_buf_reg[9]\(8) => \beat_len_buf_reg_n_8_[8]\,
      \beat_len_buf_reg[9]\(7) => \beat_len_buf_reg_n_8_[7]\,
      \beat_len_buf_reg[9]\(6) => \beat_len_buf_reg_n_8_[6]\,
      \beat_len_buf_reg[9]\(5) => \beat_len_buf_reg_n_8_[5]\,
      \beat_len_buf_reg[9]\(4) => \beat_len_buf_reg_n_8_[4]\,
      \beat_len_buf_reg[9]\(3) => \beat_len_buf_reg_n_8_[3]\,
      \beat_len_buf_reg[9]\(2) => \beat_len_buf_reg_n_8_[2]\,
      \beat_len_buf_reg[9]\(1) => \beat_len_buf_reg_n_8_[1]\,
      \beat_len_buf_reg[9]\(0) => \beat_len_buf_reg_n_8_[0]\,
      burst_valid => burst_valid,
      \bus_wide_gen.len_cnt_reg[1]\ => buff_rdata_n_47,
      \bus_wide_gen.len_cnt_reg[2]\ => buff_rdata_n_45,
      \bus_wide_gen.len_cnt_reg[3]\(3 downto 0) => \bus_wide_gen.len_cnt_reg__0\(3 downto 0),
      \bus_wide_gen.len_cnt_reg[5]\ => buff_rdata_n_48,
      \bus_wide_gen.len_cnt_reg[7]\(0) => \bus_wide_gen.fifo_burst_n_9\,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.fifo_burst_n_34\,
      \bus_wide_gen.rdata_valid_t_reg_0\ => rs_rdata_n_46,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_8_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg_n_8_[1]\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => buff_rdata_n_49,
      \bus_wide_gen.split_cnt_buf_reg[1]_1\ => buff_rdata_n_46,
      \could_multi_bursts.araddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_16\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => \bus_wide_gen.fifo_burst_n_13\,
      \could_multi_bursts.loop_cnt_reg[5]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_33\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_8\,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_8_[11]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_8_[10]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_8_[9]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_8_[8]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_8_[7]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_8_[6]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_8_[5]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_8_[4]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_8_[3]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_8_[2]\,
      \end_addr_buf_reg[31]\(0) => last_sect,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_8,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg => \bus_wide_gen.fifo_burst_n_36\,
      last_split => last_split,
      m_axi_INPUT_IMAGE_ARREADY => m_axi_INPUT_IMAGE_ARREADY,
      m_axi_INPUT_IMAGE_ARVALID => \^m_axi_input_image_arvalid\,
      next_loop => next_loop,
      \pout_reg[2]_0\ => \bus_wide_gen.fifo_burst_n_35\,
      rreq_handling_reg => \bus_wide_gen.fifo_burst_n_14\,
      rreq_handling_reg_0 => \bus_wide_gen.fifo_burst_n_40\,
      rreq_handling_reg_1 => rreq_handling_reg_n_8,
      \sect_addr_buf_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_15\,
      \sect_addr_buf_reg[1]\(1) => \sect_addr_buf_reg_n_8_[1]\,
      \sect_addr_buf_reg[1]\(0) => \sect_addr_buf_reg_n_8_[0]\,
      \sect_cnt_reg[0]\ => \bus_wide_gen.fifo_burst_n_39\,
      \sect_end_buf_reg[0]\ => \sect_end_buf_reg_n_8_[0]\,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_8_[1]\,
      \sect_len_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_19\,
      \sect_len_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_20\,
      \sect_len_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_21\,
      \sect_len_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_17\,
      \sect_len_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_22\,
      \sect_len_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_23\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_24\,
      \sect_len_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_25\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_26\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_27\,
      \sect_len_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_28\,
      \sect_len_buf_reg[9]_0\(9) => \sect_len_buf_reg_n_8_[9]\,
      \sect_len_buf_reg[9]_0\(8) => \sect_len_buf_reg_n_8_[8]\,
      \sect_len_buf_reg[9]_0\(7) => \sect_len_buf_reg_n_8_[7]\,
      \sect_len_buf_reg[9]_0\(6) => \sect_len_buf_reg_n_8_[6]\,
      \sect_len_buf_reg[9]_0\(5) => \sect_len_buf_reg_n_8_[5]\,
      \sect_len_buf_reg[9]_0\(4) => \sect_len_buf_reg_n_8_[4]\,
      \sect_len_buf_reg[9]_0\(3) => \sect_len_buf_reg_n_8_[3]\,
      \sect_len_buf_reg[9]_0\(2) => \sect_len_buf_reg_n_8_[2]\,
      \sect_len_buf_reg[9]_0\(1) => \sect_len_buf_reg_n_8_[1]\,
      \sect_len_buf_reg[9]_0\(0) => \sect_len_buf_reg_n_8_[0]\,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_8_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_8_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_8_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_8_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_8_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_8_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_8_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_8_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_8_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_8_[2]\
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(4),
      I1 => \bus_wide_gen.len_cnt_reg__0\(2),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_4_n_8\,
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_4_n_8\,
      I2 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_4_n_8\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_50,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_8\,
      R => \^sr\(0)
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg_n_8_[0]\,
      I1 => buff_rdata_n_44,
      I2 => buff_rdata_n_49,
      I3 => ap_rst_n,
      I4 => last_split,
      O => \bus_wide_gen.split_cnt_buf[0]_i_1_n_8\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E22E0000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg_n_8_[1]\,
      I1 => buff_rdata_n_44,
      I2 => buff_rdata_n_49,
      I3 => buff_rdata_n_46,
      I4 => ap_rst_n,
      I5 => last_split,
      O => \bus_wide_gen.split_cnt_buf[1]_i_1_n_8\
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.split_cnt_buf[0]_i_1_n_8\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_8_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.split_cnt_buf[1]_i_1_n_8\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_8_[1]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_9,
      Q => \^m_axi_input_image_arvalid\,
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_14\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_13\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_12\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(10),
      O => \could_multi_bursts.araddr_buf[12]_i_3_n_8\
    );
\could_multi_bursts.araddr_buf[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(9),
      O => \could_multi_bursts.araddr_buf[12]_i_4_n_8\
    );
\could_multi_bursts.araddr_buf[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(8),
      O => \could_multi_bursts.araddr_buf[12]_i_5_n_8\
    );
\could_multi_bursts.araddr_buf[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(7),
      O => \could_multi_bursts.araddr_buf[12]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_15\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_14\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_13\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_12\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(14),
      O => \could_multi_bursts.araddr_buf[16]_i_3_n_8\
    );
\could_multi_bursts.araddr_buf[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(13),
      O => \could_multi_bursts.araddr_buf[16]_i_4_n_8\
    );
\could_multi_bursts.araddr_buf[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(12),
      O => \could_multi_bursts.araddr_buf[16]_i_5_n_8\
    );
\could_multi_bursts.araddr_buf[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(11),
      O => \could_multi_bursts.araddr_buf[16]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_15\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_14\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_13\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_12\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(18),
      O => \could_multi_bursts.araddr_buf[20]_i_3_n_8\
    );
\could_multi_bursts.araddr_buf[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(17),
      O => \could_multi_bursts.araddr_buf[20]_i_4_n_8\
    );
\could_multi_bursts.araddr_buf[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(16),
      O => \could_multi_bursts.araddr_buf[20]_i_5_n_8\
    );
\could_multi_bursts.araddr_buf[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(15),
      O => \could_multi_bursts.araddr_buf[20]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_15\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_14\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_13\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_12\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(22),
      O => \could_multi_bursts.araddr_buf[24]_i_3_n_8\
    );
\could_multi_bursts.araddr_buf[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(21),
      O => \could_multi_bursts.araddr_buf[24]_i_4_n_8\
    );
\could_multi_bursts.araddr_buf[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(20),
      O => \could_multi_bursts.araddr_buf[24]_i_5_n_8\
    );
\could_multi_bursts.araddr_buf[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(19),
      O => \could_multi_bursts.araddr_buf[24]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_15\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_14\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_13\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_12\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(26),
      O => \could_multi_bursts.araddr_buf[28]_i_3_n_8\
    );
\could_multi_bursts.araddr_buf[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(25),
      O => \could_multi_bursts.araddr_buf[28]_i_4_n_8\
    );
\could_multi_bursts.araddr_buf[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(24),
      O => \could_multi_bursts.araddr_buf[28]_i_5_n_8\
    );
\could_multi_bursts.araddr_buf[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(23),
      O => \could_multi_bursts.araddr_buf[28]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_14\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(29),
      O => \could_multi_bursts.araddr_buf[31]_i_5_n_8\
    );
\could_multi_bursts.araddr_buf[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(28),
      O => \could_multi_bursts.araddr_buf[31]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(27),
      O => \could_multi_bursts.araddr_buf[31]_i_7_n_8\
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_13\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_12\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(2),
      I1 => \^m_axi_input_image_arlen[3]\(0),
      I2 => \^m_axi_input_image_arlen[3]\(1),
      I3 => \^m_axi_input_image_arlen[3]\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_8\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(1),
      I1 => \^m_axi_input_image_arlen[3]\(1),
      I2 => \^m_axi_input_image_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_8\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(0),
      I1 => \^m_axi_input_image_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_8\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_15\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_14\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_13\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_12\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(6),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_8\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(5),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_8\
    );
\could_multi_bursts.araddr_buf[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(4),
      I1 => \^m_axi_input_image_arlen[3]\(2),
      I2 => \^m_axi_input_image_arlen[3]\(1),
      I3 => \^m_axi_input_image_arlen[3]\(0),
      I4 => \^m_axi_input_image_arlen[3]\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_5_n_8\
    );
\could_multi_bursts.araddr_buf[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_input_image_araddr\(3),
      I1 => \^m_axi_input_image_arlen[3]\(2),
      I2 => \^m_axi_input_image_arlen[3]\(1),
      I3 => \^m_axi_input_image_arlen[3]\(0),
      I4 => \^m_axi_input_image_arlen[3]\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_16\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_15\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(10),
      Q => \^m_axi_input_image_araddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(11),
      Q => \^m_axi_input_image_araddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(12),
      Q => \^m_axi_input_image_araddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_input_image_araddr\(8 downto 7),
      O(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_15\,
      S(3) => \could_multi_bursts.araddr_buf[12]_i_3_n_8\,
      S(2) => \could_multi_bursts.araddr_buf[12]_i_4_n_8\,
      S(1) => \could_multi_bursts.araddr_buf[12]_i_5_n_8\,
      S(0) => \could_multi_bursts.araddr_buf[12]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(13),
      Q => \^m_axi_input_image_araddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(14),
      Q => \^m_axi_input_image_araddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(15),
      Q => \^m_axi_input_image_araddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(16),
      Q => \^m_axi_input_image_araddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_15\,
      S(3) => \could_multi_bursts.araddr_buf[16]_i_3_n_8\,
      S(2) => \could_multi_bursts.araddr_buf[16]_i_4_n_8\,
      S(1) => \could_multi_bursts.araddr_buf[16]_i_5_n_8\,
      S(0) => \could_multi_bursts.araddr_buf[16]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(17),
      Q => \^m_axi_input_image_araddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(18),
      Q => \^m_axi_input_image_araddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(19),
      Q => \^m_axi_input_image_araddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(20),
      Q => \^m_axi_input_image_araddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_15\,
      S(3) => \could_multi_bursts.araddr_buf[20]_i_3_n_8\,
      S(2) => \could_multi_bursts.araddr_buf[20]_i_4_n_8\,
      S(1) => \could_multi_bursts.araddr_buf[20]_i_5_n_8\,
      S(0) => \could_multi_bursts.araddr_buf[20]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(21),
      Q => \^m_axi_input_image_araddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(22),
      Q => \^m_axi_input_image_araddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(23),
      Q => \^m_axi_input_image_araddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(24),
      Q => \^m_axi_input_image_araddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_15\,
      S(3) => \could_multi_bursts.araddr_buf[24]_i_3_n_8\,
      S(2) => \could_multi_bursts.araddr_buf[24]_i_4_n_8\,
      S(1) => \could_multi_bursts.araddr_buf[24]_i_5_n_8\,
      S(0) => \could_multi_bursts.araddr_buf[24]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(25),
      Q => \^m_axi_input_image_araddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(26),
      Q => \^m_axi_input_image_araddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(27),
      Q => \^m_axi_input_image_araddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(28),
      Q => \^m_axi_input_image_araddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_15\,
      S(3) => \could_multi_bursts.araddr_buf[28]_i_3_n_8\,
      S(2) => \could_multi_bursts.araddr_buf[28]_i_4_n_8\,
      S(1) => \could_multi_bursts.araddr_buf[28]_i_5_n_8\,
      S(0) => \could_multi_bursts.araddr_buf[28]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(29),
      Q => \^m_axi_input_image_araddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(2),
      Q => \^m_axi_input_image_araddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(30),
      Q => \^m_axi_input_image_araddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(31),
      Q => \^m_axi_input_image_araddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15\,
      S(3) => '0',
      S(2) => \could_multi_bursts.araddr_buf[31]_i_5_n_8\,
      S(1) => \could_multi_bursts.araddr_buf[31]_i_6_n_8\,
      S(0) => \could_multi_bursts.araddr_buf[31]_i_7_n_8\
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(3),
      Q => \^m_axi_input_image_araddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(4),
      Q => \^m_axi_input_image_araddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_input_image_araddr\(2 downto 0),
      DI(0) => '0',
      O(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_15\,
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_8\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_8\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_8\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(5),
      Q => \^m_axi_input_image_araddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(6),
      Q => \^m_axi_input_image_araddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(7),
      Q => \^m_axi_input_image_araddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(8),
      Q => \^m_axi_input_image_araddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_input_image_araddr\(6 downto 3),
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_15\,
      S(3) => \could_multi_bursts.araddr_buf[8]_i_3_n_8\,
      S(2) => \could_multi_bursts.araddr_buf[8]_i_4_n_8\,
      S(1) => \could_multi_bursts.araddr_buf[8]_i_5_n_8\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(9),
      Q => \^m_axi_input_image_araddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(0),
      Q => \^m_axi_input_image_arlen[3]\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(1),
      Q => \^m_axi_input_image_arlen[3]\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(2),
      Q => \^m_axi_input_image_arlen[3]\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(3),
      Q => \^m_axi_input_image_arlen[3]\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in_33(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in_33(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in_33(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in_33(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in_33(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in_33(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in_33(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_13\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in_33(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_13\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in_33(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_13\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in_33(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_13\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in_33(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_13\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in_33(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_13\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_33\,
      Q => \could_multi_bursts.sect_handling_reg_n_8\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_15,
      Q => \end_addr_buf_reg_n_8_[0]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_13\,
      Q => \end_addr_buf_reg_n_8_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_12\,
      Q => \end_addr_buf_reg_n_8_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_15\,
      Q => \end_addr_buf_reg_n_8_[12]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_14\,
      Q => \end_addr_buf_reg_n_8_[13]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_13\,
      Q => \end_addr_buf_reg_n_8_[14]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_12\,
      Q => \end_addr_buf_reg_n_8_[15]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_15\,
      Q => \end_addr_buf_reg_n_8_[16]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_14\,
      Q => \end_addr_buf_reg_n_8_[17]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_13\,
      Q => \end_addr_buf_reg_n_8_[18]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_12\,
      Q => \end_addr_buf_reg_n_8_[19]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_14,
      Q => \end_addr_buf_reg_n_8_[1]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_15\,
      Q => \end_addr_buf_reg_n_8_[20]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_14\,
      Q => \end_addr_buf_reg_n_8_[21]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_13\,
      Q => \end_addr_buf_reg_n_8_[22]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_12\,
      Q => \end_addr_buf_reg_n_8_[23]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_15\,
      Q => \end_addr_buf_reg_n_8_[24]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_14\,
      Q => \end_addr_buf_reg_n_8_[25]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_13\,
      Q => \end_addr_buf_reg_n_8_[26]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_12\,
      Q => \end_addr_buf_reg_n_8_[27]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_15\,
      Q => \end_addr_buf_reg_n_8_[28]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_14\,
      Q => \end_addr_buf_reg_n_8_[29]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_13,
      Q => \end_addr_buf_reg_n_8_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_13\,
      Q => \end_addr_buf_reg_n_8_[30]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_12\,
      Q => \end_addr_buf_reg_n_8_[31]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_12,
      Q => \end_addr_buf_reg_n_8_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_15\,
      Q => \end_addr_buf_reg_n_8_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_14\,
      Q => \end_addr_buf_reg_n_8_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_13\,
      Q => \end_addr_buf_reg_n_8_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_12\,
      Q => \end_addr_buf_reg_n_8_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_15\,
      Q => \end_addr_buf_reg_n_8_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_14\,
      Q => \end_addr_buf_reg_n_8_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_8,
      CO(2) => end_addr_carry_n_9,
      CO(1) => end_addr_carry_n_10,
      CO(0) => end_addr_carry_n_11,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[3]\,
      DI(2) => \start_addr_reg_n_8_[2]\,
      DI(1) => \start_addr_reg_n_8_[1]\,
      DI(0) => \start_addr_reg_n_8_[0]\,
      O(3) => end_addr_carry_n_12,
      O(2) => end_addr_carry_n_13,
      O(1) => end_addr_carry_n_14,
      O(0) => end_addr_carry_n_15,
      S(3) => end_addr_carry_i_1_n_8,
      S(2) => end_addr_carry_i_2_n_8,
      S(1) => end_addr_carry_i_3_n_8,
      S(0) => end_addr_carry_i_4_n_8
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_8,
      CO(3) => \end_addr_carry__0_n_8\,
      CO(2) => \end_addr_carry__0_n_9\,
      CO(1) => \end_addr_carry__0_n_10\,
      CO(0) => \end_addr_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[7]\,
      DI(2) => \start_addr_reg_n_8_[6]\,
      DI(1) => \start_addr_reg_n_8_[5]\,
      DI(0) => \start_addr_reg_n_8_[4]\,
      O(3) => \end_addr_carry__0_n_12\,
      O(2) => \end_addr_carry__0_n_13\,
      O(1) => \end_addr_carry__0_n_14\,
      O(0) => \end_addr_carry__0_n_15\,
      S(3) => \end_addr_carry__0_i_1_n_8\,
      S(2) => \end_addr_carry__0_i_2_n_8\,
      S(1) => \end_addr_carry__0_i_3_n_8\,
      S(0) => \end_addr_carry__0_i_4_n_8\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[7]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__0_i_1_n_8\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[6]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__0_i_2_n_8\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[5]\,
      I1 => \align_len_reg_n_8_[5]\,
      O => \end_addr_carry__0_i_3_n_8\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[4]\,
      I1 => \align_len_reg_n_8_[4]\,
      O => \end_addr_carry__0_i_4_n_8\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_8\,
      CO(3) => \end_addr_carry__1_n_8\,
      CO(2) => \end_addr_carry__1_n_9\,
      CO(1) => \end_addr_carry__1_n_10\,
      CO(0) => \end_addr_carry__1_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[11]\,
      DI(2) => \start_addr_reg_n_8_[10]\,
      DI(1) => \start_addr_reg_n_8_[9]\,
      DI(0) => \start_addr_reg_n_8_[8]\,
      O(3) => \end_addr_carry__1_n_12\,
      O(2) => \end_addr_carry__1_n_13\,
      O(1) => \end_addr_carry__1_n_14\,
      O(0) => \end_addr_carry__1_n_15\,
      S(3) => \end_addr_carry__1_i_1_n_8\,
      S(2) => \end_addr_carry__1_i_2_n_8\,
      S(1) => \end_addr_carry__1_i_3_n_8\,
      S(0) => \end_addr_carry__1_i_4_n_8\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[11]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__1_i_1_n_8\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[10]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__1_i_2_n_8\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[9]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__1_i_3_n_8\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[8]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__1_i_4_n_8\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_8\,
      CO(3) => \end_addr_carry__2_n_8\,
      CO(2) => \end_addr_carry__2_n_9\,
      CO(1) => \end_addr_carry__2_n_10\,
      CO(0) => \end_addr_carry__2_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[15]\,
      DI(2) => \start_addr_reg_n_8_[14]\,
      DI(1) => \start_addr_reg_n_8_[13]\,
      DI(0) => \start_addr_reg_n_8_[12]\,
      O(3) => \end_addr_carry__2_n_12\,
      O(2) => \end_addr_carry__2_n_13\,
      O(1) => \end_addr_carry__2_n_14\,
      O(0) => \end_addr_carry__2_n_15\,
      S(3) => \end_addr_carry__2_i_1_n_8\,
      S(2) => \end_addr_carry__2_i_2_n_8\,
      S(1) => \end_addr_carry__2_i_3_n_8\,
      S(0) => \end_addr_carry__2_i_4_n_8\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[15]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__2_i_1_n_8\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[14]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__2_i_2_n_8\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[13]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__2_i_3_n_8\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[12]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__2_i_4_n_8\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_8\,
      CO(3) => \end_addr_carry__3_n_8\,
      CO(2) => \end_addr_carry__3_n_9\,
      CO(1) => \end_addr_carry__3_n_10\,
      CO(0) => \end_addr_carry__3_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[19]\,
      DI(2) => \start_addr_reg_n_8_[18]\,
      DI(1) => \start_addr_reg_n_8_[17]\,
      DI(0) => \start_addr_reg_n_8_[16]\,
      O(3) => \end_addr_carry__3_n_12\,
      O(2) => \end_addr_carry__3_n_13\,
      O(1) => \end_addr_carry__3_n_14\,
      O(0) => \end_addr_carry__3_n_15\,
      S(3) => \end_addr_carry__3_i_1_n_8\,
      S(2) => \end_addr_carry__3_i_2_n_8\,
      S(1) => \end_addr_carry__3_i_3_n_8\,
      S(0) => \end_addr_carry__3_i_4_n_8\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[19]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__3_i_1_n_8\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[18]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__3_i_2_n_8\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[17]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__3_i_3_n_8\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[16]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__3_i_4_n_8\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_8\,
      CO(3) => \end_addr_carry__4_n_8\,
      CO(2) => \end_addr_carry__4_n_9\,
      CO(1) => \end_addr_carry__4_n_10\,
      CO(0) => \end_addr_carry__4_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[23]\,
      DI(2) => \start_addr_reg_n_8_[22]\,
      DI(1) => \start_addr_reg_n_8_[21]\,
      DI(0) => \start_addr_reg_n_8_[20]\,
      O(3) => \end_addr_carry__4_n_12\,
      O(2) => \end_addr_carry__4_n_13\,
      O(1) => \end_addr_carry__4_n_14\,
      O(0) => \end_addr_carry__4_n_15\,
      S(3) => \end_addr_carry__4_i_1_n_8\,
      S(2) => \end_addr_carry__4_i_2_n_8\,
      S(1) => \end_addr_carry__4_i_3_n_8\,
      S(0) => \end_addr_carry__4_i_4_n_8\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[23]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_1_n_8\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[22]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_2_n_8\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[21]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_3_n_8\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[20]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_4_n_8\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_8\,
      CO(3) => \end_addr_carry__5_n_8\,
      CO(2) => \end_addr_carry__5_n_9\,
      CO(1) => \end_addr_carry__5_n_10\,
      CO(0) => \end_addr_carry__5_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[27]\,
      DI(2) => \start_addr_reg_n_8_[26]\,
      DI(1) => \start_addr_reg_n_8_[25]\,
      DI(0) => \start_addr_reg_n_8_[24]\,
      O(3) => \end_addr_carry__5_n_12\,
      O(2) => \end_addr_carry__5_n_13\,
      O(1) => \end_addr_carry__5_n_14\,
      O(0) => \end_addr_carry__5_n_15\,
      S(3) => \end_addr_carry__5_i_1_n_8\,
      S(2) => \end_addr_carry__5_i_2_n_8\,
      S(1) => \end_addr_carry__5_i_3_n_8\,
      S(0) => \end_addr_carry__5_i_4_n_8\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[27]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_1_n_8\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[26]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_2_n_8\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[25]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_3_n_8\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[24]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_4_n_8\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_8\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_9\,
      CO(1) => \end_addr_carry__6_n_10\,
      CO(0) => \end_addr_carry__6_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \start_addr_reg_n_8_[30]\,
      DI(1) => \start_addr_reg_n_8_[29]\,
      DI(0) => \start_addr_reg_n_8_[28]\,
      O(3) => \end_addr_carry__6_n_12\,
      O(2) => \end_addr_carry__6_n_13\,
      O(1) => \end_addr_carry__6_n_14\,
      O(0) => \end_addr_carry__6_n_15\,
      S(3) => \end_addr_carry__6_i_1_n_8\,
      S(2) => \end_addr_carry__6_i_2_n_8\,
      S(1) => \end_addr_carry__6_i_3_n_8\,
      S(0) => \end_addr_carry__6_i_4_n_8\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[31]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_1_n_8\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[30]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_2_n_8\
    );
\end_addr_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[29]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_3_n_8\
    );
\end_addr_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[28]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_4_n_8\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[3]\,
      I1 => \align_len_reg_n_8_[4]\,
      O => end_addr_carry_i_1_n_8
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[2]\,
      I1 => \align_len_reg_n_8_[4]\,
      O => end_addr_carry_i_2_n_8
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[1]\,
      I1 => \align_len_reg_n_8_[4]\,
      O => end_addr_carry_i_3_n_8
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[0]\,
      I1 => \align_len_reg_n_8_[0]\,
      O => end_addr_carry_i_4_n_8
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized4\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_9,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_8\,
      \dout_buf_reg[34]\(0) => data_pack(34),
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_INPUT_IMAGE_ARREADY => m_axi_INPUT_IMAGE_ARREADY,
      m_axi_INPUT_IMAGE_ARVALID => \^m_axi_input_image_arvalid\,
      next_loop => next_loop
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_fifo__parameterized3\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      INPUT_IMAGE_ARREADY => INPUT_IMAGE_ARREADY,
      \INPUT_IMAGE_addr_1_reg_1717_reg[0]\(0) => \INPUT_IMAGE_addr_1_reg_1717_reg[0]\(0),
      \INPUT_IMAGE_addr_reg_1645_reg[0]\(0) => \INPUT_IMAGE_addr_reg_1645_reg[0]\(0),
      O(3) => fifo_rreq_n_163,
      O(2) => fifo_rreq_n_164,
      O(1) => fifo_rreq_n_165,
      O(0) => fifo_rreq_n_166,
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => fifo_rreq_n_120,
      \align_len_reg[0]\(0) => align_len,
      \align_len_reg[4]\(0) => fifo_rreq_n_155,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[5]_0\(3 downto 0) => \ap_CS_fsm_reg[5]_0\(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter22 => ap_enable_reg_pp0_iter22,
      ap_enable_reg_pp0_iter23_reg => ap_enable_reg_pp0_iter23_reg,
      ap_enable_reg_pp0_iter23_reg_0 => ap_enable_reg_pp0_iter23_reg_0,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter15 => ap_enable_reg_pp1_iter15,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_0,
      ap_enable_reg_pp1_iter22 => ap_enable_reg_pp1_iter22,
      ap_enable_reg_pp1_iter23_reg => ap_enable_reg_pp1_iter23_reg,
      ap_enable_reg_pp1_iter23_reg_0 => ap_enable_reg_pp1_iter23_reg_0,
      ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588 => ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588,
      ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588 => ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588,
      ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4 downto 0) => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4 downto 0),
      ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665 => ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665,
      ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665 => ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665,
      ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665 => ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665,
      ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4 downto 0) => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4 downto 0),
      ap_reg_ioackin_INPUT_IMAGE_ARREADY => ap_reg_ioackin_INPUT_IMAGE_ARREADY,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_14\,
      \end_addr_buf_reg[31]\(0) => last_sect,
      \end_addr_buf_reg[31]_0\(19) => \end_addr_buf_reg_n_8_[31]\,
      \end_addr_buf_reg[31]_0\(18) => \end_addr_buf_reg_n_8_[30]\,
      \end_addr_buf_reg[31]_0\(17) => \end_addr_buf_reg_n_8_[29]\,
      \end_addr_buf_reg[31]_0\(16) => \end_addr_buf_reg_n_8_[28]\,
      \end_addr_buf_reg[31]_0\(15) => \end_addr_buf_reg_n_8_[27]\,
      \end_addr_buf_reg[31]_0\(14) => \end_addr_buf_reg_n_8_[26]\,
      \end_addr_buf_reg[31]_0\(13) => \end_addr_buf_reg_n_8_[25]\,
      \end_addr_buf_reg[31]_0\(12) => \end_addr_buf_reg_n_8_[24]\,
      \end_addr_buf_reg[31]_0\(11) => \end_addr_buf_reg_n_8_[23]\,
      \end_addr_buf_reg[31]_0\(10) => \end_addr_buf_reg_n_8_[22]\,
      \end_addr_buf_reg[31]_0\(9) => \end_addr_buf_reg_n_8_[21]\,
      \end_addr_buf_reg[31]_0\(8) => \end_addr_buf_reg_n_8_[20]\,
      \end_addr_buf_reg[31]_0\(7) => \end_addr_buf_reg_n_8_[19]\,
      \end_addr_buf_reg[31]_0\(6) => \end_addr_buf_reg_n_8_[18]\,
      \end_addr_buf_reg[31]_0\(5) => \end_addr_buf_reg_n_8_[17]\,
      \end_addr_buf_reg[31]_0\(4) => \end_addr_buf_reg_n_8_[16]\,
      \end_addr_buf_reg[31]_0\(3) => \end_addr_buf_reg_n_8_[15]\,
      \end_addr_buf_reg[31]_0\(2) => \end_addr_buf_reg_n_8_[14]\,
      \end_addr_buf_reg[31]_0\(1) => \end_addr_buf_reg_n_8_[13]\,
      \end_addr_buf_reg[31]_0\(0) => \end_addr_buf_reg_n_8_[12]\,
      exitcond_flatten1_fu_1257_p2 => exitcond_flatten1_fu_1257_p2,
      \exitcond_flatten1_reg_1665_reg[0]\ => \exitcond_flatten1_reg_1665_reg[0]\,
      exitcond_flatten_fu_1081_p2 => exitcond_flatten_fu_1081_p2,
      \exitcond_flatten_reg_1588_reg[0]\ => \exitcond_flatten_reg_1588_reg[0]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg(3) => fifo_rreq_n_156,
      fifo_rreq_valid_buf_reg(2) => fifo_rreq_n_157,
      fifo_rreq_valid_buf_reg(1) => fifo_rreq_n_158,
      fifo_rreq_valid_buf_reg(0) => fifo_rreq_n_159,
      fifo_rreq_valid_buf_reg_0(2) => fifo_rreq_n_160,
      fifo_rreq_valid_buf_reg_0(1) => fifo_rreq_n_161,
      fifo_rreq_valid_buf_reg_0(0) => fifo_rreq_n_162,
      fifo_rreq_valid_buf_reg_1 => fifo_rreq_n_184,
      fifo_rreq_valid_buf_reg_2 => fifo_rreq_valid_buf_reg_n_8,
      image_buffer0_10_address0(0) => image_buffer0_10_address0(0),
      image_buffer0_11_address0(0) => image_buffer0_11_address0(0),
      image_buffer0_12_address0(0) => image_buffer0_12_address0(0),
      image_buffer0_13_address0(0) => image_buffer0_13_address0(0),
      image_buffer0_14_address0(0) => image_buffer0_14_address0(0),
      image_buffer0_15_address0(0) => image_buffer0_15_address0(0),
      image_buffer0_16_address0(0) => image_buffer0_16_address0(0),
      image_buffer0_1_address0(0) => image_buffer0_1_address0(0),
      image_buffer0_2_address0(0) => image_buffer0_2_address0(0),
      image_buffer0_3_address0(0) => image_buffer0_3_address0(0),
      image_buffer0_4_address0(0) => image_buffer0_4_address0(0),
      image_buffer0_5_address0(0) => image_buffer0_5_address0(0),
      image_buffer0_6_address0(0) => image_buffer0_6_address0(0),
      image_buffer0_7_address0(0) => image_buffer0_7_address0(0),
      image_buffer0_8_address0(0) => image_buffer0_8_address0(0),
      image_buffer0_9_address0(0) => image_buffer0_9_address0(0),
      image_buffer1_0_address0(0) => image_buffer1_0_address0(0),
      image_buffer1_10_address0(0) => image_buffer1_10_address0(0),
      image_buffer1_11_address0(0) => image_buffer1_11_address0(0),
      image_buffer1_12_address0(0) => image_buffer1_12_address0(0),
      image_buffer1_13_address0(0) => image_buffer1_13_address0(0),
      image_buffer1_14_address0(0) => image_buffer1_14_address0(0),
      image_buffer1_15_address0(0) => image_buffer1_15_address0(0),
      image_buffer1_16_address0(0) => image_buffer1_16_address0(0),
      image_buffer1_1_address0(0) => image_buffer1_1_address0(0),
      image_buffer1_2_address0(0) => image_buffer1_2_address0(0),
      image_buffer1_3_address0(0) => image_buffer1_3_address0(0),
      image_buffer1_4_address0(0) => image_buffer1_4_address0(0),
      image_buffer1_5_address0(0) => image_buffer1_5_address0(0),
      image_buffer1_6_address0(0) => image_buffer1_6_address0(0),
      image_buffer1_7_address0(0) => image_buffer1_7_address0(0),
      image_buffer1_8_address0(0) => image_buffer1_8_address0(0),
      image_buffer1_9_address0(0) => image_buffer1_9_address0(0),
      \in\(31) => rs_rdata_n_12,
      \in\(30) => rs_rdata_n_13,
      \in\(29) => rs_rdata_n_14,
      \in\(28) => rs_rdata_n_15,
      \in\(27) => rs_rdata_n_16,
      \in\(26) => rs_rdata_n_17,
      \in\(25) => rs_rdata_n_18,
      \in\(24) => rs_rdata_n_19,
      \in\(23) => rs_rdata_n_20,
      \in\(22) => rs_rdata_n_21,
      \in\(21) => rs_rdata_n_22,
      \in\(20) => rs_rdata_n_23,
      \in\(19) => rs_rdata_n_24,
      \in\(18) => rs_rdata_n_25,
      \in\(17) => rs_rdata_n_26,
      \in\(16) => rs_rdata_n_27,
      \in\(15) => rs_rdata_n_28,
      \in\(14) => rs_rdata_n_29,
      \in\(13) => rs_rdata_n_30,
      \in\(12) => rs_rdata_n_31,
      \in\(11) => rs_rdata_n_32,
      \in\(10) => rs_rdata_n_33,
      \in\(9) => rs_rdata_n_34,
      \in\(8) => rs_rdata_n_35,
      \in\(7) => rs_rdata_n_36,
      \in\(6) => rs_rdata_n_37,
      \in\(5) => rs_rdata_n_38,
      \in\(4) => rs_rdata_n_39,
      \in\(3) => rs_rdata_n_40,
      \in\(2) => rs_rdata_n_41,
      \in\(1) => rs_rdata_n_42,
      \in\(0) => rs_rdata_n_43,
      \indvar1_mid2_reg_1674_reg[0]\(0) => \indvar1_mid2_reg_1674_reg[0]\(0),
      \indvar1_reg_920_reg[0]\(0) => \indvar1_reg_920_reg[0]\(0),
      \indvar1_reg_920_reg[0]_0\(0) => \indvar1_reg_920_reg[0]_0\(0),
      \indvar_flatten8_reg_897_reg[0]\(0) => \indvar_flatten8_reg_897_reg[0]\(0),
      \indvar_flatten8_reg_897_reg[0]_0\(0) => \indvar_flatten8_reg_897_reg[0]_0\(0),
      \indvar_flatten_next9_reg_1669_reg[0]\(0) => \indvar_flatten_next9_reg_1669_reg[0]\(0),
      \indvar_flatten_next9_reg_1669_reg[1]\ => \indvar_flatten_next9_reg_1669_reg[1]\,
      \indvar_flatten_next_reg_1592_reg[0]\(0) => \indvar_flatten_next_reg_1592_reg[0]\(0),
      \indvar_flatten_next_reg_1592_reg[1]\ => \indvar_flatten_next_reg_1592_reg[1]\,
      \indvar_flatten_reg_863_reg[0]\(0) => \indvar_flatten_reg_863_reg[0]\(0),
      \indvar_flatten_reg_863_reg[0]_0\(0) => \indvar_flatten_reg_863_reg[0]_0\(0),
      \indvar_mid2_reg_1597_reg[0]\(0) => \indvar_mid2_reg_1597_reg[0]\(0),
      \indvar_reg_886_reg[0]\(0) => \indvar_reg_886_reg[0]\(0),
      \indvar_reg_886_reg[0]_0\(0) => \indvar_reg_886_reg[0]_0\(0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg(33) => fifo_rreq_data(37),
      invalid_len_event_reg(32) => fifo_rreq_data(33),
      invalid_len_event_reg(31) => fifo_rreq_n_123,
      invalid_len_event_reg(30) => fifo_rreq_n_124,
      invalid_len_event_reg(29) => fifo_rreq_n_125,
      invalid_len_event_reg(28) => fifo_rreq_n_126,
      invalid_len_event_reg(27) => fifo_rreq_n_127,
      invalid_len_event_reg(26) => fifo_rreq_n_128,
      invalid_len_event_reg(25) => fifo_rreq_n_129,
      invalid_len_event_reg(24) => fifo_rreq_n_130,
      invalid_len_event_reg(23) => fifo_rreq_n_131,
      invalid_len_event_reg(22) => fifo_rreq_n_132,
      invalid_len_event_reg(21) => fifo_rreq_n_133,
      invalid_len_event_reg(20) => fifo_rreq_n_134,
      invalid_len_event_reg(19) => fifo_rreq_n_135,
      invalid_len_event_reg(18) => fifo_rreq_n_136,
      invalid_len_event_reg(17) => fifo_rreq_n_137,
      invalid_len_event_reg(16) => fifo_rreq_n_138,
      invalid_len_event_reg(15) => fifo_rreq_n_139,
      invalid_len_event_reg(14) => fifo_rreq_n_140,
      invalid_len_event_reg(13) => fifo_rreq_n_141,
      invalid_len_event_reg(12) => fifo_rreq_n_142,
      invalid_len_event_reg(11) => fifo_rreq_n_143,
      invalid_len_event_reg(10) => fifo_rreq_n_144,
      invalid_len_event_reg(9) => fifo_rreq_n_145,
      invalid_len_event_reg(8) => fifo_rreq_n_146,
      invalid_len_event_reg(7) => fifo_rreq_n_147,
      invalid_len_event_reg(6) => fifo_rreq_n_148,
      invalid_len_event_reg(5) => fifo_rreq_n_149,
      invalid_len_event_reg(4) => fifo_rreq_n_150,
      invalid_len_event_reg(3) => fifo_rreq_n_151,
      invalid_len_event_reg(2) => fifo_rreq_n_152,
      invalid_len_event_reg(1) => fifo_rreq_n_153,
      invalid_len_event_reg(0) => fifo_rreq_n_154,
      invalid_len_event_reg_0 => fifo_rreq_n_183,
      p_0_in => p_0_in,
      p_0_in_0 => p_0_in_0,
      p_0_in_1 => p_0_in_1,
      p_0_in_10 => p_0_in_10,
      p_0_in_11 => p_0_in_11,
      p_0_in_12 => p_0_in_12,
      p_0_in_13 => p_0_in_13,
      p_0_in_14 => p_0_in_14,
      p_0_in_15 => p_0_in_15,
      p_0_in_16 => p_0_in_16,
      p_0_in_17 => p_0_in_17,
      p_0_in_18 => p_0_in_18,
      p_0_in_19 => p_0_in_19,
      p_0_in_2 => p_0_in_2,
      p_0_in_20 => p_0_in_20,
      p_0_in_21 => p_0_in_21,
      p_0_in_22 => p_0_in_22,
      p_0_in_23 => p_0_in_23,
      p_0_in_24 => p_0_in_24,
      p_0_in_25 => p_0_in_25,
      p_0_in_26 => p_0_in_26,
      p_0_in_27 => p_0_in_27,
      p_0_in_28 => p_0_in_28,
      p_0_in_29 => p_0_in_29,
      p_0_in_3 => p_0_in_3,
      p_0_in_30 => p_0_in_30,
      p_0_in_31 => p_0_in_31,
      p_0_in_32 => p_0_in_32,
      p_0_in_4 => p_0_in_4,
      p_0_in_5 => p_0_in_5,
      p_0_in_6 => p_0_in_6,
      p_0_in_7 => p_0_in_7,
      p_0_in_8 => p_0_in_8,
      p_0_in_9 => p_0_in_9,
      p_19_in => p_19_in,
      p_22_in => p_22_in,
      \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0]\(0) => \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0]\(0),
      push => push,
      \q0_reg[0]\ => \q0_reg[0]\,
      \q0_reg[0]_0\ => \q0_reg[0]_0\,
      \q0_reg[0]_1\ => \q0_reg[0]_1\,
      \q0_reg[0]_2\ => \q0_reg[0]_2\,
      \q0_reg[0]_3\ => \q0_reg[0]_3\,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\ => \q0_reg[7]_0\,
      \q0_reg[7]_1\ => \q0_reg[7]_1\,
      \q0_reg[7]_2\ => \q0_reg[7]_2\,
      \q1_reg[0]\ => \q1_reg[0]\,
      \q1_reg[0]_0\ => \q1_reg[0]_0\,
      \q1_reg[0]_1\ => \q1_reg[0]_1\,
      \q1_reg[0]_10\ => \q1_reg[0]_10\,
      \q1_reg[0]_11\ => \q1_reg[0]_11\,
      \q1_reg[0]_12\ => \q1_reg[0]_12\,
      \q1_reg[0]_13\ => \q1_reg[0]_13\,
      \q1_reg[0]_14\ => \q1_reg[0]_14\,
      \q1_reg[0]_15\ => \q1_reg[0]_15\,
      \q1_reg[0]_16\ => \q1_reg[0]_16\,
      \q1_reg[0]_17\ => \q1_reg[0]_17\,
      \q1_reg[0]_18\ => \q1_reg[0]_18\,
      \q1_reg[0]_19\ => \q1_reg[0]_19\,
      \q1_reg[0]_2\ => \q1_reg[0]_2\,
      \q1_reg[0]_20\ => \q1_reg[0]_20\,
      \q1_reg[0]_21\ => \q1_reg[0]_21\,
      \q1_reg[0]_22\ => \q1_reg[0]_22\,
      \q1_reg[0]_23\ => \q1_reg[0]_23\,
      \q1_reg[0]_24\ => \q1_reg[0]_24\,
      \q1_reg[0]_25\ => \q1_reg[0]_25\,
      \q1_reg[0]_26\ => \q1_reg[0]_26\,
      \q1_reg[0]_27\ => \q1_reg[0]_27\,
      \q1_reg[0]_28\ => \q1_reg[0]_28\,
      \q1_reg[0]_29\ => \q1_reg[0]_29\,
      \q1_reg[0]_3\ => \q1_reg[0]_3\,
      \q1_reg[0]_30\ => \q1_reg[0]_30\,
      \q1_reg[0]_4\ => \q1_reg[0]_4\,
      \q1_reg[0]_5\ => \q1_reg[0]_5\,
      \q1_reg[0]_6\ => \q1_reg[0]_6\,
      \q1_reg[0]_7\ => \q1_reg[0]_7\,
      \q1_reg[0]_8\ => \q1_reg[0]_8\,
      \q1_reg[0]_9\ => \q1_reg[0]_9\,
      \reg_1033_reg[0]\ => \^reg_1033_reg[0]\,
      rreq_handling_reg => rreq_handling_reg_n_8,
      rreq_handling_reg_0 => \bus_wide_gen.fifo_burst_n_36\,
      rreq_handling_reg_1 => \bus_wide_gen.fifo_burst_n_35\,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg[11]\(3) => fifo_rreq_n_171,
      \sect_cnt_reg[11]\(2) => fifo_rreq_n_172,
      \sect_cnt_reg[11]\(1) => fifo_rreq_n_173,
      \sect_cnt_reg[11]\(0) => fifo_rreq_n_174,
      \sect_cnt_reg[15]\(3) => fifo_rreq_n_175,
      \sect_cnt_reg[15]\(2) => fifo_rreq_n_176,
      \sect_cnt_reg[15]\(1) => fifo_rreq_n_177,
      \sect_cnt_reg[15]\(0) => fifo_rreq_n_178,
      \sect_cnt_reg[19]\(3) => fifo_rreq_n_179,
      \sect_cnt_reg[19]\(2) => fifo_rreq_n_180,
      \sect_cnt_reg[19]\(1) => fifo_rreq_n_181,
      \sect_cnt_reg[19]\(0) => fifo_rreq_n_182,
      \sect_cnt_reg[7]\(3) => fifo_rreq_n_167,
      \sect_cnt_reg[7]\(2) => fifo_rreq_n_168,
      \sect_cnt_reg[7]\(1) => fifo_rreq_n_169,
      \sect_cnt_reg[7]\(0) => fifo_rreq_n_170,
      \start_addr_buf_reg[31]\(0) => next_rreq,
      \start_addr_reg[31]\(19) => \start_addr_reg_n_8_[31]\,
      \start_addr_reg[31]\(18) => \start_addr_reg_n_8_[30]\,
      \start_addr_reg[31]\(17) => \start_addr_reg_n_8_[29]\,
      \start_addr_reg[31]\(16) => \start_addr_reg_n_8_[28]\,
      \start_addr_reg[31]\(15) => \start_addr_reg_n_8_[27]\,
      \start_addr_reg[31]\(14) => \start_addr_reg_n_8_[26]\,
      \start_addr_reg[31]\(13) => \start_addr_reg_n_8_[25]\,
      \start_addr_reg[31]\(12) => \start_addr_reg_n_8_[24]\,
      \start_addr_reg[31]\(11) => \start_addr_reg_n_8_[23]\,
      \start_addr_reg[31]\(10) => \start_addr_reg_n_8_[22]\,
      \start_addr_reg[31]\(9) => \start_addr_reg_n_8_[21]\,
      \start_addr_reg[31]\(8) => \start_addr_reg_n_8_[20]\,
      \start_addr_reg[31]\(7) => \start_addr_reg_n_8_[19]\,
      \start_addr_reg[31]\(6) => \start_addr_reg_n_8_[18]\,
      \start_addr_reg[31]\(5) => \start_addr_reg_n_8_[17]\,
      \start_addr_reg[31]\(4) => \start_addr_reg_n_8_[16]\,
      \start_addr_reg[31]\(3) => \start_addr_reg_n_8_[15]\,
      \start_addr_reg[31]\(2) => \start_addr_reg_n_8_[14]\,
      \start_addr_reg[31]\(1) => \start_addr_reg_n_8_[13]\,
      \start_addr_reg[31]\(0) => \start_addr_reg_n_8_[12]\,
      \state_reg[0]\(0) => rs_rdata_n_9,
      \tmp_45_reg_1651_reg[0]\ => \tmp_45_reg_1651_reg[0]\,
      \tmp_45_reg_1651_reg[0]_0\ => \tmp_45_reg_1651_reg[0]_0\,
      \tmp_49_reg_1723_reg[3]\ => \tmp_49_reg_1723_reg[3]\,
      \tmp_49_reg_1723_reg[7]\ => \tmp_49_reg_1723_reg[7]\,
      \tmp_50_reg_1728_reg[0]\ => \tmp_50_reg_1728_reg[0]\,
      \tmp_50_reg_1728_reg[0]_0\ => \tmp_50_reg_1728_reg[0]_0\,
      \tmp_reg_1640_reg[6]\ => \tmp_reg_1640_reg[6]\,
      \tmp_s_reg_1732_reg[5]\(1 downto 0) => \tmp_s_reg_1732_reg[5]\(1 downto 0)
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_184,
      Q => fifo_rreq_valid_buf_reg_n_8,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_8,
      CO(2) => first_sect_carry_n_9,
      CO(1) => first_sect_carry_n_10,
      CO(0) => first_sect_carry_n_11,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_8,
      S(2) => first_sect_carry_i_2_n_8,
      S(1) => first_sect_carry_i_3_n_8,
      S(0) => first_sect_carry_i_4_n_8
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_8,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_10\,
      CO(0) => \first_sect_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_8\,
      S(1) => \first_sect_carry__0_i_2_n_8\,
      S(0) => \first_sect_carry__0_i_3_n_8\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[31]\,
      I1 => sect_cnt_reg(19),
      I2 => \start_addr_buf_reg_n_8_[30]\,
      I3 => sect_cnt_reg(18),
      O => \first_sect_carry__0_i_1_n_8\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[29]\,
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(15),
      I3 => \start_addr_buf_reg_n_8_[27]\,
      I4 => sect_cnt_reg(16),
      I5 => \start_addr_buf_reg_n_8_[28]\,
      O => \first_sect_carry__0_i_2_n_8\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(14),
      I1 => \start_addr_buf_reg_n_8_[26]\,
      I2 => sect_cnt_reg(12),
      I3 => \start_addr_buf_reg_n_8_[24]\,
      I4 => \start_addr_buf_reg_n_8_[25]\,
      I5 => sect_cnt_reg(13),
      O => \first_sect_carry__0_i_3_n_8\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[23]\,
      I1 => sect_cnt_reg(11),
      I2 => sect_cnt_reg(9),
      I3 => \start_addr_buf_reg_n_8_[21]\,
      I4 => sect_cnt_reg(10),
      I5 => \start_addr_buf_reg_n_8_[22]\,
      O => first_sect_carry_i_1_n_8
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(8),
      I1 => \start_addr_buf_reg_n_8_[20]\,
      I2 => sect_cnt_reg(6),
      I3 => \start_addr_buf_reg_n_8_[18]\,
      I4 => \start_addr_buf_reg_n_8_[19]\,
      I5 => sect_cnt_reg(7),
      O => first_sect_carry_i_2_n_8
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[17]\,
      I1 => sect_cnt_reg(5),
      I2 => sect_cnt_reg(4),
      I3 => \start_addr_buf_reg_n_8_[16]\,
      I4 => sect_cnt_reg(3),
      I5 => \start_addr_buf_reg_n_8_[15]\,
      O => first_sect_carry_i_3_n_8
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[13]\,
      I1 => sect_cnt_reg(1),
      I2 => sect_cnt_reg(2),
      I3 => \start_addr_buf_reg_n_8_[14]\,
      I4 => sect_cnt_reg(0),
      I5 => \start_addr_buf_reg_n_8_[12]\,
      O => first_sect_carry_i_4_n_8
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_183,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_8,
      CO(2) => last_sect_carry_n_9,
      CO(1) => last_sect_carry_n_10,
      CO(0) => last_sect_carry_n_11,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_156,
      S(2) => fifo_rreq_n_157,
      S(1) => fifo_rreq_n_158,
      S(0) => fifo_rreq_n_159
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_8,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_10\,
      CO(0) => \last_sect_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_160,
      S(1) => fifo_rreq_n_161,
      S(0) => fifo_rreq_n_162
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_40\,
      Q => rreq_handling_reg_n_8,
      R => \^sr\(0)
    );
rs_rdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_reg_slice
     port map (
      INPUT_IMAGE_ARREADY => INPUT_IMAGE_ARREADY,
      \INPUT_IMAGE_addr_reg_1645_reg[31]\(31 downto 0) => \INPUT_IMAGE_addr_reg_1645_reg[31]\(31 downto 0),
      I_RDATA(7 downto 0) => I_RDATA(7 downto 0),
      I_RREADY2 => I_RREADY2,
      Q(0) => rs_rdata_n_9,
      ap_NS_fsm5 => ap_NS_fsm5,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter22 => ap_enable_reg_pp0_iter22,
      ap_enable_reg_pp0_iter22_reg => \^reg_1033_reg[0]\,
      ap_enable_reg_pp1_iter15 => ap_enable_reg_pp1_iter15,
      ap_enable_reg_pp1_iter22 => ap_enable_reg_pp1_iter22,
      \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(31 downto 0) => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(31 downto 0),
      ap_reg_ioackin_INPUT_IMAGE_ARREADY => ap_reg_ioackin_INPUT_IMAGE_ARREADY,
      ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg => ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      \bus_wide_gen.data_buf_reg[0]\ => rs_rdata_n_44,
      \bus_wide_gen.data_buf_reg[7]\(7 downto 0) => s_data(7 downto 0),
      \bus_wide_gen.len_cnt_reg[0]\ => rs_rdata_n_46,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_8\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => buff_rdata_n_43,
      \in\(31) => rs_rdata_n_12,
      \in\(30) => rs_rdata_n_13,
      \in\(29) => rs_rdata_n_14,
      \in\(28) => rs_rdata_n_15,
      \in\(27) => rs_rdata_n_16,
      \in\(26) => rs_rdata_n_17,
      \in\(25) => rs_rdata_n_18,
      \in\(24) => rs_rdata_n_19,
      \in\(23) => rs_rdata_n_20,
      \in\(22) => rs_rdata_n_21,
      \in\(21) => rs_rdata_n_22,
      \in\(20) => rs_rdata_n_23,
      \in\(19) => rs_rdata_n_24,
      \in\(18) => rs_rdata_n_25,
      \in\(17) => rs_rdata_n_26,
      \in\(16) => rs_rdata_n_27,
      \in\(15) => rs_rdata_n_28,
      \in\(14) => rs_rdata_n_29,
      \in\(13) => rs_rdata_n_30,
      \in\(12) => rs_rdata_n_31,
      \in\(11) => rs_rdata_n_32,
      \in\(10) => rs_rdata_n_33,
      \in\(9) => rs_rdata_n_34,
      \in\(8) => rs_rdata_n_35,
      \in\(7) => rs_rdata_n_36,
      \in\(6) => rs_rdata_n_37,
      \in\(5) => rs_rdata_n_38,
      \in\(4) => rs_rdata_n_39,
      \in\(3) => rs_rdata_n_40,
      \in\(2) => rs_rdata_n_41,
      \in\(1) => rs_rdata_n_42,
      \in\(0) => rs_rdata_n_43,
      push => push,
      rdata_ack_t => rdata_ack_t,
      \tmp_45_reg_1651_reg[0]\ => \tmp_45_reg_1651_reg[0]_0\,
      \tmp_50_reg_1728_reg[0]\ => \tmp_50_reg_1728_reg[0]_0\
    );
\sect_addr_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[0]\,
      O => \sect_addr_buf[0]_i_1_n_8\
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[10]\,
      O => \sect_addr_buf[10]_i_1_n_8\
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[11]\,
      O => \sect_addr_buf[11]_i_2_n_8\
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[12]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(0),
      O => \sect_addr_buf[12]_i_1_n_8\
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[13]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(1),
      O => \sect_addr_buf[13]_i_1_n_8\
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[14]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(2),
      O => \sect_addr_buf[14]_i_1_n_8\
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[15]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(3),
      O => \sect_addr_buf[15]_i_1_n_8\
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[16]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(4),
      O => \sect_addr_buf[16]_i_1_n_8\
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[17]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(5),
      O => \sect_addr_buf[17]_i_1_n_8\
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[18]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(6),
      O => \sect_addr_buf[18]_i_1_n_8\
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[19]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(7),
      O => \sect_addr_buf[19]_i_1_n_8\
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[1]\,
      O => \sect_addr_buf[1]_i_1_n_8\
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[20]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(8),
      O => \sect_addr_buf[20]_i_1_n_8\
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[21]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(9),
      O => \sect_addr_buf[21]_i_1_n_8\
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[22]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(10),
      O => \sect_addr_buf[22]_i_1_n_8\
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[23]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(11),
      O => \sect_addr_buf[23]_i_1_n_8\
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[24]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(12),
      O => \sect_addr_buf[24]_i_1_n_8\
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[25]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(13),
      O => \sect_addr_buf[25]_i_1_n_8\
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[26]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(14),
      O => \sect_addr_buf[26]_i_1_n_8\
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[27]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(15),
      O => \sect_addr_buf[27]_i_1_n_8\
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[28]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(16),
      O => \sect_addr_buf[28]_i_1_n_8\
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[29]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(17),
      O => \sect_addr_buf[29]_i_1_n_8\
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[2]\,
      O => \sect_addr_buf[2]_i_1_n_8\
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[30]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(18),
      O => \sect_addr_buf[30]_i_1_n_8\
    );
\sect_addr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[31]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(19),
      O => \sect_addr_buf[31]_i_2_n_8\
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[3]\,
      O => \sect_addr_buf[3]_i_1_n_8\
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[4]\,
      O => \sect_addr_buf[4]_i_1_n_8\
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[5]\,
      O => \sect_addr_buf[5]_i_1_n_8\
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[6]\,
      O => \sect_addr_buf[6]_i_1_n_8\
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[7]\,
      O => \sect_addr_buf[7]_i_1_n_8\
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[8]\,
      O => \sect_addr_buf[8]_i_1_n_8\
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[9]\,
      O => \sect_addr_buf[9]_i_1_n_8\
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[0]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[0]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[10]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[10]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[11]_i_2_n_8\,
      Q => \sect_addr_buf_reg_n_8_[11]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[12]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[13]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[14]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[15]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[16]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[17]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[18]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[19]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[1]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[1]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[20]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[21]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[22]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[23]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[24]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[25]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[26]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[27]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[28]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[29]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[2]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[2]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[30]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[31]_i_2_n_8\,
      Q => \sect_addr_buf_reg_n_8_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[3]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[3]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[4]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[4]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[5]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[5]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[6]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[6]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[7]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[7]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[8]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[8]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_addr_buf[9]_i_1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[9]\,
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_166,
      Q => sect_cnt_reg(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_172,
      Q => sect_cnt_reg(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_171,
      Q => sect_cnt_reg(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_178,
      Q => sect_cnt_reg(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_177,
      Q => sect_cnt_reg(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_176,
      Q => sect_cnt_reg(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_175,
      Q => sect_cnt_reg(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_182,
      Q => sect_cnt_reg(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_181,
      Q => sect_cnt_reg(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_180,
      Q => sect_cnt_reg(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_179,
      Q => sect_cnt_reg(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_165,
      Q => sect_cnt_reg(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_164,
      Q => sect_cnt_reg(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_163,
      Q => sect_cnt_reg(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_170,
      Q => sect_cnt_reg(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_169,
      Q => sect_cnt_reg(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_168,
      Q => sect_cnt_reg(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_167,
      Q => sect_cnt_reg(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_174,
      Q => sect_cnt_reg(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => fifo_rreq_n_173,
      Q => sect_cnt_reg(9),
      R => \^sr\(0)
    );
\sect_end_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg_n_8_[0]\,
      I1 => last_sect,
      I2 => \bus_wide_gen.fifo_burst_n_14\,
      I3 => \sect_end_buf_reg_n_8_[0]\,
      O => \sect_end_buf[0]_i_1_n_8\
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg_n_8_[1]\,
      I1 => last_sect,
      I2 => \bus_wide_gen.fifo_burst_n_14\,
      I3 => \sect_end_buf_reg_n_8_[1]\,
      O => \sect_end_buf[1]_i_1_n_8\
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sect_end_buf[0]_i_1_n_8\,
      Q => \sect_end_buf_reg_n_8_[0]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sect_end_buf[1]_i_1_n_8\,
      Q => \sect_end_buf_reg_n_8_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_17\,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \sect_len_buf_reg_n_8_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_17\,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \sect_len_buf_reg_n_8_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_17\,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \sect_len_buf_reg_n_8_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_17\,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \sect_len_buf_reg_n_8_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_17\,
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \sect_len_buf_reg_n_8_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_17\,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \sect_len_buf_reg_n_8_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_17\,
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \sect_len_buf_reg_n_8_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_17\,
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \sect_len_buf_reg_n_8_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_17\,
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \sect_len_buf_reg_n_8_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_17\,
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \sect_len_buf_reg_n_8_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[0]\,
      Q => \start_addr_buf_reg_n_8_[0]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[10]\,
      Q => \start_addr_buf_reg_n_8_[10]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[11]\,
      Q => \start_addr_buf_reg_n_8_[11]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[12]\,
      Q => \start_addr_buf_reg_n_8_[12]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[13]\,
      Q => \start_addr_buf_reg_n_8_[13]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[14]\,
      Q => \start_addr_buf_reg_n_8_[14]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[15]\,
      Q => \start_addr_buf_reg_n_8_[15]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[16]\,
      Q => \start_addr_buf_reg_n_8_[16]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[17]\,
      Q => \start_addr_buf_reg_n_8_[17]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[18]\,
      Q => \start_addr_buf_reg_n_8_[18]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[19]\,
      Q => \start_addr_buf_reg_n_8_[19]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[1]\,
      Q => \start_addr_buf_reg_n_8_[1]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[20]\,
      Q => \start_addr_buf_reg_n_8_[20]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[21]\,
      Q => \start_addr_buf_reg_n_8_[21]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[22]\,
      Q => \start_addr_buf_reg_n_8_[22]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[23]\,
      Q => \start_addr_buf_reg_n_8_[23]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[24]\,
      Q => \start_addr_buf_reg_n_8_[24]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[25]\,
      Q => \start_addr_buf_reg_n_8_[25]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[26]\,
      Q => \start_addr_buf_reg_n_8_[26]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[27]\,
      Q => \start_addr_buf_reg_n_8_[27]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[28]\,
      Q => \start_addr_buf_reg_n_8_[28]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[29]\,
      Q => \start_addr_buf_reg_n_8_[29]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[2]\,
      Q => \start_addr_buf_reg_n_8_[2]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[30]\,
      Q => \start_addr_buf_reg_n_8_[30]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[31]\,
      Q => \start_addr_buf_reg_n_8_[31]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[3]\,
      Q => \start_addr_buf_reg_n_8_[3]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[4]\,
      Q => \start_addr_buf_reg_n_8_[4]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[5]\,
      Q => \start_addr_buf_reg_n_8_[5]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[6]\,
      Q => \start_addr_buf_reg_n_8_[6]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[7]\,
      Q => \start_addr_buf_reg_n_8_[7]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[8]\,
      Q => \start_addr_buf_reg_n_8_[8]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[9]\,
      Q => \start_addr_buf_reg_n_8_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_154,
      Q => \start_addr_reg_n_8_[0]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_144,
      Q => \start_addr_reg_n_8_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_143,
      Q => \start_addr_reg_n_8_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_142,
      Q => \start_addr_reg_n_8_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_141,
      Q => \start_addr_reg_n_8_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_140,
      Q => \start_addr_reg_n_8_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_139,
      Q => \start_addr_reg_n_8_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_138,
      Q => \start_addr_reg_n_8_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_137,
      Q => \start_addr_reg_n_8_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_136,
      Q => \start_addr_reg_n_8_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_135,
      Q => \start_addr_reg_n_8_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_153,
      Q => \start_addr_reg_n_8_[1]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_134,
      Q => \start_addr_reg_n_8_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_133,
      Q => \start_addr_reg_n_8_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_132,
      Q => \start_addr_reg_n_8_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_131,
      Q => \start_addr_reg_n_8_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_130,
      Q => \start_addr_reg_n_8_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_129,
      Q => \start_addr_reg_n_8_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_128,
      Q => \start_addr_reg_n_8_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_127,
      Q => \start_addr_reg_n_8_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_126,
      Q => \start_addr_reg_n_8_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_125,
      Q => \start_addr_reg_n_8_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_152,
      Q => \start_addr_reg_n_8_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_124,
      Q => \start_addr_reg_n_8_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_123,
      Q => \start_addr_reg_n_8_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_151,
      Q => \start_addr_reg_n_8_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_150,
      Q => \start_addr_reg_n_8_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_149,
      Q => \start_addr_reg_n_8_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_148,
      Q => \start_addr_reg_n_8_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_147,
      Q => \start_addr_reg_n_8_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_146,
      Q => \start_addr_reg_n_8_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_145,
      Q => \start_addr_reg_n_8_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_SPECS_AWREADY : out STD_LOGIC;
    s_axi_SPECS_RVALID : out STD_LOGIC;
    s_axi_SPECS_ARREADY : out STD_LOGIC;
    s_axi_SPECS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_34_fu_1432_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    int_specs_ce1 : out STD_LOGIC;
    s_axi_SPECS_WREADY : out STD_LOGIC;
    s_axi_SPECS_BVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axi_SPECS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \offset_assign_cast_reg_1742_reg[5]_i_2\ : in STD_LOGIC;
    \offset_assign_cast_reg_1742_reg[4]_i_2\ : in STD_LOGIC;
    \offset_assign_cast_reg_1742_reg[5]_i_3\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[2]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[3]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[4]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[5]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[6]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[7]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[8]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[9]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[10]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[11]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[12]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[13]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[14]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[15]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[16]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[17]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[18]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[19]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[20]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[21]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[22]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[23]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[24]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[25]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[26]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[27]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[28]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[29]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[30]_i_2\ : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[31]_i_2\ : in STD_LOGIC;
    \rdata_reg[31]_i_3\ : in STD_LOGIC;
    \rdata_reg[0]_i_2\ : in STD_LOGIC;
    \rdata_reg[1]_i_2\ : in STD_LOGIC;
    \rdata_reg[2]_i_2\ : in STD_LOGIC;
    \rdata_reg[3]_i_2\ : in STD_LOGIC;
    \rdata_reg[4]_i_2\ : in STD_LOGIC;
    \rdata_reg[5]_i_2\ : in STD_LOGIC;
    \rdata_reg[6]_i_2\ : in STD_LOGIC;
    \rdata_reg[7]_i_2\ : in STD_LOGIC;
    \rdata_reg[8]_i_2\ : in STD_LOGIC;
    \rdata_reg[9]_i_2\ : in STD_LOGIC;
    \rdata_reg[10]_i_2\ : in STD_LOGIC;
    \rdata_reg[11]_i_2\ : in STD_LOGIC;
    \rdata_reg[12]_i_2\ : in STD_LOGIC;
    \rdata_reg[13]_i_2\ : in STD_LOGIC;
    \rdata_reg[14]_i_2\ : in STD_LOGIC;
    \rdata_reg[15]_i_2\ : in STD_LOGIC;
    \rdata_reg[16]_i_2\ : in STD_LOGIC;
    \rdata_reg[17]_i_2\ : in STD_LOGIC;
    \rdata_reg[18]_i_2\ : in STD_LOGIC;
    \rdata_reg[19]_i_2\ : in STD_LOGIC;
    \rdata_reg[20]_i_2\ : in STD_LOGIC;
    \rdata_reg[21]_i_2\ : in STD_LOGIC;
    \rdata_reg[22]_i_2\ : in STD_LOGIC;
    \rdata_reg[23]_i_2\ : in STD_LOGIC;
    \rdata_reg[24]_i_2\ : in STD_LOGIC;
    \rdata_reg[25]_i_2\ : in STD_LOGIC;
    \rdata_reg[26]_i_2\ : in STD_LOGIC;
    \rdata_reg[27]_i_2\ : in STD_LOGIC;
    \rdata_reg[28]_i_2\ : in STD_LOGIC;
    \rdata_reg[29]_i_2\ : in STD_LOGIC;
    \rdata_reg[30]_i_2\ : in STD_LOGIC;
    \rdata_reg[31]_i_4\ : in STD_LOGIC;
    s_axi_SPECS_AWADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_SPECS_WVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_SPECS_AWVALID : in STD_LOGIC;
    s_axi_SPECS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_SPECS_BREADY : in STD_LOGIC;
    s_axi_SPECS_ARADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_SPECS_ARVALID : in STD_LOGIC;
    s_axi_SPECS_RREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi is
  signal ar_hs : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal int_specs_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_specs_read : STD_LOGIC;
  signal int_specs_read0 : STD_LOGIC;
  signal int_specs_write_i_1_n_8 : STD_LOGIC;
  signal int_specs_write_reg_n_8 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rstate : STD_LOGIC;
  signal \rstate[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_8\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \wstate[1]_i_1__0_n_8\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of int_specs_read_i_1 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of int_specs_write_i_2 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \rdata[31]_i_5\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of s_axi_SPECS_ARREADY_INST_0 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of s_axi_SPECS_AWREADY_INST_0 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of s_axi_SPECS_BVALID_INST_0 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of s_axi_SPECS_RVALID_INST_0 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of s_axi_SPECS_WREADY_INST_0 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \wstate[0]_i_1__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \wstate[1]_i_1__0\ : label is "soft_lutpair296";
begin
int_specs: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi_ram
     port map (
      D(31 downto 0) => D(31 downto 0),
      DIADI(25 downto 0) => DIADI(25 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      int_specs_write_reg => int_specs_write_reg_n_8,
      \offset_assign_cast_reg_1742_reg[4]_i_2\ => \offset_assign_cast_reg_1742_reg[4]_i_2\,
      \offset_assign_cast_reg_1742_reg[5]_i_2\ => \offset_assign_cast_reg_1742_reg[5]_i_2\,
      \offset_assign_cast_reg_1742_reg[5]_i_3\ => \offset_assign_cast_reg_1742_reg[5]_i_3\,
      p_0_in(1 downto 0) => p_0_in(1 downto 0),
      \rdata_reg[0]_i_2\ => \rdata_reg[0]_i_2\,
      \rdata_reg[10]_i_2\ => \rdata_reg[10]_i_2\,
      \rdata_reg[11]_i_2\ => \rdata_reg[11]_i_2\,
      \rdata_reg[12]_i_2\ => \rdata_reg[12]_i_2\,
      \rdata_reg[13]_i_2\ => \rdata_reg[13]_i_2\,
      \rdata_reg[14]_i_2\ => \rdata_reg[14]_i_2\,
      \rdata_reg[15]_i_2\ => \rdata_reg[15]_i_2\,
      \rdata_reg[16]_i_2\ => \rdata_reg[16]_i_2\,
      \rdata_reg[17]_i_2\ => \rdata_reg[17]_i_2\,
      \rdata_reg[18]_i_2\ => \rdata_reg[18]_i_2\,
      \rdata_reg[19]_i_2\ => \rdata_reg[19]_i_2\,
      \rdata_reg[1]_i_2\ => \rdata_reg[1]_i_2\,
      \rdata_reg[20]_i_2\ => \rdata_reg[20]_i_2\,
      \rdata_reg[21]_i_2\ => \rdata_reg[21]_i_2\,
      \rdata_reg[22]_i_2\ => \rdata_reg[22]_i_2\,
      \rdata_reg[23]_i_2\ => \rdata_reg[23]_i_2\,
      \rdata_reg[24]_i_2\ => \rdata_reg[24]_i_2\,
      \rdata_reg[25]_i_2\ => \rdata_reg[25]_i_2\,
      \rdata_reg[26]_i_2\ => \rdata_reg[26]_i_2\,
      \rdata_reg[27]_i_2\ => \rdata_reg[27]_i_2\,
      \rdata_reg[28]_i_2\ => \rdata_reg[28]_i_2\,
      \rdata_reg[29]_i_2\ => \rdata_reg[29]_i_2\,
      \rdata_reg[2]_i_2\ => \rdata_reg[2]_i_2\,
      \rdata_reg[30]_i_2\ => \rdata_reg[30]_i_2\,
      \rdata_reg[31]\(31 downto 0) => int_specs_q1(31 downto 0),
      \rdata_reg[31]_i_3\ => \rdata_reg[31]_i_3\,
      \rdata_reg[31]_i_4\ => \rdata_reg[31]_i_4\,
      \rdata_reg[3]_i_2\ => \rdata_reg[3]_i_2\,
      \rdata_reg[4]_i_2\ => \rdata_reg[4]_i_2\,
      \rdata_reg[5]_i_2\ => \rdata_reg[5]_i_2\,
      \rdata_reg[6]_i_2\ => \rdata_reg[6]_i_2\,
      \rdata_reg[7]_i_2\ => \rdata_reg[7]_i_2\,
      \rdata_reg[8]_i_2\ => \rdata_reg[8]_i_2\,
      \rdata_reg[9]_i_2\ => \rdata_reg[9]_i_2\,
      rstate => rstate,
      s_axi_SPECS_ARADDR(1 downto 0) => s_axi_SPECS_ARADDR(1 downto 0),
      s_axi_SPECS_ARVALID => s_axi_SPECS_ARVALID,
      s_axi_SPECS_WDATA(31 downto 0) => s_axi_SPECS_WDATA(31 downto 0),
      s_axi_SPECS_WSTRB(3 downto 0) => s_axi_SPECS_WSTRB(3 downto 0),
      s_axi_SPECS_WVALID => s_axi_SPECS_WVALID,
      tmp_34_fu_1432_p2(4 downto 0) => tmp_34_fu_1432_p2(4 downto 0),
      \tmp_35_cast_reg_1582_reg[10]_i_2\ => \tmp_35_cast_reg_1582_reg[10]_i_2\,
      \tmp_35_cast_reg_1582_reg[11]_i_2\ => \tmp_35_cast_reg_1582_reg[11]_i_2\,
      \tmp_35_cast_reg_1582_reg[12]_i_2\ => \tmp_35_cast_reg_1582_reg[12]_i_2\,
      \tmp_35_cast_reg_1582_reg[13]_i_2\ => \tmp_35_cast_reg_1582_reg[13]_i_2\,
      \tmp_35_cast_reg_1582_reg[14]_i_2\ => \tmp_35_cast_reg_1582_reg[14]_i_2\,
      \tmp_35_cast_reg_1582_reg[15]_i_2\ => \tmp_35_cast_reg_1582_reg[15]_i_2\,
      \tmp_35_cast_reg_1582_reg[16]_i_2\ => \tmp_35_cast_reg_1582_reg[16]_i_2\,
      \tmp_35_cast_reg_1582_reg[17]_i_2\ => \tmp_35_cast_reg_1582_reg[17]_i_2\,
      \tmp_35_cast_reg_1582_reg[18]_i_2\ => \tmp_35_cast_reg_1582_reg[18]_i_2\,
      \tmp_35_cast_reg_1582_reg[19]_i_2\ => \tmp_35_cast_reg_1582_reg[19]_i_2\,
      \tmp_35_cast_reg_1582_reg[20]_i_2\ => \tmp_35_cast_reg_1582_reg[20]_i_2\,
      \tmp_35_cast_reg_1582_reg[21]_i_2\ => \tmp_35_cast_reg_1582_reg[21]_i_2\,
      \tmp_35_cast_reg_1582_reg[22]_i_2\ => \tmp_35_cast_reg_1582_reg[22]_i_2\,
      \tmp_35_cast_reg_1582_reg[23]_i_2\ => \tmp_35_cast_reg_1582_reg[23]_i_2\,
      \tmp_35_cast_reg_1582_reg[24]_i_2\ => \tmp_35_cast_reg_1582_reg[24]_i_2\,
      \tmp_35_cast_reg_1582_reg[25]_i_2\ => \tmp_35_cast_reg_1582_reg[25]_i_2\,
      \tmp_35_cast_reg_1582_reg[26]_i_2\ => \tmp_35_cast_reg_1582_reg[26]_i_2\,
      \tmp_35_cast_reg_1582_reg[27]_i_2\ => \tmp_35_cast_reg_1582_reg[27]_i_2\,
      \tmp_35_cast_reg_1582_reg[28]_i_2\ => \tmp_35_cast_reg_1582_reg[28]_i_2\,
      \tmp_35_cast_reg_1582_reg[29]_i_2\ => \tmp_35_cast_reg_1582_reg[29]_i_2\,
      \tmp_35_cast_reg_1582_reg[2]_i_2\ => \tmp_35_cast_reg_1582_reg[2]_i_2\,
      \tmp_35_cast_reg_1582_reg[30]_i_2\ => \tmp_35_cast_reg_1582_reg[30]_i_2\,
      \tmp_35_cast_reg_1582_reg[31]_i_2\ => \tmp_35_cast_reg_1582_reg[31]_i_2\,
      \tmp_35_cast_reg_1582_reg[3]_i_2\ => \tmp_35_cast_reg_1582_reg[3]_i_2\,
      \tmp_35_cast_reg_1582_reg[4]_i_2\ => \tmp_35_cast_reg_1582_reg[4]_i_2\,
      \tmp_35_cast_reg_1582_reg[5]_i_2\ => \tmp_35_cast_reg_1582_reg[5]_i_2\,
      \tmp_35_cast_reg_1582_reg[6]_i_2\ => \tmp_35_cast_reg_1582_reg[6]_i_2\,
      \tmp_35_cast_reg_1582_reg[7]_i_2\ => \tmp_35_cast_reg_1582_reg[7]_i_2\,
      \tmp_35_cast_reg_1582_reg[8]_i_2\ => \tmp_35_cast_reg_1582_reg[8]_i_2\,
      \tmp_35_cast_reg_1582_reg[9]_i_2\ => \tmp_35_cast_reg_1582_reg[9]_i_2\
    );
int_specs_read_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => rstate,
      I2 => s_axi_SPECS_ARVALID,
      I3 => s_axi_SPECS_ARADDR(2),
      O => int_specs_read0
    );
int_specs_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_specs_read0,
      Q => int_specs_read,
      R => ap_rst_n_inv
    );
int_specs_write_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_SPECS_AWADDR(2),
      I1 => aw_hs,
      I2 => s_axi_SPECS_WVALID,
      I3 => int_specs_write_reg_n_8,
      O => int_specs_write_i_1_n_8
    );
int_specs_write_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s_axi_SPECS_AWVALID,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => ap_rst_n,
      O => aw_hs
    );
int_specs_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_specs_write_i_1_n_8,
      Q => int_specs_write_reg_n_8,
      R => ap_rst_n_inv
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_SPECS_ARVALID,
      I1 => rstate,
      I2 => ap_rst_n,
      O => ar_hs
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => rstate,
      I2 => s_axi_SPECS_ARVALID,
      I3 => s_axi_SPECS_WVALID,
      I4 => int_specs_write_reg_n_8,
      O => int_specs_ce1
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(0),
      Q => s_axi_SPECS_RDATA(0),
      R => ar_hs
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(10),
      Q => s_axi_SPECS_RDATA(10),
      R => ar_hs
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(11),
      Q => s_axi_SPECS_RDATA(11),
      R => ar_hs
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(12),
      Q => s_axi_SPECS_RDATA(12),
      R => ar_hs
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(13),
      Q => s_axi_SPECS_RDATA(13),
      R => ar_hs
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(14),
      Q => s_axi_SPECS_RDATA(14),
      R => ar_hs
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(15),
      Q => s_axi_SPECS_RDATA(15),
      R => ar_hs
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(16),
      Q => s_axi_SPECS_RDATA(16),
      R => ar_hs
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(17),
      Q => s_axi_SPECS_RDATA(17),
      R => ar_hs
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(18),
      Q => s_axi_SPECS_RDATA(18),
      R => ar_hs
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(19),
      Q => s_axi_SPECS_RDATA(19),
      R => ar_hs
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(1),
      Q => s_axi_SPECS_RDATA(1),
      R => ar_hs
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(20),
      Q => s_axi_SPECS_RDATA(20),
      R => ar_hs
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(21),
      Q => s_axi_SPECS_RDATA(21),
      R => ar_hs
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(22),
      Q => s_axi_SPECS_RDATA(22),
      R => ar_hs
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(23),
      Q => s_axi_SPECS_RDATA(23),
      R => ar_hs
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(24),
      Q => s_axi_SPECS_RDATA(24),
      R => ar_hs
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(25),
      Q => s_axi_SPECS_RDATA(25),
      R => ar_hs
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(26),
      Q => s_axi_SPECS_RDATA(26),
      R => ar_hs
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(27),
      Q => s_axi_SPECS_RDATA(27),
      R => ar_hs
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(28),
      Q => s_axi_SPECS_RDATA(28),
      R => ar_hs
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(29),
      Q => s_axi_SPECS_RDATA(29),
      R => ar_hs
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(2),
      Q => s_axi_SPECS_RDATA(2),
      R => ar_hs
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(30),
      Q => s_axi_SPECS_RDATA(30),
      R => ar_hs
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(31),
      Q => s_axi_SPECS_RDATA(31),
      R => ar_hs
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(3),
      Q => s_axi_SPECS_RDATA(3),
      R => ar_hs
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(4),
      Q => s_axi_SPECS_RDATA(4),
      R => ar_hs
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(5),
      Q => s_axi_SPECS_RDATA(5),
      R => ar_hs
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(6),
      Q => s_axi_SPECS_RDATA(6),
      R => ar_hs
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(7),
      Q => s_axi_SPECS_RDATA(7),
      R => ar_hs
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(8),
      Q => s_axi_SPECS_RDATA(8),
      R => ar_hs
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_specs_read,
      D => int_specs_q1(9),
      Q => s_axi_SPECS_RDATA(9),
      R => ar_hs
    );
\rstate[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFD0"
    )
        port map (
      I0 => s_axi_SPECS_RREADY,
      I1 => int_specs_read,
      I2 => rstate,
      I3 => s_axi_SPECS_ARVALID,
      O => \rstate[0]_i_1__0_n_8\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1__0_n_8\,
      Q => rstate,
      R => ap_rst_n_inv
    );
s_axi_SPECS_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => rstate,
      O => s_axi_SPECS_ARREADY
    );
s_axi_SPECS_AWREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_rst_n,
      I1 => wstate(1),
      I2 => wstate(0),
      O => s_axi_SPECS_AWREADY
    );
s_axi_SPECS_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_SPECS_BVALID
    );
s_axi_SPECS_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate,
      I1 => int_specs_read,
      O => s_axi_SPECS_RVALID
    );
s_axi_SPECS_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_SPECS_WREADY
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_SPECS_AWADDR(0),
      I1 => s_axi_SPECS_AWVALID,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => ap_rst_n,
      I5 => p_0_in(0),
      O => \waddr[2]_i_1_n_8\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_SPECS_AWADDR(1),
      I1 => s_axi_SPECS_AWVALID,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => ap_rst_n,
      I5 => p_0_in(1),
      O => \waddr[3]_i_1_n_8\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[2]_i_1_n_8\,
      Q => p_0_in(0),
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[3]_i_1_n_8\,
      Q => p_0_in(1),
      R => '0'
    );
\wstate[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_SPECS_AWVALID,
      I2 => wstate(0),
      I3 => s_axi_SPECS_WVALID,
      O => \wstate[0]_i_1__0_n_8\
    );
\wstate[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0838"
    )
        port map (
      I0 => s_axi_SPECS_WVALID,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_SPECS_BREADY,
      O => \wstate[1]_i_1__0_n_8\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1__0_n_8\,
      Q => wstate(0),
      R => ap_rst_n_inv
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1__0_n_8\,
      Q => wstate(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_29_reg_693_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_33_reg_705_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_33_reg_705_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_29_reg_693_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_28_reg_689_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_33_reg_705_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_28_reg_689_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_26_reg_685_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_31_reg_697_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_118_reg_2476_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_118_reg_2476_reg[14]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_28_reg_689_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    descriptor0_V_ce0 : in STD_LOGIC;
    descriptor0_V_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_118_reg_2476_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_23_fu_419_p2 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p_shl5_cast_fu_415_p1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_35_reg_650_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_35_reg_650_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_35_reg_650_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_35_reg_650_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_35_reg_650_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_35_reg_650_reg[26]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_35_reg_650_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_35_reg_650_reg[26]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V is
begin
hog_descriptor0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram_88
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      CO(0) => CO(0),
      DI(2 downto 0) => DI(2 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      O(2 downto 0) => O(2 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      S(2 downto 0) => S(2 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      descriptor0_V_ce0 => descriptor0_V_ce0,
      descriptor0_V_we1 => descriptor0_V_we1,
      p_shl5_cast_fu_415_p1(11 downto 0) => p_shl5_cast_fu_415_p1(11 downto 0),
      ram_reg_0(0) => ram_reg(0),
      ram_reg_1(1 downto 0) => ram_reg_0(1 downto 0),
      \tmp_118_reg_2476_reg[11]\(0) => \tmp_118_reg_2476_reg[11]\(0),
      \tmp_118_reg_2476_reg[14]\(2 downto 0) => \tmp_118_reg_2476_reg[14]\(2 downto 0),
      \tmp_118_reg_2476_reg[14]_0\(14 downto 0) => \tmp_118_reg_2476_reg[14]_0\(14 downto 0),
      tmp_23_fu_419_p2(27 downto 0) => tmp_23_fu_419_p2(27 downto 0),
      \tmp_26_reg_685_reg[0]\(0) => \tmp_26_reg_685_reg[0]\(0),
      \tmp_28_reg_689_reg[0]\(0) => \tmp_28_reg_689_reg[0]\(0),
      \tmp_28_reg_689_reg[0]_0\(0) => \tmp_28_reg_689_reg[0]_0\(0),
      \tmp_28_reg_689_reg[0]_1\(0) => \tmp_28_reg_689_reg[0]_1\(0),
      \tmp_29_reg_693_reg[0]\(2 downto 0) => \tmp_29_reg_693_reg[0]\(2 downto 0),
      \tmp_29_reg_693_reg[0]_0\(0) => \tmp_29_reg_693_reg[0]_0\(0),
      \tmp_31_reg_697_reg[0]\(0) => \tmp_31_reg_697_reg[0]\(0),
      \tmp_33_reg_705_reg[0]\(2 downto 0) => \tmp_33_reg_705_reg[0]\(2 downto 0),
      \tmp_33_reg_705_reg[0]_0\(0) => \tmp_33_reg_705_reg[0]_0\(0),
      \tmp_33_reg_705_reg[0]_1\(0) => \tmp_33_reg_705_reg[0]_1\(0),
      \tmp_35_reg_650_reg[10]\(3 downto 0) => \tmp_35_reg_650_reg[10]\(3 downto 0),
      \tmp_35_reg_650_reg[14]\(3 downto 0) => \tmp_35_reg_650_reg[14]\(3 downto 0),
      \tmp_35_reg_650_reg[18]\(3 downto 0) => \tmp_35_reg_650_reg[18]\(3 downto 0),
      \tmp_35_reg_650_reg[22]\(3 downto 0) => \tmp_35_reg_650_reg[22]\(3 downto 0),
      \tmp_35_reg_650_reg[26]\(3 downto 0) => \tmp_35_reg_650_reg[26]\(3 downto 0),
      \tmp_35_reg_650_reg[26]_0\(0) => \tmp_35_reg_650_reg[26]_0\(0),
      \tmp_35_reg_650_reg[26]_1\(0) => \tmp_35_reg_650_reg[26]_1\(0),
      \tmp_35_reg_650_reg[6]\(3 downto 0) => \tmp_35_reg_650_reg[6]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_0 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_12_reg_689_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_17_reg_705_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_13_reg_693_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_17_reg_705_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_17_reg_705_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_13_reg_693_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_6_reg_677_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_17_reg_705_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_16_reg_7010 : out STD_LOGIC;
    \tmp_10_reg_685_reg[0]\ : out STD_LOGIC;
    \tmp_16_reg_701_reg[0]\ : out STD_LOGIC;
    \tmp_15_reg_697_reg[0]\ : out STD_LOGIC;
    \tmp_13_reg_693_reg[0]_1\ : out STD_LOGIC;
    \tmp_12_reg_689_reg[0]_0\ : out STD_LOGIC;
    \tmp_85_reg_2476_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_85_reg_2476_reg[14]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    descriptor1_V_ce0 : in STD_LOGIC;
    descriptor1_V_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_85_reg_2476_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_11_fu_490_p2 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \tmp_5_reg_650_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_9_fu_449_p2 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    tmp_7_fu_419_p2 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p_shl2_cast_fu_415_p1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_5_reg_650_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_5_reg_650_reg[26]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_5_reg_650_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_5_reg_650_reg[26]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_5_reg_650_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_10_reg_685_reg[0]_0\ : in STD_LOGIC;
    \tmp_5_reg_650_reg[26]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_16_reg_701_reg[0]_0\ : in STD_LOGIC;
    \tmp_15_reg_697_reg[0]_0\ : in STD_LOGIC;
    \tmp_13_reg_693_reg[0]_2\ : in STD_LOGIC;
    \tmp_12_reg_689_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_0 : entity is "hog_descriptor0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_0 is
begin
hog_descriptor0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_ram
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      CO(0) => CO(0),
      DI(2 downto 0) => DI(2 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      descriptor1_V_ce0 => descriptor1_V_ce0,
      descriptor1_V_we1 => descriptor1_V_we1,
      p_shl2_cast_fu_415_p1(11 downto 0) => p_shl2_cast_fu_415_p1(11 downto 0),
      ram_reg_0(0) => ram_reg(0),
      ram_reg_1(0) => ram_reg_0(0),
      ram_reg_2(0) => ram_reg_1(0),
      \tmp_10_reg_685_reg[0]\ => \tmp_10_reg_685_reg[0]\,
      \tmp_10_reg_685_reg[0]_0\ => \tmp_10_reg_685_reg[0]_0\,
      tmp_11_fu_490_p2(27 downto 0) => tmp_11_fu_490_p2(27 downto 0),
      \tmp_12_reg_689_reg[0]\(0) => \tmp_12_reg_689_reg[0]\(0),
      \tmp_12_reg_689_reg[0]_0\ => \tmp_12_reg_689_reg[0]_0\,
      \tmp_12_reg_689_reg[0]_1\ => \tmp_12_reg_689_reg[0]_1\,
      \tmp_13_reg_693_reg[0]\(2 downto 0) => \tmp_13_reg_693_reg[0]\(2 downto 0),
      \tmp_13_reg_693_reg[0]_0\(0) => \tmp_13_reg_693_reg[0]_0\(0),
      \tmp_13_reg_693_reg[0]_1\ => \tmp_13_reg_693_reg[0]_1\,
      \tmp_13_reg_693_reg[0]_2\ => \tmp_13_reg_693_reg[0]_2\,
      \tmp_15_reg_697_reg[0]\ => \tmp_15_reg_697_reg[0]\,
      \tmp_15_reg_697_reg[0]_0\ => \tmp_15_reg_697_reg[0]_0\,
      tmp_16_reg_7010 => tmp_16_reg_7010,
      \tmp_16_reg_701_reg[0]\ => \tmp_16_reg_701_reg[0]\,
      \tmp_16_reg_701_reg[0]_0\ => \tmp_16_reg_701_reg[0]_0\,
      \tmp_17_reg_705_reg[0]\(2 downto 0) => \tmp_17_reg_705_reg[0]\(2 downto 0),
      \tmp_17_reg_705_reg[0]_0\(2 downto 0) => \tmp_17_reg_705_reg[0]_0\(2 downto 0),
      \tmp_17_reg_705_reg[0]_1\(0) => \tmp_17_reg_705_reg[0]_1\(0),
      \tmp_17_reg_705_reg[0]_2\(0) => \tmp_17_reg_705_reg[0]_2\(0),
      \tmp_5_reg_650_reg[10]\(3 downto 0) => \tmp_5_reg_650_reg[10]\(3 downto 0),
      \tmp_5_reg_650_reg[14]\(3 downto 0) => \tmp_5_reg_650_reg[14]\(3 downto 0),
      \tmp_5_reg_650_reg[18]\(3 downto 0) => \tmp_5_reg_650_reg[18]\(3 downto 0),
      \tmp_5_reg_650_reg[22]\(3 downto 0) => \tmp_5_reg_650_reg[22]\(3 downto 0),
      \tmp_5_reg_650_reg[24]\(0) => \tmp_5_reg_650_reg[24]\(0),
      \tmp_5_reg_650_reg[26]\(0) => \tmp_5_reg_650_reg[26]\(0),
      \tmp_5_reg_650_reg[26]_0\(0) => \tmp_5_reg_650_reg[26]_0\(0),
      \tmp_5_reg_650_reg[26]_1\(0) => \tmp_5_reg_650_reg[26]_1\(0),
      \tmp_5_reg_650_reg[26]_2\(0) => \tmp_5_reg_650_reg[26]_2\(0),
      \tmp_5_reg_650_reg[26]_3\(0) => \tmp_5_reg_650_reg[26]_3\(0),
      \tmp_5_reg_650_reg[2]\(2 downto 0) => \tmp_5_reg_650_reg[2]\(2 downto 0),
      \tmp_5_reg_650_reg[6]\(3 downto 0) => \tmp_5_reg_650_reg[6]\(3 downto 0),
      \tmp_6_reg_677_reg[0]\(0) => \tmp_6_reg_677_reg[0]\(0),
      tmp_7_fu_419_p2(27 downto 0) => tmp_7_fu_419_p2(27 downto 0),
      \tmp_85_reg_2476_reg[11]\(0) => \tmp_85_reg_2476_reg[11]\(0),
      \tmp_85_reg_2476_reg[14]\(2 downto 0) => \tmp_85_reg_2476_reg[14]\(2 downto 0),
      \tmp_85_reg_2476_reg[14]_0\(14 downto 0) => \tmp_85_reg_2476_reg[14]_0\(14 downto 0),
      tmp_9_fu_449_p2(27 downto 0) => tmp_9_fu_449_p2(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_40_reg_1655_reg[5]\ : in STD_LOGIC;
    image_buffer0_0_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0 is
begin
hog_image_buffer0_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_77
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0),
      image_buffer0_0_address0(5 downto 0) => image_buffer0_0_address0(5 downto 0),
      p_0_in => p_0_in,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \tmp_40_reg_1655_reg[5]\ => \tmp_40_reg_1655_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_12 is
  port (
    image_buffer0_0_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_40_reg_1655_reg[5]\ : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_1655_reg[4]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter23_reg : in STD_LOGIC;
    \tmp_40_reg_1655_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_12 : entity is "hog_image_buffer0_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_12 is
begin
hog_image_buffer0_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_69
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter23_reg => ap_enable_reg_pp0_iter23_reg,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0),
      p_0_in => p_0_in,
      \q0_reg[0]_0\ => image_buffer0_0_address0(0),
      \q0_reg[7]_0\ => image_buffer0_0_address0(1),
      \tmp_40_reg_1655_reg[4]\(3 downto 0) => \tmp_40_reg_1655_reg[4]\(3 downto 0),
      \tmp_40_reg_1655_reg[4]_0\ => \tmp_40_reg_1655_reg[4]_0\,
      \tmp_40_reg_1655_reg[5]\ => \tmp_40_reg_1655_reg[5]\,
      \tmp_40_reg_1655_reg[5]_0\(1 downto 0) => \tmp_40_reg_1655_reg[5]_0\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_22 is
  port (
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : out STD_LOGIC;
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\ : in STD_LOGIC;
    image_buffer1_0_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp1_iter23_reg : in STD_LOGIC;
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter23_reg_0 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_22 : entity is "hog_image_buffer0_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_22 is
begin
hog_image_buffer0_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram_59
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter23_reg => ap_enable_reg_pp1_iter23_reg,
      ap_enable_reg_pp1_iter23_reg_0 => ap_enable_reg_pp1_iter23_reg_0,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0),
      ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3 downto 0) => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\,
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\,
      image_buffer1_0_address0(4 downto 0) => image_buffer1_0_address0(4 downto 0),
      \q0_reg[7]_0\ => \q0_reg[7]\(0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \tmp_s_reg_1732_reg[5]\(0) => \tmp_s_reg_1732_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_30 is
  port (
    image_buffer1_0_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_s_reg_1732_reg[5]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter23_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \tmp_s_reg_1732_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter23_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_30 : entity is "hog_image_buffer0_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_30 is
begin
hog_image_buffer0_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_ram
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter23_reg(4 downto 0) => ap_enable_reg_pp1_iter23_reg(4 downto 0),
      ap_enable_reg_pp1_iter23_reg_0 => ap_enable_reg_pp1_iter23_reg_0,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0),
      p_0_in => p_0_in,
      \q0_reg[0]_0\ => image_buffer1_0_address0(0),
      \tmp_s_reg_1732_reg[0]\(0) => \tmp_s_reg_1732_reg[0]\(0),
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \tmp_s_reg_1732_reg[5]\ => \tmp_s_reg_1732_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_10_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_76
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_10_address0(5 downto 0) => image_buffer0_10_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_10 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_15_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_10 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_10 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_71
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_15_address0(5 downto 0) => image_buffer0_15_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_11 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\ : in STD_LOGIC;
    image_buffer0_16_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_11 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_11 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_70
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\,
      image_buffer0_16_address0(5 downto 0) => image_buffer0_16_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => image_buffer_16_address1(2 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_13 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_1_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_13 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_13 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_68
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_1_address0(5 downto 0) => image_buffer0_1_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => image_buffer_16_address1(2 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_14 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_2_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_14 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_14 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_67
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_2_address0(5 downto 0) => image_buffer0_2_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => image_buffer_16_address1(2 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_15 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_3_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_15 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_15 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_66
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_3_address0(5 downto 0) => image_buffer0_3_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_16 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_4_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_16 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_16 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_65
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_4_address0(5 downto 0) => image_buffer0_4_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => image_buffer_16_address1(2 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_17 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_17 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_17 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_64
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_5_address0(5 downto 0) => image_buffer0_5_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_18 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_6_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_18 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_18 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_63
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_6_address0(5 downto 0) => image_buffer0_6_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => image_buffer_16_address1(2 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_19 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_7_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_19 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_19 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_62
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_7_address0(5 downto 0) => image_buffer0_7_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\,
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_20 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_8_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_20 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_20 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_61
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_8_address0(5 downto 0) => image_buffer0_8_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => image_buffer_16_address1(2 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_21 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_9_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    image_buffer_16_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_21 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_21 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_60
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_9_address0(5 downto 0) => image_buffer0_9_address0(5 downto 0),
      image_buffer_16_address1(1 downto 0) => image_buffer_16_address1(1 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_23 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_10_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_23 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_23 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_58
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_10_address0(5 downto 0) => image_buffer1_10_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_24 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_11_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_24 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_24 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_57
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_11_address0(5 downto 0) => image_buffer1_11_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_25 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_12_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_25 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_25 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_56
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_12_address0(5 downto 0) => image_buffer1_12_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_26 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_13_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_26 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_26 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_55
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_13_address0(5 downto 0) => image_buffer1_13_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_27 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_14_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_27 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_27 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_54
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_14_address0(5 downto 0) => image_buffer1_14_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_28 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_15_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_28 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_28 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_53
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_15_address0(5 downto 0) => image_buffer1_15_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_29 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\ : in STD_LOGIC;
    image_buffer1_16_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_29 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_29 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_52
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\,
      image_buffer1_16_address0(5 downto 0) => image_buffer1_16_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => \x_mid2_reg_1931_reg[3]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_31 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_1_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_31 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_31 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_51
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\,
      image_buffer1_1_address0(5 downto 0) => image_buffer1_1_address0(5 downto 0),
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => \x_mid2_reg_1931_reg[3]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_32 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_2_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_32 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_32 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_50
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_2_address0(5 downto 0) => image_buffer1_2_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => \x_mid2_reg_1931_reg[3]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_33 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_3_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_33 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_33 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_49
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_3_address0(5 downto 0) => image_buffer1_3_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_34 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_4_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_34 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_34 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_48
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_4_address0(5 downto 0) => image_buffer1_4_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => \x_mid2_reg_1931_reg[3]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_35 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_35 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_35 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_47
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_5_address0(5 downto 0) => image_buffer1_5_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_36 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_6_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_36 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_36 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_46
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_6_address0(5 downto 0) => image_buffer1_6_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => \x_mid2_reg_1931_reg[3]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_37 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_7_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_37 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_37 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_45
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_7_address0(5 downto 0) => image_buffer1_7_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\,
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_38 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_8_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_38 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_38 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_44
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_8_address0(5 downto 0) => image_buffer1_8_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => \x_mid2_reg_1931_reg[3]\(2 downto 0),
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_39 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ : in STD_LOGIC;
    image_buffer1_9_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_1_reg_1953 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[4]\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_39 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_39 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\,
      image_buffer1_9_address0(5 downto 0) => image_buffer1_9_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => \tmp_s_reg_1732_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]\(1 downto 0) => \x_mid2_reg_1931_reg[3]\(1 downto 0),
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_6 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_11_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_6 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_6 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_75
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_11_address0(5 downto 0) => image_buffer0_11_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_7 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_12_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_7 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_7 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_74
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_12_address0(5 downto 0) => image_buffer0_12_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_8 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_13_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep__0\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep__0\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_8 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_8 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_73
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_13_address0(5 downto 0) => image_buffer0_13_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep__0\ => \x_mid2_reg_1931_reg[1]_rep__0\,
      \x_mid2_reg_1931_reg[2]_rep__0\ => \x_mid2_reg_1931_reg[2]_rep__0\,
      \x_mid2_reg_1931_reg[3]_rep__0\ => \x_mid2_reg_1931_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_9 is
  port (
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ : in STD_LOGIC;
    image_buffer0_14_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_mid2_reg_1931_reg[1]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[2]_rep\ : in STD_LOGIC;
    \x_mid2_reg_1931_reg[3]_rep\ : in STD_LOGIC;
    sum_addr_2_reg_1953 : in STD_LOGIC;
    \tmp_40_reg_1655_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_9 : entity is "hog_image_buffer0_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_9 is
begin
hog_image_buffer0_1_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_ram_72
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\,
      image_buffer0_14_address0(5 downto 0) => image_buffer0_14_address0(5 downto 0),
      p_0_in => p_0_in,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => \tmp_40_reg_1655_reg[4]\,
      \x_mid2_reg_1931_reg[1]_rep\ => \x_mid2_reg_1931_reg[1]_rep\,
      \x_mid2_reg_1931_reg[2]_rep\ => \x_mid2_reg_1931_reg[2]_rep\,
      \x_mid2_reg_1931_reg[3]_rep\ => \x_mid2_reg_1931_reg[3]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    r_V_1_reg_1822_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG is
begin
hog_mul_10s_10s_2CeG_MulnS_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG_MulnS_2
     port map (
      in0(9 downto 0) => in0(9 downto 0),
      \out\(9 downto 0) => \out\(9 downto 0),
      r_V_1_reg_1822_reg(9 downto 0) => r_V_1_reg_1822_reg(9 downto 0),
      ram_reg(9 downto 0) => ram_reg(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \specs_load_reg_1570_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_22_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \tmp_35_cast_reg_1582_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew is
begin
hog_mul_32s_5ns_3Bew_MulnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1_85
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      ap_clk => ap_clk,
      p_22_in => p_22_in,
      \specs_load_reg_1570_reg[31]\(31 downto 0) => \specs_load_reg_1570_reg[31]\(31 downto 0),
      \tmp_35_cast_reg_1582_reg[31]\(31 downto 0) => \tmp_35_cast_reg_1582_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_shl6_cast_mid2_fu_1331_p1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_19_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_1 : entity is "hog_mul_32s_5ns_3Bew";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_1 is
begin
hog_mul_32s_5ns_3Bew_MulnS_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_MulnS_1
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      p_19_in => p_19_in,
      p_shl6_cast_mid2_fu_1331_p1(4 downto 0) => p_shl6_cast_mid2_fu_1331_p1(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC is
begin
hog_mul_34ns_32nsjbC_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0
     port map (
      D(31 downto 0) => D(31 downto 0),
      P(26 downto 0) => P(26 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_86 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sum_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_86 : entity is "hog_mul_34ns_32nsjbC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_86 is
begin
hog_mul_34ns_32nsjbC_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_MulnS_0_87
     port map (
      P(26 downto 0) => P(26 downto 0),
      ap_clk => ap_clk,
      sum_q0(31 downto 0) => sum_q0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ is
  port (
    P : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_22_in : in STD_LOGIC;
    ap_NS_fsm5 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ is
begin
hog_mul_mul_10ns_DeQ_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0_84
     port map (
      P(4 downto 0) => P(4 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      ap_NS_fsm5 => ap_NS_fsm5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      p_22_in => p_22_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_19_in : in STD_LOGIC;
    I_RREADY2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_2 : entity is "hog_mul_mul_10ns_DeQ";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_2 is
begin
hog_mul_mul_10ns_DeQ_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_DSP48_0
     port map (
      I_RREADY2 => I_RREADY2,
      P(4 downto 0) => P(4 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      p_19_in => p_19_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    normalized0_V_ce0 : in STD_LOGIC;
    \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V is
begin
hog_normalized0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram_43
     port map (
      D(9 downto 0) => D(9 downto 0),
      DIADI(4 downto 0) => DIADI(4 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6]\(6 downto 0) => \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6]\(6 downto 0),
      \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0]\ => \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0]\,
      normalized0_V_ce0 => normalized0_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_40 is
  port (
    r_V_1_reg_1822_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    normalized0_V_ce0 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_40 : entity is "hog_normalized0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_40 is
begin
hog_normalized0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_ram
     port map (
      DIADI(4 downto 0) => DIADI(4 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6]\(6 downto 0) => \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6]\(6 downto 0),
      ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748 => ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748,
      normalized0_V_ce0 => normalized0_V_ce0,
      r_V_1_reg_1822_reg(9 downto 0) => r_V_1_reg_1822_reg(9 downto 0),
      ram_reg_0 => ram_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0 is
  port (
    sum_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sum0_ce0 : in STD_LOGIC;
    sum0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sum_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sum_d1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0 is
begin
hog_sum0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram_42
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      \ap_CS_fsm_reg[7]_0\(0) => \ap_CS_fsm_reg[7]_0\(0),
      ap_clk => ap_clk,
      sum0_ce0 => sum0_ce0,
      sum0_we1 => sum0_we1,
      sum_address1(0) => sum_address1(0),
      sum_d1(31 downto 0) => sum_d1(31 downto 0),
      sum_q0(31 downto 0) => sum_q0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sum1_ce0 : in STD_LOGIC;
    sum1_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sum_d1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_41 : entity is "hog_sum0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_41 is
begin
hog_sum0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_ram
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      ADDRBWRADDR(0) => ADDRBWRADDR(0),
      D(31 downto 0) => D(31 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      \ap_CS_fsm_reg[7]_0\(0) => \ap_CS_fsm_reg[7]_0\(0),
      ap_clk => ap_clk,
      sum1_ce0 => sum1_ce0,
      sum1_we1 => sum1_we1,
      sum_d1(31 downto 0) => sum_d1(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div is
  port (
    \tmp_s_reg_1732_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_19_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div is
  signal \loop[9].remd_tmp_reg[10]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
hog_urem_10ns_7nsAem_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      ap_clk => ap_clk,
      p_19_in => p_19_in,
      \remd_reg[5]\(5 downto 0) => \loop[9].remd_tmp_reg[10]_0\(5 downto 0)
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(0),
      Q => \tmp_s_reg_1732_reg[5]\(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(1),
      Q => \tmp_s_reg_1732_reg[5]\(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(2),
      Q => \tmp_s_reg_1732_reg[5]\(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(3),
      Q => \tmp_s_reg_1732_reg[5]\(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(4),
      Q => \tmp_s_reg_1732_reg[5]\(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(5),
      Q => \tmp_s_reg_1732_reg[5]\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_78 is
  port (
    \loop[4].remd_tmp_reg[5][3]__0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_19_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \exitcond_flatten1_reg_1665_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next9_reg_1669_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_78 : entity is "hog_urem_10ns_7nsAem_div";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_78 is
  signal \loop[9].remd_tmp_reg[10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
hog_urem_10ns_7nsAem_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_79
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      \exitcond_flatten1_reg_1665_reg[0]\ => \exitcond_flatten1_reg_1665_reg[0]\,
      \indvar_flatten_next9_reg_1669_reg[9]\(9 downto 0) => \indvar_flatten_next9_reg_1669_reg[9]\(9 downto 0),
      \loop[4].remd_tmp_reg[5][3]__0_0\(4 downto 0) => \loop[4].remd_tmp_reg[5][3]__0\(4 downto 0),
      p_19_in => p_19_in,
      \remd_reg[9]\(9 downto 0) => \loop[9].remd_tmp_reg[10]_0\(9 downto 0)
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(0),
      Q => dout(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(1),
      Q => dout(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(2),
      Q => dout(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(3),
      Q => dout(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(4),
      Q => dout(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(5),
      Q => dout(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(6),
      Q => dout(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(7),
      Q => dout(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(8),
      Q => dout(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \loop[9].remd_tmp_reg[10]_0\(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_80 is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_22_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_80 : entity is "hog_urem_10ns_7nsAem_div";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_80 is
  signal \loop[9].remd_tmp_reg[10]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
hog_urem_10ns_7nsAem_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_81
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      ap_clk => ap_clk,
      p_22_in => p_22_in,
      \remd_reg[5]\(5 downto 0) => \loop[9].remd_tmp_reg[10]_0\(5 downto 0)
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(0),
      Q => dout(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(1),
      Q => dout(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(2),
      Q => dout(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(3),
      Q => dout(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(4),
      Q => dout(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(5),
      Q => dout(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_82 is
  port (
    \loop[4].remd_tmp_reg[5][3]__0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_22_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \exitcond_flatten_reg_1588_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next_reg_1592_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_82 : entity is "hog_urem_10ns_7nsAem_div";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_82 is
  signal \loop[9].remd_tmp_reg[10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
hog_urem_10ns_7nsAem_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_u_83
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \exitcond_flatten_reg_1588_reg[0]\ => \exitcond_flatten_reg_1588_reg[0]\,
      \indvar_flatten_next_reg_1592_reg[9]\(9 downto 0) => \indvar_flatten_next_reg_1592_reg[9]\(9 downto 0),
      \loop[4].remd_tmp_reg[5][3]__0_0\(4 downto 0) => \loop[4].remd_tmp_reg[5][3]__0\(4 downto 0),
      p_22_in => p_22_in,
      \remd_reg[9]\(9 downto 0) => \loop[9].remd_tmp_reg[10]_0\(9 downto 0)
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(0),
      Q => dout(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(1),
      Q => dout(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(2),
      Q => dout(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(3),
      Q => dout(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(4),
      Q => dout(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(5),
      Q => dout(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(6),
      Q => dout(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(7),
      Q => dout(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(8),
      Q => dout(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \loop[9].remd_tmp_reg[10]_0\(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    in0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    normalized0_V_ce0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp7_reg_1757_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \offset_assign_cast_reg_1742_reg[10]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp2_iter2 : in STD_LOGIC;
    ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights is
begin
hog_weights_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights_rom
     port map (
      D(9 downto 0) => D(9 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      \ap_CS_fsm_reg[10]\(0) => \ap_CS_fsm_reg[10]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_enable_reg_pp2_iter2 => ap_enable_reg_pp2_iter2,
      ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748 => ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748,
      in0(9 downto 0) => in0(9 downto 0),
      normalized0_V_ce0 => normalized0_V_ce0,
      \offset_assign_cast_reg_1742_reg[10]\(6 downto 0) => \offset_assign_cast_reg_1742_reg[10]\(6 downto 0),
      \tmp7_reg_1757_reg[7]\(7 downto 0) => \tmp7_reg_1757_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0 is
  port (
    sum_address1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_70_reg_2418_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_73_reg_2427_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_72_reg_2436_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : out STD_LOGIC;
    image_buffer0_1_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC;
    image_buffer0_2_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_1\ : out STD_LOGIC;
    image_buffer0_3_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_2\ : out STD_LOGIC;
    image_buffer0_4_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_3\ : out STD_LOGIC;
    image_buffer0_5_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_4\ : out STD_LOGIC;
    image_buffer0_6_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_5\ : out STD_LOGIC;
    image_buffer0_7_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_6\ : out STD_LOGIC;
    image_buffer0_8_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_7\ : out STD_LOGIC;
    image_buffer0_9_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_8\ : out STD_LOGIC;
    image_buffer0_10_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_9\ : out STD_LOGIC;
    image_buffer0_11_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_10\ : out STD_LOGIC;
    image_buffer0_12_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_11\ : out STD_LOGIC;
    image_buffer0_13_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_12\ : out STD_LOGIC;
    image_buffer0_14_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_13\ : out STD_LOGIC;
    image_buffer0_15_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_14\ : out STD_LOGIC;
    image_buffer0_16_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i1_reg_848_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[7]\ : out STD_LOGIC;
    \q1_reg[6]\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC;
    sum_addr_2_reg_1953 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[7]_1\ : out STD_LOGIC;
    \q0_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[7]_2\ : out STD_LOGIC;
    \q1_reg[7]_3\ : out STD_LOGIC;
    \q0_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer_16_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    descriptor0_V_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter4 : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    descriptor0_V_we1 : out STD_LOGIC;
    \q1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_0_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sum0_we1 : out STD_LOGIC;
    ap_reg_grp_computeHistogram0_fu_955_ap_start_reg : out STD_LOGIC;
    \q0_reg[7]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_75_fu_1766_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_74_fu_1775_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_66_reg_2400_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    descriptor_V_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_33_reg_705_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_28_reg_689_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_26_reg_685_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_28_reg_689_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_31_reg_697_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_28_reg_689_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    descriptor_V_d1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sum_d1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_reg_2393_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC;
    p_0_in_2 : in STD_LOGIC;
    p_0_in_3 : in STD_LOGIC;
    p_0_in_4 : in STD_LOGIC;
    p_0_in_5 : in STD_LOGIC;
    p_0_in_6 : in STD_LOGIC;
    p_0_in_7 : in STD_LOGIC;
    p_0_in_8 : in STD_LOGIC;
    p_0_in_9 : in STD_LOGIC;
    p_0_in_10 : in STD_LOGIC;
    p_0_in_11 : in STD_LOGIC;
    p_0_in_12 : in STD_LOGIC;
    p_0_in_13 : in STD_LOGIC;
    p_0_in_14 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_reg_grp_computeHistogram0_fu_955_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_grp_computeHistogram1_fu_987_ap_start : in STD_LOGIC;
    \tmp_40_reg_1655_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter23_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter23_reg_0 : in STD_LOGIC;
    grp_normalizeHisto0_fu_1019_descriptor_V_ce0 : in STD_LOGIC;
    grp_normalizeHisto0_fu_1019_sum_address0 : in STD_LOGIC;
    \tmp1_reg_639_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_pipeline_reg_pp0_iter7_tmp_reg_618 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lut01_ce0 : in STD_LOGIC;
    \reg_1232_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lut12_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lut23_ce0 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lut34_ce0 : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sum_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q1_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_15\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_18\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_19\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_18\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_19\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_22\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_23\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_24\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_25\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_26\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_27\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_28\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_29\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_30\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_31\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_32\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_33\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0 is
  signal Gx_fu_1589_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Gy_fu_1614_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal abs5_fu_1697_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal abs5_reg_2377 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal abs5_reg_23770 : STD_LOGIC;
  signal abs_fu_1713_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal abs_reg_2393 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal abs_reg_23930 : STD_LOGIC;
  signal abscond5_reg_2337 : STD_LOGIC;
  signal \abscond5_reg_2337[0]_i_1_n_8\ : STD_LOGIC;
  signal abscond7_reg_2332 : STD_LOGIC;
  signal \abscond7_reg_2332[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ap_condition_1036 : STD_LOGIC;
  signal ap_condition_920 : STD_LOGIC;
  signal ap_condition_935 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_4_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1]\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2]\ : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062 : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1_n_8\ : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_4_n_8\ : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_4_n_8\ : STD_LOGIC;
  signal ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2]\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter12_mag_reg_2342 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter5_abscond5_reg_2337 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter5_abscond7_reg_2332 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter7_abs5_reg_2377 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_pipeline_reg_pp0_iter7_abs_reg_2393 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter8_abs5_reg_2377 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_pipeline_reg_pp0_iter8_abs_reg_2393 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_or_cond_reg_2328 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8\ : STD_LOGIC;
  signal bX_reg_881 : STD_LOGIC;
  signal \bX_reg_881_reg_n_8_[0]\ : STD_LOGIC;
  signal blkPosX_mid2_v_v_reg_1919 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \blkPosX_mid2_v_v_reg_1919[0]_i_2_n_8\ : STD_LOGIC;
  signal descriptor_V_addr_2_reg_2470 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \descriptor_V_addr_2_reg_2470[6]_i_1_n_8\ : STD_LOGIC;
  signal exitcond_flatten3_fu_1270_p2 : STD_LOGIC;
  signal exitcond_flatten3_reg_1895 : STD_LOGIC;
  signal \exitcond_flatten3_reg_1895[0]_i_1_n_8\ : STD_LOGIC;
  signal exitcond_flatten_fu_1282_p2 : STD_LOGIC;
  signal exitcond_flatten_reg_1904 : STD_LOGIC;
  signal \exitcond_flatten_reg_1904[0]_i_1_n_8\ : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_ap_done : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_ap_ready : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_descriptor_V_ce1 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_descriptor_V_we0 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_image_buffer_10_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram0_fu_955_image_buffer_11_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram0_fu_955_image_buffer_12_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram0_fu_955_image_buffer_14_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram0_fu_955_image_buffer_16_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram0_fu_955_image_buffer_16_ce1 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_image_buffer_1_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram0_fu_955_image_buffer_2_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram0_fu_955_image_buffer_3_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram0_fu_955_image_buffer_6_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram0_fu_955_image_buffer_7_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram0_fu_955_image_buffer_8_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_computeHistogram0_fu_955_sum_ce1 : STD_LOGIC;
  signal grp_fu_1095_p2 : STD_LOGIC;
  signal grp_fu_1110_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal i1_reg_848 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i1_reg_8480 : STD_LOGIC;
  signal \i1_reg_848[0]_i_1_n_8\ : STD_LOGIC;
  signal \i1_reg_848[1]_i_1_n_8\ : STD_LOGIC;
  signal \^i1_reg_848_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_6_fu_1242_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_reg_837 : STD_LOGIC;
  signal \i_reg_837[6]_i_4_n_8\ : STD_LOGIC;
  signal \i_reg_837[6]_i_5_n_8\ : STD_LOGIC;
  signal \i_reg_837_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^image_buffer0_10_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_11_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_12_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_13_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_14_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_15_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_16_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_1_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_2_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_3_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_4_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_5_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_6_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_7_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_8_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer0_9_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^image_buffer_16_address1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal indvar_flatten2_reg_859 : STD_LOGIC;
  signal indvar_flatten2_reg_8590 : STD_LOGIC;
  signal \indvar_flatten2_reg_859[8]_i_4_n_8\ : STD_LOGIC;
  signal \indvar_flatten2_reg_859_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten_next2_fu_1276_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten_next_fu_1294_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \indvar_flatten_reg_870[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_870[7]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_870[8]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_870_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal lut0_U_n_18 : STD_LOGIC;
  signal lut0_U_n_19 : STD_LOGIC;
  signal lut0_U_n_20 : STD_LOGIC;
  signal lut0_U_n_21 : STD_LOGIC;
  signal lut0_U_n_22 : STD_LOGIC;
  signal lut0_U_n_23 : STD_LOGIC;
  signal lut0_U_n_24 : STD_LOGIC;
  signal lut0_U_n_25 : STD_LOGIC;
  signal lut1_U_n_10 : STD_LOGIC;
  signal lut1_U_n_11 : STD_LOGIC;
  signal lut1_U_n_12 : STD_LOGIC;
  signal lut1_U_n_13 : STD_LOGIC;
  signal lut1_U_n_14 : STD_LOGIC;
  signal lut1_U_n_16 : STD_LOGIC;
  signal lut1_U_n_17 : STD_LOGIC;
  signal lut1_U_n_18 : STD_LOGIC;
  signal lut1_U_n_19 : STD_LOGIC;
  signal lut1_U_n_20 : STD_LOGIC;
  signal lut1_U_n_21 : STD_LOGIC;
  signal lut1_U_n_22 : STD_LOGIC;
  signal lut1_U_n_23 : STD_LOGIC;
  signal lut1_ce0 : STD_LOGIC;
  signal lut2_U_n_18 : STD_LOGIC;
  signal lut2_U_n_19 : STD_LOGIC;
  signal lut2_U_n_20 : STD_LOGIC;
  signal lut2_U_n_21 : STD_LOGIC;
  signal lut2_U_n_22 : STD_LOGIC;
  signal lut2_U_n_23 : STD_LOGIC;
  signal lut2_U_n_24 : STD_LOGIC;
  signal lut2_U_n_25 : STD_LOGIC;
  signal lut2_U_n_26 : STD_LOGIC;
  signal lut2_U_n_28 : STD_LOGIC;
  signal lut2_U_n_29 : STD_LOGIC;
  signal lut2_ce0 : STD_LOGIC;
  signal lut3_U_n_8 : STD_LOGIC;
  signal lut3_ce0 : STD_LOGIC;
  signal mag_fu_1677_p3 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal mag_reg_2342 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \mag_reg_2342[5]_i_2_n_8\ : STD_LOGIC;
  signal \mag_reg_2342[9]_i_3_n_8\ : STD_LOGIC;
  signal \or_cond_reg_2328[0]_i_1_n_8\ : STD_LOGIC;
  signal \or_cond_reg_2328[0]_i_3_n_8\ : STD_LOGIC;
  signal \or_cond_reg_2328_reg_n_8_[0]\ : STD_LOGIC;
  signal p_shl3_mid2_fu_1445_p3 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \q0[7]_i_3__0_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__17_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__18_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__19_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__1_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__20_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__3_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__4_n_8\ : STD_LOGIC;
  signal \q0[7]_i_3__6_n_8\ : STD_LOGIC;
  signal \^q1_reg[6]\ : STD_LOGIC;
  signal \^q1_reg[7]\ : STD_LOGIC;
  signal \^q1_reg[7]_0\ : STD_LOGIC;
  signal \^q1_reg[7]_1\ : STD_LOGIC;
  signal \^q1_reg[7]_2\ : STD_LOGIC;
  signal \^q1_reg[7]_3\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_10__1_n_8\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_11_n_8 : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__19_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__20_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__21_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__5_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__6_n_8\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_9__8_n_8\ : STD_LOGIC;
  signal ram_reg_i_10_n_10 : STD_LOGIC;
  signal ram_reg_i_10_n_11 : STD_LOGIC;
  signal ram_reg_i_10_n_8 : STD_LOGIC;
  signal ram_reg_i_10_n_9 : STD_LOGIC;
  signal ram_reg_i_11_n_10 : STD_LOGIC;
  signal ram_reg_i_11_n_11 : STD_LOGIC;
  signal ram_reg_i_11_n_8 : STD_LOGIC;
  signal ram_reg_i_11_n_9 : STD_LOGIC;
  signal ram_reg_i_14_n_8 : STD_LOGIC;
  signal ram_reg_i_15_n_8 : STD_LOGIC;
  signal ram_reg_i_16_n_8 : STD_LOGIC;
  signal ram_reg_i_17_n_8 : STD_LOGIC;
  signal ram_reg_i_18_n_8 : STD_LOGIC;
  signal ram_reg_i_19_n_8 : STD_LOGIC;
  signal ram_reg_i_20_n_8 : STD_LOGIC;
  signal ram_reg_i_21_n_8 : STD_LOGIC;
  signal ram_reg_i_22_n_8 : STD_LOGIC;
  signal ram_reg_i_23_n_8 : STD_LOGIC;
  signal ram_reg_i_24_n_8 : STD_LOGIC;
  signal ram_reg_i_25_n_8 : STD_LOGIC;
  signal ram_reg_i_26_n_8 : STD_LOGIC;
  signal ram_reg_i_27_n_8 : STD_LOGIC;
  signal ram_reg_i_28_n_8 : STD_LOGIC;
  signal ram_reg_i_29_n_8 : STD_LOGIC;
  signal ram_reg_i_30_n_8 : STD_LOGIC;
  signal ram_reg_i_31_n_8 : STD_LOGIC;
  signal ram_reg_i_32_n_8 : STD_LOGIC;
  signal ram_reg_i_33_n_8 : STD_LOGIC;
  signal ram_reg_i_34_n_8 : STD_LOGIC;
  signal ram_reg_i_35_n_8 : STD_LOGIC;
  signal ram_reg_i_36_n_8 : STD_LOGIC;
  signal ram_reg_i_37_n_8 : STD_LOGIC;
  signal ram_reg_i_38_n_8 : STD_LOGIC;
  signal ram_reg_i_39_n_8 : STD_LOGIC;
  signal ram_reg_i_40_n_8 : STD_LOGIC;
  signal ram_reg_i_41_n_8 : STD_LOGIC;
  signal ram_reg_i_42_n_8 : STD_LOGIC;
  signal ram_reg_i_43_n_8 : STD_LOGIC;
  signal ram_reg_i_44_n_8 : STD_LOGIC;
  signal ram_reg_i_45_n_8 : STD_LOGIC;
  signal ram_reg_i_46_n_8 : STD_LOGIC;
  signal ram_reg_i_4_n_10 : STD_LOGIC;
  signal ram_reg_i_4_n_11 : STD_LOGIC;
  signal ram_reg_i_4_n_9 : STD_LOGIC;
  signal ram_reg_i_5_n_10 : STD_LOGIC;
  signal ram_reg_i_5_n_11 : STD_LOGIC;
  signal ram_reg_i_5_n_8 : STD_LOGIC;
  signal ram_reg_i_5_n_9 : STD_LOGIC;
  signal ram_reg_i_6_n_10 : STD_LOGIC;
  signal ram_reg_i_6_n_11 : STD_LOGIC;
  signal ram_reg_i_6_n_8 : STD_LOGIC;
  signal ram_reg_i_6_n_9 : STD_LOGIC;
  signal ram_reg_i_7_n_10 : STD_LOGIC;
  signal ram_reg_i_7_n_11 : STD_LOGIC;
  signal ram_reg_i_7_n_8 : STD_LOGIC;
  signal ram_reg_i_7_n_9 : STD_LOGIC;
  signal ram_reg_i_8_n_10 : STD_LOGIC;
  signal ram_reg_i_8_n_11 : STD_LOGIC;
  signal ram_reg_i_8_n_8 : STD_LOGIC;
  signal ram_reg_i_8_n_9 : STD_LOGIC;
  signal ram_reg_i_9_n_10 : STD_LOGIC;
  signal ram_reg_i_9_n_11 : STD_LOGIC;
  signal ram_reg_i_9_n_8 : STD_LOGIC;
  signal ram_reg_i_9_n_9 : STD_LOGIC;
  signal reg_1232 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_12320 : STD_LOGIC;
  signal \reg_1232[0]_i_2_n_8\ : STD_LOGIC;
  signal \reg_1232[0]_i_3_n_8\ : STD_LOGIC;
  signal \reg_1232[0]_i_4_n_8\ : STD_LOGIC;
  signal \reg_1232[0]_i_5_n_8\ : STD_LOGIC;
  signal \reg_1232[4]_i_2_n_8\ : STD_LOGIC;
  signal \reg_1232[5]_i_2_n_8\ : STD_LOGIC;
  signal \reg_1232[7]_i_3_n_8\ : STD_LOGIC;
  signal \reg_1232_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \reg_1232_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \reg_1232_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \reg_1232_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \^sum_addr_2_reg_1953\ : STD_LOGIC;
  signal sum_addr_2_reg_19530 : STD_LOGIC;
  signal \^sum_address1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sum_load_reg_2372 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sum_load_reg_2372[31]_i_1_n_8\ : STD_LOGIC;
  signal tmp5_cast_fu_1849_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_101_reg_2360[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_101_reg_2360_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_102_fu_1723_p2 : STD_LOGIC;
  signal \tmp_102_reg_2400_reg_n_8_[0]\ : STD_LOGIC;
  signal \tmp_103_reg_2348[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_103_reg_2348_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_104_fu_1707_p2 : STD_LOGIC;
  signal \tmp_104_reg_2384_reg_n_8_[0]\ : STD_LOGIC;
  signal \tmp_105_reg_2418_reg_n_8_[0]\ : STD_LOGIC;
  signal \tmp_106_reg_2409_reg_n_8_[0]\ : STD_LOGIC;
  signal \tmp_107_reg_2436[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_107_reg_2436_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_108_reg_2427 : STD_LOGIC;
  signal tmp_109_fu_1775_p2 : STD_LOGIC;
  signal tmp_109_reg_2450 : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_109_reg_2450[0]_i_3_n_8\ : STD_LOGIC;
  signal tmp_110_fu_1766_p2 : STD_LOGIC;
  signal tmp_110_reg_2445 : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_110_reg_2445[0]_i_3_n_8\ : STD_LOGIC;
  signal tmp_111_reg_2214 : STD_LOGIC;
  signal \tmp_111_reg_2214[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_113_reg_1948[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_113_reg_1948_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_115_fu_1859_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_115_reg_2465 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tmp_115_reg_2465[2]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_115_reg_2465[6]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_115_reg_2465[6]_i_3_n_8\ : STD_LOGIC;
  signal tmp_118_fu_1872_p2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \tmp_118_reg_2476[11]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[11]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[11]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[11]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[14]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[3]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[3]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[3]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[3]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[7]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[7]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[7]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476[7]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[14]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[14]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_118_reg_2476_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal tmp_83_fu_1378_p3 : STD_LOGIC;
  signal tmp_95_reg_2310 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_95_reg_2310[3]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_95_reg_2310[3]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_95_reg_2310[3]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_95_reg_2310[3]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_95_reg_2310[7]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_95_reg_2310[7]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_95_reg_2310[7]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_95_reg_2310[7]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_95_reg_2310_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_95_reg_2310_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_95_reg_2310_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_95_reg_2310_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_95_reg_2310_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_95_reg_2310_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_95_reg_2310_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_95_reg_2310_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal tmp_96_fu_1629_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_96_reg_2317 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmp_96_reg_2317[3]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[3]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[3]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[3]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[7]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[7]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[7]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[7]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[7]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[7]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[7]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[7]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317[9]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_96_reg_2317_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal tmp_98_fu_1641_p3 : STD_LOGIC;
  signal \tmp_98_reg_2324[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_98_reg_2324_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \tmp_98_reg_2324_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_98_reg_2324_reg_n_8_[0]\ : STD_LOGIC;
  signal x_2_fu_1469_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal x_mid2_fu_1403_p3 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \x_mid2_reg_1931[1]_rep_i_1__0_n_8\ : STD_LOGIC;
  signal \x_mid2_reg_1931[1]_rep_i_1_n_8\ : STD_LOGIC;
  signal \x_mid2_reg_1931[2]_rep_i_1__0_n_8\ : STD_LOGIC;
  signal \x_mid2_reg_1931[2]_rep_i_1_n_8\ : STD_LOGIC;
  signal \x_mid2_reg_1931[3]_rep_i_1__0_n_8\ : STD_LOGIC;
  signal \x_mid2_reg_1931[3]_rep_i_1_n_8\ : STD_LOGIC;
  signal x_reg_903 : STD_LOGIC;
  signal x_reg_9030 : STD_LOGIC;
  signal \x_reg_903_reg_n_8_[1]\ : STD_LOGIC;
  signal \x_reg_903_reg_n_8_[2]\ : STD_LOGIC;
  signal \x_reg_903_reg_n_8_[3]\ : STD_LOGIC;
  signal y_mid2_fu_1453_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal y_mid2_reg_1943 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \y_mid2_reg_1943[1]_i_2_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[2]_i_2_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[2]_i_3_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[3]_i_2_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[3]_i_3_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[4]_i_2_n_8\ : STD_LOGIC;
  signal \y_mid2_reg_1943[4]_i_3_n_8\ : STD_LOGIC;
  signal \y_offset_cast_mid2_reg_1938[0]_i_1_n_8\ : STD_LOGIC;
  signal \y_offset_cast_mid2_reg_1938[1]_i_1_n_8\ : STD_LOGIC;
  signal \y_offset_cast_mid2_reg_1938[1]_i_2_n_8\ : STD_LOGIC;
  signal \y_offset_cast_mid2_reg_1938_reg_n_8_[0]\ : STD_LOGIC;
  signal \y_offset_cast_mid2_reg_1938_reg_n_8_[1]\ : STD_LOGIC;
  signal y_reg_892 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_ram_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_118_reg_2476_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_118_reg_2476_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_96_reg_2317_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_96_reg_2317_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_98_reg_2324_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_98_reg_2324_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_98_reg_2324_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_98_reg_2324_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \abs5_reg_2377[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \abs5_reg_2377[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \abs5_reg_2377[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \abs5_reg_2377[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \abs_reg_2393[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \abs_reg_2393[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \abs_reg_2393[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \abs_reg_2393[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair44";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_3 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1\ : label is "soft_lutpair47";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6 ";
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895[0]_i_1\ : label is "soft_lutpair53";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8\ : label is "inst/\grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8 ";
  attribute SOFT_HLUTNM of ap_reg_grp_computeHistogram0_fu_955_ap_start_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \exitcond_flatten3_reg_1895[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_1904[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i1_reg_848[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i1_reg_848[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i_reg_837[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_reg_837[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_reg_837[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_reg_837[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \i_reg_837[6]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_reg_837[6]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \indvar_flatten2_reg_859[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \indvar_flatten2_reg_859[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \indvar_flatten2_reg_859[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \indvar_flatten2_reg_859[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \indvar_flatten2_reg_859[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \indvar_flatten2_reg_859[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \indvar_flatten2_reg_859[8]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_870[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mag_reg_2342[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mag_reg_2342[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mag_reg_2342[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mag_reg_2342[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mag_reg_2342[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mag_reg_2342[7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mag_reg_2342[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mag_reg_2342[9]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q0[7]_i_1__13\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \q0[7]_i_1__33\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \q0[7]_i_3__17\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q0[7]_i_3__18\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \q0[7]_i_3__19\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \q0[7]_i_3__20\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \q0[7]_i_3__5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \q0[7]_i_3__6\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \q1[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_10__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_11 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of ram_reg_0_31_0_0_i_8 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__10\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__11\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__12\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__13\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__14\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__8\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_8__9\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_9__21\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_9__6\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_9__7\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ram_reg_0_31_0_0_i_9__8\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \reg_1232[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \reg_1232[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \reg_1232[4]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \reg_1232[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \reg_1232[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \reg_1232[7]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_111_reg_2214[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tmp_115_reg_2465[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_115_reg_2465[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_115_reg_2465[2]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_115_reg_2465[6]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \x_mid2_reg_1931[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \x_mid2_reg_1931[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \x_mid2_reg_1931[3]_i_1\ : label is "soft_lutpair55";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[1]\ : label is "x_mid2_reg_1931_reg[1]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[1]_rep\ : label is "x_mid2_reg_1931_reg[1]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[1]_rep__0\ : label is "x_mid2_reg_1931_reg[1]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[2]\ : label is "x_mid2_reg_1931_reg[2]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[2]_rep\ : label is "x_mid2_reg_1931_reg[2]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[2]_rep__0\ : label is "x_mid2_reg_1931_reg[2]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[3]\ : label is "x_mid2_reg_1931_reg[3]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[3]_rep\ : label is "x_mid2_reg_1931_reg[3]";
  attribute ORIG_CELL_NAME of \x_mid2_reg_1931_reg[3]_rep__0\ : label is "x_mid2_reg_1931_reg[3]";
  attribute SOFT_HLUTNM of \x_reg_903[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \x_reg_903[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \x_reg_903[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \x_reg_903[4]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \y_mid2_reg_1943[1]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \y_mid2_reg_1943[2]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \y_offset_cast_mid2_reg_1938[1]_i_2\ : label is "soft_lutpair38";
begin
  ap_enable_reg_pp0_iter4 <= \^ap_enable_reg_pp0_iter4\;
  \i1_reg_848_reg[1]_0\(0) <= \^i1_reg_848_reg[1]_0\(0);
  image_buffer0_10_address0(5 downto 0) <= \^image_buffer0_10_address0\(5 downto 0);
  image_buffer0_11_address0(5 downto 0) <= \^image_buffer0_11_address0\(5 downto 0);
  image_buffer0_12_address0(5 downto 0) <= \^image_buffer0_12_address0\(5 downto 0);
  image_buffer0_13_address0(5 downto 0) <= \^image_buffer0_13_address0\(5 downto 0);
  image_buffer0_14_address0(5 downto 0) <= \^image_buffer0_14_address0\(5 downto 0);
  image_buffer0_15_address0(5 downto 0) <= \^image_buffer0_15_address0\(5 downto 0);
  image_buffer0_16_address0(5 downto 0) <= \^image_buffer0_16_address0\(5 downto 0);
  image_buffer0_1_address0(5 downto 0) <= \^image_buffer0_1_address0\(5 downto 0);
  image_buffer0_2_address0(5 downto 0) <= \^image_buffer0_2_address0\(5 downto 0);
  image_buffer0_3_address0(5 downto 0) <= \^image_buffer0_3_address0\(5 downto 0);
  image_buffer0_4_address0(5 downto 0) <= \^image_buffer0_4_address0\(5 downto 0);
  image_buffer0_5_address0(5 downto 0) <= \^image_buffer0_5_address0\(5 downto 0);
  image_buffer0_6_address0(5 downto 0) <= \^image_buffer0_6_address0\(5 downto 0);
  image_buffer0_7_address0(5 downto 0) <= \^image_buffer0_7_address0\(5 downto 0);
  image_buffer0_8_address0(5 downto 0) <= \^image_buffer0_8_address0\(5 downto 0);
  image_buffer0_9_address0(5 downto 0) <= \^image_buffer0_9_address0\(5 downto 0);
  image_buffer_16_address1(2 downto 0) <= \^image_buffer_16_address1\(2 downto 0);
  \q1_reg[6]\ <= \^q1_reg[6]\;
  \q1_reg[7]\ <= \^q1_reg[7]\;
  \q1_reg[7]_0\ <= \^q1_reg[7]_0\;
  \q1_reg[7]_1\ <= \^q1_reg[7]_1\;
  \q1_reg[7]_2\ <= \^q1_reg[7]_2\;
  \q1_reg[7]_3\ <= \^q1_reg[7]_3\;
  sum_addr_2_reg_1953 <= \^sum_addr_2_reg_1953\;
  sum_address1(0) <= \^sum_address1\(0);
\abs5_reg_2377[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(1),
      O => abs5_fu_1697_p3(1)
    );
\abs5_reg_2377[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(0),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(1),
      I2 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(2),
      O => abs5_fu_1697_p3(2)
    );
\abs5_reg_2377[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0100FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(1),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(0),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(2),
      I3 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(3),
      O => abs5_fu_1697_p3(3)
    );
\abs5_reg_2377[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00010000FFFE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(2),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(0),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(1),
      I3 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(3),
      I4 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I5 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(4),
      O => abs5_fu_1697_p3(4)
    );
\abs5_reg_2377[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => lut1_U_n_11,
      I1 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(4),
      I2 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(5),
      O => abs5_fu_1697_p3(5)
    );
\abs5_reg_2377[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0100FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(4),
      I1 => lut1_U_n_11,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(5),
      I3 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(6),
      O => abs5_fu_1697_p3(6)
    );
\abs5_reg_2377[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100FF00FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(4),
      I1 => lut1_U_n_11,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(5),
      I3 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(6),
      I5 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(7),
      O => abs5_fu_1697_p3(7)
    );
\abs5_reg_2377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs5_reg_23770,
      D => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(0),
      Q => abs5_reg_2377(0),
      R => '0'
    );
\abs5_reg_2377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs5_reg_23770,
      D => abs5_fu_1697_p3(1),
      Q => abs5_reg_2377(1),
      R => '0'
    );
\abs5_reg_2377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs5_reg_23770,
      D => abs5_fu_1697_p3(2),
      Q => abs5_reg_2377(2),
      R => '0'
    );
\abs5_reg_2377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs5_reg_23770,
      D => abs5_fu_1697_p3(3),
      Q => abs5_reg_2377(3),
      R => '0'
    );
\abs5_reg_2377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs5_reg_23770,
      D => abs5_fu_1697_p3(4),
      Q => abs5_reg_2377(4),
      R => '0'
    );
\abs5_reg_2377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs5_reg_23770,
      D => abs5_fu_1697_p3(5),
      Q => abs5_reg_2377(5),
      R => '0'
    );
\abs5_reg_2377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs5_reg_23770,
      D => abs5_fu_1697_p3(6),
      Q => abs5_reg_2377(6),
      R => '0'
    );
\abs5_reg_2377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs5_reg_23770,
      D => abs5_fu_1697_p3(7),
      Q => abs5_reg_2377(7),
      R => '0'
    );
\abs_reg_2393[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(0),
      I1 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(1),
      O => abs_fu_1713_p3(1)
    );
\abs_reg_2393[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(0),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(1),
      I2 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(2),
      O => abs_fu_1713_p3(2)
    );
\abs_reg_2393[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0100FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(1),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(0),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(2),
      I3 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(3),
      O => abs_fu_1713_p3(3)
    );
\abs_reg_2393[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00010000FFFE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(2),
      I1 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(0),
      I2 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(1),
      I3 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(3),
      I4 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I5 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(4),
      O => abs_fu_1713_p3(4)
    );
\abs_reg_2393[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => lut1_U_n_11,
      I1 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(4),
      I2 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I3 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(5),
      O => abs_fu_1713_p3(5)
    );
\abs_reg_2393[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0100FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(4),
      I1 => lut1_U_n_11,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(5),
      I3 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(6),
      O => abs_fu_1713_p3(6)
    );
\abs_reg_2393[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100FF00FE"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(4),
      I1 => lut1_U_n_11,
      I2 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(5),
      I3 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      I4 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(6),
      I5 => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(7),
      O => abs_fu_1713_p3(7)
    );
\abs_reg_2393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(0),
      Q => abs_reg_2393(0),
      R => '0'
    );
\abs_reg_2393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(1),
      Q => abs_reg_2393(1),
      R => '0'
    );
\abs_reg_2393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(2),
      Q => abs_reg_2393(2),
      R => '0'
    );
\abs_reg_2393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(3),
      Q => abs_reg_2393(3),
      R => '0'
    );
\abs_reg_2393_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(4),
      Q => abs_reg_2393(4),
      R => '0'
    );
\abs_reg_2393_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(5),
      Q => abs_reg_2393(5),
      R => '0'
    );
\abs_reg_2393_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(6),
      Q => abs_reg_2393(6),
      R => '0'
    );
\abs_reg_2393_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => abs_fu_1713_p3(7),
      Q => abs_reg_2393(7),
      R => '0'
    );
\abscond5_reg_2337[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FDFDFDA0000000"
    )
        port map (
      I0 => reg_12320,
      I1 => \reg_1232[4]_i_2_n_8\,
      I2 => grp_fu_1095_p2,
      I3 => \tmp_98_reg_2324_reg[0]_i_3_n_11\,
      I4 => \tmp_98_reg_2324_reg[0]_i_4_n_11\,
      I5 => abscond5_reg_2337,
      O => \abscond5_reg_2337[0]_i_1_n_8\
    );
\abscond5_reg_2337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \abscond5_reg_2337[0]_i_1_n_8\,
      Q => abscond5_reg_2337,
      R => '0'
    );
\abscond7_reg_2332[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7F7F700A0A0A0"
    )
        port map (
      I0 => reg_12320,
      I1 => \reg_1232[4]_i_2_n_8\,
      I2 => grp_fu_1095_p2,
      I3 => \tmp_98_reg_2324_reg[0]_i_3_n_11\,
      I4 => \tmp_98_reg_2324_reg[0]_i_4_n_11\,
      I5 => abscond7_reg_2332,
      O => \abscond7_reg_2332[0]_i_1_n_8\
    );
\abscond7_reg_2332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \abscond7_reg_2332[0]_i_1_n_8\,
      Q => abscond7_reg_2332,
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_computeHistogram0_fu_955_ap_ready,
      I1 => ap_reg_grp_computeHistogram0_fu_955_ap_start,
      I2 => \ap_CS_fsm_reg_n_8_[0]\,
      O => grp_computeHistogram0_fu_955_ap_done
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => grp_computeHistogram0_fu_955_descriptor_V_we0,
      I1 => \ap_CS_fsm_reg_n_8_[0]\,
      I2 => ap_reg_grp_computeHistogram0_fu_955_ap_start,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => i1_reg_848(1),
      I1 => i1_reg_848(0),
      I2 => \^i1_reg_848_reg[1]_0\(0),
      I3 => i1_reg_8480,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => i1_reg_848(1),
      I1 => i1_reg_848(0),
      I2 => \^i1_reg_848_reg[1]_0\(0),
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \ap_CS_fsm[3]_i_2_n_8\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0BBBBBBBBBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => grp_computeHistogram0_fu_955_descriptor_V_ce1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter1_reg_n_8,
      O => \ap_CS_fsm[3]_i_2_n_8\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008CCCC0008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_8,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => grp_computeHistogram0_fu_955_descriptor_V_ce1,
      I5 => ap_enable_reg_pp0_iter13,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(0),
      I1 => \ap_CS_fsm[8]_i_2_n_8\,
      I2 => \ap_CS_fsm_reg[9]\(1),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => \ap_CS_fsm[8]_i_2_n_8\,
      O => D(1)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F20000F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[0]\,
      I1 => ap_reg_grp_computeHistogram0_fu_955_ap_start,
      I2 => grp_computeHistogram0_fu_955_ap_ready,
      I3 => \ap_CS_fsm_reg[4]_0\(0),
      I4 => ap_reg_grp_computeHistogram1_fu_987_ap_start,
      I5 => \ap_CS_fsm_reg[4]_0\(1),
      O => \ap_CS_fsm[8]_i_2_n_8\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_computeHistogram0_fu_955_ap_done,
      Q => \ap_CS_fsm_reg_n_8_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^i1_reg_848_reg[1]_0\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => grp_computeHistogram0_fu_955_ap_ready,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter00,
      I2 => ap_rst_n,
      I3 => exitcond_flatten3_fu_1270_p2,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_i_1_n_8
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^i1_reg_848_reg[1]_0\(0),
      I1 => i1_reg_848(0),
      I2 => i1_reg_848(1),
      O => ap_enable_reg_pp0_iter00
    );
ap_enable_reg_pp0_iter0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \indvar_flatten2_reg_859_reg__0\(1),
      I1 => \indvar_flatten2_reg_859_reg__0\(5),
      I2 => \indvar_flatten2_reg_859_reg__0\(6),
      I3 => ap_enable_reg_pp0_iter0_i_4_n_8,
      O => exitcond_flatten3_fu_1270_p2
    );
ap_enable_reg_pp0_iter0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \indvar_flatten2_reg_859_reg__0\(8),
      I1 => \indvar_flatten2_reg_859_reg__0\(3),
      I2 => \indvar_flatten2_reg_859_reg__0\(2),
      I3 => \indvar_flatten2_reg_859_reg__0\(4),
      I4 => \indvar_flatten2_reg_859_reg__0\(0),
      I5 => \indvar_flatten2_reg_859_reg__0\(7),
      O => ap_enable_reg_pp0_iter0_i_4_n_8
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_8,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter13,
      Q => grp_computeHistogram0_fu_955_descriptor_V_ce1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_8,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter00,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter1_i_1_n_8
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_8,
      Q => ap_enable_reg_pp0_iter1_reg_n_8,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_8,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2_i_1_n_8
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_8,
      Q => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => \^ap_enable_reg_pp0_iter4\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter4\,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5,
      Q => grp_computeHistogram0_fu_955_sum_ce1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_computeHistogram0_fu_955_sum_ce1,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0]\,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0]\,
      I3 => ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062(3),
      O => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1]\,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062(3),
      O => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888A888A888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9,
      I1 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3_n_8\,
      I2 => \tmp_107_reg_2436_reg_n_8_[0]\,
      I3 => \tmp_109_reg_2450[0]_i_3_n_8\,
      I4 => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      I5 => \ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0]\,
      O => ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062(3)
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAA30AA"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2]\,
      I1 => ap_condition_1036,
      I2 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2]\,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020002"
    )
        port map (
      I0 => \tmp_107_reg_2436_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg_n_8_[0]\,
      I4 => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      I5 => \ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0]\,
      O => ap_condition_1036
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => tmp_108_reg_2427,
      I1 => \ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0]\,
      I3 => ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409,
      I4 => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      I5 => ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384,
      O => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[0]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0]\,
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[1]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1]\,
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062[2]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2]\,
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[0]\,
      I1 => ap_condition_935,
      I2 => tmp_109_reg_2450,
      I3 => ap_condition_920,
      O => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[1]\,
      I1 => ap_condition_935,
      I2 => tmp_109_reg_2450,
      I3 => ap_condition_920,
      O => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => ap_condition_920,
      I1 => \ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062_reg_n_8_[2]\,
      I2 => ap_condition_935,
      I3 => tmp_109_reg_2450,
      O => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000001"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436,
      I1 => ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895,
      I2 => ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418,
      I3 => ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400,
      I4 => ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324,
      I5 => ap_pipeline_reg_pp0_iter9_or_cond_reg_2328,
      O => ap_condition_935
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_condition_920,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => tmp_110_reg_2445,
      O => ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324,
      I1 => ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409,
      I2 => ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895,
      I3 => ap_pipeline_reg_pp0_iter9_or_cond_reg_2328,
      I4 => ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384,
      I5 => ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427,
      O => ap_condition_920
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[0]_i_1_n_8\,
      Q => tmp5_cast_fu_1849_p1(0),
      S => ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[1]_i_1_n_8\,
      Q => tmp5_cast_fu_1849_p1(1),
      S => ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062[2]_i_1_n_8\,
      Q => tmp5_cast_fu_1849_p1(2),
      S => ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062
    );
\ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_condition_920,
      Q => tmp5_cast_fu_1849_p1(3),
      R => ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_4\(0),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_5\(0),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_17\(0),
      I1 => \q1_reg[7]_18\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_19\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_4\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_13\(0),
      I1 => \q1_reg[7]_14\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_15\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_16\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_9\(0),
      I1 => \q1_reg[7]_10\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_11\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_12\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_5\(0),
      I1 => \q1_reg[7]_6\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_7\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_8\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_4\(1),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_5\(1),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_17\(1),
      I1 => \q1_reg[7]_18\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_19\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_4\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_13\(1),
      I1 => \q1_reg[7]_14\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_15\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_16\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_9\(1),
      I1 => \q1_reg[7]_10\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_11\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_12\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_5\(1),
      I1 => \q1_reg[7]_6\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_7\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_8\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_4\(2),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_5\(2),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_17\(2),
      I1 => \q1_reg[7]_18\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_19\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_4\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_13\(2),
      I1 => \q1_reg[7]_14\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_15\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_16\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_9\(2),
      I1 => \q1_reg[7]_10\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_11\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_12\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_5\(2),
      I1 => \q1_reg[7]_6\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_7\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_8\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_4\(3),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_5\(3),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_17\(3),
      I1 => \q1_reg[7]_18\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_19\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_4\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_13\(3),
      I1 => \q1_reg[7]_14\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_15\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_16\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_9\(3),
      I1 => \q1_reg[7]_10\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_11\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_12\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_5\(3),
      I1 => \q1_reg[7]_6\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_7\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_8\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_4\(4),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_5\(4),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_17\(4),
      I1 => \q1_reg[7]_18\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_19\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_4\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_13\(4),
      I1 => \q1_reg[7]_14\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_15\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_16\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_9\(4),
      I1 => \q1_reg[7]_10\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_11\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_12\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_5\(4),
      I1 => \q1_reg[7]_6\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_7\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_8\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_4\(5),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_5\(5),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_17\(5),
      I1 => \q1_reg[7]_18\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_19\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_4\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_13\(5),
      I1 => \q1_reg[7]_14\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_15\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_16\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_9\(5),
      I1 => \q1_reg[7]_10\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_11\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_12\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_5\(5),
      I1 => \q1_reg[7]_6\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_7\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_8\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_4\(6),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_5\(6),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_17\(6),
      I1 => \q1_reg[7]_18\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_19\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_4\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_13\(6),
      I1 => \q1_reg[7]_14\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_15\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_16\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_9\(6),
      I1 => \q1_reg[7]_10\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_11\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_12\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_5\(6),
      I1 => \q1_reg[7]_6\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_7\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_8\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q1_reg[7]_4\(7),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q1_reg[7]_5\(7),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_17\(7),
      I1 => \q1_reg[7]_18\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_19\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_4\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_13\(7),
      I1 => \q1_reg[7]_14\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_15\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_16\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_9\(7),
      I1 => \q1_reg[7]_10\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_11\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_12\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q1_reg[7]_5\(7),
      I1 => \q1_reg[7]_6\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q1_reg[7]_7\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q1_reg[7]_8\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(0),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[0]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[0]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(1),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[1]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[1]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(2),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[2]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[2]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(3),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[3]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[3]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(4),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[4]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[4]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(5),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[5]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[5]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(6),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[6]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[6]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(7),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_3_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_2_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951[7]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_16\(0),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_17\(0),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_17\(0),
      I1 => \q0_reg[7]_28\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_24\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_29\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_30\(0),
      I1 => \q0_reg[7]_31\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_33\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_16\(1),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_17\(1),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_17\(1),
      I1 => \q0_reg[7]_28\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_24\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_29\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_30\(1),
      I1 => \q0_reg[7]_31\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_33\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_16\(2),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_17\(2),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_17\(2),
      I1 => \q0_reg[7]_28\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_24\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_29\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_30\(2),
      I1 => \q0_reg[7]_31\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_33\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_16\(3),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_17\(3),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_17\(3),
      I1 => \q0_reg[7]_28\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_24\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_29\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_30\(3),
      I1 => \q0_reg[7]_31\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_33\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_16\(4),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_17\(4),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_17\(4),
      I1 => \q0_reg[7]_28\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_24\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_29\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_30\(4),
      I1 => \q0_reg[7]_31\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_33\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_16\(5),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_17\(5),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_17\(5),
      I1 => \q0_reg[7]_28\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_24\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_29\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_30\(5),
      I1 => \q0_reg[7]_31\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_33\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_16\(6),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_17\(6),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_17\(6),
      I1 => \q0_reg[7]_28\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_24\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_29\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_30\(6),
      I1 => \q0_reg[7]_31\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_33\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_16\(7),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_17\(7),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_4_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_17\(7),
      I1 => \q0_reg[7]_28\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_24\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_29\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_30\(7),
      I1 => \q0_reg[7]_31\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_32\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_33\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[0]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(0),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[1]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(1),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[2]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(2),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[3]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(3),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[4]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(4),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[5]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(5),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[6]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(6),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988[7]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(7),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_23\(0),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_24\(0),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_21\(0),
      I1 => \q0_reg[7]_22\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_20\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_25\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_27\(0),
      I1 => \q0_reg[7]_16\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_26\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_23\(1),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_24\(1),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_21\(1),
      I1 => \q0_reg[7]_22\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_20\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_25\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_27\(1),
      I1 => \q0_reg[7]_16\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_26\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_23\(2),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_24\(2),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_21\(2),
      I1 => \q0_reg[7]_22\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_20\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_25\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_27\(2),
      I1 => \q0_reg[7]_16\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_26\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_23\(3),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_24\(3),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_21\(3),
      I1 => \q0_reg[7]_22\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_20\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_25\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_27\(3),
      I1 => \q0_reg[7]_16\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_26\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_23\(4),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_24\(4),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_21\(4),
      I1 => \q0_reg[7]_22\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_20\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_25\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_27\(4),
      I1 => \q0_reg[7]_16\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_26\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_23\(5),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_24\(5),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_21\(5),
      I1 => \q0_reg[7]_22\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_20\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_25\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_27\(5),
      I1 => \q0_reg[7]_16\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_26\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_23\(6),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_24\(6),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_21\(6),
      I1 => \q0_reg[7]_22\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_20\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_25\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_27\(6),
      I1 => \q0_reg[7]_16\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_26\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_23\(7),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \q0_reg[7]_24\(7),
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4_n_8\,
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_21\(7),
      I1 => \q0_reg[7]_22\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_20\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_25\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_3_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_27\(7),
      I1 => \q0_reg[7]_16\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_26\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_23\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_4_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[0]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(0),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[1]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(1),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[2]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(2),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[3]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(3),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[4]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(4),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[5]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(5),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[6]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(6),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025[7]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(7),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_18\(0),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_19\(0),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(0),
      I1 => \q0_reg[7]_26\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_16\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_19\(0),
      I1 => \q0_reg[7]_20\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_22\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_32\(0),
      I1 => \q0_reg[7]_33\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_31\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_18\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_24\(0),
      I1 => \q0_reg[7]_29\(0),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(0),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(0),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_18\(1),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_19\(1),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(1),
      I1 => \q0_reg[7]_26\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_16\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_19\(1),
      I1 => \q0_reg[7]_20\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_22\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_32\(1),
      I1 => \q0_reg[7]_33\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_31\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_18\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_24\(1),
      I1 => \q0_reg[7]_29\(1),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(1),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(1),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_18\(2),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_19\(2),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(2),
      I1 => \q0_reg[7]_26\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_16\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_19\(2),
      I1 => \q0_reg[7]_20\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_22\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_32\(2),
      I1 => \q0_reg[7]_33\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_31\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_18\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_24\(2),
      I1 => \q0_reg[7]_29\(2),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(2),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(2),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_18\(3),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_19\(3),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(3),
      I1 => \q0_reg[7]_26\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_16\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_19\(3),
      I1 => \q0_reg[7]_20\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_22\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_32\(3),
      I1 => \q0_reg[7]_33\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_31\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_18\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_24\(3),
      I1 => \q0_reg[7]_29\(3),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(3),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(3),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_18\(4),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_19\(4),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(4),
      I1 => \q0_reg[7]_26\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_16\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_19\(4),
      I1 => \q0_reg[7]_20\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_22\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_32\(4),
      I1 => \q0_reg[7]_33\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_31\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_18\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_24\(4),
      I1 => \q0_reg[7]_29\(4),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(4),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(4),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_18\(5),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_19\(5),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(5),
      I1 => \q0_reg[7]_26\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_16\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_19\(5),
      I1 => \q0_reg[7]_20\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_22\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_32\(5),
      I1 => \q0_reg[7]_33\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_31\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_18\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_24\(5),
      I1 => \q0_reg[7]_29\(5),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(5),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(5),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_18\(6),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_19\(6),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(6),
      I1 => \q0_reg[7]_26\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_16\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_19\(6),
      I1 => \q0_reg[7]_20\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_22\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_32\(6),
      I1 => \q0_reg[7]_33\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_31\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_18\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_24\(6),
      I1 => \q0_reg[7]_29\(6),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(6),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(6),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]_18\(7),
      I1 => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[7]_19\(7),
      I1 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      I2 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      I4 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_25\(7),
      I1 => \q0_reg[7]_26\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_27\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_16\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_19\(7),
      I1 => \q0_reg[7]_20\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_21\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_22\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_32\(7),
      I1 => \q0_reg[7]_33\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_31\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_18\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg[7]_24\(7),
      I1 => \q0_reg[7]_29\(7),
      I2 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      I3 => \q0_reg[7]_28\(7),
      I4 => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      I5 => \q0_reg[7]_30\(7),
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8_n_8\
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(0),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[0]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[0]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(1),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[1]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[1]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(2),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[2]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[2]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(3),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[3]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[3]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(4),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[4]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[4]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(5),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[5]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[5]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(6),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[6]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[6]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_1_n_8\,
      Q => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(7),
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_5_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_6_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_3_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_7_n_8\,
      I1 => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914[7]_i_8_n_8\,
      O => \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]_i_4_n_8\,
      S => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3)
    );
\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222E222222222"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2]\,
      I1 => ap_enable_reg_pp0_iter7,
      I2 => \tmp_104_reg_2384_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I4 => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      I5 => \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0]\,
      O => \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062[2]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2]\,
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCEE"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0]\,
      I1 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2_n_8\,
      I2 => \tmp_106_reg_2409_reg_n_8_[0]\,
      I3 => ap_enable_reg_pp0_iter8,
      I4 => lut3_U_n_8,
      O => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30222230302222"
    )
        port map (
      I0 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2]\,
      I1 => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2_n_8\,
      I2 => \ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg_n_8_[2]\,
      I3 => lut3_U_n_8,
      I4 => ap_enable_reg_pp0_iter8,
      I5 => \tmp_106_reg_2409_reg_n_8_[0]\,
      O => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1_n_8\
    );
\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008088"
    )
        port map (
      I0 => \tmp_105_reg_2418_reg_n_8_[0]\,
      I1 => ap_enable_reg_pp0_iter8,
      I2 => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0]\,
      I4 => \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0]\,
      I5 => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_2_n_8\
    );
\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[0]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[0]\,
      R => '0'
    );
\ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062[2]_i_1_n_8\,
      Q => \ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg_n_8_[2]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895,
      Q => ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7_n_8\,
      Q => ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8_n_8\,
      Q => ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8\,
      Q => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8\,
      Q => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895,
      Q => ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(0),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(1),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(2),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(3),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(4),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(5),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(6),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(7),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(8),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => mag_reg_2342(9),
      Q => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8\
    );
\ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895,
      Q => ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[0]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[1]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[2]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[3]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[4]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[5]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[6]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[7]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[8]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(8),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter11_mag_reg_2342_reg[9]_srl6_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_mag_reg_2342(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_2_reg_2470(0),
      Q => descriptor_V_address1(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_2_reg_2470(1),
      Q => descriptor_V_address1(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_2_reg_2470(2),
      Q => descriptor_V_address1(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_2_reg_2470(3),
      Q => descriptor_V_address1(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_2_reg_2470(4),
      Q => descriptor_V_address1(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_2_reg_2470(5),
      Q => descriptor_V_address1(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => descriptor_V_addr_2_reg_2470(6),
      Q => descriptor_V_address1(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895,
      Q => ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_flatten3_reg_1895,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895[0]_i_1_n_8\
    );
\ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895[0]_i_1_n_8\,
      Q => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_tmp_82_reg_1924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^sum_addr_2_reg_1953\,
      Q => ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => y_mid2_reg_1943(0),
      Q => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => y_mid2_reg_1943(1),
      Q => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => y_mid2_reg_1943(2),
      Q => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => y_mid2_reg_1943(3),
      Q => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => y_mid2_reg_1943(4),
      Q => ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953,
      Q => ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter4_sum_addr_2_reg_1953_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924,
      Q => ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_abscond5_reg_2337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abscond5_reg_2337,
      Q => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_abscond7_reg_2332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abscond7_reg_2332,
      Q => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_reg_2328_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_sum_addr_2_reg_1953_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924,
      Q => \^sum_address1\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_95_reg_2310(0),
      Q => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_95_reg_2310(1),
      Q => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_95_reg_2310(2),
      Q => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_95_reg_2310(3),
      Q => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_95_reg_2310(4),
      Q => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_95_reg_2310(5),
      Q => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_95_reg_2310(6),
      Q => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_95_reg_2310(7),
      Q => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_98_reg_2324_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_101_reg_2360_reg__0\(0),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_101_reg_2360_reg__0\(1),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_101_reg_2360_reg__0\(2),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_101_reg_2360_reg__0\(3),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_101_reg_2360_reg__0\(4),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_101_reg_2360_reg__0\(5),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_101_reg_2360_reg__0\(6),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_101_reg_2360_reg__0\(7),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_103_reg_2348_reg__0\(0),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_103_reg_2348_reg__0\(1),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_103_reg_2348_reg__0\(2),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_103_reg_2348_reg__0\(3),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_103_reg_2348_reg__0\(4),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_103_reg_2348_reg__0\(5),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_103_reg_2348_reg__0\(6),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_103_reg_2348_reg__0\(7),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs5_reg_2377(0),
      Q => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs5_reg_2377(1),
      Q => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs5_reg_2377(2),
      Q => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs5_reg_2377(3),
      Q => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs5_reg_2377(4),
      Q => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs5_reg_2377(5),
      Q => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs5_reg_2377(6),
      Q => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs5_reg_2377(7),
      Q => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs_reg_2393(0),
      Q => ap_pipeline_reg_pp0_iter7_abs_reg_2393(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs_reg_2393(1),
      Q => ap_pipeline_reg_pp0_iter7_abs_reg_2393(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs_reg_2393(2),
      Q => ap_pipeline_reg_pp0_iter7_abs_reg_2393(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs_reg_2393(3),
      Q => ap_pipeline_reg_pp0_iter7_abs_reg_2393(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs_reg_2393(4),
      Q => ap_pipeline_reg_pp0_iter7_abs_reg_2393(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs_reg_2393(5),
      Q => ap_pipeline_reg_pp0_iter7_abs_reg_2393(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs_reg_2393(6),
      Q => ap_pipeline_reg_pp0_iter7_abs_reg_2393(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => abs_reg_2393(7),
      Q => ap_pipeline_reg_pp0_iter7_abs_reg_2393(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(0),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(1),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(2),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(3),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(4),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(5),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(6),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(7),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_102_reg_2400_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(0),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(1),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0\(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(2),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0\(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(3),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0\(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(4),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0\(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(5),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0\(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(6),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0\(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(7),
      Q => \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0\(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_104_reg_2384_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(0),
      Q => ap_pipeline_reg_pp0_iter8_abs5_reg_2377(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(1),
      Q => ap_pipeline_reg_pp0_iter8_abs5_reg_2377(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(2),
      Q => ap_pipeline_reg_pp0_iter8_abs5_reg_2377(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(3),
      Q => ap_pipeline_reg_pp0_iter8_abs5_reg_2377(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(4),
      Q => ap_pipeline_reg_pp0_iter8_abs5_reg_2377(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(5),
      Q => ap_pipeline_reg_pp0_iter8_abs5_reg_2377(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(6),
      Q => ap_pipeline_reg_pp0_iter8_abs5_reg_2377(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs5_reg_2377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(7),
      Q => ap_pipeline_reg_pp0_iter8_abs5_reg_2377(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs_reg_2393(0),
      Q => ap_pipeline_reg_pp0_iter8_abs_reg_2393(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs_reg_2393(1),
      Q => ap_pipeline_reg_pp0_iter8_abs_reg_2393(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs_reg_2393(2),
      Q => ap_pipeline_reg_pp0_iter8_abs_reg_2393(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs_reg_2393(3),
      Q => ap_pipeline_reg_pp0_iter8_abs_reg_2393(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs_reg_2393(4),
      Q => ap_pipeline_reg_pp0_iter8_abs_reg_2393(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs_reg_2393(5),
      Q => ap_pipeline_reg_pp0_iter8_abs_reg_2393(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs_reg_2393(6),
      Q => ap_pipeline_reg_pp0_iter8_abs_reg_2393(6),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_abs_reg_2393(7),
      Q => ap_pipeline_reg_pp0_iter8_abs_reg_2393(7),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_105_reg_2418_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_106_reg_2409_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_or_cond_reg_2328,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384,
      Q => ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409,
      Q => ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_107_reg_2436_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_108_reg_2427,
      Q => ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_111_reg_2214,
      Q => \ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214_reg[0]_srl7_n_8\
    );
\ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \tmp_113_reg_1948_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948_reg[0]_srl8_n_8\
    );
\ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \^sum_address1\(0),
      Q => \ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924_reg[0]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \y_offset_cast_mid2_reg_1938_reg_n_8_[0]\,
      Q => \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[0]_srl8_n_8\
    );
\ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \y_offset_cast_mid2_reg_1938_reg_n_8_[1]\,
      Q => \ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938_reg[1]_srl8_n_8\
    );
ap_reg_grp_computeHistogram0_fu_955_ap_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(0),
      I1 => grp_computeHistogram0_fu_955_ap_ready,
      I2 => ap_reg_grp_computeHistogram0_fu_955_ap_start,
      O => ap_reg_grp_computeHistogram0_fu_955_ap_start_reg
    );
\bX_reg_881[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
        port map (
      I0 => i1_reg_848(1),
      I1 => i1_reg_848(0),
      I2 => \^i1_reg_848_reg[1]_0\(0),
      I3 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I4 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      O => bX_reg_881
    );
\bX_reg_881[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I1 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895
    );
\bX_reg_881_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      D => blkPosX_mid2_v_v_reg_1919(0),
      Q => \bX_reg_881_reg_n_8_[0]\,
      R => bX_reg_881
    );
\blkPosX_mid2_v_v_reg_1919[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_8,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten3_reg_1895,
      O => x_reg_9030
    );
\blkPosX_mid2_v_v_reg_1919[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => exitcond_flatten_reg_1904,
      I1 => \bX_reg_881_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I4 => blkPosX_mid2_v_v_reg_1919(0),
      O => \blkPosX_mid2_v_v_reg_1919[0]_i_2_n_8\
    );
\blkPosX_mid2_v_v_reg_1919_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => \blkPosX_mid2_v_v_reg_1919[0]_i_2_n_8\,
      Q => blkPosX_mid2_v_v_reg_1919(0),
      R => '0'
    );
\descriptor_V_addr_2_reg_2470[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895,
      O => \descriptor_V_addr_2_reg_2470[6]_i_1_n_8\
    );
\descriptor_V_addr_2_reg_2470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_2_reg_2470[6]_i_1_n_8\,
      D => tmp_115_reg_2465(0),
      Q => descriptor_V_addr_2_reg_2470(0),
      R => '0'
    );
\descriptor_V_addr_2_reg_2470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_2_reg_2470[6]_i_1_n_8\,
      D => tmp_115_reg_2465(1),
      Q => descriptor_V_addr_2_reg_2470(1),
      R => '0'
    );
\descriptor_V_addr_2_reg_2470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_2_reg_2470[6]_i_1_n_8\,
      D => tmp_115_reg_2465(2),
      Q => descriptor_V_addr_2_reg_2470(2),
      R => '0'
    );
\descriptor_V_addr_2_reg_2470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_2_reg_2470[6]_i_1_n_8\,
      D => tmp_115_reg_2465(3),
      Q => descriptor_V_addr_2_reg_2470(3),
      R => '0'
    );
\descriptor_V_addr_2_reg_2470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_2_reg_2470[6]_i_1_n_8\,
      D => tmp_115_reg_2465(4),
      Q => descriptor_V_addr_2_reg_2470(4),
      R => '0'
    );
\descriptor_V_addr_2_reg_2470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_2_reg_2470[6]_i_1_n_8\,
      D => tmp_115_reg_2465(5),
      Q => descriptor_V_addr_2_reg_2470(5),
      R => '0'
    );
\descriptor_V_addr_2_reg_2470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \descriptor_V_addr_2_reg_2470[6]_i_1_n_8\,
      D => tmp_115_reg_2465(6),
      Q => descriptor_V_addr_2_reg_2470(6),
      R => '0'
    );
\exitcond_flatten3_reg_1895[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_flatten3_fu_1270_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten3_reg_1895,
      O => \exitcond_flatten3_reg_1895[0]_i_1_n_8\
    );
\exitcond_flatten3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten3_reg_1895[0]_i_1_n_8\,
      Q => exitcond_flatten3_reg_1895,
      R => '0'
    );
\exitcond_flatten_reg_1904[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => exitcond_flatten_reg_1904,
      I1 => exitcond_flatten3_fu_1270_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond_flatten_fu_1282_p2,
      O => \exitcond_flatten_reg_1904[0]_i_1_n_8\
    );
\exitcond_flatten_reg_1904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_1904[0]_i_1_n_8\,
      Q => exitcond_flatten_reg_1904,
      R => '0'
    );
\i1_reg_848[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0026"
    )
        port map (
      I0 => i1_reg_848(0),
      I1 => \^i1_reg_848_reg[1]_0\(0),
      I2 => i1_reg_848(1),
      I3 => i1_reg_8480,
      O => \i1_reg_848[0]_i_1_n_8\
    );
\i1_reg_848[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => i1_reg_848(1),
      I1 => i1_reg_848(0),
      I2 => \^i1_reg_848_reg[1]_0\(0),
      I3 => i1_reg_8480,
      O => \i1_reg_848[1]_i_1_n_8\
    );
\i1_reg_848[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_reg_837[6]_i_4_n_8\,
      I2 => \i_reg_837_reg__0\(6),
      I3 => \i_reg_837_reg__0\(3),
      I4 => \i_reg_837_reg__0\(4),
      O => i1_reg_8480
    );
\i1_reg_848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i1_reg_848[0]_i_1_n_8\,
      Q => i1_reg_848(0),
      R => '0'
    );
\i1_reg_848_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i1_reg_848[1]_i_1_n_8\,
      Q => i1_reg_848(1),
      R => '0'
    );
\i_reg_837[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_837_reg__0\(0),
      O => i_6_fu_1242_p2(0)
    );
\i_reg_837[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_837_reg__0\(0),
      I1 => \i_reg_837_reg__0\(1),
      O => i_6_fu_1242_p2(1)
    );
\i_reg_837[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_reg_837_reg__0\(2),
      I1 => \i_reg_837_reg__0\(1),
      I2 => \i_reg_837_reg__0\(0),
      O => i_6_fu_1242_p2(2)
    );
\i_reg_837[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_reg_837_reg__0\(3),
      I1 => \i_reg_837_reg__0\(0),
      I2 => \i_reg_837_reg__0\(1),
      I3 => \i_reg_837_reg__0\(2),
      O => i_6_fu_1242_p2(3)
    );
\i_reg_837[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_reg_837_reg__0\(4),
      I1 => \i_reg_837_reg__0\(2),
      I2 => \i_reg_837_reg__0\(1),
      I3 => \i_reg_837_reg__0\(0),
      I4 => \i_reg_837_reg__0\(3),
      O => i_6_fu_1242_p2(4)
    );
\i_reg_837[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_reg_837_reg__0\(5),
      I1 => \i_reg_837_reg__0\(3),
      I2 => \i_reg_837_reg__0\(0),
      I3 => \i_reg_837_reg__0\(1),
      I4 => \i_reg_837_reg__0\(2),
      I5 => \i_reg_837_reg__0\(4),
      O => i_6_fu_1242_p2(5)
    );
\i_reg_837[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[0]\,
      I1 => ap_reg_grp_computeHistogram0_fu_955_ap_start,
      I2 => grp_computeHistogram0_fu_955_descriptor_V_we0,
      O => i_reg_837
    );
\i_reg_837[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_reg_837[6]_i_4_n_8\,
      I2 => \i_reg_837_reg__0\(6),
      I3 => \i_reg_837_reg__0\(3),
      I4 => \i_reg_837_reg__0\(4),
      O => grp_computeHistogram0_fu_955_descriptor_V_we0
    );
\i_reg_837[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_reg_837_reg__0\(6),
      I1 => \i_reg_837[6]_i_5_n_8\,
      I2 => \i_reg_837_reg__0\(5),
      O => i_6_fu_1242_p2(6)
    );
\i_reg_837[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i_reg_837_reg__0\(1),
      I1 => \i_reg_837_reg__0\(0),
      I2 => \i_reg_837_reg__0\(5),
      I3 => \i_reg_837_reg__0\(2),
      O => \i_reg_837[6]_i_4_n_8\
    );
\i_reg_837[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \i_reg_837_reg__0\(4),
      I1 => \i_reg_837_reg__0\(2),
      I2 => \i_reg_837_reg__0\(1),
      I3 => \i_reg_837_reg__0\(0),
      I4 => \i_reg_837_reg__0\(3),
      O => \i_reg_837[6]_i_5_n_8\
    );
\i_reg_837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram0_fu_955_descriptor_V_we0,
      D => i_6_fu_1242_p2(0),
      Q => \i_reg_837_reg__0\(0),
      R => i_reg_837
    );
\i_reg_837_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram0_fu_955_descriptor_V_we0,
      D => i_6_fu_1242_p2(1),
      Q => \i_reg_837_reg__0\(1),
      R => i_reg_837
    );
\i_reg_837_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram0_fu_955_descriptor_V_we0,
      D => i_6_fu_1242_p2(2),
      Q => \i_reg_837_reg__0\(2),
      R => i_reg_837
    );
\i_reg_837_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram0_fu_955_descriptor_V_we0,
      D => i_6_fu_1242_p2(3),
      Q => \i_reg_837_reg__0\(3),
      R => i_reg_837
    );
\i_reg_837_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram0_fu_955_descriptor_V_we0,
      D => i_6_fu_1242_p2(4),
      Q => \i_reg_837_reg__0\(4),
      R => i_reg_837
    );
\i_reg_837_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram0_fu_955_descriptor_V_we0,
      D => i_6_fu_1242_p2(5),
      Q => \i_reg_837_reg__0\(5),
      R => i_reg_837
    );
\i_reg_837_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_computeHistogram0_fu_955_descriptor_V_we0,
      D => i_6_fu_1242_p2(6),
      Q => \i_reg_837_reg__0\(6),
      R => i_reg_837
    );
\indvar_flatten2_reg_859[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten2_reg_859_reg__0\(0),
      O => indvar_flatten_next2_fu_1276_p2(0)
    );
\indvar_flatten2_reg_859[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten2_reg_859_reg__0\(0),
      I1 => \indvar_flatten2_reg_859_reg__0\(1),
      O => indvar_flatten_next2_fu_1276_p2(1)
    );
\indvar_flatten2_reg_859[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \indvar_flatten2_reg_859_reg__0\(2),
      I1 => \indvar_flatten2_reg_859_reg__0\(0),
      I2 => \indvar_flatten2_reg_859_reg__0\(1),
      O => indvar_flatten_next2_fu_1276_p2(2)
    );
\indvar_flatten2_reg_859[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \indvar_flatten2_reg_859_reg__0\(3),
      I1 => \indvar_flatten2_reg_859_reg__0\(1),
      I2 => \indvar_flatten2_reg_859_reg__0\(0),
      I3 => \indvar_flatten2_reg_859_reg__0\(2),
      O => indvar_flatten_next2_fu_1276_p2(3)
    );
\indvar_flatten2_reg_859[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \indvar_flatten2_reg_859_reg__0\(4),
      I1 => \indvar_flatten2_reg_859_reg__0\(2),
      I2 => \indvar_flatten2_reg_859_reg__0\(0),
      I3 => \indvar_flatten2_reg_859_reg__0\(1),
      I4 => \indvar_flatten2_reg_859_reg__0\(3),
      O => indvar_flatten_next2_fu_1276_p2(4)
    );
\indvar_flatten2_reg_859[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \indvar_flatten2_reg_859_reg__0\(5),
      I1 => \indvar_flatten2_reg_859_reg__0\(3),
      I2 => \indvar_flatten2_reg_859_reg__0\(1),
      I3 => \indvar_flatten2_reg_859_reg__0\(0),
      I4 => \indvar_flatten2_reg_859_reg__0\(2),
      I5 => \indvar_flatten2_reg_859_reg__0\(4),
      O => indvar_flatten_next2_fu_1276_p2(5)
    );
\indvar_flatten2_reg_859[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \indvar_flatten2_reg_859[8]_i_4_n_8\,
      I1 => \indvar_flatten2_reg_859_reg__0\(6),
      O => indvar_flatten_next2_fu_1276_p2(6)
    );
\indvar_flatten2_reg_859[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \indvar_flatten2_reg_859_reg__0\(7),
      I1 => \indvar_flatten2_reg_859[8]_i_4_n_8\,
      I2 => \indvar_flatten2_reg_859_reg__0\(6),
      O => indvar_flatten_next2_fu_1276_p2(7)
    );
\indvar_flatten2_reg_859[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F70000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten3_fu_1270_p2,
      I3 => i1_reg_848(1),
      I4 => i1_reg_848(0),
      I5 => \^i1_reg_848_reg[1]_0\(0),
      O => indvar_flatten2_reg_859
    );
\indvar_flatten2_reg_859[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten3_fu_1270_p2,
      O => indvar_flatten2_reg_8590
    );
\indvar_flatten2_reg_859[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \indvar_flatten2_reg_859_reg__0\(8),
      I1 => \indvar_flatten2_reg_859_reg__0\(6),
      I2 => \indvar_flatten2_reg_859[8]_i_4_n_8\,
      I3 => \indvar_flatten2_reg_859_reg__0\(7),
      O => indvar_flatten_next2_fu_1276_p2(8)
    );
\indvar_flatten2_reg_859[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \indvar_flatten2_reg_859_reg__0\(4),
      I1 => \indvar_flatten2_reg_859_reg__0\(2),
      I2 => \indvar_flatten2_reg_859_reg__0\(0),
      I3 => \indvar_flatten2_reg_859_reg__0\(1),
      I4 => \indvar_flatten2_reg_859_reg__0\(3),
      I5 => \indvar_flatten2_reg_859_reg__0\(5),
      O => \indvar_flatten2_reg_859[8]_i_4_n_8\
    );
\indvar_flatten2_reg_859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next2_fu_1276_p2(0),
      Q => \indvar_flatten2_reg_859_reg__0\(0),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten2_reg_859_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next2_fu_1276_p2(1),
      Q => \indvar_flatten2_reg_859_reg__0\(1),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten2_reg_859_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next2_fu_1276_p2(2),
      Q => \indvar_flatten2_reg_859_reg__0\(2),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten2_reg_859_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next2_fu_1276_p2(3),
      Q => \indvar_flatten2_reg_859_reg__0\(3),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten2_reg_859_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next2_fu_1276_p2(4),
      Q => \indvar_flatten2_reg_859_reg__0\(4),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten2_reg_859_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next2_fu_1276_p2(5),
      Q => \indvar_flatten2_reg_859_reg__0\(5),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten2_reg_859_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next2_fu_1276_p2(6),
      Q => \indvar_flatten2_reg_859_reg__0\(6),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten2_reg_859_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next2_fu_1276_p2(7),
      Q => \indvar_flatten2_reg_859_reg__0\(7),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten2_reg_859_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next2_fu_1276_p2(8),
      Q => \indvar_flatten2_reg_859_reg__0\(8),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten_reg_870[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten_reg_870_reg__0\(0),
      O => indvar_flatten_next_fu_1294_p3(0)
    );
\indvar_flatten_reg_870[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_reg_870_reg__0\(0),
      I1 => \indvar_flatten_reg_870_reg__0\(1),
      O => indvar_flatten_next_fu_1294_p3(1)
    );
\indvar_flatten_reg_870[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \indvar_flatten_reg_870_reg__0\(2),
      I1 => \indvar_flatten_reg_870_reg__0\(0),
      I2 => \indvar_flatten_reg_870_reg__0\(1),
      O => indvar_flatten_next_fu_1294_p3(2)
    );
\indvar_flatten_reg_870[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \indvar_flatten_reg_870_reg__0\(3),
      I1 => \indvar_flatten_reg_870_reg__0\(1),
      I2 => \indvar_flatten_reg_870_reg__0\(0),
      I3 => \indvar_flatten_reg_870_reg__0\(2),
      O => indvar_flatten_next_fu_1294_p3(3)
    );
\indvar_flatten_reg_870[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \indvar_flatten_reg_870_reg__0\(4),
      I1 => \indvar_flatten_reg_870_reg__0\(3),
      I2 => \indvar_flatten_reg_870_reg__0\(1),
      I3 => \indvar_flatten_reg_870_reg__0\(0),
      I4 => \indvar_flatten_reg_870_reg__0\(2),
      O => \indvar_flatten_reg_870[4]_i_1_n_8\
    );
\indvar_flatten_reg_870[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \indvar_flatten_reg_870_reg__0\(5),
      I1 => \indvar_flatten_reg_870_reg__0\(3),
      I2 => \indvar_flatten_reg_870_reg__0\(1),
      I3 => \indvar_flatten_reg_870_reg__0\(0),
      I4 => \indvar_flatten_reg_870_reg__0\(2),
      I5 => \indvar_flatten_reg_870_reg__0\(4),
      O => indvar_flatten_next_fu_1294_p3(5)
    );
\indvar_flatten_reg_870[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \indvar_flatten_reg_870[8]_i_2_n_8\,
      I1 => \indvar_flatten_reg_870_reg__0\(6),
      O => indvar_flatten_next_fu_1294_p3(6)
    );
\indvar_flatten_reg_870[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4144"
    )
        port map (
      I0 => exitcond_flatten_fu_1282_p2,
      I1 => \indvar_flatten_reg_870_reg__0\(7),
      I2 => \indvar_flatten_reg_870[8]_i_2_n_8\,
      I3 => \indvar_flatten_reg_870_reg__0\(6),
      O => indvar_flatten_next_fu_1294_p3(7)
    );
\indvar_flatten_reg_870[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \indvar_flatten_reg_870_reg__0\(2),
      I1 => \indvar_flatten_reg_870_reg__0\(5),
      I2 => \indvar_flatten_reg_870_reg__0\(4),
      I3 => \indvar_flatten_reg_870[7]_i_3_n_8\,
      O => exitcond_flatten_fu_1282_p2
    );
\indvar_flatten_reg_870[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \indvar_flatten_reg_870_reg__0\(1),
      I1 => \indvar_flatten_reg_870_reg__0\(0),
      I2 => \indvar_flatten_reg_870_reg__0\(8),
      I3 => \indvar_flatten_reg_870_reg__0\(7),
      I4 => \indvar_flatten_reg_870_reg__0\(3),
      I5 => \indvar_flatten_reg_870_reg__0\(6),
      O => \indvar_flatten_reg_870[7]_i_3_n_8\
    );
\indvar_flatten_reg_870[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \indvar_flatten_reg_870_reg__0\(8),
      I1 => \indvar_flatten_reg_870_reg__0\(7),
      I2 => \indvar_flatten_reg_870_reg__0\(6),
      I3 => \indvar_flatten_reg_870[8]_i_2_n_8\,
      O => indvar_flatten_next_fu_1294_p3(8)
    );
\indvar_flatten_reg_870[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \indvar_flatten_reg_870_reg__0\(4),
      I1 => \indvar_flatten_reg_870_reg__0\(2),
      I2 => \indvar_flatten_reg_870_reg__0\(0),
      I3 => \indvar_flatten_reg_870_reg__0\(1),
      I4 => \indvar_flatten_reg_870_reg__0\(3),
      I5 => \indvar_flatten_reg_870_reg__0\(5),
      O => \indvar_flatten_reg_870[8]_i_2_n_8\
    );
\indvar_flatten_reg_870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(0),
      Q => \indvar_flatten_reg_870_reg__0\(0),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten_reg_870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(1),
      Q => \indvar_flatten_reg_870_reg__0\(1),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten_reg_870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(2),
      Q => \indvar_flatten_reg_870_reg__0\(2),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten_reg_870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(3),
      Q => \indvar_flatten_reg_870_reg__0\(3),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten_reg_870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => \indvar_flatten_reg_870[4]_i_1_n_8\,
      Q => \indvar_flatten_reg_870_reg__0\(4),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten_reg_870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(5),
      Q => \indvar_flatten_reg_870_reg__0\(5),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten_reg_870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(6),
      Q => \indvar_flatten_reg_870_reg__0\(6),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten_reg_870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(7),
      Q => \indvar_flatten_reg_870_reg__0\(7),
      R => indvar_flatten2_reg_859
    );
\indvar_flatten_reg_870_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_reg_8590,
      D => indvar_flatten_next_fu_1294_p3(8),
      Q => \indvar_flatten_reg_870_reg__0\(8),
      R => indvar_flatten2_reg_859
    );
lut0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0bkb
     port map (
      ADDRARDADDR(7) => lut0_U_n_18,
      ADDRARDADDR(6) => lut0_U_n_19,
      ADDRARDADDR(5) => lut0_U_n_20,
      ADDRARDADDR(4) => lut0_U_n_21,
      ADDRARDADDR(3) => lut0_U_n_22,
      ADDRARDADDR(2) => lut0_U_n_23,
      ADDRARDADDR(1) => lut0_U_n_24,
      ADDRARDADDR(0) => lut0_U_n_25,
      CO(0) => tmp_104_fu_1707_p2,
      Q(7 downto 0) => reg_1232(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg[0]\ => \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      ap_pipeline_reg_pp0_iter5_abscond5_reg_2337 => ap_pipeline_reg_pp0_iter5_abscond5_reg_2337,
      ap_pipeline_reg_pp0_iter5_abscond7_reg_2332 => ap_pipeline_reg_pp0_iter5_abscond7_reg_2332,
      \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg[0]\ => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg[0]\ => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[0]\ => lut1_U_n_12,
      \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[2]\ => lut1_U_n_11,
      \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[4]\ => lut1_U_n_10,
      \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[7]\(7 downto 0) => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(7 downto 0),
      \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg[0]\ => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0]\,
      lut01_ce0 => lut01_ce0,
      lut1_ce0 => lut1_ce0,
      \reg_1232_reg[7]\(7 downto 0) => \reg_1232_reg[7]_0\(7 downto 0),
      sum_ce1 => grp_computeHistogram0_fu_955_sum_ce1,
      \tmp_101_reg_2360_reg[7]\(7 downto 0) => \tmp_101_reg_2360_reg__0\(7 downto 0),
      \tmp_102_reg_2400_reg[0]\(0) => tmp_102_fu_1723_p2,
      \tmp_103_reg_2348_reg[7]\(7 downto 0) => \tmp_103_reg_2348_reg__0\(7 downto 0),
      \tmp_66_reg_2400_reg[0]\(6 downto 0) => \tmp_66_reg_2400_reg[0]\(6 downto 0)
    );
lut1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0cud
     port map (
      ADDRARDADDR(7) => lut0_U_n_18,
      ADDRARDADDR(6) => lut0_U_n_19,
      ADDRARDADDR(5) => lut0_U_n_20,
      ADDRARDADDR(4) => lut0_U_n_21,
      ADDRARDADDR(3) => lut0_U_n_22,
      ADDRARDADDR(2) => lut0_U_n_23,
      ADDRARDADDR(1) => lut0_U_n_24,
      ADDRARDADDR(0) => lut0_U_n_25,
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      CO(0) => CO(0),
      Q(7 downto 0) => Q(7 downto 0),
      \abs5_reg_2377_reg[6]\ => lut1_U_n_11,
      \abs5_reg_2377_reg[7]\(7 downto 0) => abs5_reg_2377(7 downto 0),
      \abs_reg_2393_reg[7]\(7 downto 0) => \abs_reg_2393_reg[7]_0\(7 downto 0),
      \abs_reg_2393_reg[7]_0\(7 downto 0) => abs_reg_2393(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310_reg[5]\(5 downto 0) => ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310(5 downto 0),
      \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\ => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]_0\ => lut2_U_n_18,
      \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\ => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg__0\(7 downto 0),
      \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg__0\(7 downto 0),
      \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\ => \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0]\,
      lut12_ce0 => lut12_ce0,
      lut1_ce0 => lut1_ce0,
      lut2_ce0 => lut2_ce0,
      q0_reg(7) => lut1_U_n_16,
      q0_reg(6) => lut1_U_n_17,
      q0_reg(5) => lut1_U_n_18,
      q0_reg(4) => lut1_U_n_19,
      q0_reg(3) => lut1_U_n_20,
      q0_reg(2) => lut1_U_n_21,
      q0_reg(1) => lut1_U_n_22,
      q0_reg(0) => lut1_U_n_23,
      \tmp_102_reg_2400_reg[0]\ => \tmp_102_reg_2400_reg_n_8_[0]\,
      \tmp_104_reg_2384_reg[0]\ => lut1_U_n_10,
      \tmp_104_reg_2384_reg[0]_0\ => lut1_U_n_12,
      \tmp_104_reg_2384_reg[0]_1\ => \tmp_104_reg_2384_reg_n_8_[0]\,
      \tmp_105_reg_2418_reg[0]\ => lut1_U_n_14,
      \tmp_105_reg_2418_reg[0]_0\ => \tmp_105_reg_2418_reg_n_8_[0]\,
      \tmp_106_reg_2409_reg[0]\ => lut1_U_n_13,
      \tmp_106_reg_2409_reg[0]_0\ => \tmp_106_reg_2409_reg_n_8_[0]\,
      \tmp_70_reg_2418_reg[0]\(0) => \tmp_70_reg_2418_reg[0]\(0)
    );
lut2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0dEe
     port map (
      ADDRARDADDR(7) => lut2_U_n_19,
      ADDRARDADDR(6) => lut2_U_n_20,
      ADDRARDADDR(5) => lut2_U_n_21,
      ADDRARDADDR(4) => lut2_U_n_22,
      ADDRARDADDR(3) => lut2_U_n_23,
      ADDRARDADDR(2) => lut2_U_n_24,
      ADDRARDADDR(1) => lut2_U_n_25,
      ADDRARDADDR(0) => lut2_U_n_26,
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(7 downto 0) => \ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg__0\(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg[0]\ => \ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg[0]\ => \ap_pipeline_reg_pp0_iter6_or_cond_reg_2328_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(7) => lut1_U_n_16,
      \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(6) => lut1_U_n_17,
      \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(5) => lut1_U_n_18,
      \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(4) => lut1_U_n_19,
      \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(3) => lut1_U_n_20,
      \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(2) => lut1_U_n_21,
      \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(1) => lut1_U_n_22,
      \ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[7]\(0) => lut1_U_n_23,
      \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg[0]\ => \ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_abs5_reg_2377_reg[7]\(7 downto 0) => ap_pipeline_reg_pp0_iter7_abs5_reg_2377(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(3 downto 0) => \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(3 downto 0),
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(7 downto 0) => ap_pipeline_reg_pp0_iter7_abs_reg_2393(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\ => lut3_U_n_8,
      \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]_0\ => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\ => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]_0\ => \tmp_107_reg_2436[0]_i_2_n_8\,
      \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg__0\(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg[0]\ => \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\ => \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0]\,
      lut23_ce0 => lut23_ce0,
      lut2_ce0 => lut2_ce0,
      lut3_ce0 => lut3_ce0,
      q0_reg => lut2_U_n_18,
      \tmp_104_reg_2384_reg[0]\ => \tmp_104_reg_2384_reg_n_8_[0]\,
      \tmp_105_reg_2418_reg[0]\ => \tmp_105_reg_2418_reg_n_8_[0]\,
      \tmp_106_reg_2409_reg[0]\ => \tmp_106_reg_2409_reg_n_8_[0]\,
      \tmp_107_reg_2436_reg[0]\ => lut2_U_n_29,
      \tmp_107_reg_2436_reg[0]_0\ => \tmp_107_reg_2436_reg_n_8_[0]\,
      tmp_108_reg_2427 => tmp_108_reg_2427,
      \tmp_108_reg_2427_reg[0]\ => lut2_U_n_28,
      \tmp_72_reg_2436_reg[0]\(0) => \tmp_72_reg_2436_reg[0]\(0),
      \tmp_73_reg_2427_reg[0]\(0) => \tmp_73_reg_2427_reg[0]\(0)
    );
lut3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0eOg
     port map (
      ADDRARDADDR(7) => lut2_U_n_19,
      ADDRARDADDR(6) => lut2_U_n_20,
      ADDRARDADDR(5) => lut2_U_n_21,
      ADDRARDADDR(4) => lut2_U_n_22,
      ADDRARDADDR(3) => lut2_U_n_23,
      ADDRARDADDR(2) => lut2_U_n_24,
      ADDRARDADDR(1) => lut2_U_n_25,
      ADDRARDADDR(0) => lut2_U_n_26,
      Q(7 downto 0) => ap_pipeline_reg_pp0_iter8_abs5_reg_2377(7 downto 0),
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg[0]\ => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg[0]\ => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg[0]\ => \ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg[0]\ => \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0]\,
      \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(7 downto 0),
      \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]\(7 downto 0) => \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7 downto 0),
      \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7 downto 0) => ap_pipeline_reg_pp0_iter8_abs_reg_2393(7 downto 0),
      lut34_ce0 => lut34_ce0,
      lut3_ce0 => lut3_ce0,
      q0_reg => lut3_U_n_8,
      tmp_109_fu_1775_p2(0) => tmp_109_fu_1775_p2,
      tmp_110_fu_1766_p2(0) => tmp_110_fu_1766_p2,
      tmp_74_fu_1775_p2(0) => tmp_74_fu_1775_p2(0),
      tmp_75_fu_1766_p2(0) => tmp_75_fu_1766_p2(0)
    );
\mag_reg_2342[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_96_reg_2317(9),
      I1 => tmp_96_reg_2317(0),
      I2 => tmp_96_reg_2317(1),
      O => mag_fu_1677_p3(1)
    );
\mag_reg_2342[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => tmp_96_reg_2317(9),
      I1 => tmp_96_reg_2317(0),
      I2 => tmp_96_reg_2317(1),
      I3 => tmp_96_reg_2317(2),
      O => mag_fu_1677_p3(2)
    );
\mag_reg_2342[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => tmp_96_reg_2317(9),
      I1 => tmp_96_reg_2317(1),
      I2 => tmp_96_reg_2317(0),
      I3 => tmp_96_reg_2317(2),
      I4 => tmp_96_reg_2317(3),
      O => mag_fu_1677_p3(3)
    );
\mag_reg_2342[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557AAAAAAA8"
    )
        port map (
      I0 => tmp_96_reg_2317(9),
      I1 => tmp_96_reg_2317(2),
      I2 => tmp_96_reg_2317(0),
      I3 => tmp_96_reg_2317(1),
      I4 => tmp_96_reg_2317(3),
      I5 => tmp_96_reg_2317(4),
      O => mag_fu_1677_p3(4)
    );
\mag_reg_2342[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_96_reg_2317(9),
      I1 => \mag_reg_2342[5]_i_2_n_8\,
      I2 => tmp_96_reg_2317(5),
      O => mag_fu_1677_p3(5)
    );
\mag_reg_2342[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_96_reg_2317(3),
      I1 => tmp_96_reg_2317(1),
      I2 => tmp_96_reg_2317(0),
      I3 => tmp_96_reg_2317(2),
      I4 => tmp_96_reg_2317(4),
      O => \mag_reg_2342[5]_i_2_n_8\
    );
\mag_reg_2342[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_96_reg_2317(9),
      I1 => \mag_reg_2342[9]_i_3_n_8\,
      I2 => tmp_96_reg_2317(6),
      O => mag_fu_1677_p3(6)
    );
\mag_reg_2342[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => tmp_96_reg_2317(9),
      I1 => \mag_reg_2342[9]_i_3_n_8\,
      I2 => tmp_96_reg_2317(6),
      I3 => tmp_96_reg_2317(7),
      O => mag_fu_1677_p3(7)
    );
\mag_reg_2342[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => tmp_96_reg_2317(9),
      I1 => tmp_96_reg_2317(6),
      I2 => \mag_reg_2342[9]_i_3_n_8\,
      I3 => tmp_96_reg_2317(7),
      I4 => tmp_96_reg_2317(8),
      O => mag_fu_1677_p3(8)
    );
\mag_reg_2342[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895
    );
\mag_reg_2342[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => tmp_96_reg_2317(8),
      I1 => tmp_96_reg_2317(9),
      I2 => tmp_96_reg_2317(7),
      I3 => \mag_reg_2342[9]_i_3_n_8\,
      I4 => tmp_96_reg_2317(6),
      O => mag_fu_1677_p3(9)
    );
\mag_reg_2342[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_96_reg_2317(4),
      I1 => tmp_96_reg_2317(2),
      I2 => tmp_96_reg_2317(0),
      I3 => tmp_96_reg_2317(1),
      I4 => tmp_96_reg_2317(3),
      I5 => tmp_96_reg_2317(5),
      O => \mag_reg_2342[9]_i_3_n_8\
    );
\mag_reg_2342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895,
      D => tmp_96_reg_2317(0),
      Q => mag_reg_2342(0),
      R => '0'
    );
\mag_reg_2342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895,
      D => mag_fu_1677_p3(1),
      Q => mag_reg_2342(1),
      R => '0'
    );
\mag_reg_2342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895,
      D => mag_fu_1677_p3(2),
      Q => mag_reg_2342(2),
      R => '0'
    );
\mag_reg_2342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895,
      D => mag_fu_1677_p3(3),
      Q => mag_reg_2342(3),
      R => '0'
    );
\mag_reg_2342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895,
      D => mag_fu_1677_p3(4),
      Q => mag_reg_2342(4),
      R => '0'
    );
\mag_reg_2342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895,
      D => mag_fu_1677_p3(5),
      Q => mag_reg_2342(5),
      R => '0'
    );
\mag_reg_2342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895,
      D => mag_fu_1677_p3(6),
      Q => mag_reg_2342(6),
      R => '0'
    );
\mag_reg_2342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895,
      D => mag_fu_1677_p3(7),
      Q => mag_reg_2342(7),
      R => '0'
    );
\mag_reg_2342_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895,
      D => mag_fu_1677_p3(8),
      Q => mag_reg_2342(8),
      R => '0'
    );
\mag_reg_2342_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895,
      D => mag_fu_1677_p3(9),
      Q => mag_reg_2342(9),
      R => '0'
    );
\or_cond_reg_2328[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1110111"
    )
        port map (
      I0 => \reg_1232[4]_i_2_n_8\,
      I1 => grp_fu_1095_p2,
      I2 => \tmp_98_reg_2324_reg[0]_i_3_n_11\,
      I3 => \tmp_98_reg_2324_reg[0]_i_4_n_11\,
      I4 => \or_cond_reg_2328_reg_n_8_[0]\,
      O => \or_cond_reg_2328[0]_i_1_n_8\
    );
\or_cond_reg_2328[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \tmp_98_reg_2324_reg[0]_i_4_n_11\,
      I1 => \or_cond_reg_2328[0]_i_3_n_8\,
      I2 => Gy_fu_1614_p2(4),
      I3 => Gy_fu_1614_p2(5),
      I4 => Gy_fu_1614_p2(2),
      I5 => Gy_fu_1614_p2(3),
      O => grp_fu_1095_p2
    );
\or_cond_reg_2328[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Gy_fu_1614_p2(0),
      I1 => Gy_fu_1614_p2(6),
      I2 => Gy_fu_1614_p2(1),
      I3 => Gy_fu_1614_p2(7),
      O => \or_cond_reg_2328[0]_i_3_n_8\
    );
\or_cond_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_reg_2328[0]_i_1_n_8\,
      Q => \or_cond_reg_2328_reg_n_8_[0]\,
      R => '0'
    );
\q0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD55"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => \q0[7]_i_3__4_n_8\,
      I2 => \ram_reg_0_31_0_0_i_9__19_n_8\,
      I3 => \ap_CS_fsm_reg[9]\(1),
      O => E(0)
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57555F5555555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => y_mid2_reg_1943(1),
      I2 => \q0[7]_i_3__6_n_8\,
      I3 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I4 => y_mid2_reg_1943(0),
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]\(0)
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F555D5555555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => y_mid2_reg_1943(0),
      I2 => \q0[7]_i_3__6_n_8\,
      I3 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I4 => y_mid2_reg_1943(1),
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_0\(0)
    );
\q0[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D5555555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_16_address0(0),
      I4 => \q0[7]_i_3__0_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_9\(0)
    );
\q0[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF755555555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => \q0[7]_i_3__18_n_8\,
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I3 => y_mid2_reg_1943(1),
      I4 => \q0[7]_i_3__4_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_10\(0)
    );
\q0[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF755555555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => \q0[7]_i_3__6_n_8\,
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I3 => y_mid2_reg_1943(1),
      I4 => \q0[7]_i_3__1_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_11\(0)
    );
\q0[7]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF55"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => \q0[7]_i_3__3_n_8\,
      I2 => \ram_reg_0_31_0_0_i_9__5_n_8\,
      I3 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_12\(0)
    );
\q0[7]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555DDD55555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I2 => y_mid2_reg_1943(1),
      I3 => y_mid2_reg_1943(0),
      I4 => \q0[7]_i_3__20_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_13\(0)
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55D555555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => \q0[7]_i_3__19_n_8\,
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I3 => y_mid2_reg_1943(0),
      I4 => \ram_reg_0_31_0_0_i_9__20_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_1\(0)
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D55FFFF55555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_16_address0(0),
      I4 => \ram_reg_0_31_0_0_i_9__8_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_2\(0)
    );
\q0[7]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => ap_enable_reg_pp0_iter23_reg_0,
      O => \q0_reg[7]_15\(0)
    );
\q0[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D5555555555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => y_mid2_reg_1943(1),
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I3 => y_mid2_reg_1943(0),
      I4 => \q0[7]_i_3__17_n_8\,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_3\(0)
    );
\q0[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F555D5555555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => y_mid2_reg_1943(0),
      I2 => \q0[7]_i_3__18_n_8\,
      I3 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I4 => y_mid2_reg_1943(1),
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_4\(0)
    );
\q0[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDD5555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => grp_computeHistogram0_fu_955_image_buffer_6_address0(0),
      I2 => y_mid2_reg_1943(1),
      I3 => grp_computeHistogram0_fu_955_image_buffer_7_address0(0),
      I4 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_5\(0)
    );
\q0[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75FF5555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => y_mid2_reg_1943(1),
      I2 => grp_computeHistogram0_fu_955_image_buffer_6_address0(0),
      I3 => \ram_reg_0_31_0_0_i_9__0_n_8\,
      I4 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_6\(0)
    );
\q0[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555755555555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I3 => \q0[7]_i_3__17_n_8\,
      I4 => y_mid2_reg_1943(1),
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_7\(0)
    );
\q0[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F55555555555555"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter23_reg_0,
      I1 => y_mid2_reg_1943(1),
      I2 => y_mid2_reg_1943(0),
      I3 => \q0[7]_i_3__17_n_8\,
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I5 => \ap_CS_fsm_reg[9]\(1),
      O => \q0_reg[0]_8\(0)
    );
\q0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => grp_computeHistogram0_fu_955_image_buffer_7_address0(0)
    );
\q0[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F00000F0F00000"
    )
        port map (
      I0 => y_mid2_reg_1943(2),
      I1 => y_mid2_reg_1943(3),
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(1),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I5 => y_mid2_reg_1943(0),
      O => \q0[7]_i_3__0_n_8\
    );
\q0[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I2 => y_mid2_reg_1943(3),
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(2),
      I5 => y_mid2_reg_1943(1),
      O => \q0[7]_i_3__1_n_8\
    );
\q0[7]_i_3__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => y_mid2_reg_1943(2),
      I1 => y_mid2_reg_1943(3),
      I2 => y_mid2_reg_1943(4),
      O => \q0[7]_i_3__17_n_8\
    );
\q0[7]_i_3__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => y_mid2_reg_1943(3),
      I1 => y_mid2_reg_1943(4),
      I2 => y_mid2_reg_1943(2),
      O => \q0[7]_i_3__18_n_8\
    );
\q0[7]_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => y_mid2_reg_1943(1),
      I1 => y_mid2_reg_1943(2),
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      O => \q0[7]_i_3__19_n_8\
    );
\q0[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => grp_computeHistogram0_fu_955_image_buffer_6_address0(0)
    );
\q0[7]_i_3__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => y_mid2_reg_1943(3),
      I1 => y_mid2_reg_1943(4),
      I2 => y_mid2_reg_1943(2),
      O => \q0[7]_i_3__20_n_8\
    );
\q0[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I1 => y_mid2_reg_1943(0),
      I2 => y_mid2_reg_1943(1),
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(3),
      I5 => y_mid2_reg_1943(4),
      O => \q0[7]_i_3__3_n_8\
    );
\q0[7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I1 => y_mid2_reg_1943(1),
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      I4 => y_mid2_reg_1943(2),
      I5 => y_mid2_reg_1943(0),
      O => \q0[7]_i_3__4_n_8\
    );
\q0[7]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => y_mid2_reg_1943(1),
      I1 => y_mid2_reg_1943(0),
      I2 => y_mid2_reg_1943(2),
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(3),
      O => grp_computeHistogram0_fu_955_image_buffer_16_address0(0)
    );
\q0[7]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => y_mid2_reg_1943(2),
      I1 => y_mid2_reg_1943(3),
      I2 => y_mid2_reg_1943(4),
      O => \q0[7]_i_3__6_n_8\
    );
\q1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      O => \q1_reg[0]\(0)
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_1_address0\(4),
      I1 => \^image_buffer0_1_address0\(5),
      I2 => p_0_in,
      O => \q0_reg[7]\
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_2_address0\(4),
      I1 => \^image_buffer0_2_address0\(5),
      I2 => p_0_in_0,
      O => \q0_reg[7]_0\
    );
\ram_reg_0_15_0_0_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_11_address0\(4),
      I1 => \^image_buffer0_11_address0\(5),
      I2 => p_0_in_9,
      O => \q0_reg[7]_9\
    );
\ram_reg_0_15_0_0_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_12_address0\(4),
      I1 => \^image_buffer0_12_address0\(5),
      I2 => p_0_in_10,
      O => \q0_reg[7]_10\
    );
\ram_reg_0_15_0_0_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_13_address0\(4),
      I1 => \^image_buffer0_13_address0\(5),
      I2 => p_0_in_11,
      O => \q0_reg[7]_11\
    );
\ram_reg_0_15_0_0_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_14_address0\(4),
      I1 => \^image_buffer0_14_address0\(5),
      I2 => p_0_in_12,
      O => \q0_reg[7]_12\
    );
\ram_reg_0_15_0_0_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_15_address0\(4),
      I1 => \^image_buffer0_15_address0\(5),
      I2 => p_0_in_13,
      O => \q0_reg[7]_13\
    );
\ram_reg_0_15_0_0_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_16_address0\(4),
      I1 => \^image_buffer0_16_address0\(5),
      I2 => p_0_in_14,
      O => \q0_reg[7]_14\
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_3_address0\(4),
      I1 => \^image_buffer0_3_address0\(5),
      I2 => p_0_in_1,
      O => \q0_reg[7]_1\
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_4_address0\(4),
      I1 => \^image_buffer0_4_address0\(5),
      I2 => p_0_in_2,
      O => \q0_reg[7]_2\
    );
\ram_reg_0_15_0_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_5_address0\(4),
      I1 => \^image_buffer0_5_address0\(5),
      I2 => p_0_in_3,
      O => \q0_reg[7]_3\
    );
\ram_reg_0_15_0_0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_6_address0\(4),
      I1 => \^image_buffer0_6_address0\(5),
      I2 => p_0_in_4,
      O => \q0_reg[7]_4\
    );
\ram_reg_0_15_0_0_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_7_address0\(4),
      I1 => \^image_buffer0_7_address0\(5),
      I2 => p_0_in_5,
      O => \q0_reg[7]_5\
    );
\ram_reg_0_15_0_0_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_8_address0\(4),
      I1 => \^image_buffer0_8_address0\(5),
      I2 => p_0_in_6,
      O => \q0_reg[7]_6\
    );
\ram_reg_0_15_0_0_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_9_address0\(4),
      I1 => \^image_buffer0_9_address0\(5),
      I2 => p_0_in_7,
      O => \q0_reg[7]_7\
    );
\ram_reg_0_15_0_0_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^image_buffer0_10_address0\(4),
      I1 => \^image_buffer0_10_address0\(5),
      I2 => p_0_in_8,
      O => \q0_reg[7]_8\
    );
ram_reg_0_31_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(3),
      I5 => y_mid2_reg_1943(2),
      O => grp_computeHistogram0_fu_955_image_buffer_11_address0(0)
    );
\ram_reg_0_31_0_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => y_mid2_reg_1943(4),
      I1 => y_mid2_reg_1943(3),
      I2 => y_mid2_reg_1943(2),
      I3 => y_mid2_reg_1943(0),
      I4 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I5 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => grp_computeHistogram0_fu_955_image_buffer_2_address0(0)
    );
\ram_reg_0_31_0_0_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^sum_addr_2_reg_1953\,
      I1 => \^image_buffer_16_address1\(1),
      I2 => \^image_buffer_16_address1\(0),
      I3 => \^image_buffer_16_address1\(2),
      O => \ram_reg_0_31_0_0_i_10__1_n_8\
    );
ram_reg_0_31_0_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sum_addr_2_reg_1953\,
      I1 => \^image_buffer_16_address1\(1),
      I2 => \^image_buffer_16_address1\(0),
      I3 => \^image_buffer_16_address1\(2),
      O => ram_reg_0_31_0_0_i_11_n_8
    );
ram_reg_0_31_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__19_n_8\,
      O => \^image_buffer0_9_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__20_n_8\,
      O => \^image_buffer0_13_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__8_n_8\,
      O => \^image_buffer0_15_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__5_n_8\,
      O => \^image_buffer0_4_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_6_address0(0),
      O => \^image_buffer0_6_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      I4 => y_mid2_reg_1943(2),
      I5 => \ram_reg_0_31_0_0_i_9__6_n_8\,
      O => \^image_buffer0_2_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_1_address0(0),
      O => \^image_buffer0_1_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_16_address0(0),
      O => \^image_buffer0_16_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_3_address0(0),
      O => \^image_buffer0_3_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__0_n_8\,
      O => \^image_buffer0_5_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_7_address0(0),
      O => \^image_buffer0_7_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B88888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__21_n_8\,
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(3),
      I5 => y_mid2_reg_1943(2),
      O => \^image_buffer0_11_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B88888888888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__6_n_8\,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => \^image_buffer0_14_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_12_address0(0),
      O => \^image_buffer0_12_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B88888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__6_n_8\,
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(3),
      I5 => y_mid2_reg_1943(2),
      O => \^image_buffer0_10_address0\(0)
    );
\ram_reg_0_31_0_0_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(0),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_8_address0(0),
      O => \^image_buffer0_8_address0\(0)
    );
ram_reg_0_31_0_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__19_n_8\,
      O => \^image_buffer0_9_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__20_n_8\,
      O => \^image_buffer0_13_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__8_n_8\,
      O => \^image_buffer0_15_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^image_buffer_16_address1\(0),
      I3 => grp_computeHistogram0_fu_955_image_buffer_6_address0(0),
      O => \^image_buffer0_6_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^image_buffer_16_address1\(0),
      I3 => \ram_reg_0_31_0_0_i_9__5_n_8\,
      O => \^image_buffer0_4_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^image_buffer_16_address1\(0),
      I3 => grp_computeHistogram0_fu_955_image_buffer_2_address0(0),
      O => \^image_buffer0_2_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^image_buffer_16_address1\(0),
      I3 => grp_computeHistogram0_fu_955_image_buffer_1_address0(0),
      O => \^image_buffer0_1_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^image_buffer_16_address1\(0),
      I3 => grp_computeHistogram0_fu_955_image_buffer_16_address0(0),
      O => \^image_buffer0_16_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_3_address0(0),
      O => \^image_buffer0_3_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]_1\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_7_address0(0),
      O => \^image_buffer0_7_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^image_buffer_16_address1\(0),
      O => image_buffer0_0_address0(0)
    );
\ram_reg_0_31_0_0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__0_n_8\,
      O => \^image_buffer0_5_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]_1\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_11_address0(0),
      O => \^image_buffer0_11_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]_1\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_14_address0(0),
      O => \^image_buffer0_14_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]_1\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_12_address0(0),
      O => \^image_buffer0_12_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]_1\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_10_address0(0),
      O => \^image_buffer0_10_address0\(1)
    );
\ram_reg_0_31_0_0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(1),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^image_buffer_16_address1\(0),
      I3 => grp_computeHistogram0_fu_955_image_buffer_8_address0(0),
      O => \^image_buffer0_8_address0\(1)
    );
ram_reg_0_31_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__19_n_8\,
      I3 => \^q1_reg[6]\,
      I4 => \^q1_reg[7]\,
      O => \^image_buffer0_9_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__20_n_8\,
      I3 => \^q1_reg[6]\,
      I4 => \^q1_reg[7]\,
      O => \^image_buffer0_13_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__8_n_8\,
      I4 => \^q1_reg[6]\,
      O => \^image_buffer0_15_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^image_buffer_16_address1\(0),
      I3 => \ram_reg_0_31_0_0_i_9__5_n_8\,
      I4 => \^image_buffer_16_address1\(1),
      O => \^image_buffer0_4_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_6_address0(0),
      I3 => \^image_buffer_16_address1\(1),
      I4 => \^image_buffer_16_address1\(0),
      O => \^image_buffer0_6_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_2_address0(0),
      I3 => \^image_buffer_16_address1\(1),
      I4 => \^image_buffer_16_address1\(0),
      O => \^image_buffer0_2_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_1_address0(0),
      I3 => \^image_buffer_16_address1\(1),
      I4 => \^image_buffer_16_address1\(0),
      O => \^image_buffer0_1_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_16_address0(0),
      I3 => \^image_buffer_16_address1\(1),
      I4 => \^image_buffer_16_address1\(0),
      O => \^image_buffer0_16_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_3_address0(0),
      I3 => \^q1_reg[6]\,
      I4 => \^q1_reg[7]\,
      O => \^image_buffer0_3_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \ram_reg_0_31_0_0_i_9__0_n_8\,
      I4 => \^q1_reg[6]\,
      O => \^image_buffer0_5_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^image_buffer_16_address1\(1),
      O => image_buffer0_0_address0(1)
    );
\ram_reg_0_31_0_0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_7_address0(0),
      I3 => \^q1_reg[7]_3\,
      I4 => \^q1_reg[7]_1\,
      O => \^image_buffer0_7_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_11_address0(0),
      I3 => \^q1_reg[7]_3\,
      I4 => \^q1_reg[7]_1\,
      O => \^image_buffer0_11_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_14_address0(0),
      I3 => \^q1_reg[7]_3\,
      I4 => \^q1_reg[7]_1\,
      O => \^image_buffer0_14_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_12_address0(0),
      I3 => \^q1_reg[7]_3\,
      I4 => \^q1_reg[7]_1\,
      O => \^image_buffer0_12_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_10_address0(0),
      I3 => \^q1_reg[7]_3\,
      I4 => \^q1_reg[7]_1\,
      O => \^image_buffer0_10_address0\(2)
    );
\ram_reg_0_31_0_0_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BBB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(2),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_8_address0(0),
      I3 => \^image_buffer_16_address1\(1),
      I4 => \^image_buffer_16_address1\(0),
      O => \^image_buffer0_8_address0\(2)
    );
ram_reg_0_31_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__19_n_8\,
      I3 => \^q1_reg[7]_0\,
      I4 => \^q1_reg[7]\,
      I5 => \^q1_reg[6]\,
      O => \^image_buffer0_9_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__20_n_8\,
      I3 => \^q1_reg[7]_0\,
      I4 => \^q1_reg[7]\,
      I5 => \^q1_reg[6]\,
      O => \^image_buffer0_13_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \^q1_reg[6]\,
      I4 => \ram_reg_0_31_0_0_i_9__8_n_8\,
      I5 => \^q1_reg[7]_0\,
      O => \^image_buffer0_15_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^image_buffer_16_address1\(0),
      I3 => \^image_buffer_16_address1\(1),
      I4 => \ram_reg_0_31_0_0_i_9__5_n_8\,
      I5 => \^image_buffer_16_address1\(2),
      O => \^image_buffer0_4_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_6_address0(0),
      I3 => \^image_buffer_16_address1\(2),
      I4 => \^image_buffer_16_address1\(0),
      I5 => \^image_buffer_16_address1\(1),
      O => \^image_buffer0_6_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_2_address0(0),
      I3 => \^image_buffer_16_address1\(2),
      I4 => \^image_buffer_16_address1\(0),
      I5 => \^image_buffer_16_address1\(1),
      O => \^image_buffer0_2_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_1_address0(0),
      I3 => \^image_buffer_16_address1\(2),
      I4 => \^image_buffer_16_address1\(0),
      I5 => \^image_buffer_16_address1\(1),
      O => \^image_buffer0_1_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_16_address0(0),
      I3 => \^image_buffer_16_address1\(2),
      I4 => \^image_buffer_16_address1\(0),
      I5 => \^image_buffer_16_address1\(1),
      O => \^image_buffer0_16_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_3_address0(0),
      I3 => \^q1_reg[7]_0\,
      I4 => \^q1_reg[7]\,
      I5 => \^q1_reg[6]\,
      O => \^image_buffer0_3_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^q1_reg[7]\,
      I3 => \^q1_reg[6]\,
      I4 => \ram_reg_0_31_0_0_i_9__0_n_8\,
      I5 => \^q1_reg[7]_0\,
      O => \^image_buffer0_5_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^image_buffer_16_address1\(2),
      O => image_buffer0_0_address0(2)
    );
\ram_reg_0_31_0_0_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_7_address0(0),
      I3 => \^q1_reg[7]_2\,
      I4 => \^q1_reg[7]_1\,
      I5 => \^q1_reg[7]_3\,
      O => \^image_buffer0_7_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_11_address0(0),
      I3 => \^q1_reg[7]_2\,
      I4 => \^q1_reg[7]_1\,
      I5 => \^q1_reg[7]_3\,
      O => \^image_buffer0_11_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_14_address0(0),
      I3 => \^q1_reg[7]_2\,
      I4 => \^q1_reg[7]_1\,
      I5 => \^q1_reg[7]_3\,
      O => \^image_buffer0_14_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_12_address0(0),
      I3 => \^q1_reg[7]_2\,
      I4 => \^q1_reg[7]_1\,
      I5 => \^q1_reg[7]_3\,
      O => \^image_buffer0_12_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_10_address0(0),
      I3 => \^q1_reg[7]_2\,
      I4 => \^q1_reg[7]_1\,
      I5 => \^q1_reg[7]_3\,
      O => \^image_buffer0_10_address0\(3)
    );
\ram_reg_0_31_0_0_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(3),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_8_address0(0),
      I3 => \^image_buffer_16_address1\(2),
      I4 => \^image_buffer_16_address1\(0),
      I5 => \^image_buffer_16_address1\(1),
      O => \^image_buffer0_8_address0\(3)
    );
ram_reg_0_31_0_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => \ram_reg_0_31_0_0_i_9__19_n_8\,
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_9_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => \ram_reg_0_31_0_0_i_9__20_n_8\,
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_13_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      I3 => \ram_reg_0_31_0_0_i_9__8_n_8\,
      I4 => \^sum_addr_2_reg_1953\,
      O => \^image_buffer0_15_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      I3 => \ram_reg_0_31_0_0_i_9__5_n_8\,
      I4 => \^sum_addr_2_reg_1953\,
      O => \^image_buffer0_4_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_6_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_6_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_2_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_2_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_1_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_1_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_16_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_16_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_3_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_3_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      I3 => \ram_reg_0_31_0_0_i_9__0_n_8\,
      I4 => \^sum_addr_2_reg_1953\,
      O => \^image_buffer0_5_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      O => image_buffer0_0_address0(3)
    );
\ram_reg_0_31_0_0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_7_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_7_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_11_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_11_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_14_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_14_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_12_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_12_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_10_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_10_address0\(4)
    );
\ram_reg_0_31_0_0_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(4),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \^sum_addr_2_reg_1953\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_8_address0(0),
      I4 => \ram_reg_0_31_0_0_i_10__1_n_8\,
      O => \^image_buffer0_8_address0\(4)
    );
ram_reg_0_31_0_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__19_n_8\,
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_9_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__20_n_8\,
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_13_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__8_n_8\,
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_15_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__5_n_8\,
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_4_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_6_address0(0),
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_6_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_2_address0(0),
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_2_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_1_address0(0),
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_1_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_16_address0(0),
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_16_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_3_address0(0),
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_3_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => \ram_reg_0_31_0_0_i_9__0_n_8\,
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_5_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_7_address0(0),
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_7_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_11_address0(0),
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_11_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_14_address0(0),
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_14_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_12_address0(0),
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_12_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_10_address0(0),
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_10_address0\(5)
    );
\ram_reg_0_31_0_0_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \tmp_40_reg_1655_reg[5]\(5),
      I1 => ap_enable_reg_pp0_iter23_reg,
      I2 => grp_computeHistogram0_fu_955_image_buffer_8_address0(0),
      I3 => ram_reg_0_31_0_0_i_11_n_8,
      O => \^image_buffer0_8_address0\(5)
    );
ram_reg_0_31_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => y_mid2_reg_1943(4),
      I1 => y_mid2_reg_1943(3),
      I2 => y_mid2_reg_1943(2),
      I3 => y_mid2_reg_1943(0),
      I4 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I5 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => grp_computeHistogram0_fu_955_image_buffer_3_address0(0)
    );
\ram_reg_0_31_0_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBF7F"
    )
        port map (
      I0 => y_mid2_reg_1943(1),
      I1 => y_mid2_reg_1943(0),
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => \ram_reg_0_31_0_0_i_9__0_n_8\
    );
\ram_reg_0_31_0_0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => grp_computeHistogram0_fu_955_image_buffer_14_address0(0)
    );
\ram_reg_0_31_0_0_i_9__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000800"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      I4 => y_mid2_reg_1943(2),
      I5 => y_mid2_reg_1943(1),
      O => \ram_reg_0_31_0_0_i_9__19_n_8\
    );
\ram_reg_0_31_0_0_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044000000000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I2 => y_mid2_reg_1943(1),
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => grp_computeHistogram0_fu_955_image_buffer_12_address0(0)
    );
\ram_reg_0_31_0_0_i_9__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088000000000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I2 => y_mid2_reg_1943(1),
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => \ram_reg_0_31_0_0_i_9__20_n_8\
    );
\ram_reg_0_31_0_0_i_9__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => y_mid2_reg_1943(0),
      O => \ram_reg_0_31_0_0_i_9__21_n_8\
    );
\ram_reg_0_31_0_0_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(3),
      I5 => y_mid2_reg_1943(2),
      O => grp_computeHistogram0_fu_955_image_buffer_10_address0(0)
    );
\ram_reg_0_31_0_0_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000400"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      I4 => y_mid2_reg_1943(2),
      I5 => y_mid2_reg_1943(1),
      O => grp_computeHistogram0_fu_955_image_buffer_8_address0(0)
    );
\ram_reg_0_31_0_0_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFDF"
    )
        port map (
      I0 => y_mid2_reg_1943(1),
      I1 => y_mid2_reg_1943(0),
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I3 => y_mid2_reg_1943(2),
      I4 => y_mid2_reg_1943(4),
      I5 => y_mid2_reg_1943(3),
      O => \ram_reg_0_31_0_0_i_9__5_n_8\
    );
\ram_reg_0_31_0_0_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => y_mid2_reg_1943(0),
      O => \ram_reg_0_31_0_0_i_9__6_n_8\
    );
\ram_reg_0_31_0_0_i_9__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => y_mid2_reg_1943(2),
      I2 => y_mid2_reg_1943(3),
      I3 => y_mid2_reg_1943(4),
      I4 => y_mid2_reg_1943(1),
      O => grp_computeHistogram0_fu_955_image_buffer_1_address0(0)
    );
\ram_reg_0_31_0_0_i_9__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"373F3F3F"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I2 => y_mid2_reg_1943(4),
      I3 => y_mid2_reg_1943(3),
      I4 => y_mid2_reg_1943(2),
      O => \ram_reg_0_31_0_0_i_9__8_n_8\
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B888"
    )
        port map (
      I0 => grp_normalizeHisto0_fu_1019_descriptor_V_ce0,
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => \ap_CS_fsm_reg[9]\(1),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => ap_CS_fsm_state2,
      O => descriptor0_V_ce0
    );
ram_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_11_n_8,
      CO(3) => ram_reg_i_10_n_8,
      CO(2) => ram_reg_i_10_n_9,
      CO(1) => ram_reg_i_10_n_10,
      CO(0) => ram_reg_i_10_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(7 downto 4),
      O(3 downto 0) => sum_d1(7 downto 4),
      S(3) => ram_reg_i_39_n_8,
      S(2) => ram_reg_i_40_n_8,
      S(1) => ram_reg_i_41_n_8,
      S(0) => ram_reg_i_42_n_8
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => grp_computeHistogram0_fu_955_descriptor_V_we0,
      O => WEA(0)
    );
ram_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_11_n_8,
      CO(2) => ram_reg_i_11_n_9,
      CO(1) => ram_reg_i_11_n_10,
      CO(0) => ram_reg_i_11_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(3 downto 0),
      O(3 downto 0) => sum_d1(3 downto 0),
      S(3) => ram_reg_i_43_n_8,
      S(2) => ram_reg_i_44_n_8,
      S(1) => ram_reg_i_45_n_8,
      S(0) => ram_reg_i_46_n_8
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => grp_computeHistogram0_fu_955_descriptor_V_ce1,
      O => WEBWE(0)
    );
ram_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => i1_reg_848(1),
      I2 => i1_reg_848(0),
      I3 => \^i1_reg_848_reg[1]_0\(0),
      O => ram_reg(0)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => grp_computeHistogram0_fu_955_sum_ce1,
      O => ram_reg_1(0)
    );
ram_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(30),
      I1 => sum_load_reg_2372(31),
      O => ram_reg_i_14_n_8
    );
ram_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(29),
      I1 => sum_load_reg_2372(30),
      O => ram_reg_i_15_n_8
    );
ram_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(28),
      I1 => sum_load_reg_2372(29),
      O => ram_reg_i_16_n_8
    );
ram_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(27),
      I1 => sum_load_reg_2372(28),
      O => ram_reg_i_17_n_8
    );
ram_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(26),
      I1 => sum_load_reg_2372(27),
      O => ram_reg_i_18_n_8
    );
ram_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(25),
      I1 => sum_load_reg_2372(26),
      O => ram_reg_i_19_n_8
    );
ram_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(24),
      I1 => sum_load_reg_2372(25),
      O => ram_reg_i_20_n_8
    );
ram_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(23),
      I1 => sum_load_reg_2372(24),
      O => ram_reg_i_21_n_8
    );
ram_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(22),
      I1 => sum_load_reg_2372(23),
      O => ram_reg_i_22_n_8
    );
ram_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(21),
      I1 => sum_load_reg_2372(22),
      O => ram_reg_i_23_n_8
    );
ram_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(20),
      I1 => sum_load_reg_2372(21),
      O => ram_reg_i_24_n_8
    );
ram_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(19),
      I1 => sum_load_reg_2372(20),
      O => ram_reg_i_25_n_8
    );
ram_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(18),
      I1 => sum_load_reg_2372(19),
      O => ram_reg_i_26_n_8
    );
ram_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(17),
      I1 => sum_load_reg_2372(18),
      O => ram_reg_i_27_n_8
    );
ram_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(16),
      I1 => sum_load_reg_2372(17),
      O => ram_reg_i_28_n_8
    );
ram_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(15),
      I1 => sum_load_reg_2372(16),
      O => ram_reg_i_29_n_8
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895,
      I2 => grp_computeHistogram0_fu_955_descriptor_V_ce1,
      O => descriptor0_V_we1
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(1),
      I1 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => grp_computeHistogram0_fu_955_sum_ce1,
      O => sum0_we1
    );
ram_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(14),
      I1 => sum_load_reg_2372(15),
      O => ram_reg_i_30_n_8
    );
ram_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(13),
      I1 => sum_load_reg_2372(14),
      O => ram_reg_i_31_n_8
    );
ram_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(12),
      I1 => sum_load_reg_2372(13),
      O => ram_reg_i_32_n_8
    );
ram_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(11),
      I1 => sum_load_reg_2372(12),
      O => ram_reg_i_33_n_8
    );
ram_reg_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mag_reg_2342(9),
      O => ram_reg_i_34_n_8
    );
ram_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum_load_reg_2372(10),
      I1 => sum_load_reg_2372(11),
      O => ram_reg_i_35_n_8
    );
ram_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mag_reg_2342(9),
      I1 => sum_load_reg_2372(10),
      O => ram_reg_i_36_n_8
    );
ram_reg_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mag_reg_2342(9),
      I1 => sum_load_reg_2372(9),
      O => ram_reg_i_37_n_8
    );
ram_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(8),
      I1 => mag_reg_2342(8),
      O => ram_reg_i_38_n_8
    );
ram_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(7),
      I1 => mag_reg_2342(7),
      O => ram_reg_i_39_n_8
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_normalizeHisto0_fu_1019_sum_address0,
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924,
      I3 => \^ap_enable_reg_pp0_iter4\,
      I4 => i1_reg_848(0),
      O => ADDRARDADDR(0)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(5),
      I1 => ap_pipeline_reg_pp0_iter7_tmp_reg_618,
      I2 => \ap_CS_fsm_reg[9]\(2),
      I3 => tmp_115_reg_2465(6),
      I4 => ap_enable_reg_pp0_iter12,
      I5 => \i_reg_837_reg__0\(6),
      O => ram_reg_0(6)
    );
ram_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_5_n_8,
      CO(3) => NLW_ram_reg_i_4_CO_UNCONNECTED(3),
      CO(2) => ram_reg_i_4_n_9,
      CO(1) => ram_reg_i_4_n_10,
      CO(0) => ram_reg_i_4_n_11,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sum_load_reg_2372(29 downto 27),
      O(3 downto 0) => sum_d1(31 downto 28),
      S(3) => ram_reg_i_14_n_8,
      S(2) => ram_reg_i_15_n_8,
      S(1) => ram_reg_i_16_n_8,
      S(0) => ram_reg_i_17_n_8
    );
ram_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(6),
      I1 => mag_reg_2342(6),
      O => ram_reg_i_40_n_8
    );
ram_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(5),
      I1 => mag_reg_2342(5),
      O => ram_reg_i_41_n_8
    );
ram_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(4),
      I1 => mag_reg_2342(4),
      O => ram_reg_i_42_n_8
    );
ram_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(3),
      I1 => mag_reg_2342(3),
      O => ram_reg_i_43_n_8
    );
ram_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(2),
      I1 => mag_reg_2342(2),
      O => ram_reg_i_44_n_8
    );
ram_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(1),
      I1 => mag_reg_2342(1),
      O => ram_reg_i_45_n_8
    );
ram_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_load_reg_2372(0),
      I1 => mag_reg_2342(0),
      O => ram_reg_i_46_n_8
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_tmp_reg_618,
      I1 => \tmp1_reg_639_reg[5]\(5),
      I2 => \ap_CS_fsm_reg[9]\(2),
      I3 => tmp_115_reg_2465(5),
      I4 => ap_enable_reg_pp0_iter12,
      I5 => \i_reg_837_reg__0\(5),
      O => ram_reg_0(5)
    );
ram_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_6_n_8,
      CO(3) => ram_reg_i_5_n_8,
      CO(2) => ram_reg_i_5_n_9,
      CO(1) => ram_reg_i_5_n_10,
      CO(0) => ram_reg_i_5_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(26 downto 23),
      O(3 downto 0) => sum_d1(27 downto 24),
      S(3) => ram_reg_i_18_n_8,
      S(2) => ram_reg_i_19_n_8,
      S(1) => ram_reg_i_20_n_8,
      S(0) => ram_reg_i_21_n_8
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(4),
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => tmp_115_reg_2465(4),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => \i_reg_837_reg__0\(4),
      O => ram_reg_0(4)
    );
ram_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_7_n_8,
      CO(3) => ram_reg_i_6_n_8,
      CO(2) => ram_reg_i_6_n_9,
      CO(1) => ram_reg_i_6_n_10,
      CO(0) => ram_reg_i_6_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(22 downto 19),
      O(3 downto 0) => sum_d1(23 downto 20),
      S(3) => ram_reg_i_22_n_8,
      S(2) => ram_reg_i_23_n_8,
      S(1) => ram_reg_i_24_n_8,
      S(0) => ram_reg_i_25_n_8
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(3),
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => tmp_115_reg_2465(3),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => \i_reg_837_reg__0\(3),
      O => ram_reg_0(3)
    );
ram_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_8_n_8,
      CO(3) => ram_reg_i_7_n_8,
      CO(2) => ram_reg_i_7_n_9,
      CO(1) => ram_reg_i_7_n_10,
      CO(0) => ram_reg_i_7_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(18 downto 15),
      O(3 downto 0) => sum_d1(19 downto 16),
      S(3) => ram_reg_i_26_n_8,
      S(2) => ram_reg_i_27_n_8,
      S(1) => ram_reg_i_28_n_8,
      S(0) => ram_reg_i_29_n_8
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(2),
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => tmp_115_reg_2465(2),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => \i_reg_837_reg__0\(2),
      O => ram_reg_0(2)
    );
ram_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_9_n_8,
      CO(3) => ram_reg_i_8_n_8,
      CO(2) => ram_reg_i_8_n_9,
      CO(1) => ram_reg_i_8_n_10,
      CO(0) => ram_reg_i_8_n_11,
      CYINIT => '0',
      DI(3 downto 0) => sum_load_reg_2372(14 downto 11),
      O(3 downto 0) => sum_d1(15 downto 12),
      S(3) => ram_reg_i_30_n_8,
      S(2) => ram_reg_i_31_n_8,
      S(1) => ram_reg_i_32_n_8,
      S(0) => ram_reg_i_33_n_8
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(1),
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => tmp_115_reg_2465(1),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => \i_reg_837_reg__0\(1),
      O => ram_reg_0(1)
    );
ram_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_10_n_8,
      CO(3) => ram_reg_i_9_n_8,
      CO(2) => ram_reg_i_9_n_9,
      CO(1) => ram_reg_i_9_n_10,
      CO(0) => ram_reg_i_9_n_11,
      CYINIT => '0',
      DI(3) => sum_load_reg_2372(10),
      DI(2) => ram_reg_i_34_n_8,
      DI(1) => mag_reg_2342(9),
      DI(0) => sum_load_reg_2372(8),
      O(3 downto 0) => sum_d1(11 downto 8),
      S(3) => ram_reg_i_35_n_8,
      S(2) => ram_reg_i_36_n_8,
      S(1) => ram_reg_i_37_n_8,
      S(0) => ram_reg_i_38_n_8
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp1_reg_639_reg[5]\(0),
      I1 => \ap_CS_fsm_reg[9]\(2),
      I2 => tmp_115_reg_2465(0),
      I3 => ap_enable_reg_pp0_iter12,
      I4 => \i_reg_837_reg__0\(0),
      O => ram_reg_0(0)
    );
\reg_1232[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(3),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(3),
      O => \reg_1232[0]_i_2_n_8\
    );
\reg_1232[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(2),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(2),
      O => \reg_1232[0]_i_3_n_8\
    );
\reg_1232[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(1),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(1),
      O => \reg_1232[0]_i_4_n_8\
    );
\reg_1232[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(0),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(0),
      O => \reg_1232[0]_i_5_n_8\
    );
\reg_1232[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Gx_fu_1589_p2(1),
      I1 => \reg_1232[4]_i_2_n_8\,
      I2 => Gx_fu_1589_p2(0),
      O => grp_fu_1110_p3(1)
    );
\reg_1232[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => Gx_fu_1589_p2(2),
      I1 => \reg_1232[4]_i_2_n_8\,
      I2 => Gx_fu_1589_p2(1),
      I3 => Gx_fu_1589_p2(0),
      O => grp_fu_1110_p3(2)
    );
\reg_1232[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999999A"
    )
        port map (
      I0 => Gx_fu_1589_p2(3),
      I1 => \reg_1232[4]_i_2_n_8\,
      I2 => Gx_fu_1589_p2(2),
      I3 => Gx_fu_1589_p2(0),
      I4 => Gx_fu_1589_p2(1),
      O => grp_fu_1110_p3(3)
    );
\reg_1232[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999999999A"
    )
        port map (
      I0 => Gx_fu_1589_p2(4),
      I1 => \reg_1232[4]_i_2_n_8\,
      I2 => Gx_fu_1589_p2(3),
      I3 => Gx_fu_1589_p2(1),
      I4 => Gx_fu_1589_p2(0),
      I5 => Gx_fu_1589_p2(2),
      O => grp_fu_1110_p3(4)
    );
\reg_1232[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \tmp_98_reg_2324_reg[0]_i_3_n_11\,
      I1 => Gx_fu_1589_p2(7),
      I2 => \reg_1232[7]_i_3_n_8\,
      I3 => Gx_fu_1589_p2(6),
      O => \reg_1232[4]_i_2_n_8\
    );
\reg_1232[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \tmp_98_reg_2324_reg[0]_i_3_n_11\,
      I1 => \reg_1232[5]_i_2_n_8\,
      I2 => Gx_fu_1589_p2(5),
      O => grp_fu_1110_p3(5)
    );
\reg_1232[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Gx_fu_1589_p2(4),
      I1 => Gx_fu_1589_p2(2),
      I2 => Gx_fu_1589_p2(0),
      I3 => Gx_fu_1589_p2(1),
      I4 => Gx_fu_1589_p2(3),
      O => \reg_1232[5]_i_2_n_8\
    );
\reg_1232[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => Gx_fu_1589_p2(6),
      I1 => \reg_1232[7]_i_3_n_8\,
      I2 => \tmp_98_reg_2324_reg[0]_i_3_n_11\,
      O => grp_fu_1110_p3(6)
    );
\reg_1232[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4\,
      I1 => \ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => reg_12320
    );
\reg_1232[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA59"
    )
        port map (
      I0 => Gx_fu_1589_p2(7),
      I1 => \reg_1232[7]_i_3_n_8\,
      I2 => Gx_fu_1589_p2(6),
      I3 => \tmp_98_reg_2324_reg[0]_i_3_n_11\,
      O => grp_fu_1110_p3(7)
    );
\reg_1232[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Gx_fu_1589_p2(5),
      I1 => Gx_fu_1589_p2(3),
      I2 => Gx_fu_1589_p2(1),
      I3 => Gx_fu_1589_p2(0),
      I4 => Gx_fu_1589_p2(2),
      I5 => Gx_fu_1589_p2(4),
      O => \reg_1232[7]_i_3_n_8\
    );
\reg_1232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => Gx_fu_1589_p2(0),
      Q => reg_1232(0),
      R => '0'
    );
\reg_1232_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_1232_reg[0]_i_1_n_8\,
      CO(2) => \reg_1232_reg[0]_i_1_n_9\,
      CO(1) => \reg_1232_reg[0]_i_1_n_10\,
      CO(0) => \reg_1232_reg[0]_i_1_n_11\,
      CYINIT => '1',
      DI(3 downto 0) => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(3 downto 0),
      O(3 downto 0) => Gx_fu_1589_p2(3 downto 0),
      S(3) => \reg_1232[0]_i_2_n_8\,
      S(2) => \reg_1232[0]_i_3_n_8\,
      S(1) => \reg_1232[0]_i_4_n_8\,
      S(0) => \reg_1232[0]_i_5_n_8\
    );
\reg_1232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(1),
      Q => reg_1232(1),
      R => '0'
    );
\reg_1232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(2),
      Q => reg_1232(2),
      R => '0'
    );
\reg_1232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(3),
      Q => reg_1232(3),
      R => '0'
    );
\reg_1232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(4),
      Q => reg_1232(4),
      R => '0'
    );
\reg_1232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(5),
      Q => reg_1232(5),
      R => '0'
    );
\reg_1232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(6),
      Q => reg_1232(6),
      R => '0'
    );
\reg_1232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_12320,
      D => grp_fu_1110_p3(7),
      Q => reg_1232(7),
      R => '0'
    );
\sum_load_reg_2372[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => \sum_load_reg_2372[31]_i_1_n_8\
    );
\sum_load_reg_2372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(0),
      Q => sum_load_reg_2372(0),
      R => '0'
    );
\sum_load_reg_2372_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(10),
      Q => sum_load_reg_2372(10),
      R => '0'
    );
\sum_load_reg_2372_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(11),
      Q => sum_load_reg_2372(11),
      R => '0'
    );
\sum_load_reg_2372_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(12),
      Q => sum_load_reg_2372(12),
      R => '0'
    );
\sum_load_reg_2372_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(13),
      Q => sum_load_reg_2372(13),
      R => '0'
    );
\sum_load_reg_2372_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(14),
      Q => sum_load_reg_2372(14),
      R => '0'
    );
\sum_load_reg_2372_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(15),
      Q => sum_load_reg_2372(15),
      R => '0'
    );
\sum_load_reg_2372_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(16),
      Q => sum_load_reg_2372(16),
      R => '0'
    );
\sum_load_reg_2372_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(17),
      Q => sum_load_reg_2372(17),
      R => '0'
    );
\sum_load_reg_2372_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(18),
      Q => sum_load_reg_2372(18),
      R => '0'
    );
\sum_load_reg_2372_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(19),
      Q => sum_load_reg_2372(19),
      R => '0'
    );
\sum_load_reg_2372_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(1),
      Q => sum_load_reg_2372(1),
      R => '0'
    );
\sum_load_reg_2372_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(20),
      Q => sum_load_reg_2372(20),
      R => '0'
    );
\sum_load_reg_2372_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(21),
      Q => sum_load_reg_2372(21),
      R => '0'
    );
\sum_load_reg_2372_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(22),
      Q => sum_load_reg_2372(22),
      R => '0'
    );
\sum_load_reg_2372_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(23),
      Q => sum_load_reg_2372(23),
      R => '0'
    );
\sum_load_reg_2372_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(24),
      Q => sum_load_reg_2372(24),
      R => '0'
    );
\sum_load_reg_2372_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(25),
      Q => sum_load_reg_2372(25),
      R => '0'
    );
\sum_load_reg_2372_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(26),
      Q => sum_load_reg_2372(26),
      R => '0'
    );
\sum_load_reg_2372_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(27),
      Q => sum_load_reg_2372(27),
      R => '0'
    );
\sum_load_reg_2372_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(28),
      Q => sum_load_reg_2372(28),
      R => '0'
    );
\sum_load_reg_2372_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(29),
      Q => sum_load_reg_2372(29),
      R => '0'
    );
\sum_load_reg_2372_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(2),
      Q => sum_load_reg_2372(2),
      R => '0'
    );
\sum_load_reg_2372_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(30),
      Q => sum_load_reg_2372(30),
      R => '0'
    );
\sum_load_reg_2372_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(31),
      Q => sum_load_reg_2372(31),
      R => '0'
    );
\sum_load_reg_2372_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(3),
      Q => sum_load_reg_2372(3),
      R => '0'
    );
\sum_load_reg_2372_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(4),
      Q => sum_load_reg_2372(4),
      R => '0'
    );
\sum_load_reg_2372_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(5),
      Q => sum_load_reg_2372(5),
      R => '0'
    );
\sum_load_reg_2372_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(6),
      Q => sum_load_reg_2372(6),
      R => '0'
    );
\sum_load_reg_2372_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(7),
      Q => sum_load_reg_2372(7),
      R => '0'
    );
\sum_load_reg_2372_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(8),
      Q => sum_load_reg_2372(8),
      R => '0'
    );
\sum_load_reg_2372_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum_load_reg_2372[31]_i_1_n_8\,
      D => sum_q0(9),
      Q => sum_load_reg_2372(9),
      R => '0'
    );
\tmp_101_reg_2360[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \tmp_98_reg_2324_reg_n_8_[0]\,
      I1 => \or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => \tmp_101_reg_2360[7]_i_1_n_8\
    );
\tmp_101_reg_2360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_101_reg_2360[7]_i_1_n_8\,
      D => reg_1232(0),
      Q => \tmp_101_reg_2360_reg__0\(0),
      R => '0'
    );
\tmp_101_reg_2360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_101_reg_2360[7]_i_1_n_8\,
      D => reg_1232(1),
      Q => \tmp_101_reg_2360_reg__0\(1),
      R => '0'
    );
\tmp_101_reg_2360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_101_reg_2360[7]_i_1_n_8\,
      D => reg_1232(2),
      Q => \tmp_101_reg_2360_reg__0\(2),
      R => '0'
    );
\tmp_101_reg_2360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_101_reg_2360[7]_i_1_n_8\,
      D => reg_1232(3),
      Q => \tmp_101_reg_2360_reg__0\(3),
      R => '0'
    );
\tmp_101_reg_2360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_101_reg_2360[7]_i_1_n_8\,
      D => reg_1232(4),
      Q => \tmp_101_reg_2360_reg__0\(4),
      R => '0'
    );
\tmp_101_reg_2360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_101_reg_2360[7]_i_1_n_8\,
      D => reg_1232(5),
      Q => \tmp_101_reg_2360_reg__0\(5),
      R => '0'
    );
\tmp_101_reg_2360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_101_reg_2360[7]_i_1_n_8\,
      D => reg_1232(6),
      Q => \tmp_101_reg_2360_reg__0\(6),
      R => '0'
    );
\tmp_101_reg_2360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_101_reg_2360[7]_i_1_n_8\,
      D => reg_1232(7),
      Q => \tmp_101_reg_2360_reg__0\(7),
      R => '0'
    );
\tmp_102_reg_2400[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => abs_reg_23930
    );
\tmp_102_reg_2400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_reg_23930,
      D => tmp_102_fu_1723_p2,
      Q => \tmp_102_reg_2400_reg_n_8_[0]\,
      R => '0'
    );
\tmp_103_reg_2348[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \tmp_98_reg_2324_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \or_cond_reg_2328_reg_n_8_[0]\,
      O => \tmp_103_reg_2348[7]_i_1_n_8\
    );
\tmp_103_reg_2348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_103_reg_2348[7]_i_1_n_8\,
      D => reg_1232(0),
      Q => \tmp_103_reg_2348_reg__0\(0),
      R => '0'
    );
\tmp_103_reg_2348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_103_reg_2348[7]_i_1_n_8\,
      D => reg_1232(1),
      Q => \tmp_103_reg_2348_reg__0\(1),
      R => '0'
    );
\tmp_103_reg_2348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_103_reg_2348[7]_i_1_n_8\,
      D => reg_1232(2),
      Q => \tmp_103_reg_2348_reg__0\(2),
      R => '0'
    );
\tmp_103_reg_2348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_103_reg_2348[7]_i_1_n_8\,
      D => reg_1232(3),
      Q => \tmp_103_reg_2348_reg__0\(3),
      R => '0'
    );
\tmp_103_reg_2348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_103_reg_2348[7]_i_1_n_8\,
      D => reg_1232(4),
      Q => \tmp_103_reg_2348_reg__0\(4),
      R => '0'
    );
\tmp_103_reg_2348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_103_reg_2348[7]_i_1_n_8\,
      D => reg_1232(5),
      Q => \tmp_103_reg_2348_reg__0\(5),
      R => '0'
    );
\tmp_103_reg_2348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_103_reg_2348[7]_i_1_n_8\,
      D => reg_1232(6),
      Q => \tmp_103_reg_2348_reg__0\(6),
      R => '0'
    );
\tmp_103_reg_2348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_103_reg_2348[7]_i_1_n_8\,
      D => reg_1232(7),
      Q => \tmp_103_reg_2348_reg__0\(7),
      R => '0'
    );
\tmp_104_reg_2384[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter5_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => abs5_reg_23770
    );
\tmp_104_reg_2384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs5_reg_23770,
      D => tmp_104_fu_1707_p2,
      Q => \tmp_104_reg_2384_reg_n_8_[0]\,
      R => '0'
    );
\tmp_105_reg_2418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lut1_U_n_14,
      Q => \tmp_105_reg_2418_reg_n_8_[0]\,
      R => '0'
    );
\tmp_106_reg_2409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lut1_U_n_13,
      Q => \tmp_106_reg_2409_reg_n_8_[0]\,
      R => '0'
    );
\tmp_107_reg_2436[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter7_or_cond_reg_2328_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400_reg_n_8_[0]\,
      I3 => \ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I4 => \tmp_105_reg_2418_reg_n_8_[0]\,
      O => \tmp_107_reg_2436[0]_i_2_n_8\
    );
\tmp_107_reg_2436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lut2_U_n_29,
      Q => \tmp_107_reg_2436_reg_n_8_[0]\,
      R => '0'
    );
\tmp_108_reg_2427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lut2_U_n_28,
      Q => tmp_108_reg_2427,
      R => '0'
    );
\tmp_109_reg_2450[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFAF000080A0"
    )
        port map (
      I0 => tmp_109_fu_1775_p2,
      I1 => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => \tmp_109_reg_2450[0]_i_3_n_8\,
      I3 => \ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0]\,
      I4 => \tmp_107_reg_2436_reg_n_8_[0]\,
      I5 => tmp_109_reg_2450,
      O => \tmp_109_reg_2450[0]_i_1_n_8\
    );
\tmp_109_reg_2450[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400_reg_n_8_[0]\,
      I1 => \ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418_reg_n_8_[0]\,
      I2 => \ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => \tmp_109_reg_2450[0]_i_3_n_8\
    );
\tmp_109_reg_2450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_109_reg_2450[0]_i_1_n_8\,
      Q => tmp_109_reg_2450,
      R => '0'
    );
\tmp_110_reg_2445[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_110_fu_1766_p2,
      I1 => \tmp_110_reg_2445[0]_i_3_n_8\,
      I2 => tmp_108_reg_2427,
      I3 => tmp_110_reg_2445,
      O => \tmp_110_reg_2445[0]_i_1_n_8\
    );
\tmp_110_reg_2445[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384,
      I1 => \ap_pipeline_reg_pp0_iter8_or_cond_reg_2328_reg_n_8_[0]\,
      I2 => ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409,
      I3 => \ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324_reg_n_8_[0]\,
      I4 => \ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => \tmp_110_reg_2445[0]_i_3_n_8\
    );
\tmp_110_reg_2445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_110_reg_2445[0]_i_1_n_8\,
      Q => tmp_110_reg_2445,
      R => '0'
    );
\tmp_111_reg_2214[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_111_reg_2214,
      I1 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => \^image_buffer_16_address1\(2),
      O => \tmp_111_reg_2214[0]_i_1_n_8\
    );
\tmp_111_reg_2214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_111_reg_2214[0]_i_1_n_8\,
      Q => tmp_111_reg_2214,
      R => '0'
    );
\tmp_113_reg_1948[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CAA"
    )
        port map (
      I0 => \tmp_113_reg_1948_reg_n_8_[0]\,
      I1 => p_shl3_mid2_fu_1445_p3(3),
      I2 => exitcond_flatten_reg_1904,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => exitcond_flatten3_reg_1895,
      O => \tmp_113_reg_1948[0]_i_1_n_8\
    );
\tmp_113_reg_1948_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_113_reg_1948[0]_i_1_n_8\,
      Q => \tmp_113_reg_1948_reg_n_8_[0]\,
      R => '0'
    );
\tmp_115_reg_2465[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_cast_fu_1849_p1(0),
      I1 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(0),
      O => tmp_115_fu_1859_p2(0)
    );
\tmp_115_reg_2465[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => tmp5_cast_fu_1849_p1(0),
      I1 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(0),
      I2 => ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214,
      I3 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I4 => tmp5_cast_fu_1849_p1(1),
      O => tmp_115_fu_1859_p2(1)
    );
\tmp_115_reg_2465[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \tmp_115_reg_2465[2]_i_2_n_8\,
      I1 => tmp5_cast_fu_1849_p1(2),
      I2 => ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214,
      I3 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I4 => ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924,
      O => tmp_115_fu_1859_p2(2)
    );
\tmp_115_reg_2465[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I1 => ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214,
      I2 => tmp5_cast_fu_1849_p1(1),
      I3 => tmp5_cast_fu_1849_p1(0),
      I4 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(0),
      O => \tmp_115_reg_2465[2]_i_2_n_8\
    );
\tmp_115_reg_2465[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969696"
    )
        port map (
      I0 => \tmp_115_reg_2465[6]_i_3_n_8\,
      I1 => tmp5_cast_fu_1849_p1(3),
      I2 => ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948,
      I3 => ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924,
      I4 => ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214,
      I5 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      O => tmp_115_fu_1859_p2(3)
    );
\tmp_115_reg_2465[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF15AA15AA7F00"
    )
        port map (
      I0 => \tmp_115_reg_2465[6]_i_3_n_8\,
      I1 => ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924,
      I2 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I3 => ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214,
      I4 => ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948,
      I5 => tmp5_cast_fu_1849_p1(3),
      O => tmp_115_fu_1859_p2(4)
    );
\tmp_115_reg_2465[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0117FFFFFCC00000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I1 => \tmp_115_reg_2465[6]_i_3_n_8\,
      I2 => ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948,
      I3 => tmp5_cast_fu_1849_p1(3),
      I4 => ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214,
      I5 => ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924,
      O => tmp_115_fu_1859_p2(5)
    );
\tmp_115_reg_2465[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895,
      O => \tmp_115_reg_2465[6]_i_1_n_8\
    );
\tmp_115_reg_2465[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8C88000000000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I1 => ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924,
      I2 => \tmp_115_reg_2465[6]_i_3_n_8\,
      I3 => ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948,
      I4 => tmp5_cast_fu_1849_p1(3),
      I5 => ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214,
      O => tmp_115_fu_1859_p2(6)
    );
\tmp_115_reg_2465[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEE2888"
    )
        port map (
      I0 => tmp5_cast_fu_1849_p1(2),
      I1 => ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924,
      I2 => ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938(1),
      I3 => ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214,
      I4 => \tmp_115_reg_2465[2]_i_2_n_8\,
      O => \tmp_115_reg_2465[6]_i_3_n_8\
    );
\tmp_115_reg_2465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_115_reg_2465[6]_i_1_n_8\,
      D => tmp_115_fu_1859_p2(0),
      Q => tmp_115_reg_2465(0),
      R => '0'
    );
\tmp_115_reg_2465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_115_reg_2465[6]_i_1_n_8\,
      D => tmp_115_fu_1859_p2(1),
      Q => tmp_115_reg_2465(1),
      R => '0'
    );
\tmp_115_reg_2465_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_115_reg_2465[6]_i_1_n_8\,
      D => tmp_115_fu_1859_p2(2),
      Q => tmp_115_reg_2465(2),
      R => '0'
    );
\tmp_115_reg_2465_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_115_reg_2465[6]_i_1_n_8\,
      D => tmp_115_fu_1859_p2(3),
      Q => tmp_115_reg_2465(3),
      R => '0'
    );
\tmp_115_reg_2465_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_115_reg_2465[6]_i_1_n_8\,
      D => tmp_115_fu_1859_p2(4),
      Q => tmp_115_reg_2465(4),
      R => '0'
    );
\tmp_115_reg_2465_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_115_reg_2465[6]_i_1_n_8\,
      D => tmp_115_fu_1859_p2(5),
      Q => tmp_115_reg_2465(5),
      R => '0'
    );
\tmp_115_reg_2465_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_115_reg_2465[6]_i_1_n_8\,
      D => tmp_115_fu_1859_p2(6),
      Q => tmp_115_reg_2465(6),
      R => '0'
    );
\tmp_118_reg_2476[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(9),
      O => \tmp_118_reg_2476[11]_i_2_n_8\
    );
\tmp_118_reg_2476[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(9),
      I1 => DOADO(10),
      O => \tmp_118_reg_2476[11]_i_4_n_8\
    );
\tmp_118_reg_2476[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(9),
      I1 => DOADO(9),
      O => \tmp_118_reg_2476[11]_i_5_n_8\
    );
\tmp_118_reg_2476[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(8),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(8),
      O => \tmp_118_reg_2476[11]_i_6_n_8\
    );
\tmp_118_reg_2476[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895,
      O => \tmp_118_reg_2476[14]_i_1_n_8\
    );
\tmp_118_reg_2476[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(3),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(3),
      O => \tmp_118_reg_2476[3]_i_2_n_8\
    );
\tmp_118_reg_2476[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(2),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(2),
      O => \tmp_118_reg_2476[3]_i_3_n_8\
    );
\tmp_118_reg_2476[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(1),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(1),
      O => \tmp_118_reg_2476[3]_i_4_n_8\
    );
\tmp_118_reg_2476[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(0),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(0),
      O => \tmp_118_reg_2476[3]_i_5_n_8\
    );
\tmp_118_reg_2476[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(7),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(7),
      O => \tmp_118_reg_2476[7]_i_2_n_8\
    );
\tmp_118_reg_2476[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(6),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(6),
      O => \tmp_118_reg_2476[7]_i_3_n_8\
    );
\tmp_118_reg_2476[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(5),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(5),
      O => \tmp_118_reg_2476[7]_i_4_n_8\
    );
\tmp_118_reg_2476[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DOADO(4),
      I1 => ap_pipeline_reg_pp0_iter12_mag_reg_2342(4),
      O => \tmp_118_reg_2476[7]_i_5_n_8\
    );
\tmp_118_reg_2476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(0),
      Q => descriptor_V_d1(0),
      R => '0'
    );
\tmp_118_reg_2476_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(10),
      Q => descriptor_V_d1(10),
      R => '0'
    );
\tmp_118_reg_2476_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(11),
      Q => descriptor_V_d1(11),
      R => '0'
    );
\tmp_118_reg_2476_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_118_reg_2476_reg[7]_i_1_n_8\,
      CO(3) => \tmp_118_reg_2476_reg[11]_i_1_n_8\,
      CO(2) => \tmp_118_reg_2476_reg[11]_i_1_n_9\,
      CO(1) => \tmp_118_reg_2476_reg[11]_i_1_n_10\,
      CO(0) => \tmp_118_reg_2476_reg[11]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => DOADO(10),
      DI(2) => \tmp_118_reg_2476[11]_i_2_n_8\,
      DI(1) => ap_pipeline_reg_pp0_iter12_mag_reg_2342(9),
      DI(0) => DOADO(8),
      O(3 downto 0) => tmp_118_fu_1872_p2(11 downto 8),
      S(3) => ram_reg_2(0),
      S(2) => \tmp_118_reg_2476[11]_i_4_n_8\,
      S(1) => \tmp_118_reg_2476[11]_i_5_n_8\,
      S(0) => \tmp_118_reg_2476[11]_i_6_n_8\
    );
\tmp_118_reg_2476_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(12),
      Q => descriptor_V_d1(12),
      R => '0'
    );
\tmp_118_reg_2476_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(13),
      Q => descriptor_V_d1(13),
      R => '0'
    );
\tmp_118_reg_2476_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(14),
      Q => descriptor_V_d1(14),
      R => '0'
    );
\tmp_118_reg_2476_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_118_reg_2476_reg[11]_i_1_n_8\,
      CO(3 downto 2) => \NLW_tmp_118_reg_2476_reg[14]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_118_reg_2476_reg[14]_i_2_n_10\,
      CO(0) => \tmp_118_reg_2476_reg[14]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => DOADO(12 downto 11),
      O(3) => \NLW_tmp_118_reg_2476_reg[14]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_118_fu_1872_p2(14 downto 12),
      S(3) => '0',
      S(2 downto 0) => ram_reg_3(2 downto 0)
    );
\tmp_118_reg_2476_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(1),
      Q => descriptor_V_d1(1),
      R => '0'
    );
\tmp_118_reg_2476_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(2),
      Q => descriptor_V_d1(2),
      R => '0'
    );
\tmp_118_reg_2476_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(3),
      Q => descriptor_V_d1(3),
      R => '0'
    );
\tmp_118_reg_2476_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_118_reg_2476_reg[3]_i_1_n_8\,
      CO(2) => \tmp_118_reg_2476_reg[3]_i_1_n_9\,
      CO(1) => \tmp_118_reg_2476_reg[3]_i_1_n_10\,
      CO(0) => \tmp_118_reg_2476_reg[3]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => DOADO(3 downto 0),
      O(3 downto 0) => tmp_118_fu_1872_p2(3 downto 0),
      S(3) => \tmp_118_reg_2476[3]_i_2_n_8\,
      S(2) => \tmp_118_reg_2476[3]_i_3_n_8\,
      S(1) => \tmp_118_reg_2476[3]_i_4_n_8\,
      S(0) => \tmp_118_reg_2476[3]_i_5_n_8\
    );
\tmp_118_reg_2476_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(4),
      Q => descriptor_V_d1(4),
      R => '0'
    );
\tmp_118_reg_2476_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(5),
      Q => descriptor_V_d1(5),
      R => '0'
    );
\tmp_118_reg_2476_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(6),
      Q => descriptor_V_d1(6),
      R => '0'
    );
\tmp_118_reg_2476_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(7),
      Q => descriptor_V_d1(7),
      R => '0'
    );
\tmp_118_reg_2476_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_118_reg_2476_reg[3]_i_1_n_8\,
      CO(3) => \tmp_118_reg_2476_reg[7]_i_1_n_8\,
      CO(2) => \tmp_118_reg_2476_reg[7]_i_1_n_9\,
      CO(1) => \tmp_118_reg_2476_reg[7]_i_1_n_10\,
      CO(0) => \tmp_118_reg_2476_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => DOADO(7 downto 4),
      O(3 downto 0) => tmp_118_fu_1872_p2(7 downto 4),
      S(3) => \tmp_118_reg_2476[7]_i_2_n_8\,
      S(2) => \tmp_118_reg_2476[7]_i_3_n_8\,
      S(1) => \tmp_118_reg_2476[7]_i_4_n_8\,
      S(0) => \tmp_118_reg_2476[7]_i_5_n_8\
    );
\tmp_118_reg_2476_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(8),
      Q => descriptor_V_d1(8),
      R => '0'
    );
\tmp_118_reg_2476_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_118_reg_2476[14]_i_1_n_8\,
      D => tmp_118_fu_1872_p2(9),
      Q => descriptor_V_d1(9),
      R => '0'
    );
\tmp_26_reg_685[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_26_reg_685_reg[0]\(0)
    );
\tmp_26_reg_685[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_28_reg_689_reg[0]\(0)
    );
\tmp_26_reg_685[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_28_reg_689_reg[0]_0\(0)
    );
\tmp_29_reg_693[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_28_reg_689_reg[0]_1\(0)
    );
\tmp_31_reg_697[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_31_reg_697_reg[0]\(0)
    );
\tmp_32_reg_701[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOADO(13),
      O => \tmp_33_reg_705_reg[0]\(0)
    );
\tmp_82_reg_1924[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten3_reg_1895,
      O => sum_addr_2_reg_19530
    );
\tmp_82_reg_1924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_2_reg_19530,
      D => \blkPosX_mid2_v_v_reg_1919[0]_i_2_n_8\,
      Q => \^sum_addr_2_reg_1953\,
      R => '0'
    );
\tmp_95_reg_2310[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(3),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(3),
      O => \tmp_95_reg_2310[3]_i_2_n_8\
    );
\tmp_95_reg_2310[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(2),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(2),
      O => \tmp_95_reg_2310[3]_i_3_n_8\
    );
\tmp_95_reg_2310[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(1),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(1),
      O => \tmp_95_reg_2310[3]_i_4_n_8\
    );
\tmp_95_reg_2310[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(0),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(0),
      O => \tmp_95_reg_2310[3]_i_5_n_8\
    );
\tmp_95_reg_2310[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(7),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(7),
      O => \tmp_95_reg_2310[7]_i_2_n_8\
    );
\tmp_95_reg_2310[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(6),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(6),
      O => \tmp_95_reg_2310[7]_i_3_n_8\
    );
\tmp_95_reg_2310[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(5),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(5),
      O => \tmp_95_reg_2310[7]_i_4_n_8\
    );
\tmp_95_reg_2310[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(4),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025(4),
      O => \tmp_95_reg_2310[7]_i_5_n_8\
    );
\tmp_95_reg_2310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(0),
      Q => tmp_95_reg_2310(0),
      R => '0'
    );
\tmp_95_reg_2310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(1),
      Q => tmp_95_reg_2310(1),
      R => '0'
    );
\tmp_95_reg_2310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(2),
      Q => tmp_95_reg_2310(2),
      R => '0'
    );
\tmp_95_reg_2310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(3),
      Q => tmp_95_reg_2310(3),
      R => '0'
    );
\tmp_95_reg_2310_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_95_reg_2310_reg[3]_i_1_n_8\,
      CO(2) => \tmp_95_reg_2310_reg[3]_i_1_n_9\,
      CO(1) => \tmp_95_reg_2310_reg[3]_i_1_n_10\,
      CO(0) => \tmp_95_reg_2310_reg[3]_i_1_n_11\,
      CYINIT => '1',
      DI(3 downto 0) => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(3 downto 0),
      O(3 downto 0) => Gy_fu_1614_p2(3 downto 0),
      S(3) => \tmp_95_reg_2310[3]_i_2_n_8\,
      S(2) => \tmp_95_reg_2310[3]_i_3_n_8\,
      S(1) => \tmp_95_reg_2310[3]_i_4_n_8\,
      S(0) => \tmp_95_reg_2310[3]_i_5_n_8\
    );
\tmp_95_reg_2310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(4),
      Q => tmp_95_reg_2310(4),
      R => '0'
    );
\tmp_95_reg_2310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(5),
      Q => tmp_95_reg_2310(5),
      R => '0'
    );
\tmp_95_reg_2310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(6),
      Q => tmp_95_reg_2310(6),
      R => '0'
    );
\tmp_95_reg_2310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => Gy_fu_1614_p2(7),
      Q => tmp_95_reg_2310(7),
      R => '0'
    );
\tmp_95_reg_2310_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_95_reg_2310_reg[3]_i_1_n_8\,
      CO(3) => \tmp_95_reg_2310_reg[7]_i_1_n_8\,
      CO(2) => \tmp_95_reg_2310_reg[7]_i_1_n_9\,
      CO(1) => \tmp_95_reg_2310_reg[7]_i_1_n_10\,
      CO(0) => \tmp_95_reg_2310_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988(7 downto 4),
      O(3 downto 0) => Gy_fu_1614_p2(7 downto 4),
      S(3) => \tmp_95_reg_2310[7]_i_2_n_8\,
      S(2) => \tmp_95_reg_2310[7]_i_3_n_8\,
      S(1) => \tmp_95_reg_2310[7]_i_4_n_8\,
      S(0) => \tmp_95_reg_2310[7]_i_5_n_8\
    );
\tmp_96_reg_2317[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(3),
      I1 => Gy_fu_1614_p2(3),
      O => \tmp_96_reg_2317[3]_i_2_n_8\
    );
\tmp_96_reg_2317[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(2),
      I1 => Gy_fu_1614_p2(2),
      O => \tmp_96_reg_2317[3]_i_3_n_8\
    );
\tmp_96_reg_2317[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(1),
      I1 => Gy_fu_1614_p2(1),
      O => \tmp_96_reg_2317[3]_i_4_n_8\
    );
\tmp_96_reg_2317[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(0),
      I1 => Gy_fu_1614_p2(0),
      O => \tmp_96_reg_2317[3]_i_5_n_8\
    );
\tmp_96_reg_2317[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(4),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(4),
      O => \tmp_96_reg_2317[7]_i_10_n_8\
    );
\tmp_96_reg_2317[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(7),
      I1 => Gy_fu_1614_p2(7),
      O => \tmp_96_reg_2317[7]_i_3_n_8\
    );
\tmp_96_reg_2317[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(6),
      I1 => Gy_fu_1614_p2(6),
      O => \tmp_96_reg_2317[7]_i_4_n_8\
    );
\tmp_96_reg_2317[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(5),
      I1 => Gy_fu_1614_p2(5),
      O => \tmp_96_reg_2317[7]_i_5_n_8\
    );
\tmp_96_reg_2317[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx_fu_1589_p2(4),
      I1 => Gy_fu_1614_p2(4),
      O => \tmp_96_reg_2317[7]_i_6_n_8\
    );
\tmp_96_reg_2317[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(7),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(7),
      O => \tmp_96_reg_2317[7]_i_7_n_8\
    );
\tmp_96_reg_2317[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(6),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(6),
      O => \tmp_96_reg_2317[7]_i_8_n_8\
    );
\tmp_96_reg_2317[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(5),
      I1 => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951(5),
      O => \tmp_96_reg_2317[7]_i_9_n_8\
    );
\tmp_96_reg_2317[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_98_reg_2324_reg[0]_i_3_n_11\,
      I1 => \tmp_98_reg_2324_reg[0]_i_4_n_11\,
      O => \tmp_96_reg_2317[9]_i_2_n_8\
    );
\tmp_96_reg_2317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => tmp_96_fu_1629_p2(0),
      Q => tmp_96_reg_2317(0),
      R => '0'
    );
\tmp_96_reg_2317_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => tmp_96_fu_1629_p2(1),
      Q => tmp_96_reg_2317(1),
      R => '0'
    );
\tmp_96_reg_2317_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => tmp_96_fu_1629_p2(2),
      Q => tmp_96_reg_2317(2),
      R => '0'
    );
\tmp_96_reg_2317_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => tmp_96_fu_1629_p2(3),
      Q => tmp_96_reg_2317(3),
      R => '0'
    );
\tmp_96_reg_2317_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_96_reg_2317_reg[3]_i_1_n_8\,
      CO(2) => \tmp_96_reg_2317_reg[3]_i_1_n_9\,
      CO(1) => \tmp_96_reg_2317_reg[3]_i_1_n_10\,
      CO(0) => \tmp_96_reg_2317_reg[3]_i_1_n_11\,
      CYINIT => '1',
      DI(3 downto 0) => Gx_fu_1589_p2(3 downto 0),
      O(3 downto 0) => tmp_96_fu_1629_p2(3 downto 0),
      S(3) => \tmp_96_reg_2317[3]_i_2_n_8\,
      S(2) => \tmp_96_reg_2317[3]_i_3_n_8\,
      S(1) => \tmp_96_reg_2317[3]_i_4_n_8\,
      S(0) => \tmp_96_reg_2317[3]_i_5_n_8\
    );
\tmp_96_reg_2317_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => tmp_96_fu_1629_p2(4),
      Q => tmp_96_reg_2317(4),
      R => '0'
    );
\tmp_96_reg_2317_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => tmp_96_fu_1629_p2(5),
      Q => tmp_96_reg_2317(5),
      R => '0'
    );
\tmp_96_reg_2317_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => tmp_96_fu_1629_p2(6),
      Q => tmp_96_reg_2317(6),
      R => '0'
    );
\tmp_96_reg_2317_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => tmp_96_fu_1629_p2(7),
      Q => tmp_96_reg_2317(7),
      R => '0'
    );
\tmp_96_reg_2317_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_96_reg_2317_reg[3]_i_1_n_8\,
      CO(3) => \tmp_96_reg_2317_reg[7]_i_1_n_8\,
      CO(2) => \tmp_96_reg_2317_reg[7]_i_1_n_9\,
      CO(1) => \tmp_96_reg_2317_reg[7]_i_1_n_10\,
      CO(0) => \tmp_96_reg_2317_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => Gx_fu_1589_p2(7 downto 4),
      O(3 downto 0) => tmp_96_fu_1629_p2(7 downto 4),
      S(3) => \tmp_96_reg_2317[7]_i_3_n_8\,
      S(2) => \tmp_96_reg_2317[7]_i_4_n_8\,
      S(1) => \tmp_96_reg_2317[7]_i_5_n_8\,
      S(0) => \tmp_96_reg_2317[7]_i_6_n_8\
    );
\tmp_96_reg_2317_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_1232_reg[0]_i_1_n_8\,
      CO(3) => \tmp_96_reg_2317_reg[7]_i_2_n_8\,
      CO(2) => \tmp_96_reg_2317_reg[7]_i_2_n_9\,
      CO(1) => \tmp_96_reg_2317_reg[7]_i_2_n_10\,
      CO(0) => \tmp_96_reg_2317_reg[7]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914(7 downto 4),
      O(3 downto 0) => Gx_fu_1589_p2(7 downto 4),
      S(3) => \tmp_96_reg_2317[7]_i_7_n_8\,
      S(2) => \tmp_96_reg_2317[7]_i_8_n_8\,
      S(1) => \tmp_96_reg_2317[7]_i_9_n_8\,
      S(0) => \tmp_96_reg_2317[7]_i_10_n_8\
    );
\tmp_96_reg_2317_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => tmp_96_fu_1629_p2(8),
      Q => tmp_96_reg_2317(8),
      R => '0'
    );
\tmp_96_reg_2317_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => tmp_96_fu_1629_p2(9),
      Q => tmp_96_reg_2317(9),
      R => '0'
    );
\tmp_96_reg_2317_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_96_reg_2317_reg[7]_i_1_n_8\,
      CO(3 downto 1) => \NLW_tmp_96_reg_2317_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_96_reg_2317_reg[9]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_98_reg_2324_reg[0]_i_3_n_11\,
      O(3 downto 2) => \NLW_tmp_96_reg_2317_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_96_fu_1629_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \tmp_96_reg_2317[9]_i_2_n_8\
    );
\tmp_98_reg_2324[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      O => \tmp_98_reg_2324[0]_i_1_n_8\
    );
\tmp_98_reg_2324[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_98_reg_2324_reg[0]_i_3_n_11\,
      I1 => \tmp_98_reg_2324_reg[0]_i_4_n_11\,
      O => tmp_98_fu_1641_p3
    );
\tmp_98_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_98_reg_2324[0]_i_1_n_8\,
      D => tmp_98_fu_1641_p3,
      Q => \tmp_98_reg_2324_reg_n_8_[0]\,
      R => '0'
    );
\tmp_98_reg_2324_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_96_reg_2317_reg[7]_i_2_n_8\,
      CO(3 downto 1) => \NLW_tmp_98_reg_2324_reg[0]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_98_reg_2324_reg[0]_i_3_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_98_reg_2324_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_98_reg_2324_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_95_reg_2310_reg[7]_i_1_n_8\,
      CO(3 downto 1) => \NLW_tmp_98_reg_2324_reg[0]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_98_reg_2324_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_98_reg_2324_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\x_mid2_reg_1931[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[1]\,
      I1 => tmp_83_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => x_mid2_fu_1403_p3(1)
    );
\x_mid2_reg_1931[1]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[1]\,
      I1 => tmp_83_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[1]_rep_i_1_n_8\
    );
\x_mid2_reg_1931[1]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[1]\,
      I1 => tmp_83_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[1]_rep_i_1__0_n_8\
    );
\x_mid2_reg_1931[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[2]\,
      I1 => tmp_83_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => x_mid2_fu_1403_p3(2)
    );
\x_mid2_reg_1931[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[2]\,
      I1 => tmp_83_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[2]_rep_i_1_n_8\
    );
\x_mid2_reg_1931[2]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[2]\,
      I1 => tmp_83_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[2]_rep_i_1__0_n_8\
    );
\x_mid2_reg_1931[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[3]\,
      I1 => tmp_83_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => x_mid2_fu_1403_p3(3)
    );
\x_mid2_reg_1931[3]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[3]\,
      I1 => tmp_83_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[3]_rep_i_1_n_8\
    );
\x_mid2_reg_1931[3]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[3]\,
      I1 => tmp_83_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      O => \x_mid2_reg_1931[3]_rep_i_1__0_n_8\
    );
\x_mid2_reg_1931_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_2_reg_19530,
      D => x_mid2_fu_1403_p3(1),
      Q => \^image_buffer_16_address1\(0),
      R => '0'
    );
\x_mid2_reg_1931_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_2_reg_19530,
      D => \x_mid2_reg_1931[1]_rep_i_1_n_8\,
      Q => \^q1_reg[7]_1\,
      R => '0'
    );
\x_mid2_reg_1931_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_2_reg_19530,
      D => \x_mid2_reg_1931[1]_rep_i_1__0_n_8\,
      Q => \^q1_reg[7]\,
      R => '0'
    );
\x_mid2_reg_1931_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_2_reg_19530,
      D => x_mid2_fu_1403_p3(2),
      Q => \^image_buffer_16_address1\(1),
      R => '0'
    );
\x_mid2_reg_1931_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_2_reg_19530,
      D => \x_mid2_reg_1931[2]_rep_i_1_n_8\,
      Q => \^q1_reg[7]_3\,
      R => '0'
    );
\x_mid2_reg_1931_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_2_reg_19530,
      D => \x_mid2_reg_1931[2]_rep_i_1__0_n_8\,
      Q => \^q1_reg[6]\,
      R => '0'
    );
\x_mid2_reg_1931_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_2_reg_19530,
      D => x_mid2_fu_1403_p3(3),
      Q => \^image_buffer_16_address1\(2),
      R => '0'
    );
\x_mid2_reg_1931_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_2_reg_19530,
      D => \x_mid2_reg_1931[3]_rep_i_1_n_8\,
      Q => \^q1_reg[7]_2\,
      R => '0'
    );
\x_mid2_reg_1931_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_addr_2_reg_19530,
      D => \x_mid2_reg_1931[3]_rep_i_1__0_n_8\,
      Q => \^q1_reg[7]_0\,
      R => '0'
    );
\x_reg_903[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => exitcond_flatten_reg_1904,
      I1 => tmp_83_fu_1378_p3,
      I2 => \x_reg_903_reg_n_8_[1]\,
      O => x_2_fu_1469_p2(1)
    );
\x_reg_903[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0102"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[1]\,
      I1 => exitcond_flatten_reg_1904,
      I2 => tmp_83_fu_1378_p3,
      I3 => \x_reg_903_reg_n_8_[2]\,
      O => x_2_fu_1469_p2(2)
    );
\x_reg_903[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0006000A"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[3]\,
      I1 => \x_reg_903_reg_n_8_[2]\,
      I2 => tmp_83_fu_1378_p3,
      I3 => exitcond_flatten_reg_1904,
      I4 => \x_reg_903_reg_n_8_[1]\,
      O => x_2_fu_1469_p2(3)
    );
\x_reg_903[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000202020202020"
    )
        port map (
      I0 => i1_reg_848(1),
      I1 => i1_reg_848(0),
      I2 => \^i1_reg_848_reg[1]_0\(0),
      I3 => exitcond_flatten3_reg_1895,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter1_reg_n_8,
      O => x_reg_903
    );
\x_reg_903[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \x_reg_903_reg_n_8_[3]\,
      I1 => \x_reg_903_reg_n_8_[2]\,
      I2 => tmp_83_fu_1378_p3,
      I3 => exitcond_flatten_reg_1904,
      I4 => \x_reg_903_reg_n_8_[1]\,
      O => x_2_fu_1469_p2(4)
    );
\x_reg_903_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => x_2_fu_1469_p2(1),
      Q => \x_reg_903_reg_n_8_[1]\,
      R => x_reg_903
    );
\x_reg_903_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => x_2_fu_1469_p2(2),
      Q => \x_reg_903_reg_n_8_[2]\,
      R => x_reg_903
    );
\x_reg_903_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => x_2_fu_1469_p2(3),
      Q => \x_reg_903_reg_n_8_[3]\,
      R => x_reg_903
    );
\x_reg_903_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => x_2_fu_1469_p2(4),
      Q => tmp_83_fu_1378_p3,
      R => x_reg_903
    );
\y_mid2_reg_1943[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005565AA6A"
    )
        port map (
      I0 => tmp_83_fu_1378_p3,
      I1 => y_mid2_reg_1943(0),
      I2 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I3 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I4 => y_reg_892(0),
      I5 => exitcond_flatten_reg_1904,
      O => y_mid2_fu_1453_p3(0)
    );
\y_mid2_reg_1943[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2121211111112111"
    )
        port map (
      I0 => \y_mid2_reg_1943[1]_i_2_n_8\,
      I1 => exitcond_flatten_reg_1904,
      I2 => tmp_83_fu_1378_p3,
      I3 => y_reg_892(0),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I5 => y_mid2_reg_1943(0),
      O => y_mid2_fu_1453_p3(1)
    );
\y_mid2_reg_1943[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => y_mid2_reg_1943(1),
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I3 => y_reg_892(1),
      O => \y_mid2_reg_1943[1]_i_2_n_8\
    );
\y_mid2_reg_1943[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFBF55450040"
    )
        port map (
      I0 => exitcond_flatten_reg_1904,
      I1 => y_mid2_reg_1943(2),
      I2 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I3 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I4 => y_reg_892(2),
      I5 => \y_mid2_reg_1943[2]_i_2_n_8\,
      O => y_mid2_fu_1453_p3(2)
    );
\y_mid2_reg_1943[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => y_mid2_reg_1943(0),
      I1 => y_reg_892(0),
      I2 => \y_mid2_reg_1943[2]_i_3_n_8\,
      I3 => y_reg_892(1),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I5 => y_mid2_reg_1943(1),
      O => \y_mid2_reg_1943[2]_i_2_n_8\
    );
\y_mid2_reg_1943[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_83_fu_1378_p3,
      I1 => exitcond_flatten_reg_1904,
      O => \y_mid2_reg_1943[2]_i_3_n_8\
    );
\y_mid2_reg_1943[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070808080708"
    )
        port map (
      I0 => \y_mid2_reg_1943[3]_i_2_n_8\,
      I1 => tmp_83_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      I3 => y_reg_892(3),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I5 => y_mid2_reg_1943(3),
      O => y_mid2_fu_1453_p3(3)
    );
\y_mid2_reg_1943[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \y_mid2_reg_1943[3]_i_3_n_8\,
      I1 => y_mid2_reg_1943(1),
      I2 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I3 => y_reg_892(1),
      I4 => y_mid2_reg_1943(0),
      I5 => y_reg_892(0),
      O => \y_mid2_reg_1943[3]_i_2_n_8\
    );
\y_mid2_reg_1943[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => y_reg_892(2),
      I1 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I2 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I3 => y_mid2_reg_1943(2),
      I4 => exitcond_flatten_reg_1904,
      O => \y_mid2_reg_1943[3]_i_3_n_8\
    );
\y_mid2_reg_1943[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B0808080B08"
    )
        port map (
      I0 => \y_mid2_reg_1943[4]_i_2_n_8\,
      I1 => tmp_83_fu_1378_p3,
      I2 => exitcond_flatten_reg_1904,
      I3 => y_reg_892(4),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I5 => y_mid2_reg_1943(4),
      O => y_mid2_fu_1453_p3(4)
    );
\y_mid2_reg_1943[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788878787888888"
    )
        port map (
      I0 => \y_mid2_reg_1943[4]_i_3_n_8\,
      I1 => \y_mid2_reg_1943[3]_i_2_n_8\,
      I2 => exitcond_flatten_reg_1904,
      I3 => y_mid2_reg_1943(4),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I5 => y_reg_892(4),
      O => \y_mid2_reg_1943[4]_i_2_n_8\
    );
\y_mid2_reg_1943[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444044"
    )
        port map (
      I0 => exitcond_flatten_reg_1904,
      I1 => y_reg_892(3),
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I3 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I4 => y_mid2_reg_1943(3),
      O => \y_mid2_reg_1943[4]_i_3_n_8\
    );
\y_mid2_reg_1943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => y_mid2_fu_1453_p3(0),
      Q => y_mid2_reg_1943(0),
      R => '0'
    );
\y_mid2_reg_1943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => y_mid2_fu_1453_p3(1),
      Q => y_mid2_reg_1943(1),
      R => '0'
    );
\y_mid2_reg_1943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => y_mid2_fu_1453_p3(2),
      Q => y_mid2_reg_1943(2),
      R => '0'
    );
\y_mid2_reg_1943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => y_mid2_fu_1453_p3(3),
      Q => y_mid2_reg_1943(3),
      R => '0'
    );
\y_mid2_reg_1943_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_9030,
      D => y_mid2_fu_1453_p3(4),
      Q => y_mid2_reg_1943(4),
      R => '0'
    );
\y_offset_cast_mid2_reg_1938[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CAA"
    )
        port map (
      I0 => \y_offset_cast_mid2_reg_1938_reg_n_8_[0]\,
      I1 => p_shl3_mid2_fu_1445_p3(3),
      I2 => exitcond_flatten_reg_1904,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => exitcond_flatten3_reg_1895,
      O => \y_offset_cast_mid2_reg_1938[0]_i_1_n_8\
    );
\y_offset_cast_mid2_reg_1938[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20DFDFDF202020"
    )
        port map (
      I0 => tmp_83_fu_1378_p3,
      I1 => exitcond_flatten_reg_1904,
      I2 => \y_mid2_reg_1943[3]_i_2_n_8\,
      I3 => y_mid2_reg_1943(3),
      I4 => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      I5 => y_reg_892(3),
      O => p_shl3_mid2_fu_1445_p3(3)
    );
\y_offset_cast_mid2_reg_1938[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC0CAAAAAAAA"
    )
        port map (
      I0 => \y_offset_cast_mid2_reg_1938_reg_n_8_[1]\,
      I1 => \y_offset_cast_mid2_reg_1938[1]_i_2_n_8\,
      I2 => tmp_83_fu_1378_p3,
      I3 => \y_mid2_reg_1943[4]_i_2_n_8\,
      I4 => exitcond_flatten_reg_1904,
      I5 => sum_addr_2_reg_19530,
      O => \y_offset_cast_mid2_reg_1938[1]_i_1_n_8\
    );
\y_offset_cast_mid2_reg_1938[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => y_mid2_reg_1943(4),
      I1 => grp_computeHistogram0_fu_955_image_buffer_16_ce1,
      I2 => \ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895_reg_n_8_[0]\,
      I3 => y_reg_892(4),
      O => \y_offset_cast_mid2_reg_1938[1]_i_2_n_8\
    );
\y_offset_cast_mid2_reg_1938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_offset_cast_mid2_reg_1938[0]_i_1_n_8\,
      Q => \y_offset_cast_mid2_reg_1938_reg_n_8_[0]\,
      R => '0'
    );
\y_offset_cast_mid2_reg_1938_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_offset_cast_mid2_reg_1938[1]_i_1_n_8\,
      Q => \y_offset_cast_mid2_reg_1938_reg_n_8_[1]\,
      R => '0'
    );
\y_reg_892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      D => y_mid2_reg_1943(0),
      Q => y_reg_892(0),
      R => bX_reg_881
    );
\y_reg_892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      D => y_mid2_reg_1943(1),
      Q => y_reg_892(1),
      R => bX_reg_881
    );
\y_reg_892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      D => y_mid2_reg_1943(2),
      Q => y_reg_892(2),
      R => bX_reg_881
    );
\y_reg_892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      D => y_mid2_reg_1943(3),
      Q => y_reg_892(3),
      R => bX_reg_881
    );
\y_reg_892_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895,
      D => y_mid2_reg_1943(4),
      Q => y_reg_892(4),
      R => bX_reg_881
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    \q0_reg[7]_1\ : out STD_LOGIC;
    p_0_in_1 : out STD_LOGIC;
    p_0_in_2 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    p_0_in_3 : out STD_LOGIC;
    p_0_in_4 : out STD_LOGIC;
    p_0_in_5 : out STD_LOGIC;
    p_0_in_6 : out STD_LOGIC;
    p_0_in_7 : out STD_LOGIC;
    p_0_in_8 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INPUT_IMAGE_RREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm5 : out STD_LOGIC;
    \INPUT_IMAGE_addr_reg_1645_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_reg_863_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_22_in : out STD_LOGIC;
    p_0_in_9 : out STD_LOGIC;
    p_0_in_10 : out STD_LOGIC;
    p_0_in_11 : out STD_LOGIC;
    p_0_in_12 : out STD_LOGIC;
    p_0_in_13 : out STD_LOGIC;
    p_0_in_14 : out STD_LOGIC;
    p_0_in_15 : out STD_LOGIC;
    p_0_in_16 : out STD_LOGIC;
    p_0_in_17 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INPUT_IMAGE_addr_1_reg_1717_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    I_RREADY2 : out STD_LOGIC;
    \indvar_flatten8_reg_897_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_in : out STD_LOGIC;
    p_0_in_18 : out STD_LOGIC;
    p_0_in_19 : out STD_LOGIC;
    p_0_in_20 : out STD_LOGIC;
    p_0_in_21 : out STD_LOGIC;
    p_0_in_22 : out STD_LOGIC;
    p_0_in_23 : out STD_LOGIC;
    p_0_in_24 : out STD_LOGIC;
    \q0_reg[7]_2\ : out STD_LOGIC;
    p_0_in_25 : out STD_LOGIC;
    p_0_in_26 : out STD_LOGIC;
    p_0_in_27 : out STD_LOGIC;
    p_0_in_28 : out STD_LOGIC;
    p_0_in_29 : out STD_LOGIC;
    p_0_in_30 : out STD_LOGIC;
    p_0_in_31 : out STD_LOGIC;
    p_0_in_32 : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    m_axi_INPUT_IMAGE_RREADY : out STD_LOGIC;
    \q1_reg[0]\ : out STD_LOGIC;
    \q1_reg[0]_0\ : out STD_LOGIC;
    \q1_reg[0]_1\ : out STD_LOGIC;
    \q1_reg[0]_2\ : out STD_LOGIC;
    \q1_reg[0]_3\ : out STD_LOGIC;
    \q1_reg[0]_4\ : out STD_LOGIC;
    \q1_reg[0]_5\ : out STD_LOGIC;
    \q1_reg[0]_6\ : out STD_LOGIC;
    \q1_reg[0]_7\ : out STD_LOGIC;
    \q1_reg[0]_8\ : out STD_LOGIC;
    \q1_reg[0]_9\ : out STD_LOGIC;
    \q1_reg[0]_10\ : out STD_LOGIC;
    \q1_reg[0]_11\ : out STD_LOGIC;
    \q1_reg[0]_12\ : out STD_LOGIC;
    \q1_reg[0]_13\ : out STD_LOGIC;
    \q1_reg[0]_14\ : out STD_LOGIC;
    \q1_reg[0]_15\ : out STD_LOGIC;
    \q1_reg[0]_16\ : out STD_LOGIC;
    \q1_reg[0]_17\ : out STD_LOGIC;
    \q1_reg[0]_18\ : out STD_LOGIC;
    \q1_reg[0]_19\ : out STD_LOGIC;
    \q1_reg[0]_20\ : out STD_LOGIC;
    \q1_reg[0]_21\ : out STD_LOGIC;
    \q1_reg[0]_22\ : out STD_LOGIC;
    \q1_reg[0]_23\ : out STD_LOGIC;
    \q1_reg[0]_24\ : out STD_LOGIC;
    \q1_reg[0]_25\ : out STD_LOGIC;
    \q1_reg[0]_26\ : out STD_LOGIC;
    \q1_reg[0]_27\ : out STD_LOGIC;
    \q1_reg[0]_28\ : out STD_LOGIC;
    \q1_reg[0]_29\ : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC;
    \q1_reg[0]_30\ : out STD_LOGIC;
    \tmp_50_reg_1728_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter23_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter23_reg : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \q0_reg[0]_2\ : out STD_LOGIC;
    \q0_reg[0]_3\ : out STD_LOGIC;
    m_axi_INPUT_IMAGE_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg : out STD_LOGIC;
    \tmp_45_reg_1651_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next_reg_1592_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_reg_886_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_reg_886_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_mid2_reg_1597_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \indvar_flatten8_reg_897_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next9_reg_1669_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_reg_920_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_reg_920_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_mid2_reg_1674_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_IMAGE_ARVALID : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter23_reg_0 : in STD_LOGIC;
    \tmp_s_reg_1732_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter23_reg_0 : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter22 : in STD_LOGIC;
    \tmp_45_reg_1651_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    exitcond_flatten_fu_1081_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter22 : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588 : in STD_LOGIC;
    ap_reg_ioackin_INPUT_IMAGE_ARREADY : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588 : in STD_LOGIC;
    \exitcond_flatten_reg_1588_reg[0]\ : in STD_LOGIC;
    exitcond_flatten1_fu_1257_p2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665 : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665 : in STD_LOGIC;
    ap_enable_reg_pp1_iter15 : in STD_LOGIC;
    \tmp_50_reg_1728_reg[0]_0\ : in STD_LOGIC;
    \exitcond_flatten1_reg_1665_reg[0]\ : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \INPUT_IMAGE_addr_reg_1645_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_INPUT_IMAGE_RVALID : in STD_LOGIC;
    image_buffer0_9_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_13_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_15_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_3_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_5_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_7_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_11_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_14_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_12_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_10_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_8_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_4_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_6_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_2_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_1_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer0_16_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_9_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_13_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_15_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_3_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_5_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_7_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_11_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_14_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_12_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_10_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_8_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_4_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_6_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_2_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_1_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_buffer1_16_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_49_reg_1723_reg[7]\ : in STD_LOGIC;
    \tmp_49_reg_1723_reg[3]\ : in STD_LOGIC;
    ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665 : in STD_LOGIC;
    image_buffer1_0_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_1640_reg[6]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_1592_reg[1]\ : in STD_LOGIC;
    \indvar_flatten_next9_reg_1669_reg[1]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_INPUT_IMAGE_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_INPUT_IMAGE_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_ARREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi is
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi_read
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \INPUT_IMAGE_addr_1_reg_1717_reg[0]\(0) => \INPUT_IMAGE_addr_1_reg_1717_reg[0]\(0),
      \INPUT_IMAGE_addr_reg_1645_reg[0]\(0) => \INPUT_IMAGE_addr_reg_1645_reg[0]\(0),
      \INPUT_IMAGE_addr_reg_1645_reg[31]\(31 downto 0) => \INPUT_IMAGE_addr_reg_1645_reg[31]\(31 downto 0),
      I_RDATA(7 downto 0) => I_RDATA(7 downto 0),
      I_RREADY2 => I_RREADY2,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[5]_0\(3 downto 0) => \ap_CS_fsm_reg[5]_0\(3 downto 0),
      ap_NS_fsm5 => ap_NS_fsm5,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter22 => ap_enable_reg_pp0_iter22,
      ap_enable_reg_pp0_iter23_reg => ap_enable_reg_pp0_iter23_reg,
      ap_enable_reg_pp0_iter23_reg_0 => ap_enable_reg_pp0_iter23_reg_0,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter15 => ap_enable_reg_pp1_iter15,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_0,
      ap_enable_reg_pp1_iter22 => ap_enable_reg_pp1_iter22,
      ap_enable_reg_pp1_iter23_reg => ap_enable_reg_pp1_iter23_reg,
      ap_enable_reg_pp1_iter23_reg_0 => ap_enable_reg_pp1_iter23_reg_0,
      ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588 => ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588,
      ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588 => ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588,
      ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4 downto 0) => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4 downto 0),
      ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665 => ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665,
      ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665 => ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665,
      ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665 => ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665,
      \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(31 downto 0) => \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(31 downto 0),
      ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4 downto 0) => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4 downto 0),
      ap_reg_ioackin_INPUT_IMAGE_ARREADY => ap_reg_ioackin_INPUT_IMAGE_ARREADY,
      ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg => ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg,
      ap_rst_n => ap_rst_n,
      exitcond_flatten1_fu_1257_p2 => exitcond_flatten1_fu_1257_p2,
      \exitcond_flatten1_reg_1665_reg[0]\ => \exitcond_flatten1_reg_1665_reg[0]\,
      exitcond_flatten_fu_1081_p2 => exitcond_flatten_fu_1081_p2,
      \exitcond_flatten_reg_1588_reg[0]\ => \exitcond_flatten_reg_1588_reg[0]\,
      image_buffer0_10_address0(0) => image_buffer0_10_address0(0),
      image_buffer0_11_address0(0) => image_buffer0_11_address0(0),
      image_buffer0_12_address0(0) => image_buffer0_12_address0(0),
      image_buffer0_13_address0(0) => image_buffer0_13_address0(0),
      image_buffer0_14_address0(0) => image_buffer0_14_address0(0),
      image_buffer0_15_address0(0) => image_buffer0_15_address0(0),
      image_buffer0_16_address0(0) => image_buffer0_16_address0(0),
      image_buffer0_1_address0(0) => image_buffer0_1_address0(0),
      image_buffer0_2_address0(0) => image_buffer0_2_address0(0),
      image_buffer0_3_address0(0) => image_buffer0_3_address0(0),
      image_buffer0_4_address0(0) => image_buffer0_4_address0(0),
      image_buffer0_5_address0(0) => image_buffer0_5_address0(0),
      image_buffer0_6_address0(0) => image_buffer0_6_address0(0),
      image_buffer0_7_address0(0) => image_buffer0_7_address0(0),
      image_buffer0_8_address0(0) => image_buffer0_8_address0(0),
      image_buffer0_9_address0(0) => image_buffer0_9_address0(0),
      image_buffer1_0_address0(0) => image_buffer1_0_address0(0),
      image_buffer1_10_address0(0) => image_buffer1_10_address0(0),
      image_buffer1_11_address0(0) => image_buffer1_11_address0(0),
      image_buffer1_12_address0(0) => image_buffer1_12_address0(0),
      image_buffer1_13_address0(0) => image_buffer1_13_address0(0),
      image_buffer1_14_address0(0) => image_buffer1_14_address0(0),
      image_buffer1_15_address0(0) => image_buffer1_15_address0(0),
      image_buffer1_16_address0(0) => image_buffer1_16_address0(0),
      image_buffer1_1_address0(0) => image_buffer1_1_address0(0),
      image_buffer1_2_address0(0) => image_buffer1_2_address0(0),
      image_buffer1_3_address0(0) => image_buffer1_3_address0(0),
      image_buffer1_4_address0(0) => image_buffer1_4_address0(0),
      image_buffer1_5_address0(0) => image_buffer1_5_address0(0),
      image_buffer1_6_address0(0) => image_buffer1_6_address0(0),
      image_buffer1_7_address0(0) => image_buffer1_7_address0(0),
      image_buffer1_8_address0(0) => image_buffer1_8_address0(0),
      image_buffer1_9_address0(0) => image_buffer1_9_address0(0),
      \indvar1_mid2_reg_1674_reg[0]\(0) => \indvar1_mid2_reg_1674_reg[0]\(0),
      \indvar1_reg_920_reg[0]\(0) => \indvar1_reg_920_reg[0]\(0),
      \indvar1_reg_920_reg[0]_0\(0) => \indvar1_reg_920_reg[0]_0\(0),
      \indvar_flatten8_reg_897_reg[0]\(0) => \indvar_flatten8_reg_897_reg[0]\(0),
      \indvar_flatten8_reg_897_reg[0]_0\(0) => \indvar_flatten8_reg_897_reg[0]_0\(0),
      \indvar_flatten_next9_reg_1669_reg[0]\(0) => \indvar_flatten_next9_reg_1669_reg[0]\(0),
      \indvar_flatten_next9_reg_1669_reg[1]\ => \indvar_flatten_next9_reg_1669_reg[1]\,
      \indvar_flatten_next_reg_1592_reg[0]\(0) => \indvar_flatten_next_reg_1592_reg[0]\(0),
      \indvar_flatten_next_reg_1592_reg[1]\ => \indvar_flatten_next_reg_1592_reg[1]\,
      \indvar_flatten_reg_863_reg[0]\(0) => \indvar_flatten_reg_863_reg[0]\(0),
      \indvar_flatten_reg_863_reg[0]_0\(0) => SR(0),
      \indvar_mid2_reg_1597_reg[0]\(0) => \indvar_mid2_reg_1597_reg[0]\(0),
      \indvar_reg_886_reg[0]\(0) => \indvar_reg_886_reg[0]\(0),
      \indvar_reg_886_reg[0]_0\(0) => \indvar_reg_886_reg[0]_0\(0),
      m_axi_INPUT_IMAGE_ARADDR(29 downto 0) => m_axi_INPUT_IMAGE_ARADDR(29 downto 0),
      \m_axi_INPUT_IMAGE_ARLEN[3]\(3 downto 0) => ARLEN(3 downto 0),
      m_axi_INPUT_IMAGE_ARREADY => m_axi_INPUT_IMAGE_ARREADY,
      m_axi_INPUT_IMAGE_ARVALID => m_axi_INPUT_IMAGE_ARVALID,
      m_axi_INPUT_IMAGE_RLAST(32 downto 0) => m_axi_INPUT_IMAGE_RLAST(32 downto 0),
      m_axi_INPUT_IMAGE_RREADY => m_axi_INPUT_IMAGE_RREADY,
      m_axi_INPUT_IMAGE_RRESP(1 downto 0) => m_axi_INPUT_IMAGE_RRESP(1 downto 0),
      m_axi_INPUT_IMAGE_RVALID => m_axi_INPUT_IMAGE_RVALID,
      p_0_in => p_0_in,
      p_0_in_0 => p_0_in_0,
      p_0_in_1 => p_0_in_1,
      p_0_in_10 => p_0_in_10,
      p_0_in_11 => p_0_in_11,
      p_0_in_12 => p_0_in_12,
      p_0_in_13 => p_0_in_13,
      p_0_in_14 => p_0_in_14,
      p_0_in_15 => p_0_in_15,
      p_0_in_16 => p_0_in_16,
      p_0_in_17 => p_0_in_17,
      p_0_in_18 => p_0_in_18,
      p_0_in_19 => p_0_in_19,
      p_0_in_2 => p_0_in_2,
      p_0_in_20 => p_0_in_20,
      p_0_in_21 => p_0_in_21,
      p_0_in_22 => p_0_in_22,
      p_0_in_23 => p_0_in_23,
      p_0_in_24 => p_0_in_24,
      p_0_in_25 => p_0_in_25,
      p_0_in_26 => p_0_in_26,
      p_0_in_27 => p_0_in_27,
      p_0_in_28 => p_0_in_28,
      p_0_in_29 => p_0_in_29,
      p_0_in_3 => p_0_in_3,
      p_0_in_30 => p_0_in_30,
      p_0_in_31 => p_0_in_31,
      p_0_in_32 => p_0_in_32,
      p_0_in_4 => p_0_in_4,
      p_0_in_5 => p_0_in_5,
      p_0_in_6 => p_0_in_6,
      p_0_in_7 => p_0_in_7,
      p_0_in_8 => p_0_in_8,
      p_0_in_9 => p_0_in_9,
      p_19_in => p_19_in,
      p_22_in => p_22_in,
      \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0]\(0) => \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0]\(0),
      \q0_reg[0]\ => \q0_reg[0]\,
      \q0_reg[0]_0\ => \q0_reg[0]_0\,
      \q0_reg[0]_1\ => \q0_reg[0]_1\,
      \q0_reg[0]_2\ => \q0_reg[0]_2\,
      \q0_reg[0]_3\ => \q0_reg[0]_3\,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\ => \q0_reg[7]_0\,
      \q0_reg[7]_1\ => \q0_reg[7]_1\,
      \q0_reg[7]_2\ => \q0_reg[7]_2\,
      \q1_reg[0]\ => \q1_reg[0]\,
      \q1_reg[0]_0\ => \q1_reg[0]_0\,
      \q1_reg[0]_1\ => \q1_reg[0]_1\,
      \q1_reg[0]_10\ => \q1_reg[0]_10\,
      \q1_reg[0]_11\ => \q1_reg[0]_11\,
      \q1_reg[0]_12\ => \q1_reg[0]_12\,
      \q1_reg[0]_13\ => \q1_reg[0]_13\,
      \q1_reg[0]_14\ => \q1_reg[0]_14\,
      \q1_reg[0]_15\ => \q1_reg[0]_15\,
      \q1_reg[0]_16\ => \q1_reg[0]_16\,
      \q1_reg[0]_17\ => \q1_reg[0]_17\,
      \q1_reg[0]_18\ => \q1_reg[0]_18\,
      \q1_reg[0]_19\ => \q1_reg[0]_19\,
      \q1_reg[0]_2\ => \q1_reg[0]_2\,
      \q1_reg[0]_20\ => \q1_reg[0]_20\,
      \q1_reg[0]_21\ => \q1_reg[0]_21\,
      \q1_reg[0]_22\ => \q1_reg[0]_22\,
      \q1_reg[0]_23\ => \q1_reg[0]_23\,
      \q1_reg[0]_24\ => \q1_reg[0]_24\,
      \q1_reg[0]_25\ => \q1_reg[0]_25\,
      \q1_reg[0]_26\ => \q1_reg[0]_26\,
      \q1_reg[0]_27\ => \q1_reg[0]_27\,
      \q1_reg[0]_28\ => \q1_reg[0]_28\,
      \q1_reg[0]_29\ => \q1_reg[0]_29\,
      \q1_reg[0]_3\ => \q1_reg[0]_3\,
      \q1_reg[0]_30\ => \q1_reg[0]_30\,
      \q1_reg[0]_4\ => \q1_reg[0]_4\,
      \q1_reg[0]_5\ => \q1_reg[0]_5\,
      \q1_reg[0]_6\ => \q1_reg[0]_6\,
      \q1_reg[0]_7\ => \q1_reg[0]_7\,
      \q1_reg[0]_8\ => \q1_reg[0]_8\,
      \q1_reg[0]_9\ => \q1_reg[0]_9\,
      \reg_1033_reg[0]\ => INPUT_IMAGE_RREADY,
      \tmp_45_reg_1651_reg[0]\ => \tmp_45_reg_1651_reg[0]\,
      \tmp_45_reg_1651_reg[0]_0\ => \tmp_45_reg_1651_reg[0]_0\,
      \tmp_49_reg_1723_reg[3]\ => \tmp_49_reg_1723_reg[3]\,
      \tmp_49_reg_1723_reg[7]\ => \tmp_49_reg_1723_reg[7]\,
      \tmp_50_reg_1728_reg[0]\ => \tmp_50_reg_1728_reg[0]\,
      \tmp_50_reg_1728_reg[0]_0\ => \tmp_50_reg_1728_reg[0]_0\,
      \tmp_reg_1640_reg[6]\ => \tmp_reg_1640_reg[6]\,
      \tmp_s_reg_1732_reg[5]\(1 downto 0) => \tmp_s_reg_1732_reg[5]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem is
  port (
    \loop[4].remd_tmp_reg[5][3]__0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_22_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \exitcond_flatten_reg_1588_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next_reg_1592_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem is
begin
hog_urem_10ns_7nsAem_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_82
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      dout(9 downto 0) => dout(9 downto 0),
      \exitcond_flatten_reg_1588_reg[0]\ => \exitcond_flatten_reg_1588_reg[0]\,
      \indvar_flatten_next_reg_1592_reg[9]\(9 downto 0) => \indvar_flatten_next_reg_1592_reg[9]\(9 downto 0),
      \loop[4].remd_tmp_reg[5][3]__0\(4 downto 0) => \loop[4].remd_tmp_reg[5][3]__0\(4 downto 0),
      p_22_in => p_22_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_22_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_3 : entity is "hog_urem_10ns_7nsAem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_3 is
begin
hog_urem_10ns_7nsAem_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_80
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      ap_clk => ap_clk,
      dout(5 downto 0) => dout(5 downto 0),
      p_22_in => p_22_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_4 is
  port (
    \loop[4].remd_tmp_reg[5][3]__0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_19_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \exitcond_flatten1_reg_1665_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next9_reg_1669_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_4 : entity is "hog_urem_10ns_7nsAem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_4 is
begin
hog_urem_10ns_7nsAem_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div_78
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      dout(9 downto 0) => dout(9 downto 0),
      \exitcond_flatten1_reg_1665_reg[0]\ => \exitcond_flatten1_reg_1665_reg[0]\,
      \indvar_flatten_next9_reg_1669_reg[9]\(9 downto 0) => \indvar_flatten_next9_reg_1669_reg[9]\(9 downto 0),
      \loop[4].remd_tmp_reg[5][3]__0\(4 downto 0) => \loop[4].remd_tmp_reg[5][3]__0\(4 downto 0),
      p_19_in => p_19_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_5 is
  port (
    \tmp_s_reg_1732_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_19_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_5 : entity is "hog_urem_10ns_7nsAem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_5 is
begin
hog_urem_10ns_7nsAem_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_div
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      ap_clk => ap_clk,
      p_19_in => p_19_in,
      \tmp_s_reg_1732_reg[5]\(5 downto 0) => \tmp_s_reg_1732_reg[5]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto0 is
  port (
    grp_normalizeHisto0_fu_1019_descriptor_V_ce0 : out STD_LOGIC;
    ap_pipeline_reg_pp0_iter7_tmp_reg_618 : out STD_LOGIC;
    \tmp_33_reg_705_reg[0]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_normalizeHisto0_fu_1019_sum_address0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter8_reg_0 : out STD_LOGIC;
    \tmp_31_reg_697_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_31_reg_697_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_31_reg_697_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_28_reg_689_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_23_fu_419_p2 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_31_reg_697_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_31_reg_697_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_31_reg_697_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_31_reg_697_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_31_reg_697_reg[0]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sum0_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_grp_normalizeHisto0_fu_1019_ap_start_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter6_reg : out STD_LOGIC;
    \tmp_21_reg_660_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sum_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_35_reg_650_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_grp_normalizeHisto0_fu_1019_ap_start : in STD_LOGIC;
    ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto0 is
  signal \ap_CS_fsm[0]_i_1__2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_r_n_8 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_gate_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter8_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_i_mid2_reg_607 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_pipeline_reg_pp0_iter1_tmp_reg_618 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_i_mid2_reg_607 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_pipeline_reg_pp0_iter6_tmp_reg_618 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598 : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter7_tmp_reg_618\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598 : STD_LOGIC;
  signal \blkIdx_reg_221[0]_i_1_n_8\ : STD_LOGIC;
  signal \blkIdx_reg_221_reg_n_8_[0]\ : STD_LOGIC;
  signal exitcond_flatten_fu_243_p2 : STD_LOGIC;
  signal exitcond_flatten_reg_598 : STD_LOGIC;
  signal \exitcond_flatten_reg_598[0]_i_2_n_8\ : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_descriptor_V_address0 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \^grp_normalizehisto0_fu_1019_descriptor_v_ce0\ : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_normalized_V_we1 : STD_LOGIC;
  signal \^grp_normalizehisto0_fu_1019_sum_address0\ : STD_LOGIC;
  signal i_2_fu_287_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal i_mid2_fu_261_p3 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal i_mid2_reg_607 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal i_reg_232 : STD_LOGIC;
  signal i_reg_2320 : STD_LOGIC;
  signal \i_reg_232[2]_i_1_n_8\ : STD_LOGIC;
  signal \i_reg_232_reg_n_8_[0]\ : STD_LOGIC;
  signal \i_reg_232_reg_n_8_[2]\ : STD_LOGIC;
  signal \i_reg_232_reg_n_8_[5]\ : STD_LOGIC;
  signal indvar_flatten_next_fu_249_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \indvar_flatten_reg_210[6]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_210_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal p_shl5_cast_fu_415_p1 : STD_LOGIC_VECTOR ( 29 downto 15 );
  signal ram_reg_i_10_n_8 : STD_LOGIC;
  signal ram_reg_i_11_n_8 : STD_LOGIC;
  signal ram_reg_i_8_n_8 : STD_LOGIC;
  signal ram_reg_i_9_n_8 : STD_LOGIC;
  signal tmp1_fu_318_p2 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \tmp1_reg_639[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_21_reg_660[6]_i_1_n_8\ : STD_LOGIC;
  signal \^tmp_21_reg_660_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \tmp_21_reg_660_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_22_fu_402_p2 : STD_LOGIC;
  signal \tmp_22_reg_677[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_22_reg_677_reg_n_8_[0]\ : STD_LOGIC;
  signal \tmp_24_reg_681[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_24_reg_681_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_25_fu_449_p2 : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal tmp_26_fu_473_p2 : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_100_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_101_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_102_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_103_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_104_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_105_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_106_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_107_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_110_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_111_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_112_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_113_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_114_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_115_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_116_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_117_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_128_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_129_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_130_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_131_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_132_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_133_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_134_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_135_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_146_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_147_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_148_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_149_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_150_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_151_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_152_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_153_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_156_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_157_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_158_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_159_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_160_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_161_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_162_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_163_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_164_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_165_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_166_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_167_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_168_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_169_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_170_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_171_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_172_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_173_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_174_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_175_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_176_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_177_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_178_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_179_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_180_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_22_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_23_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_25_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_26_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_28_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_29_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_30_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_31_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_32_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_33_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_34_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_35_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_50_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_51_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_52_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_53_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_54_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_55_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_56_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_57_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_59_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_60_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_61_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_62_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_63_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_64_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_65_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_66_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_69_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_70_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_71_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_72_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_73_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_74_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_86_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_87_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_88_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_89_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_90_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_92_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_93_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_94_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_95_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_96_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_97_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685[0]_i_98_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_108_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_108_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_108_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_108_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_109_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_109_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_109_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_109_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_126_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_126_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_126_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_126_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_127_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_127_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_127_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_127_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_144_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_144_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_144_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_144_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_145_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_145_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_145_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_145_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_154_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_154_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_154_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_154_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_155_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_155_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_155_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_155_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_21_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_21_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_21_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_21_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_27_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_27_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_27_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_27_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_36_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_37_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_37_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_37_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_37_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_48_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_48_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_48_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_48_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_49_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_49_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_49_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_49_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_58_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_58_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_58_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_58_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_5_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_5_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_67_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_67_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_67_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_67_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_68_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_68_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_68_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_68_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_84_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_84_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_84_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_84_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_85_n_10\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_85_n_11\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_85_n_8\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg[0]_i_85_n_9\ : STD_LOGIC;
  signal \tmp_26_reg_685_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_27_fu_490_p2 : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal tmp_28_fu_510_p2 : STD_LOGIC;
  signal \tmp_28_reg_689[0]_i_1_n_8\ : STD_LOGIC;
  signal \^tmp_28_reg_689_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_28_reg_689_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_29_fu_516_p2 : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_100_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_101_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_16_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_17_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_18_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_19_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_20_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_21_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_22_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_24_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_25_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_26_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_27_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_28_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_29_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_30_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_31_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_35_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_36_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_37_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_38_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_39_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_40_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_41_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_44_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_45_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_46_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_47_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_48_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_49_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_50_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_51_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_54_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_55_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_56_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_57_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_58_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_59_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_60_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_61_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_65_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_66_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_67_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_68_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_69_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_70_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_71_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_72_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_73_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_76_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_77_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_78_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_79_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_80_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_81_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_82_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_83_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_86_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_87_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_88_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_89_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_90_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_91_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_92_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_93_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_94_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_95_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_96_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_97_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_98_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_99_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_14_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_14_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_14_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_23_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_23_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_23_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_23_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_33_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_33_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_33_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_33_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_34_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_34_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_34_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_34_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_43_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_43_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_43_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_43_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_52_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_52_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_52_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_52_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_53_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_53_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_53_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_53_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_74_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_74_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_74_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_74_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_75_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_75_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_75_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_75_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_84_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_84_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_84_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_84_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_85_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_85_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_85_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_85_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_8_n_10\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_8_n_11\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg[0]_i_8_n_9\ : STD_LOGIC;
  signal \tmp_29_reg_693_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_31_reg_6970 : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_34_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_35_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_36_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_37_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_48_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_49_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_50_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_51_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_52_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_53_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_54_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_55_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_58_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_59_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_60_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_61_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_62_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_63_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_64_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_65_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_66_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_67_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_68_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_69_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_70_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_71_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_72_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697[0]_i_73_n_8\ : STD_LOGIC;
  signal \^tmp_31_reg_697_reg[0]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tmp_31_reg_697_reg[0]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_31_reg_697_reg[0]_i_22_n_10\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_22_n_11\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_22_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_22_n_9\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_32_n_10\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_32_n_11\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_32_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_32_n_9\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_33_n_10\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_33_n_11\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_33_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_33_n_9\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_46_n_10\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_46_n_11\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_46_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_46_n_9\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_47_n_10\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_47_n_11\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_47_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_47_n_9\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_56_n_10\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_56_n_11\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_56_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_56_n_9\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_57_n_10\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_57_n_11\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_57_n_8\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg[0]_i_57_n_9\ : STD_LOGIC;
  signal \tmp_31_reg_697_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_32_fu_565_p2 : STD_LOGIC;
  signal tmp_32_reg_7010 : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_16_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_18_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_19_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_20_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_21_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_22_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_23_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_24_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_26_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_27_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_28_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_29_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_33_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_17_n_10\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_17_n_11\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_17_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_17_n_9\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_8_n_10\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_8_n_11\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg[0]_i_8_n_9\ : STD_LOGIC;
  signal \tmp_32_reg_701_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_33_fu_584_p2 : STD_LOGIC;
  signal tmp_33_reg_705 : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_16_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_17_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_18_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_19_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_20_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_21_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_23_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_24_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_25_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_26_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_30_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705[0]_i_9_n_8\ : STD_LOGIC;
  signal \^tmp_33_reg_705_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \tmp_33_reg_705_reg[0]_i_14_n_10\ : STD_LOGIC;
  signal \tmp_33_reg_705_reg[0]_i_14_n_11\ : STD_LOGIC;
  signal \tmp_33_reg_705_reg[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705_reg[0]_i_14_n_9\ : STD_LOGIC;
  signal \tmp_33_reg_705_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \tmp_33_reg_705_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \tmp_33_reg_705_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_33_reg_705_reg[0]_i_5_n_10\ : STD_LOGIC;
  signal \tmp_33_reg_705_reg[0]_i_5_n_11\ : STD_LOGIC;
  signal \tmp_33_reg_705_reg[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_33_reg_705_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal \tmp_mid2_v_reg_612[0]_i_1_n_8\ : STD_LOGIC;
  signal tmp_reg_618 : STD_LOGIC;
  signal \tmp_reg_618[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_reg_618[0]_i_3_n_8\ : STD_LOGIC;
  signal \NLW_tmp_26_reg_685_reg[0]_i_145_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_47_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_26_reg_685_reg[0]_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_29_reg_693_reg[0]_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_31_reg_697_reg[0]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_31_reg_697_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_reg_697_reg[0]_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_32_reg_701_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_32_reg_701_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_32_reg_701_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_32_reg_701_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_32_reg_701_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_33_reg_705_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_33_reg_705_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_33_reg_705_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_33_reg_705_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_33_reg_705_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair120";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair114";
  attribute srl_name : string;
  attribute srl_name of \ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5\ : label is "inst/\grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5 ";
  attribute SOFT_HLUTNM of ap_reg_grp_normalizeHisto0_fu_1019_ap_start_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \blkIdx_reg_221[0]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_598[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_598[0]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \i_reg_232[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \i_reg_232[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \i_reg_232[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i_reg_232[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[6]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tmp1_reg_639[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp1_reg_639[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp1_reg_639[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp1_reg_639[5]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_21_reg_660[5]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tmp_21_reg_660[6]_i_2\ : label is "soft_lutpair123";
begin
  \ap_CS_fsm_reg[0]_0\(1 downto 0) <= \^ap_cs_fsm_reg[0]_0\(1 downto 0);
  ap_enable_reg_pp0_iter8_reg_0 <= \^ap_enable_reg_pp0_iter8_reg_0\;
  ap_pipeline_reg_pp0_iter7_tmp_reg_618 <= \^ap_pipeline_reg_pp0_iter7_tmp_reg_618\;
  grp_normalizeHisto0_fu_1019_descriptor_V_ce0 <= \^grp_normalizehisto0_fu_1019_descriptor_v_ce0\;
  grp_normalizeHisto0_fu_1019_sum_address0 <= \^grp_normalizehisto0_fu_1019_sum_address0\;
  \tmp_21_reg_660_reg[5]_0\(5 downto 0) <= \^tmp_21_reg_660_reg[5]_0\(5 downto 0);
  \tmp_28_reg_689_reg[0]_0\(0) <= \^tmp_28_reg_689_reg[0]_0\(0);
  \tmp_31_reg_697_reg[0]_1\(3 downto 0) <= \^tmp_31_reg_697_reg[0]_1\(3 downto 0);
  \tmp_31_reg_697_reg[0]_2\(0) <= \^tmp_31_reg_697_reg[0]_2\(0);
  \tmp_33_reg_705_reg[0]_0\(11 downto 0) <= \^tmp_33_reg_705_reg[0]_0\(11 downto 0);
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_cs_fsm_reg[0]_0\(1),
      I2 => ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
      O => \ap_CS_fsm[0]_i_1__2_n_8\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC0"
    )
        port map (
      I0 => ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[1]_i_2_n_8\,
      I3 => \^ap_cs_fsm_reg[0]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DDDDDD"
    )
        port map (
      I0 => grp_normalizeHisto0_fu_1019_normalized_V_we1,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => exitcond_flatten_fu_243_p2,
      O => \ap_CS_fsm[1]_i_2_n_8\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AAAA00800080"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_enable_reg_pp0_iter9,
      I5 => grp_normalizeHisto0_fu_1019_normalized_V_we1,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__2_n_8\,
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[0]_0\(1),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA00EA00EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
      I2 => \^ap_cs_fsm_reg[0]_0\(0),
      I3 => ap_rst_n,
      I4 => exitcond_flatten_fu_243_p2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_8\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_8\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter9,
      Q => grp_normalizeHisto0_fu_1019_normalized_V_we1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27772222"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      I2 => \^ap_cs_fsm_reg[0]_0\(0),
      I3 => ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_8\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_8\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '1',
      Q => ap_enable_reg_pp0_iter2_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter3_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter4_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter5_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter6_reg_r_n_8,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter1,
      Q => \ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8\
    );
ap_enable_reg_pp0_iter7_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8,
      I1 => \^ap_enable_reg_pp0_iter8_reg_0\,
      O => ap_enable_reg_pp0_iter7_reg_gate_n_8
    );
ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8\,
      Q => ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8,
      R => '0'
    );
ap_enable_reg_pp0_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter6_reg_r_n_8,
      Q => \^ap_enable_reg_pp0_iter8_reg_0\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7_reg_gate_n_8,
      Q => \^grp_normalizehisto0_fu_1019_descriptor_v_ce0\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_normalizehisto0_fu_1019_descriptor_v_ce0\,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter5_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r,
      I1 => ap_enable_reg_pp0_iter4_reg_r_n_8,
      O => ap_enable_reg_pp2_iter6_reg
    );
\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => exitcond_flatten_reg_598,
      Q => ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(0),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(1),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(2),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(3),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(4),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(5),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_tmp_reg_618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_reg_618,
      Q => ap_pipeline_reg_pp0_iter1_tmp_reg_618,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598,
      Q => \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(2),
      Q => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(3),
      Q => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(4),
      Q => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(5),
      Q => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_tmp_reg_618,
      Q => \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(0),
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(0)
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(1),
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(1)
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_reg_618_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598,
      Q => ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_reg_618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      Q => \^ap_pipeline_reg_pp0_iter7_tmp_reg_618\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598,
      Q => ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_21_reg_660_reg__0\(0),
      Q => ram_reg(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_21_reg_660_reg__0\(1),
      Q => ram_reg(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_21_reg_660_reg__0\(2),
      Q => ram_reg(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_21_reg_660_reg__0\(3),
      Q => ram_reg(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_21_reg_660_reg__0\(4),
      Q => ram_reg(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_21_reg_660_reg__0\(5),
      Q => ram_reg(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_21_reg_660_reg__0\(6),
      Q => ram_reg(6),
      R => '0'
    );
ap_reg_grp_normalizeHisto0_fu_1019_ap_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[0]_0\(1),
      I2 => ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
      O => ap_reg_grp_normalizeHisto0_fu_1019_ap_start_reg
    );
\blkIdx_reg_221[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000000ACAAAAAA"
    )
        port map (
      I0 => \blkIdx_reg_221_reg_n_8_[0]\,
      I1 => \^grp_normalizehisto0_fu_1019_sum_address0\,
      I2 => exitcond_flatten_reg_598,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter00,
      O => \blkIdx_reg_221[0]_i_1_n_8\
    );
\blkIdx_reg_221[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
      I1 => \^ap_cs_fsm_reg[0]_0\(0),
      O => ap_enable_reg_pp0_iter00
    );
\blkIdx_reg_221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkIdx_reg_221[0]_i_1_n_8\,
      Q => \blkIdx_reg_221_reg_n_8_[0]\,
      R => '0'
    );
\exitcond_flatten_reg_598[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \indvar_flatten_reg_210_reg__0\(2),
      I1 => \indvar_flatten_reg_210_reg__0\(4),
      I2 => \indvar_flatten_reg_210_reg__0\(0),
      I3 => \exitcond_flatten_reg_598[0]_i_2_n_8\,
      O => exitcond_flatten_fu_243_p2
    );
\exitcond_flatten_reg_598[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \indvar_flatten_reg_210_reg__0\(3),
      I1 => \indvar_flatten_reg_210_reg__0\(1),
      I2 => \indvar_flatten_reg_210_reg__0\(6),
      I3 => \indvar_flatten_reg_210_reg__0\(5),
      O => \exitcond_flatten_reg_598[0]_i_2_n_8\
    );
\exitcond_flatten_reg_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => exitcond_flatten_fu_243_p2,
      Q => exitcond_flatten_reg_598,
      R => '0'
    );
hog_mul_34ns_32nsjbC_U45: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC_86
     port map (
      P(26 downto 0) => p_1_in(26 downto 0),
      ap_clk => ap_clk,
      sum_q0(31 downto 0) => sum_q0(31 downto 0)
    );
\i_mid2_reg_607[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F0D0"
    )
        port map (
      I0 => \i_reg_232_reg_n_8_[5]\,
      I1 => i_mid2_fu_261_p3(4),
      I2 => \i_reg_232_reg_n_8_[2]\,
      I3 => i_mid2_fu_261_p3(3),
      I4 => \i_reg_232_reg_n_8_[0]\,
      I5 => i_mid2_fu_261_p3(1),
      O => i_mid2_fu_261_p3(2)
    );
\i_mid2_reg_607[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => \i_reg_232_reg_n_8_[5]\,
      I1 => i_mid2_fu_261_p3(4),
      I2 => \i_reg_232_reg_n_8_[2]\,
      I3 => i_mid2_fu_261_p3(3),
      I4 => \i_reg_232_reg_n_8_[0]\,
      I5 => i_mid2_fu_261_p3(1),
      O => i_mid2_fu_261_p3(5)
    );
\i_mid2_reg_607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \i_reg_232_reg_n_8_[0]\,
      Q => i_mid2_reg_607(0),
      R => '0'
    );
\i_mid2_reg_607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => i_mid2_fu_261_p3(1),
      Q => i_mid2_reg_607(1),
      R => '0'
    );
\i_mid2_reg_607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => i_mid2_fu_261_p3(2),
      Q => i_mid2_reg_607(2),
      R => '0'
    );
\i_mid2_reg_607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => i_mid2_fu_261_p3(3),
      Q => i_mid2_reg_607(3),
      R => '0'
    );
\i_mid2_reg_607_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => i_mid2_fu_261_p3(4),
      Q => i_mid2_reg_607(4),
      R => '0'
    );
\i_mid2_reg_607_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => i_mid2_fu_261_p3(5),
      Q => i_mid2_reg_607(5),
      R => '0'
    );
\i_reg_232[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_232_reg_n_8_[0]\,
      O => i_2_fu_287_p2(0)
    );
\i_reg_232[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_232_reg_n_8_[0]\,
      I1 => i_mid2_fu_261_p3(1),
      O => i_2_fu_287_p2(1)
    );
\i_reg_232[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333CCCCCCCCC8CC"
    )
        port map (
      I0 => i_mid2_fu_261_p3(3),
      I1 => \i_reg_232_reg_n_8_[2]\,
      I2 => i_mid2_fu_261_p3(4),
      I3 => \i_reg_232_reg_n_8_[5]\,
      I4 => i_mid2_fu_261_p3(1),
      I5 => \i_reg_232_reg_n_8_[0]\,
      O => \i_reg_232[2]_i_1_n_8\
    );
\i_reg_232[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_mid2_fu_261_p3(3),
      I1 => \i_reg_232_reg_n_8_[0]\,
      I2 => i_mid2_fu_261_p3(1),
      I3 => \i_reg_232_reg_n_8_[2]\,
      O => i_2_fu_287_p2(3)
    );
\i_reg_232[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_mid2_fu_261_p3(4),
      I1 => \i_reg_232_reg_n_8_[2]\,
      I2 => i_mid2_fu_261_p3(1),
      I3 => \i_reg_232_reg_n_8_[0]\,
      I4 => i_mid2_fu_261_p3(3),
      O => i_2_fu_287_p2(4)
    );
\i_reg_232[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^ap_cs_fsm_reg[0]_0\(0),
      I4 => ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
      O => i_reg_232
    );
\i_reg_232[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      I2 => ap_enable_reg_pp0_iter0,
      O => i_reg_2320
    );
\i_reg_232[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAA8AAAA"
    )
        port map (
      I0 => \i_reg_232_reg_n_8_[5]\,
      I1 => i_mid2_fu_261_p3(3),
      I2 => \i_reg_232_reg_n_8_[0]\,
      I3 => i_mid2_fu_261_p3(1),
      I4 => \i_reg_232_reg_n_8_[2]\,
      I5 => i_mid2_fu_261_p3(4),
      O => i_2_fu_287_p2(5)
    );
\i_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => i_2_fu_287_p2(0),
      Q => \i_reg_232_reg_n_8_[0]\,
      R => i_reg_232
    );
\i_reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => i_2_fu_287_p2(1),
      Q => i_mid2_fu_261_p3(1),
      R => i_reg_232
    );
\i_reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => \i_reg_232[2]_i_1_n_8\,
      Q => \i_reg_232_reg_n_8_[2]\,
      R => i_reg_232
    );
\i_reg_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => i_2_fu_287_p2(3),
      Q => i_mid2_fu_261_p3(3),
      R => i_reg_232
    );
\i_reg_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => i_2_fu_287_p2(4),
      Q => i_mid2_fu_261_p3(4),
      R => i_reg_232
    );
\i_reg_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => i_2_fu_287_p2(5),
      Q => \i_reg_232_reg_n_8_[5]\,
      R => i_reg_232
    );
\indvar_flatten_reg_210[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten_reg_210_reg__0\(0),
      O => indvar_flatten_next_fu_249_p2(0)
    );
\indvar_flatten_reg_210[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_reg_210_reg__0\(0),
      I1 => \indvar_flatten_reg_210_reg__0\(1),
      O => indvar_flatten_next_fu_249_p2(1)
    );
\indvar_flatten_reg_210[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_reg_210_reg__0\(0),
      I1 => \indvar_flatten_reg_210_reg__0\(1),
      I2 => \indvar_flatten_reg_210_reg__0\(2),
      O => indvar_flatten_next_fu_249_p2(2)
    );
\indvar_flatten_reg_210[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \indvar_flatten_reg_210_reg__0\(3),
      I1 => \indvar_flatten_reg_210_reg__0\(0),
      I2 => \indvar_flatten_reg_210_reg__0\(1),
      I3 => \indvar_flatten_reg_210_reg__0\(2),
      O => indvar_flatten_next_fu_249_p2(3)
    );
\indvar_flatten_reg_210[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \indvar_flatten_reg_210_reg__0\(4),
      I1 => \indvar_flatten_reg_210_reg__0\(2),
      I2 => \indvar_flatten_reg_210_reg__0\(1),
      I3 => \indvar_flatten_reg_210_reg__0\(0),
      I4 => \indvar_flatten_reg_210_reg__0\(3),
      O => indvar_flatten_next_fu_249_p2(4)
    );
\indvar_flatten_reg_210[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \indvar_flatten_reg_210_reg__0\(5),
      I1 => \indvar_flatten_reg_210_reg__0\(3),
      I2 => \indvar_flatten_reg_210_reg__0\(0),
      I3 => \indvar_flatten_reg_210_reg__0\(1),
      I4 => \indvar_flatten_reg_210_reg__0\(2),
      I5 => \indvar_flatten_reg_210_reg__0\(4),
      O => indvar_flatten_next_fu_249_p2(5)
    );
\indvar_flatten_reg_210[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \indvar_flatten_reg_210_reg__0\(6),
      I1 => \indvar_flatten_reg_210_reg__0\(4),
      I2 => \indvar_flatten_reg_210[6]_i_2_n_8\,
      I3 => \indvar_flatten_reg_210_reg__0\(3),
      I4 => \indvar_flatten_reg_210_reg__0\(5),
      O => indvar_flatten_next_fu_249_p2(6)
    );
\indvar_flatten_reg_210[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \indvar_flatten_reg_210_reg__0\(2),
      I1 => \indvar_flatten_reg_210_reg__0\(1),
      I2 => \indvar_flatten_reg_210_reg__0\(0),
      O => \indvar_flatten_reg_210[6]_i_2_n_8\
    );
\indvar_flatten_reg_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(0),
      Q => \indvar_flatten_reg_210_reg__0\(0),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(1),
      Q => \indvar_flatten_reg_210_reg__0\(1),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(2),
      Q => \indvar_flatten_reg_210_reg__0\(2),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(3),
      Q => \indvar_flatten_reg_210_reg__0\(3),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(4),
      Q => \indvar_flatten_reg_210_reg__0\(4),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(5),
      Q => \indvar_flatten_reg_210_reg__0\(5),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(6),
      Q => \indvar_flatten_reg_210_reg__0\(6),
      R => i_reg_232
    );
ram_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_24_reg_681_reg_n_8_[0]\,
      I1 => \tmp_26_reg_685_reg_n_8_[0]\,
      O => ram_reg_i_10_n_8
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001010100"
    )
        port map (
      I0 => \tmp_24_reg_681_reg_n_8_[0]\,
      I1 => \tmp_28_reg_689_reg_n_8_[0]\,
      I2 => \tmp_29_reg_693_reg_n_8_[0]\,
      I3 => \tmp_31_reg_697_reg_n_8_[0]\,
      I4 => tmp_33_reg_705,
      I5 => \tmp_32_reg_701_reg_n_8_[0]\,
      O => ram_reg_i_11_n_8
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F808F808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => Q(2),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \ap_CS_fsm_reg[2]_0\(0),
      O => sum0_ce0
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => grp_normalizeHisto0_fu_1019_normalized_V_we1,
      O => WEA(0)
    );
ram_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tmp_26_reg_685_reg_n_8_[0]\,
      I1 => \tmp_24_reg_681_reg_n_8_[0]\,
      I2 => \tmp_22_reg_677_reg_n_8_[0]\,
      I3 => \tmp_28_reg_689_reg_n_8_[0]\,
      O => DIADI(4)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000000E"
    )
        port map (
      I0 => \tmp_29_reg_693_reg_n_8_[0]\,
      I1 => \tmp_31_reg_697_reg_n_8_[0]\,
      I2 => \tmp_26_reg_685_reg_n_8_[0]\,
      I3 => \tmp_24_reg_681_reg_n_8_[0]\,
      I4 => \tmp_28_reg_689_reg_n_8_[0]\,
      I5 => \tmp_22_reg_677_reg_n_8_[0]\,
      O => DIADI(3)
    );
ram_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \tmp_22_reg_677_reg_n_8_[0]\,
      I1 => \tmp_24_reg_681_reg_n_8_[0]\,
      I2 => ram_reg_i_8_n_8,
      O => DIADI(2)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000000E"
    )
        port map (
      I0 => tmp_33_reg_705,
      I1 => \tmp_32_reg_701_reg_n_8_[0]\,
      I2 => ram_reg_i_9_n_8,
      I3 => \tmp_28_reg_689_reg_n_8_[0]\,
      I4 => \tmp_22_reg_677_reg_n_8_[0]\,
      I5 => ram_reg_i_10_n_8,
      O => DIADI(1)
    );
ram_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \tmp_22_reg_677_reg_n_8_[0]\,
      I1 => \tmp_26_reg_685_reg_n_8_[0]\,
      I2 => \tmp_24_reg_681_reg_n_8_[0]\,
      I3 => ram_reg_i_11_n_8,
      O => DIADI(0)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001010100"
    )
        port map (
      I0 => \tmp_26_reg_685_reg_n_8_[0]\,
      I1 => \tmp_28_reg_689_reg_n_8_[0]\,
      I2 => \tmp_22_reg_677_reg_n_8_[0]\,
      I3 => \tmp_29_reg_693_reg_n_8_[0]\,
      I4 => \tmp_32_reg_701_reg_n_8_[0]\,
      I5 => \tmp_31_reg_697_reg_n_8_[0]\,
      O => ram_reg_i_8_n_8
    );
ram_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_29_reg_693_reg_n_8_[0]\,
      I1 => \tmp_31_reg_697_reg_n_8_[0]\,
      O => ram_reg_i_9_n_8
    );
\tmp1_reg_639[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(2),
      I1 => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      O => tmp1_fu_318_p2(2)
    );
\tmp1_reg_639[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(2),
      I1 => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      I2 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(3),
      O => tmp1_fu_318_p2(3)
    );
\tmp1_reg_639[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      I1 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(2),
      I2 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(3),
      I3 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(4),
      O => tmp1_fu_318_p2(4)
    );
\tmp1_reg_639[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598,
      O => \tmp1_reg_639[5]_i_1_n_8\
    );
\tmp1_reg_639[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(3),
      I1 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(2),
      I2 => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      I3 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(4),
      I4 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(5),
      O => tmp1_fu_318_p2(5)
    );
\tmp1_reg_639_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1_n_8\,
      D => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(0),
      Q => \^tmp_21_reg_660_reg[5]_0\(0),
      R => '0'
    );
\tmp1_reg_639_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1_n_8\,
      D => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(1),
      Q => \^tmp_21_reg_660_reg[5]_0\(1),
      R => '0'
    );
\tmp1_reg_639_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1_n_8\,
      D => tmp1_fu_318_p2(2),
      Q => \^tmp_21_reg_660_reg[5]_0\(2),
      R => '0'
    );
\tmp1_reg_639_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1_n_8\,
      D => tmp1_fu_318_p2(3),
      Q => \^tmp_21_reg_660_reg[5]_0\(3),
      R => '0'
    );
\tmp1_reg_639_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1_n_8\,
      D => tmp1_fu_318_p2(4),
      Q => \^tmp_21_reg_660_reg[5]_0\(4),
      R => '0'
    );
\tmp1_reg_639_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1_n_8\,
      D => tmp1_fu_318_p2(5),
      Q => \^tmp_21_reg_660_reg[5]_0\(5),
      R => '0'
    );
\tmp_21_reg_660[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter7_tmp_reg_618\,
      I1 => \^tmp_21_reg_660_reg[5]_0\(5),
      O => grp_normalizeHisto0_fu_1019_descriptor_V_address0(5)
    );
\tmp_21_reg_660[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598,
      O => \tmp_21_reg_660[6]_i_1_n_8\
    );
\tmp_21_reg_660[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tmp_21_reg_660_reg[5]_0\(5),
      I1 => \^ap_pipeline_reg_pp0_iter7_tmp_reg_618\,
      O => grp_normalizeHisto0_fu_1019_descriptor_V_address0(6)
    );
\tmp_21_reg_660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => \^tmp_21_reg_660_reg[5]_0\(0),
      Q => \tmp_21_reg_660_reg__0\(0),
      R => '0'
    );
\tmp_21_reg_660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => \^tmp_21_reg_660_reg[5]_0\(1),
      Q => \tmp_21_reg_660_reg__0\(1),
      R => '0'
    );
\tmp_21_reg_660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => \^tmp_21_reg_660_reg[5]_0\(2),
      Q => \tmp_21_reg_660_reg__0\(2),
      R => '0'
    );
\tmp_21_reg_660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => \^tmp_21_reg_660_reg[5]_0\(3),
      Q => \tmp_21_reg_660_reg__0\(3),
      R => '0'
    );
\tmp_21_reg_660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => \^tmp_21_reg_660_reg[5]_0\(4),
      Q => \tmp_21_reg_660_reg__0\(4),
      R => '0'
    );
\tmp_21_reg_660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => grp_normalizeHisto0_fu_1019_descriptor_V_address0(5),
      Q => \tmp_21_reg_660_reg__0\(5),
      R => '0'
    );
\tmp_21_reg_660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => grp_normalizeHisto0_fu_1019_descriptor_V_address0(6),
      Q => \tmp_21_reg_660_reg__0\(6),
      R => '0'
    );
\tmp_22_reg_677[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_22_reg_677_reg_n_8_[0]\,
      I1 => ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598,
      I2 => tmp_22_fu_402_p2,
      O => \tmp_22_reg_677[0]_i_1_n_8\
    );
\tmp_22_reg_677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_22_reg_677[0]_i_1_n_8\,
      Q => \tmp_22_reg_677_reg_n_8_[0]\,
      R => '0'
    );
\tmp_24_reg_681[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_24_reg_681_reg_n_8_[0]\,
      I1 => tmp_22_fu_402_p2,
      I2 => ram_reg_0(0),
      O => \tmp_24_reg_681[0]_i_1_n_8\
    );
\tmp_24_reg_681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_24_reg_681[0]_i_1_n_8\,
      Q => \tmp_24_reg_681_reg_n_8_[0]\,
      R => '0'
    );
\tmp_26_reg_685[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => tmp_26_fu_473_p2,
      I1 => ram_reg_0(0),
      I2 => tmp_22_fu_402_p2,
      I3 => \tmp_26_reg_685_reg_n_8_[0]\,
      O => \tmp_26_reg_685[0]_i_1_n_8\
    );
\tmp_26_reg_685[0]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_25_fu_449_p2(8),
      I1 => DOADO(6),
      I2 => DOADO(7),
      I3 => tmp_25_fu_449_p2(9),
      O => \tmp_26_reg_685[0]_i_100_n_8\
    );
\tmp_26_reg_685[0]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_25_fu_449_p2(6),
      I1 => DOADO(4),
      I2 => DOADO(5),
      I3 => tmp_25_fu_449_p2(7),
      O => \tmp_26_reg_685[0]_i_101_n_8\
    );
\tmp_26_reg_685[0]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_25_fu_449_p2(4),
      I1 => DOADO(2),
      I2 => DOADO(3),
      I3 => tmp_25_fu_449_p2(5),
      O => \tmp_26_reg_685[0]_i_102_n_8\
    );
\tmp_26_reg_685[0]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_25_fu_449_p2(2),
      I1 => tmp_25_fu_449_p2(3),
      I2 => DOADO(1),
      I3 => DOADO(0),
      O => \tmp_26_reg_685[0]_i_103_n_8\
    );
\tmp_26_reg_685[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_25_fu_449_p2(8),
      I1 => DOADO(7),
      I2 => tmp_25_fu_449_p2(9),
      I3 => DOADO(6),
      O => \tmp_26_reg_685[0]_i_104_n_8\
    );
\tmp_26_reg_685[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_25_fu_449_p2(6),
      I1 => DOADO(5),
      I2 => tmp_25_fu_449_p2(7),
      I3 => DOADO(4),
      O => \tmp_26_reg_685[0]_i_105_n_8\
    );
\tmp_26_reg_685[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_25_fu_449_p2(4),
      I1 => DOADO(3),
      I2 => tmp_25_fu_449_p2(5),
      I3 => DOADO(2),
      O => \tmp_26_reg_685[0]_i_106_n_8\
    );
\tmp_26_reg_685[0]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_25_fu_449_p2(2),
      I1 => tmp_25_fu_449_p2(3),
      I2 => DOADO(0),
      I3 => DOADO(1),
      O => \tmp_26_reg_685[0]_i_107_n_8\
    );
\tmp_26_reg_685[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_25_fu_449_p2(28),
      I1 => tmp_25_fu_449_p2(29),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_11_n_8\
    );
\tmp_26_reg_685[0]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(23),
      I1 => p_shl5_cast_fu_415_p1(25),
      O => \tmp_26_reg_685[0]_i_110_n_8\
    );
\tmp_26_reg_685[0]_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(22),
      I1 => p_shl5_cast_fu_415_p1(24),
      O => \tmp_26_reg_685[0]_i_111_n_8\
    );
\tmp_26_reg_685[0]_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(21),
      I1 => p_shl5_cast_fu_415_p1(23),
      O => \tmp_26_reg_685[0]_i_112_n_8\
    );
\tmp_26_reg_685[0]_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(20),
      I1 => p_shl5_cast_fu_415_p1(22),
      O => \tmp_26_reg_685[0]_i_113_n_8\
    );
\tmp_26_reg_685[0]_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(19),
      I1 => p_shl5_cast_fu_415_p1(21),
      O => \tmp_26_reg_685[0]_i_114_n_8\
    );
\tmp_26_reg_685[0]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(18),
      I1 => p_shl5_cast_fu_415_p1(20),
      O => \tmp_26_reg_685[0]_i_115_n_8\
    );
\tmp_26_reg_685[0]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(17),
      I1 => p_shl5_cast_fu_415_p1(19),
      O => \tmp_26_reg_685[0]_i_116_n_8\
    );
\tmp_26_reg_685[0]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(16),
      I1 => p_shl5_cast_fu_415_p1(18),
      O => \tmp_26_reg_685[0]_i_117_n_8\
    );
\tmp_26_reg_685[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_25_fu_449_p2(26),
      I1 => tmp_25_fu_449_p2(27),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_12_n_8\
    );
\tmp_26_reg_685[0]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(24),
      I1 => p_shl5_cast_fu_415_p1(27),
      O => \tmp_26_reg_685[0]_i_128_n_8\
    );
\tmp_26_reg_685[0]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(23),
      I1 => p_shl5_cast_fu_415_p1(26),
      O => \tmp_26_reg_685[0]_i_129_n_8\
    );
\tmp_26_reg_685[0]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(22),
      I1 => p_shl5_cast_fu_415_p1(25),
      O => \tmp_26_reg_685[0]_i_130_n_8\
    );
\tmp_26_reg_685[0]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(21),
      I1 => p_shl5_cast_fu_415_p1(24),
      O => \tmp_26_reg_685[0]_i_131_n_8\
    );
\tmp_26_reg_685[0]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(20),
      I1 => p_shl5_cast_fu_415_p1(23),
      O => \tmp_26_reg_685[0]_i_132_n_8\
    );
\tmp_26_reg_685[0]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(19),
      I1 => p_shl5_cast_fu_415_p1(22),
      O => \tmp_26_reg_685[0]_i_133_n_8\
    );
\tmp_26_reg_685[0]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(18),
      I1 => p_shl5_cast_fu_415_p1(21),
      O => \tmp_26_reg_685[0]_i_134_n_8\
    );
\tmp_26_reg_685[0]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(17),
      I1 => p_shl5_cast_fu_415_p1(20),
      O => \tmp_26_reg_685[0]_i_135_n_8\
    );
\tmp_26_reg_685[0]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(5),
      I1 => DOADO(6),
      I2 => DOADO(7),
      I3 => \^tmp_33_reg_705_reg[0]_0\(6),
      O => DI(2)
    );
\tmp_26_reg_685[0]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(3),
      I1 => DOADO(4),
      I2 => DOADO(5),
      I3 => \^tmp_33_reg_705_reg[0]_0\(4),
      O => DI(1)
    );
\tmp_26_reg_685[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(1),
      I1 => DOADO(2),
      I2 => DOADO(3),
      I3 => \^tmp_33_reg_705_reg[0]_0\(2),
      O => DI(0)
    );
\tmp_26_reg_685[0]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(15),
      I1 => p_shl5_cast_fu_415_p1(17),
      O => \tmp_26_reg_685[0]_i_146_n_8\
    );
\tmp_26_reg_685[0]_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(11),
      I1 => p_shl5_cast_fu_415_p1(16),
      O => \tmp_26_reg_685[0]_i_147_n_8\
    );
\tmp_26_reg_685[0]_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(10),
      I1 => p_shl5_cast_fu_415_p1(15),
      O => \tmp_26_reg_685[0]_i_148_n_8\
    );
\tmp_26_reg_685[0]_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(9),
      I1 => \^tmp_33_reg_705_reg[0]_0\(11),
      O => \tmp_26_reg_685[0]_i_149_n_8\
    );
\tmp_26_reg_685[0]_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(8),
      I1 => \^tmp_33_reg_705_reg[0]_0\(10),
      O => \tmp_26_reg_685[0]_i_150_n_8\
    );
\tmp_26_reg_685[0]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(7),
      I1 => \^tmp_33_reg_705_reg[0]_0\(9),
      O => \tmp_26_reg_685[0]_i_151_n_8\
    );
\tmp_26_reg_685[0]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(6),
      I1 => \^tmp_33_reg_705_reg[0]_0\(8),
      O => \tmp_26_reg_685[0]_i_152_n_8\
    );
\tmp_26_reg_685[0]_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(5),
      I1 => \^tmp_33_reg_705_reg[0]_0\(7),
      O => \tmp_26_reg_685[0]_i_153_n_8\
    );
\tmp_26_reg_685[0]_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(16),
      I1 => p_shl5_cast_fu_415_p1(19),
      O => \tmp_26_reg_685[0]_i_156_n_8\
    );
\tmp_26_reg_685[0]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(15),
      I1 => p_shl5_cast_fu_415_p1(18),
      O => \tmp_26_reg_685[0]_i_157_n_8\
    );
\tmp_26_reg_685[0]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(11),
      I1 => p_shl5_cast_fu_415_p1(17),
      O => \tmp_26_reg_685[0]_i_158_n_8\
    );
\tmp_26_reg_685[0]_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(10),
      I1 => p_shl5_cast_fu_415_p1(16),
      O => \tmp_26_reg_685[0]_i_159_n_8\
    );
\tmp_26_reg_685[0]_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(9),
      I1 => p_shl5_cast_fu_415_p1(15),
      O => \tmp_26_reg_685[0]_i_160_n_8\
    );
\tmp_26_reg_685[0]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(8),
      I1 => \^tmp_33_reg_705_reg[0]_0\(11),
      O => \tmp_26_reg_685[0]_i_161_n_8\
    );
\tmp_26_reg_685[0]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(7),
      I1 => \^tmp_33_reg_705_reg[0]_0\(10),
      O => \tmp_26_reg_685[0]_i_162_n_8\
    );
\tmp_26_reg_685[0]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(6),
      I1 => \^tmp_33_reg_705_reg[0]_0\(9),
      O => \tmp_26_reg_685[0]_i_163_n_8\
    );
\tmp_26_reg_685[0]_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(4),
      I1 => \^tmp_33_reg_705_reg[0]_0\(6),
      O => \tmp_26_reg_685[0]_i_164_n_8\
    );
\tmp_26_reg_685[0]_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(3),
      I1 => \^tmp_33_reg_705_reg[0]_0\(5),
      O => \tmp_26_reg_685[0]_i_165_n_8\
    );
\tmp_26_reg_685[0]_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(2),
      I1 => \^tmp_33_reg_705_reg[0]_0\(4),
      O => \tmp_26_reg_685[0]_i_166_n_8\
    );
\tmp_26_reg_685[0]_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(1),
      I1 => \^tmp_33_reg_705_reg[0]_0\(3),
      O => \tmp_26_reg_685[0]_i_167_n_8\
    );
\tmp_26_reg_685[0]_i_168\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(0),
      O => \tmp_26_reg_685[0]_i_168_n_8\
    );
\tmp_26_reg_685[0]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(0),
      I1 => \^tmp_33_reg_705_reg[0]_0\(2),
      O => \tmp_26_reg_685[0]_i_169_n_8\
    );
\tmp_26_reg_685[0]_i_170\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(1),
      O => \tmp_26_reg_685[0]_i_170_n_8\
    );
\tmp_26_reg_685[0]_i_171\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(0),
      O => \tmp_26_reg_685[0]_i_171_n_8\
    );
\tmp_26_reg_685[0]_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(5),
      I1 => \^tmp_33_reg_705_reg[0]_0\(8),
      O => \tmp_26_reg_685[0]_i_172_n_8\
    );
\tmp_26_reg_685[0]_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(4),
      I1 => \^tmp_33_reg_705_reg[0]_0\(7),
      O => \tmp_26_reg_685[0]_i_173_n_8\
    );
\tmp_26_reg_685[0]_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(3),
      I1 => \^tmp_33_reg_705_reg[0]_0\(6),
      O => \tmp_26_reg_685[0]_i_174_n_8\
    );
\tmp_26_reg_685[0]_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(2),
      I1 => \^tmp_33_reg_705_reg[0]_0\(5),
      O => \tmp_26_reg_685[0]_i_175_n_8\
    );
\tmp_26_reg_685[0]_i_176\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(0),
      O => \tmp_26_reg_685[0]_i_176_n_8\
    );
\tmp_26_reg_685[0]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(1),
      I1 => \^tmp_33_reg_705_reg[0]_0\(4),
      O => \tmp_26_reg_685[0]_i_177_n_8\
    );
\tmp_26_reg_685[0]_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(0),
      I1 => \^tmp_33_reg_705_reg[0]_0\(3),
      O => \tmp_26_reg_685[0]_i_178_n_8\
    );
\tmp_26_reg_685[0]_i_179\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(2),
      O => \tmp_26_reg_685[0]_i_179_n_8\
    );
\tmp_26_reg_685[0]_i_180\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(1),
      O => \tmp_26_reg_685[0]_i_180_n_8\
    );
\tmp_26_reg_685[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(29),
      I1 => p_shl5_cast_fu_415_p1(28),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_22_n_8\
    );
\tmp_26_reg_685[0]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(26),
      I1 => p_shl5_cast_fu_415_p1(27),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_23_n_8\
    );
\tmp_26_reg_685[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(28),
      I1 => p_shl5_cast_fu_415_p1(29),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_25_n_8\
    );
\tmp_26_reg_685[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(27),
      I1 => p_shl5_cast_fu_415_p1(26),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_26_n_8\
    );
\tmp_26_reg_685[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_25_fu_449_p2(25),
      I1 => tmp_25_fu_449_p2(24),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_28_n_8\
    );
\tmp_26_reg_685[0]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_25_fu_449_p2(23),
      I1 => tmp_25_fu_449_p2(22),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_29_n_8\
    );
\tmp_26_reg_685[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_25_fu_449_p2(21),
      I1 => tmp_25_fu_449_p2(20),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_30_n_8\
    );
\tmp_26_reg_685[0]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_25_fu_449_p2(19),
      I1 => tmp_25_fu_449_p2(18),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_31_n_8\
    );
\tmp_26_reg_685[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_25_fu_449_p2(24),
      I1 => tmp_25_fu_449_p2(25),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_32_n_8\
    );
\tmp_26_reg_685[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_25_fu_449_p2(22),
      I1 => tmp_25_fu_449_p2(23),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_33_n_8\
    );
\tmp_26_reg_685[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_25_fu_449_p2(20),
      I1 => tmp_25_fu_449_p2(21),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_34_n_8\
    );
\tmp_26_reg_685[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_25_fu_449_p2(18),
      I1 => tmp_25_fu_449_p2(19),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_35_n_8\
    );
\tmp_26_reg_685[0]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(24),
      I1 => p_shl5_cast_fu_415_p1(25),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_50_n_8\
    );
\tmp_26_reg_685[0]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(22),
      I1 => p_shl5_cast_fu_415_p1(23),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_51_n_8\
    );
\tmp_26_reg_685[0]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(20),
      I1 => p_shl5_cast_fu_415_p1(21),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_52_n_8\
    );
\tmp_26_reg_685[0]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(18),
      I1 => p_shl5_cast_fu_415_p1(19),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_53_n_8\
    );
\tmp_26_reg_685[0]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(25),
      I1 => p_shl5_cast_fu_415_p1(24),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_54_n_8\
    );
\tmp_26_reg_685[0]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(23),
      I1 => p_shl5_cast_fu_415_p1(22),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_55_n_8\
    );
\tmp_26_reg_685[0]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(21),
      I1 => p_shl5_cast_fu_415_p1(20),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_56_n_8\
    );
\tmp_26_reg_685[0]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(19),
      I1 => p_shl5_cast_fu_415_p1(18),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_57_n_8\
    );
\tmp_26_reg_685[0]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_25_fu_449_p2(17),
      I1 => tmp_25_fu_449_p2(16),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_59_n_8\
    );
\tmp_26_reg_685[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tmp_28_reg_689_reg[0]_0\(0),
      I1 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_6_n_8\
    );
\tmp_26_reg_685[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_25_fu_449_p2(14),
      I1 => tmp_25_fu_449_p2(15),
      I2 => DOADO(13),
      I3 => DOADO(12),
      O => \tmp_26_reg_685[0]_i_60_n_8\
    );
\tmp_26_reg_685[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_25_fu_449_p2(12),
      I1 => tmp_25_fu_449_p2(13),
      I2 => DOADO(11),
      I3 => DOADO(10),
      O => \tmp_26_reg_685[0]_i_61_n_8\
    );
\tmp_26_reg_685[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_25_fu_449_p2(10),
      I1 => DOADO(8),
      I2 => DOADO(9),
      I3 => tmp_25_fu_449_p2(11),
      O => \tmp_26_reg_685[0]_i_62_n_8\
    );
\tmp_26_reg_685[0]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_25_fu_449_p2(16),
      I1 => tmp_25_fu_449_p2(17),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_63_n_8\
    );
\tmp_26_reg_685[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_25_fu_449_p2(14),
      I1 => tmp_25_fu_449_p2(15),
      I2 => DOADO(12),
      I3 => DOADO(13),
      O => \tmp_26_reg_685[0]_i_64_n_8\
    );
\tmp_26_reg_685[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_25_fu_449_p2(12),
      I1 => tmp_25_fu_449_p2(13),
      I2 => DOADO(10),
      I3 => DOADO(11),
      O => \tmp_26_reg_685[0]_i_65_n_8\
    );
\tmp_26_reg_685[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_25_fu_449_p2(10),
      I1 => DOADO(9),
      I2 => tmp_25_fu_449_p2(11),
      I3 => DOADO(8),
      O => \tmp_26_reg_685[0]_i_66_n_8\
    );
\tmp_26_reg_685[0]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(29),
      O => \tmp_26_reg_685[0]_i_69_n_8\
    );
\tmp_26_reg_685[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_25_fu_449_p2(29),
      I1 => tmp_25_fu_449_p2(28),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_7_n_8\
    );
\tmp_26_reg_685[0]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(28),
      O => \tmp_26_reg_685[0]_i_70_n_8\
    );
\tmp_26_reg_685[0]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(27),
      I1 => p_shl5_cast_fu_415_p1(29),
      O => \tmp_26_reg_685[0]_i_71_n_8\
    );
\tmp_26_reg_685[0]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(26),
      I1 => p_shl5_cast_fu_415_p1(28),
      O => \tmp_26_reg_685[0]_i_72_n_8\
    );
\tmp_26_reg_685[0]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(25),
      I1 => p_shl5_cast_fu_415_p1(27),
      O => \tmp_26_reg_685[0]_i_73_n_8\
    );
\tmp_26_reg_685[0]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(24),
      I1 => p_shl5_cast_fu_415_p1(26),
      O => \tmp_26_reg_685[0]_i_74_n_8\
    );
\tmp_26_reg_685[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_25_fu_449_p2(27),
      I1 => tmp_25_fu_449_p2(26),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_8_n_8\
    );
\tmp_26_reg_685[0]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(29),
      O => \tmp_26_reg_685[0]_i_86_n_8\
    );
\tmp_26_reg_685[0]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(28),
      O => \tmp_26_reg_685[0]_i_87_n_8\
    );
\tmp_26_reg_685[0]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(27),
      O => \tmp_26_reg_685[0]_i_88_n_8\
    );
\tmp_26_reg_685[0]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(26),
      I1 => p_shl5_cast_fu_415_p1(29),
      O => \tmp_26_reg_685[0]_i_89_n_8\
    );
\tmp_26_reg_685[0]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(25),
      I1 => p_shl5_cast_fu_415_p1(28),
      O => \tmp_26_reg_685[0]_i_90_n_8\
    );
\tmp_26_reg_685[0]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(17),
      I1 => p_shl5_cast_fu_415_p1(16),
      I2 => DOADO(14),
      O => \tmp_26_reg_685[0]_i_92_n_8\
    );
\tmp_26_reg_685[0]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(11),
      I1 => p_shl5_cast_fu_415_p1(15),
      I2 => DOADO(13),
      I3 => DOADO(12),
      O => \tmp_26_reg_685[0]_i_93_n_8\
    );
\tmp_26_reg_685[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(9),
      I1 => \^tmp_33_reg_705_reg[0]_0\(10),
      I2 => DOADO(11),
      I3 => DOADO(10),
      O => \tmp_26_reg_685[0]_i_94_n_8\
    );
\tmp_26_reg_685[0]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(7),
      I1 => DOADO(8),
      I2 => DOADO(9),
      I3 => \^tmp_33_reg_705_reg[0]_0\(8),
      O => \tmp_26_reg_685[0]_i_95_n_8\
    );
\tmp_26_reg_685[0]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(16),
      I1 => DOADO(14),
      I2 => p_shl5_cast_fu_415_p1(17),
      O => \tmp_26_reg_685[0]_i_96_n_8\
    );
\tmp_26_reg_685[0]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(11),
      I1 => p_shl5_cast_fu_415_p1(15),
      I2 => DOADO(12),
      I3 => DOADO(13),
      O => \tmp_26_reg_685[0]_i_97_n_8\
    );
\tmp_26_reg_685[0]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(9),
      I1 => \^tmp_33_reg_705_reg[0]_0\(10),
      I2 => DOADO(10),
      I3 => DOADO(11),
      O => \tmp_26_reg_685[0]_i_98_n_8\
    );
\tmp_26_reg_685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_26_reg_685[0]_i_1_n_8\,
      Q => \tmp_26_reg_685_reg_n_8_[0]\,
      R => '0'
    );
\tmp_26_reg_685_reg[0]_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_109_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_108_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_108_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_108_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_108_n_11\,
      CYINIT => '0',
      DI(3) => p_shl5_cast_fu_415_p1(15),
      DI(2 downto 0) => \^tmp_33_reg_705_reg[0]_0\(11 downto 9),
      O(3 downto 0) => tmp_25_fu_449_p2(15 downto 12),
      S(3) => \tmp_26_reg_685[0]_i_146_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_147_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_148_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_149_n_8\
    );
\tmp_26_reg_685_reg[0]_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_144_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_109_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_109_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_109_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_109_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_705_reg[0]_0\(8 downto 5),
      O(3 downto 0) => tmp_25_fu_449_p2(11 downto 8),
      S(3) => \tmp_26_reg_685[0]_i_150_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_151_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_152_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_153_n_8\
    );
\tmp_26_reg_685_reg[0]_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_127_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_126_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_126_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_126_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_126_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => p_shl5_cast_fu_415_p1(16 downto 15),
      DI(1 downto 0) => \^tmp_33_reg_705_reg[0]_0\(11 downto 10),
      O(3 downto 0) => tmp_23_fu_419_p2(14 downto 11),
      S(3) => \tmp_26_reg_685[0]_i_156_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_157_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_158_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_159_n_8\
    );
\tmp_26_reg_685_reg[0]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_154_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_127_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_127_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_127_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_127_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_705_reg[0]_0\(9 downto 6),
      O(3 downto 0) => tmp_23_fu_419_p2(10 downto 7),
      S(3) => \tmp_26_reg_685[0]_i_160_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_161_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_162_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_163_n_8\
    );
\tmp_26_reg_685_reg[0]_i_144\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_145_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_144_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_144_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_144_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_144_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_705_reg[0]_0\(4 downto 1),
      O(3 downto 0) => tmp_25_fu_449_p2(7 downto 4),
      S(3) => \tmp_26_reg_685[0]_i_164_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_165_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_166_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_167_n_8\
    );
\tmp_26_reg_685_reg[0]_i_145\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_26_reg_685_reg[0]_i_145_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_145_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_145_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_145_n_11\,
      CYINIT => '0',
      DI(3) => \^tmp_33_reg_705_reg[0]_0\(0),
      DI(2) => '0',
      DI(1) => \tmp_26_reg_685[0]_i_168_n_8\,
      DI(0) => '0',
      O(3 downto 2) => tmp_25_fu_449_p2(3 downto 2),
      O(1 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_145_O_UNCONNECTED\(1 downto 0),
      S(3) => \tmp_26_reg_685[0]_i_169_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_170_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_171_n_8\,
      S(0) => '0'
    );
\tmp_26_reg_685_reg[0]_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_155_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_154_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_154_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_154_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_154_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_705_reg[0]_0\(5 downto 2),
      O(3 downto 0) => tmp_23_fu_419_p2(6 downto 3),
      S(3) => \tmp_26_reg_685[0]_i_172_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_173_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_174_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_175_n_8\
    );
\tmp_26_reg_685_reg[0]_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_26_reg_685_reg[0]_i_155_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_155_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_155_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_155_n_11\,
      CYINIT => \tmp_26_reg_685[0]_i_176_n_8\,
      DI(3 downto 2) => \^tmp_33_reg_705_reg[0]_0\(1 downto 0),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => tmp_23_fu_419_p2(2 downto 0),
      O(0) => \NLW_tmp_26_reg_685_reg[0]_i_155_O_UNCONNECTED\(0),
      S(3) => \tmp_26_reg_685[0]_i_177_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_178_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_179_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_180_n_8\
    );
\tmp_26_reg_685_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_5_n_8\,
      CO(3) => tmp_26_fu_473_p2,
      CO(2) => \tmp_26_reg_685_reg[0]_i_2_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_2_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_26_reg_685[0]_i_6_n_8\,
      DI(1) => \tmp_26_reg_685[0]_i_7_n_8\,
      DI(0) => \tmp_26_reg_685[0]_i_8_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \tmp_26_reg_685[0]_i_11_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_12_n_8\
    );
\tmp_26_reg_685_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_49_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_21_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_21_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_21_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_21_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_26_reg_685[0]_i_50_n_8\,
      DI(2) => \tmp_26_reg_685[0]_i_51_n_8\,
      DI(1) => \tmp_26_reg_685[0]_i_52_n_8\,
      DI(0) => \tmp_26_reg_685[0]_i_53_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_26_reg_685[0]_i_54_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_55_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_56_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_57_n_8\
    );
\tmp_26_reg_685_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_58_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_27_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_27_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_27_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_27_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_26_reg_685[0]_i_59_n_8\,
      DI(2) => \tmp_26_reg_685[0]_i_60_n_8\,
      DI(1) => \tmp_26_reg_685[0]_i_61_n_8\,
      DI(0) => \tmp_26_reg_685[0]_i_62_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_26_reg_685[0]_i_63_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_64_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_65_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_66_n_8\
    );
\tmp_26_reg_685_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_37_n_8\,
      CO(3) => \NLW_tmp_26_reg_685_reg[0]_i_36_CO_UNCONNECTED\(3),
      CO(2) => \^tmp_28_reg_689_reg[0]_0\(0),
      CO(1) => \NLW_tmp_26_reg_685_reg[0]_i_36_CO_UNCONNECTED\(1),
      CO(0) => \tmp_26_reg_685_reg[0]_i_36_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_shl5_cast_fu_415_p1(29 downto 28),
      O(3 downto 2) => \NLW_tmp_26_reg_685_reg[0]_i_36_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_25_fu_449_p2(29 downto 28),
      S(3 downto 2) => B"01",
      S(1) => \tmp_26_reg_685[0]_i_69_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_70_n_8\
    );
\tmp_26_reg_685_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_67_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_37_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_37_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_37_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_37_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_415_p1(27 downto 24),
      O(3 downto 0) => tmp_25_fu_449_p2(27 downto 24),
      S(3) => \tmp_26_reg_685[0]_i_71_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_72_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_73_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_74_n_8\
    );
\tmp_26_reg_685_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_21_n_8\,
      CO(3) => \NLW_tmp_26_reg_685_reg[0]_i_4_CO_UNCONNECTED\(3),
      CO(2) => tmp_22_fu_402_p2,
      CO(1) => \tmp_26_reg_685_reg[0]_i_4_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_26_reg_685[0]_i_22_n_8\,
      DI(0) => \tmp_26_reg_685[0]_i_23_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => ram_reg_3(0),
      S(1) => \tmp_26_reg_685[0]_i_25_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_26_n_8\
    );
\tmp_26_reg_685_reg[0]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_48_n_8\,
      CO(3 downto 2) => \NLW_tmp_26_reg_685_reg[0]_i_47_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_tmp_26_reg_685_reg[0]_i_47_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_shl5_cast_fu_415_p1(29),
      O(3 downto 1) => \NLW_tmp_26_reg_685_reg[0]_i_47_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_23_fu_419_p2(27),
      S(3 downto 1) => B"001",
      S(0) => \tmp_26_reg_685[0]_i_86_n_8\
    );
\tmp_26_reg_685_reg[0]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_84_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_48_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_48_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_48_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_48_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_415_p1(28 downto 25),
      O(3 downto 0) => tmp_23_fu_419_p2(26 downto 23),
      S(3) => \tmp_26_reg_685[0]_i_87_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_88_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_89_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_90_n_8\
    );
\tmp_26_reg_685_reg[0]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_35_reg_650_reg[5]_0\(0),
      CO(3) => \tmp_26_reg_685_reg[0]_i_49_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_49_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_49_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_49_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_26_reg_685[0]_i_92_n_8\,
      DI(2) => \tmp_26_reg_685[0]_i_93_n_8\,
      DI(1) => \tmp_26_reg_685[0]_i_94_n_8\,
      DI(0) => \tmp_26_reg_685[0]_i_95_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_26_reg_685[0]_i_96_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_97_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_98_n_8\,
      S(0) => ram_reg_2(0)
    );
\tmp_26_reg_685_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_27_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_5_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_5_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_5_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_5_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_26_reg_685[0]_i_28_n_8\,
      DI(2) => \tmp_26_reg_685[0]_i_29_n_8\,
      DI(1) => \tmp_26_reg_685[0]_i_30_n_8\,
      DI(0) => \tmp_26_reg_685[0]_i_31_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_26_reg_685[0]_i_32_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_33_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_34_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_35_n_8\
    );
\tmp_26_reg_685_reg[0]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_26_reg_685_reg[0]_i_58_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_58_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_58_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_58_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_26_reg_685[0]_i_100_n_8\,
      DI(2) => \tmp_26_reg_685[0]_i_101_n_8\,
      DI(1) => \tmp_26_reg_685[0]_i_102_n_8\,
      DI(0) => \tmp_26_reg_685[0]_i_103_n_8\,
      O(3 downto 0) => \NLW_tmp_26_reg_685_reg[0]_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_26_reg_685[0]_i_104_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_105_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_106_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_107_n_8\
    );
\tmp_26_reg_685_reg[0]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_68_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_67_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_67_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_67_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_67_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_415_p1(23 downto 20),
      O(3 downto 0) => tmp_25_fu_449_p2(23 downto 20),
      S(3) => \tmp_26_reg_685[0]_i_110_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_111_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_112_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_113_n_8\
    );
\tmp_26_reg_685_reg[0]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_108_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_68_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_68_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_68_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_68_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_415_p1(19 downto 16),
      O(3 downto 0) => tmp_25_fu_449_p2(19 downto 16),
      S(3) => \tmp_26_reg_685[0]_i_114_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_115_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_116_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_117_n_8\
    );
\tmp_26_reg_685_reg[0]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_85_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_84_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_84_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_84_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_84_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_415_p1(24 downto 21),
      O(3 downto 0) => tmp_23_fu_419_p2(22 downto 19),
      S(3) => \tmp_26_reg_685[0]_i_128_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_129_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_130_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_131_n_8\
    );
\tmp_26_reg_685_reg[0]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_reg_685_reg[0]_i_126_n_8\,
      CO(3) => \tmp_26_reg_685_reg[0]_i_85_n_8\,
      CO(2) => \tmp_26_reg_685_reg[0]_i_85_n_9\,
      CO(1) => \tmp_26_reg_685_reg[0]_i_85_n_10\,
      CO(0) => \tmp_26_reg_685_reg[0]_i_85_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_415_p1(20 downto 17),
      O(3 downto 0) => tmp_23_fu_419_p2(18 downto 15),
      S(3) => \tmp_26_reg_685[0]_i_132_n_8\,
      S(2) => \tmp_26_reg_685[0]_i_133_n_8\,
      S(1) => \tmp_26_reg_685[0]_i_134_n_8\,
      S(0) => \tmp_26_reg_685[0]_i_135_n_8\
    );
\tmp_28_reg_689[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => tmp_28_fu_510_p2,
      I1 => tmp_26_fu_473_p2,
      I2 => ram_reg_0(0),
      I3 => tmp_22_fu_402_p2,
      I4 => \tmp_28_reg_689_reg_n_8_[0]\,
      O => \tmp_28_reg_689[0]_i_1_n_8\
    );
\tmp_28_reg_689_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_28_reg_689[0]_i_1_n_8\,
      Q => \tmp_28_reg_689_reg_n_8_[0]\,
      R => '0'
    );
\tmp_29_reg_693[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => tmp_29_fu_516_p2,
      I1 => tmp_28_fu_510_p2,
      I2 => ram_reg_0(0),
      I3 => tmp_26_fu_473_p2,
      I4 => tmp_22_fu_402_p2,
      I5 => \tmp_29_reg_693_reg_n_8_[0]\,
      O => \tmp_29_reg_693[0]_i_1_n_8\
    );
\tmp_29_reg_693[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_27_fu_490_p2(27),
      I1 => tmp_27_fu_490_p2(26),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_10_n_8\
    );
\tmp_29_reg_693[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(2),
      I1 => \^tmp_33_reg_705_reg[0]_0\(0),
      O => \tmp_29_reg_693[0]_i_100_n_8\
    );
\tmp_29_reg_693[0]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(1),
      O => \tmp_29_reg_693[0]_i_101_n_8\
    );
\tmp_29_reg_693[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_27_fu_490_p2(28),
      I1 => DOADO(14),
      I2 => tmp_27_fu_490_p2(29),
      O => \tmp_29_reg_693[0]_i_12_n_8\
    );
\tmp_29_reg_693[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_27_fu_490_p2(26),
      I1 => DOADO(14),
      I2 => tmp_27_fu_490_p2(27),
      O => \tmp_29_reg_693[0]_i_13_n_8\
    );
\tmp_29_reg_693[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(26),
      I1 => p_shl5_cast_fu_415_p1(25),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_15_n_8\
    );
\tmp_29_reg_693[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(24),
      I1 => p_shl5_cast_fu_415_p1(23),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_16_n_8\
    );
\tmp_29_reg_693[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(22),
      I1 => p_shl5_cast_fu_415_p1(21),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_17_n_8\
    );
\tmp_29_reg_693[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(20),
      I1 => p_shl5_cast_fu_415_p1(19),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_18_n_8\
    );
\tmp_29_reg_693[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(25),
      I1 => p_shl5_cast_fu_415_p1(26),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_19_n_8\
    );
\tmp_29_reg_693[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(23),
      I1 => p_shl5_cast_fu_415_p1(24),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_20_n_8\
    );
\tmp_29_reg_693[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(21),
      I1 => p_shl5_cast_fu_415_p1(22),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_21_n_8\
    );
\tmp_29_reg_693[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(19),
      I1 => p_shl5_cast_fu_415_p1(20),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_22_n_8\
    );
\tmp_29_reg_693[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_27_fu_490_p2(25),
      I1 => tmp_27_fu_490_p2(24),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_24_n_8\
    );
\tmp_29_reg_693[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_27_fu_490_p2(23),
      I1 => tmp_27_fu_490_p2(22),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_25_n_8\
    );
\tmp_29_reg_693[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_27_fu_490_p2(21),
      I1 => tmp_27_fu_490_p2(20),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_26_n_8\
    );
\tmp_29_reg_693[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_27_fu_490_p2(19),
      I1 => tmp_27_fu_490_p2(18),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_27_n_8\
    );
\tmp_29_reg_693[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_27_fu_490_p2(24),
      I1 => DOADO(14),
      I2 => tmp_27_fu_490_p2(25),
      O => \tmp_29_reg_693[0]_i_28_n_8\
    );
\tmp_29_reg_693[0]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_27_fu_490_p2(22),
      I1 => DOADO(14),
      I2 => tmp_27_fu_490_p2(23),
      O => \tmp_29_reg_693[0]_i_29_n_8\
    );
\tmp_29_reg_693[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_27_fu_490_p2(20),
      I1 => DOADO(14),
      I2 => tmp_27_fu_490_p2(21),
      O => \tmp_29_reg_693[0]_i_30_n_8\
    );
\tmp_29_reg_693[0]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_27_fu_490_p2(18),
      I1 => DOADO(14),
      I2 => tmp_27_fu_490_p2(19),
      O => \tmp_29_reg_693[0]_i_31_n_8\
    );
\tmp_29_reg_693[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(18),
      I1 => p_shl5_cast_fu_415_p1(17),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_35_n_8\
    );
\tmp_29_reg_693[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(15),
      I1 => p_shl5_cast_fu_415_p1(16),
      I2 => DOADO(13),
      I3 => DOADO(12),
      O => \tmp_29_reg_693[0]_i_36_n_8\
    );
\tmp_29_reg_693[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(10),
      I1 => \^tmp_33_reg_705_reg[0]_0\(11),
      I2 => DOADO(11),
      I3 => DOADO(10),
      O => \tmp_29_reg_693[0]_i_37_n_8\
    );
\tmp_29_reg_693[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(8),
      I1 => DOADO(8),
      I2 => DOADO(9),
      I3 => \^tmp_33_reg_705_reg[0]_0\(9),
      O => \tmp_29_reg_693[0]_i_38_n_8\
    );
\tmp_29_reg_693[0]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(17),
      I1 => p_shl5_cast_fu_415_p1(18),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_39_n_8\
    );
\tmp_29_reg_693[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(15),
      I1 => p_shl5_cast_fu_415_p1(16),
      I2 => DOADO(12),
      I3 => DOADO(13),
      O => \tmp_29_reg_693[0]_i_40_n_8\
    );
\tmp_29_reg_693[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(10),
      I1 => \^tmp_33_reg_705_reg[0]_0\(11),
      I2 => DOADO(10),
      I3 => DOADO(11),
      O => \tmp_29_reg_693[0]_i_41_n_8\
    );
\tmp_29_reg_693[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_27_fu_490_p2(17),
      I1 => tmp_27_fu_490_p2(16),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_44_n_8\
    );
\tmp_29_reg_693[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_27_fu_490_p2(14),
      I1 => tmp_27_fu_490_p2(15),
      I2 => DOADO(13),
      I3 => DOADO(12),
      O => \tmp_29_reg_693[0]_i_45_n_8\
    );
\tmp_29_reg_693[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_27_fu_490_p2(12),
      I1 => tmp_27_fu_490_p2(13),
      I2 => DOADO(11),
      I3 => DOADO(10),
      O => \tmp_29_reg_693[0]_i_46_n_8\
    );
\tmp_29_reg_693[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_27_fu_490_p2(10),
      I1 => DOADO(8),
      I2 => DOADO(9),
      I3 => tmp_27_fu_490_p2(11),
      O => \tmp_29_reg_693[0]_i_47_n_8\
    );
\tmp_29_reg_693[0]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => tmp_27_fu_490_p2(16),
      I1 => DOADO(14),
      I2 => tmp_27_fu_490_p2(17),
      O => \tmp_29_reg_693[0]_i_48_n_8\
    );
\tmp_29_reg_693[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_27_fu_490_p2(14),
      I1 => tmp_27_fu_490_p2(15),
      I2 => DOADO(12),
      I3 => DOADO(13),
      O => \tmp_29_reg_693[0]_i_49_n_8\
    );
\tmp_29_reg_693[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(27),
      I1 => p_shl5_cast_fu_415_p1(28),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_5_n_8\
    );
\tmp_29_reg_693[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_27_fu_490_p2(12),
      I1 => tmp_27_fu_490_p2(13),
      I2 => DOADO(10),
      I3 => DOADO(11),
      O => \tmp_29_reg_693[0]_i_50_n_8\
    );
\tmp_29_reg_693[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_27_fu_490_p2(10),
      I1 => DOADO(9),
      I2 => tmp_27_fu_490_p2(11),
      I3 => DOADO(8),
      O => \tmp_29_reg_693[0]_i_51_n_8\
    );
\tmp_29_reg_693[0]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(29),
      O => \tmp_29_reg_693[0]_i_54_n_8\
    );
\tmp_29_reg_693[0]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(28),
      O => \tmp_29_reg_693[0]_i_55_n_8\
    );
\tmp_29_reg_693[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(29),
      I1 => p_shl5_cast_fu_415_p1(27),
      O => \tmp_29_reg_693[0]_i_56_n_8\
    );
\tmp_29_reg_693[0]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(28),
      I1 => p_shl5_cast_fu_415_p1(26),
      O => \tmp_29_reg_693[0]_i_57_n_8\
    );
\tmp_29_reg_693[0]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(6),
      I1 => DOADO(6),
      I2 => DOADO(7),
      I3 => \^tmp_33_reg_705_reg[0]_0\(7),
      O => \tmp_29_reg_693[0]_i_58_n_8\
    );
\tmp_29_reg_693[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(4),
      I1 => DOADO(4),
      I2 => DOADO(5),
      I3 => \^tmp_33_reg_705_reg[0]_0\(5),
      O => \tmp_29_reg_693[0]_i_59_n_8\
    );
\tmp_29_reg_693[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(29),
      I1 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_6_n_8\
    );
\tmp_29_reg_693[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(2),
      I1 => DOADO(2),
      I2 => DOADO(3),
      I3 => \^tmp_33_reg_705_reg[0]_0\(3),
      O => \tmp_29_reg_693[0]_i_60_n_8\
    );
\tmp_29_reg_693[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(0),
      I1 => \^tmp_33_reg_705_reg[0]_0\(1),
      I2 => DOADO(1),
      I3 => DOADO(0),
      O => \tmp_29_reg_693[0]_i_61_n_8\
    );
\tmp_29_reg_693[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(0),
      I1 => \^tmp_33_reg_705_reg[0]_0\(1),
      I2 => DOADO(0),
      I3 => DOADO(1),
      O => \tmp_29_reg_693[0]_i_65_n_8\
    );
\tmp_29_reg_693[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_27_fu_490_p2(8),
      I1 => DOADO(6),
      I2 => DOADO(7),
      I3 => tmp_27_fu_490_p2(9),
      O => \tmp_29_reg_693[0]_i_66_n_8\
    );
\tmp_29_reg_693[0]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_27_fu_490_p2(6),
      I1 => DOADO(4),
      I2 => DOADO(5),
      I3 => tmp_27_fu_490_p2(7),
      O => \tmp_29_reg_693[0]_i_67_n_8\
    );
\tmp_29_reg_693[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => tmp_27_fu_490_p2(4),
      I1 => DOADO(2),
      I2 => DOADO(3),
      I3 => tmp_27_fu_490_p2(5),
      O => \tmp_29_reg_693[0]_i_68_n_8\
    );
\tmp_29_reg_693[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => tmp_27_fu_490_p2(2),
      I1 => tmp_27_fu_490_p2(3),
      I2 => DOADO(1),
      I3 => DOADO(0),
      O => \tmp_29_reg_693[0]_i_69_n_8\
    );
\tmp_29_reg_693[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(28),
      I1 => DOADO(14),
      I2 => p_shl5_cast_fu_415_p1(27),
      O => \tmp_29_reg_693[0]_i_7_n_8\
    );
\tmp_29_reg_693[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_27_fu_490_p2(8),
      I1 => DOADO(7),
      I2 => tmp_27_fu_490_p2(9),
      I3 => DOADO(6),
      O => \tmp_29_reg_693[0]_i_70_n_8\
    );
\tmp_29_reg_693[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_27_fu_490_p2(6),
      I1 => DOADO(5),
      I2 => tmp_27_fu_490_p2(7),
      I3 => DOADO(4),
      O => \tmp_29_reg_693[0]_i_71_n_8\
    );
\tmp_29_reg_693[0]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => tmp_27_fu_490_p2(4),
      I1 => DOADO(3),
      I2 => tmp_27_fu_490_p2(5),
      I3 => DOADO(2),
      O => \tmp_29_reg_693[0]_i_72_n_8\
    );
\tmp_29_reg_693[0]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => tmp_27_fu_490_p2(2),
      I1 => tmp_27_fu_490_p2(3),
      I2 => DOADO(0),
      I3 => DOADO(1),
      O => \tmp_29_reg_693[0]_i_73_n_8\
    );
\tmp_29_reg_693[0]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(27),
      I1 => p_shl5_cast_fu_415_p1(25),
      O => \tmp_29_reg_693[0]_i_76_n_8\
    );
\tmp_29_reg_693[0]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(26),
      I1 => p_shl5_cast_fu_415_p1(24),
      O => \tmp_29_reg_693[0]_i_77_n_8\
    );
\tmp_29_reg_693[0]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(25),
      I1 => p_shl5_cast_fu_415_p1(23),
      O => \tmp_29_reg_693[0]_i_78_n_8\
    );
\tmp_29_reg_693[0]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(24),
      I1 => p_shl5_cast_fu_415_p1(22),
      O => \tmp_29_reg_693[0]_i_79_n_8\
    );
\tmp_29_reg_693[0]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(23),
      I1 => p_shl5_cast_fu_415_p1(21),
      O => \tmp_29_reg_693[0]_i_80_n_8\
    );
\tmp_29_reg_693[0]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(22),
      I1 => p_shl5_cast_fu_415_p1(20),
      O => \tmp_29_reg_693[0]_i_81_n_8\
    );
\tmp_29_reg_693[0]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(21),
      I1 => p_shl5_cast_fu_415_p1(19),
      O => \tmp_29_reg_693[0]_i_82_n_8\
    );
\tmp_29_reg_693[0]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(20),
      I1 => p_shl5_cast_fu_415_p1(18),
      O => \tmp_29_reg_693[0]_i_83_n_8\
    );
\tmp_29_reg_693[0]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(19),
      I1 => p_shl5_cast_fu_415_p1(17),
      O => \tmp_29_reg_693[0]_i_86_n_8\
    );
\tmp_29_reg_693[0]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(18),
      I1 => p_shl5_cast_fu_415_p1(16),
      O => \tmp_29_reg_693[0]_i_87_n_8\
    );
\tmp_29_reg_693[0]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(17),
      I1 => p_shl5_cast_fu_415_p1(15),
      O => \tmp_29_reg_693[0]_i_88_n_8\
    );
\tmp_29_reg_693[0]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(16),
      I1 => \^tmp_33_reg_705_reg[0]_0\(11),
      O => \tmp_29_reg_693[0]_i_89_n_8\
    );
\tmp_29_reg_693[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tmp_27_fu_490_p2(29),
      I1 => tmp_27_fu_490_p2(28),
      I2 => DOADO(14),
      O => \tmp_29_reg_693[0]_i_9_n_8\
    );
\tmp_29_reg_693[0]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(15),
      I1 => \^tmp_33_reg_705_reg[0]_0\(10),
      O => \tmp_29_reg_693[0]_i_90_n_8\
    );
\tmp_29_reg_693[0]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(11),
      I1 => \^tmp_33_reg_705_reg[0]_0\(9),
      O => \tmp_29_reg_693[0]_i_91_n_8\
    );
\tmp_29_reg_693[0]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(10),
      I1 => \^tmp_33_reg_705_reg[0]_0\(8),
      O => \tmp_29_reg_693[0]_i_92_n_8\
    );
\tmp_29_reg_693[0]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(9),
      I1 => \^tmp_33_reg_705_reg[0]_0\(7),
      O => \tmp_29_reg_693[0]_i_93_n_8\
    );
\tmp_29_reg_693[0]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(8),
      I1 => \^tmp_33_reg_705_reg[0]_0\(6),
      O => \tmp_29_reg_693[0]_i_94_n_8\
    );
\tmp_29_reg_693[0]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(7),
      I1 => \^tmp_33_reg_705_reg[0]_0\(5),
      O => \tmp_29_reg_693[0]_i_95_n_8\
    );
\tmp_29_reg_693[0]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(6),
      I1 => \^tmp_33_reg_705_reg[0]_0\(4),
      O => \tmp_29_reg_693[0]_i_96_n_8\
    );
\tmp_29_reg_693[0]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(5),
      I1 => \^tmp_33_reg_705_reg[0]_0\(3),
      O => \tmp_29_reg_693[0]_i_97_n_8\
    );
\tmp_29_reg_693[0]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(4),
      I1 => \^tmp_33_reg_705_reg[0]_0\(2),
      O => \tmp_29_reg_693[0]_i_98_n_8\
    );
\tmp_29_reg_693[0]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(3),
      I1 => \^tmp_33_reg_705_reg[0]_0\(1),
      O => \tmp_29_reg_693[0]_i_99_n_8\
    );
\tmp_29_reg_693_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_29_reg_693[0]_i_1_n_8\,
      Q => \tmp_29_reg_693_reg_n_8_[0]\,
      R => '0'
    );
\tmp_29_reg_693_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_34_n_8\,
      CO(3) => \tmp_29_reg_693_reg[0]_i_14_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_14_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_14_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_14_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_29_reg_693[0]_i_35_n_8\,
      DI(2) => \tmp_29_reg_693[0]_i_36_n_8\,
      DI(1) => \tmp_29_reg_693[0]_i_37_n_8\,
      DI(0) => \tmp_29_reg_693[0]_i_38_n_8\,
      O(3 downto 0) => \NLW_tmp_29_reg_693_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_29_reg_693[0]_i_39_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_40_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_41_n_8\,
      S(0) => ram_reg_5(0)
    );
\tmp_29_reg_693_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_4_n_8\,
      CO(3 downto 2) => \NLW_tmp_29_reg_693_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_29_fu_516_p2,
      CO(0) => \tmp_29_reg_693_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_29_reg_693[0]_i_5_n_8\,
      O(3 downto 0) => \NLW_tmp_29_reg_693_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_29_reg_693[0]_i_6_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_7_n_8\
    );
\tmp_29_reg_693_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_43_n_8\,
      CO(3) => \tmp_29_reg_693_reg[0]_i_23_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_23_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_23_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_23_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_29_reg_693[0]_i_44_n_8\,
      DI(2) => \tmp_29_reg_693[0]_i_45_n_8\,
      DI(1) => \tmp_29_reg_693[0]_i_46_n_8\,
      DI(0) => \tmp_29_reg_693[0]_i_47_n_8\,
      O(3 downto 0) => \NLW_tmp_29_reg_693_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_29_reg_693[0]_i_48_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_49_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_50_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_51_n_8\
    );
\tmp_29_reg_693_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_8_n_8\,
      CO(3) => \NLW_tmp_29_reg_693_reg[0]_i_3_CO_UNCONNECTED\(3),
      CO(2) => tmp_28_fu_510_p2,
      CO(1) => \tmp_29_reg_693_reg[0]_i_3_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_3_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_29_reg_693[0]_i_9_n_8\,
      DI(0) => \tmp_29_reg_693[0]_i_10_n_8\,
      O(3 downto 0) => \NLW_tmp_29_reg_693_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => ram_reg_6(0),
      S(1) => \tmp_29_reg_693[0]_i_12_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_13_n_8\
    );
\tmp_29_reg_693_reg[0]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_33_n_8\,
      CO(3 downto 1) => \NLW_tmp_29_reg_693_reg[0]_i_32_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_27_fu_490_p2(29),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_29_reg_693_reg[0]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_29_reg_693_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_52_n_8\,
      CO(3) => \tmp_29_reg_693_reg[0]_i_33_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_33_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_33_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_33_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_shl5_cast_fu_415_p1(27 downto 26),
      O(3 downto 0) => tmp_27_fu_490_p2(28 downto 25),
      S(3) => \tmp_29_reg_693[0]_i_54_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_55_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_56_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_57_n_8\
    );
\tmp_29_reg_693_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_29_reg_693_reg[0]_i_34_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_34_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_34_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_34_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_29_reg_693[0]_i_58_n_8\,
      DI(2) => \tmp_29_reg_693[0]_i_59_n_8\,
      DI(1) => \tmp_29_reg_693[0]_i_60_n_8\,
      DI(0) => \tmp_29_reg_693[0]_i_61_n_8\,
      O(3 downto 0) => \NLW_tmp_29_reg_693_reg[0]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => ram_reg_4(2 downto 0),
      S(0) => \tmp_29_reg_693[0]_i_65_n_8\
    );
\tmp_29_reg_693_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_14_n_8\,
      CO(3) => \tmp_29_reg_693_reg[0]_i_4_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_4_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_4_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_29_reg_693[0]_i_15_n_8\,
      DI(2) => \tmp_29_reg_693[0]_i_16_n_8\,
      DI(1) => \tmp_29_reg_693[0]_i_17_n_8\,
      DI(0) => \tmp_29_reg_693[0]_i_18_n_8\,
      O(3 downto 0) => \NLW_tmp_29_reg_693_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_29_reg_693[0]_i_19_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_20_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_21_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_22_n_8\
    );
\tmp_29_reg_693_reg[0]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_29_reg_693_reg[0]_i_43_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_43_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_43_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_43_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_29_reg_693[0]_i_66_n_8\,
      DI(2) => \tmp_29_reg_693[0]_i_67_n_8\,
      DI(1) => \tmp_29_reg_693[0]_i_68_n_8\,
      DI(0) => \tmp_29_reg_693[0]_i_69_n_8\,
      O(3 downto 0) => \NLW_tmp_29_reg_693_reg[0]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_29_reg_693[0]_i_70_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_71_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_72_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_73_n_8\
    );
\tmp_29_reg_693_reg[0]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_53_n_8\,
      CO(3) => \tmp_29_reg_693_reg[0]_i_52_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_52_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_52_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_52_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_415_p1(25 downto 22),
      O(3 downto 0) => tmp_27_fu_490_p2(24 downto 21),
      S(3) => \tmp_29_reg_693[0]_i_76_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_77_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_78_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_79_n_8\
    );
\tmp_29_reg_693_reg[0]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_74_n_8\,
      CO(3) => \tmp_29_reg_693_reg[0]_i_53_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_53_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_53_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_53_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_415_p1(21 downto 18),
      O(3 downto 0) => tmp_27_fu_490_p2(20 downto 17),
      S(3) => \tmp_29_reg_693[0]_i_80_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_81_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_82_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_83_n_8\
    );
\tmp_29_reg_693_reg[0]_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_75_n_8\,
      CO(3) => \tmp_29_reg_693_reg[0]_i_74_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_74_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_74_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_74_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => p_shl5_cast_fu_415_p1(17 downto 15),
      DI(0) => \^tmp_33_reg_705_reg[0]_0\(11),
      O(3 downto 0) => tmp_27_fu_490_p2(16 downto 13),
      S(3) => \tmp_29_reg_693[0]_i_86_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_87_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_88_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_89_n_8\
    );
\tmp_29_reg_693_reg[0]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_84_n_8\,
      CO(3) => \tmp_29_reg_693_reg[0]_i_75_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_75_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_75_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_75_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_705_reg[0]_0\(10 downto 7),
      O(3 downto 0) => tmp_27_fu_490_p2(12 downto 9),
      S(3) => \tmp_29_reg_693[0]_i_90_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_91_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_92_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_93_n_8\
    );
\tmp_29_reg_693_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_23_n_8\,
      CO(3) => \tmp_29_reg_693_reg[0]_i_8_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_8_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_8_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_8_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_29_reg_693[0]_i_24_n_8\,
      DI(2) => \tmp_29_reg_693[0]_i_25_n_8\,
      DI(1) => \tmp_29_reg_693[0]_i_26_n_8\,
      DI(0) => \tmp_29_reg_693[0]_i_27_n_8\,
      O(3 downto 0) => \NLW_tmp_29_reg_693_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_29_reg_693[0]_i_28_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_29_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_30_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_31_n_8\
    );
\tmp_29_reg_693_reg[0]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_29_reg_693_reg[0]_i_85_n_8\,
      CO(3) => \tmp_29_reg_693_reg[0]_i_84_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_84_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_84_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_84_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_705_reg[0]_0\(6 downto 3),
      O(3 downto 0) => tmp_27_fu_490_p2(8 downto 5),
      S(3) => \tmp_29_reg_693[0]_i_94_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_95_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_96_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_97_n_8\
    );
\tmp_29_reg_693_reg[0]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_29_reg_693_reg[0]_i_85_n_8\,
      CO(2) => \tmp_29_reg_693_reg[0]_i_85_n_9\,
      CO(1) => \tmp_29_reg_693_reg[0]_i_85_n_10\,
      CO(0) => \tmp_29_reg_693_reg[0]_i_85_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => \^tmp_33_reg_705_reg[0]_0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => tmp_27_fu_490_p2(4 downto 2),
      O(0) => \NLW_tmp_29_reg_693_reg[0]_i_85_O_UNCONNECTED\(0),
      S(3) => \tmp_29_reg_693[0]_i_98_n_8\,
      S(2) => \tmp_29_reg_693[0]_i_99_n_8\,
      S(1) => \tmp_29_reg_693[0]_i_100_n_8\,
      S(0) => \tmp_29_reg_693[0]_i_101_n_8\
    );
\tmp_31_reg_697[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => tmp_31_reg_6970,
      I2 => \tmp_31_reg_697_reg_n_8_[0]\,
      O => \tmp_31_reg_697[0]_i_1_n_8\
    );
\tmp_31_reg_697[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => \^tmp_31_reg_697_reg[0]_1\(3),
      I1 => DOADO(14),
      I2 => \^tmp_31_reg_697_reg[0]_2\(0),
      O => \tmp_31_reg_697_reg[0]_0\(0)
    );
\tmp_31_reg_697[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_29_fu_516_p2,
      I1 => tmp_26_fu_473_p2,
      I2 => ram_reg_0(0),
      I3 => tmp_28_fu_510_p2,
      I4 => tmp_22_fu_402_p2,
      O => tmp_31_reg_6970
    );
\tmp_31_reg_697[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(29),
      O => \tmp_31_reg_697[0]_i_34_n_8\
    );
\tmp_31_reg_697[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(28),
      O => \tmp_31_reg_697[0]_i_35_n_8\
    );
\tmp_31_reg_697[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(27),
      I1 => p_shl5_cast_fu_415_p1(29),
      O => \tmp_31_reg_697[0]_i_36_n_8\
    );
\tmp_31_reg_697[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(26),
      I1 => p_shl5_cast_fu_415_p1(28),
      O => \tmp_31_reg_697[0]_i_37_n_8\
    );
\tmp_31_reg_697[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(25),
      I1 => p_shl5_cast_fu_415_p1(27),
      O => \tmp_31_reg_697[0]_i_48_n_8\
    );
\tmp_31_reg_697[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(24),
      I1 => p_shl5_cast_fu_415_p1(26),
      O => \tmp_31_reg_697[0]_i_49_n_8\
    );
\tmp_31_reg_697[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(23),
      I1 => p_shl5_cast_fu_415_p1(25),
      O => \tmp_31_reg_697[0]_i_50_n_8\
    );
\tmp_31_reg_697[0]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(22),
      I1 => p_shl5_cast_fu_415_p1(24),
      O => \tmp_31_reg_697[0]_i_51_n_8\
    );
\tmp_31_reg_697[0]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(21),
      I1 => p_shl5_cast_fu_415_p1(23),
      O => \tmp_31_reg_697[0]_i_52_n_8\
    );
\tmp_31_reg_697[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(20),
      I1 => p_shl5_cast_fu_415_p1(22),
      O => \tmp_31_reg_697[0]_i_53_n_8\
    );
\tmp_31_reg_697[0]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(19),
      I1 => p_shl5_cast_fu_415_p1(21),
      O => \tmp_31_reg_697[0]_i_54_n_8\
    );
\tmp_31_reg_697[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(18),
      I1 => p_shl5_cast_fu_415_p1(20),
      O => \tmp_31_reg_697[0]_i_55_n_8\
    );
\tmp_31_reg_697[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(17),
      I1 => p_shl5_cast_fu_415_p1(19),
      O => \tmp_31_reg_697[0]_i_58_n_8\
    );
\tmp_31_reg_697[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(16),
      I1 => p_shl5_cast_fu_415_p1(18),
      O => \tmp_31_reg_697[0]_i_59_n_8\
    );
\tmp_31_reg_697[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(15),
      I1 => p_shl5_cast_fu_415_p1(17),
      O => \tmp_31_reg_697[0]_i_60_n_8\
    );
\tmp_31_reg_697[0]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(11),
      I1 => p_shl5_cast_fu_415_p1(16),
      O => \tmp_31_reg_697[0]_i_61_n_8\
    );
\tmp_31_reg_697[0]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(10),
      I1 => p_shl5_cast_fu_415_p1(15),
      O => \tmp_31_reg_697[0]_i_62_n_8\
    );
\tmp_31_reg_697[0]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(9),
      I1 => \^tmp_33_reg_705_reg[0]_0\(11),
      O => \tmp_31_reg_697[0]_i_63_n_8\
    );
\tmp_31_reg_697[0]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(8),
      I1 => \^tmp_33_reg_705_reg[0]_0\(10),
      O => \tmp_31_reg_697[0]_i_64_n_8\
    );
\tmp_31_reg_697[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(7),
      I1 => \^tmp_33_reg_705_reg[0]_0\(9),
      O => \tmp_31_reg_697[0]_i_65_n_8\
    );
\tmp_31_reg_697[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(6),
      I1 => \^tmp_33_reg_705_reg[0]_0\(8),
      O => \tmp_31_reg_697[0]_i_66_n_8\
    );
\tmp_31_reg_697[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(5),
      I1 => \^tmp_33_reg_705_reg[0]_0\(7),
      O => \tmp_31_reg_697[0]_i_67_n_8\
    );
\tmp_31_reg_697[0]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(4),
      I1 => \^tmp_33_reg_705_reg[0]_0\(6),
      O => \tmp_31_reg_697[0]_i_68_n_8\
    );
\tmp_31_reg_697[0]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(3),
      I1 => \^tmp_33_reg_705_reg[0]_0\(5),
      O => \tmp_31_reg_697[0]_i_69_n_8\
    );
\tmp_31_reg_697[0]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(2),
      I1 => \^tmp_33_reg_705_reg[0]_0\(4),
      O => \tmp_31_reg_697[0]_i_70_n_8\
    );
\tmp_31_reg_697[0]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(1),
      I1 => \^tmp_33_reg_705_reg[0]_0\(3),
      O => \tmp_31_reg_697[0]_i_71_n_8\
    );
\tmp_31_reg_697[0]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(0),
      I1 => \^tmp_33_reg_705_reg[0]_0\(2),
      O => \tmp_31_reg_697[0]_i_72_n_8\
    );
\tmp_31_reg_697[0]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(1),
      O => \tmp_31_reg_697[0]_i_73_n_8\
    );
\tmp_31_reg_697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_31_reg_697[0]_i_1_n_8\,
      Q => \tmp_31_reg_697_reg_n_8_[0]\,
      R => '0'
    );
\tmp_31_reg_697_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_697_reg[0]_i_22_n_8\,
      CO(3 downto 1) => \NLW_tmp_31_reg_697_reg[0]_i_21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^tmp_31_reg_697_reg[0]_2\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_31_reg_697_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_31_reg_697_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_697_reg[0]_i_32_n_8\,
      CO(3) => \tmp_31_reg_697_reg[0]_i_22_n_8\,
      CO(2) => \tmp_31_reg_697_reg[0]_i_22_n_9\,
      CO(1) => \tmp_31_reg_697_reg[0]_i_22_n_10\,
      CO(0) => \tmp_31_reg_697_reg[0]_i_22_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_415_p1(29 downto 26),
      O(3 downto 0) => \^tmp_31_reg_697_reg[0]_1\(3 downto 0),
      S(3) => \tmp_31_reg_697[0]_i_34_n_8\,
      S(2) => \tmp_31_reg_697[0]_i_35_n_8\,
      S(1) => \tmp_31_reg_697[0]_i_36_n_8\,
      S(0) => \tmp_31_reg_697[0]_i_37_n_8\
    );
\tmp_31_reg_697_reg[0]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_697_reg[0]_i_33_n_8\,
      CO(3) => \tmp_31_reg_697_reg[0]_i_32_n_8\,
      CO(2) => \tmp_31_reg_697_reg[0]_i_32_n_9\,
      CO(1) => \tmp_31_reg_697_reg[0]_i_32_n_10\,
      CO(0) => \tmp_31_reg_697_reg[0]_i_32_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_415_p1(25 downto 22),
      O(3 downto 0) => \tmp_31_reg_697_reg[0]_7\(3 downto 0),
      S(3) => \tmp_31_reg_697[0]_i_48_n_8\,
      S(2) => \tmp_31_reg_697[0]_i_49_n_8\,
      S(1) => \tmp_31_reg_697[0]_i_50_n_8\,
      S(0) => \tmp_31_reg_697[0]_i_51_n_8\
    );
\tmp_31_reg_697_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_697_reg[0]_i_46_n_8\,
      CO(3) => \tmp_31_reg_697_reg[0]_i_33_n_8\,
      CO(2) => \tmp_31_reg_697_reg[0]_i_33_n_9\,
      CO(1) => \tmp_31_reg_697_reg[0]_i_33_n_10\,
      CO(0) => \tmp_31_reg_697_reg[0]_i_33_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_415_p1(21 downto 18),
      O(3 downto 0) => \tmp_31_reg_697_reg[0]_6\(3 downto 0),
      S(3) => \tmp_31_reg_697[0]_i_52_n_8\,
      S(2) => \tmp_31_reg_697[0]_i_53_n_8\,
      S(1) => \tmp_31_reg_697[0]_i_54_n_8\,
      S(0) => \tmp_31_reg_697[0]_i_55_n_8\
    );
\tmp_31_reg_697_reg[0]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_697_reg[0]_i_47_n_8\,
      CO(3) => \tmp_31_reg_697_reg[0]_i_46_n_8\,
      CO(2) => \tmp_31_reg_697_reg[0]_i_46_n_9\,
      CO(1) => \tmp_31_reg_697_reg[0]_i_46_n_10\,
      CO(0) => \tmp_31_reg_697_reg[0]_i_46_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => p_shl5_cast_fu_415_p1(17 downto 15),
      DI(0) => \^tmp_33_reg_705_reg[0]_0\(11),
      O(3 downto 0) => \tmp_31_reg_697_reg[0]_5\(3 downto 0),
      S(3) => \tmp_31_reg_697[0]_i_58_n_8\,
      S(2) => \tmp_31_reg_697[0]_i_59_n_8\,
      S(1) => \tmp_31_reg_697[0]_i_60_n_8\,
      S(0) => \tmp_31_reg_697[0]_i_61_n_8\
    );
\tmp_31_reg_697_reg[0]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_697_reg[0]_i_56_n_8\,
      CO(3) => \tmp_31_reg_697_reg[0]_i_47_n_8\,
      CO(2) => \tmp_31_reg_697_reg[0]_i_47_n_9\,
      CO(1) => \tmp_31_reg_697_reg[0]_i_47_n_10\,
      CO(0) => \tmp_31_reg_697_reg[0]_i_47_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_705_reg[0]_0\(10 downto 7),
      O(3 downto 0) => \tmp_31_reg_697_reg[0]_4\(3 downto 0),
      S(3) => \tmp_31_reg_697[0]_i_62_n_8\,
      S(2) => \tmp_31_reg_697[0]_i_63_n_8\,
      S(1) => \tmp_31_reg_697[0]_i_64_n_8\,
      S(0) => \tmp_31_reg_697[0]_i_65_n_8\
    );
\tmp_31_reg_697_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_reg_697_reg[0]_i_57_n_8\,
      CO(3) => \tmp_31_reg_697_reg[0]_i_56_n_8\,
      CO(2) => \tmp_31_reg_697_reg[0]_i_56_n_9\,
      CO(1) => \tmp_31_reg_697_reg[0]_i_56_n_10\,
      CO(0) => \tmp_31_reg_697_reg[0]_i_56_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_705_reg[0]_0\(6 downto 3),
      O(3 downto 0) => \tmp_31_reg_697_reg[0]_3\(3 downto 0),
      S(3) => \tmp_31_reg_697[0]_i_66_n_8\,
      S(2) => \tmp_31_reg_697[0]_i_67_n_8\,
      S(1) => \tmp_31_reg_697[0]_i_68_n_8\,
      S(0) => \tmp_31_reg_697[0]_i_69_n_8\
    );
\tmp_31_reg_697_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_31_reg_697_reg[0]_i_57_n_8\,
      CO(2) => \tmp_31_reg_697_reg[0]_i_57_n_9\,
      CO(1) => \tmp_31_reg_697_reg[0]_i_57_n_10\,
      CO(0) => \tmp_31_reg_697_reg[0]_i_57_n_11\,
      CYINIT => \tmp_26_reg_685[0]_i_176_n_8\,
      DI(3 downto 1) => \^tmp_33_reg_705_reg[0]_0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => O(2 downto 0),
      O(0) => \NLW_tmp_31_reg_697_reg[0]_i_57_O_UNCONNECTED\(0),
      S(3) => \tmp_31_reg_697[0]_i_70_n_8\,
      S(2) => \tmp_31_reg_697[0]_i_71_n_8\,
      S(1) => \tmp_31_reg_697[0]_i_72_n_8\,
      S(0) => \tmp_31_reg_697[0]_i_73_n_8\
    );
\tmp_32_reg_701[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_32_fu_565_p2,
      I1 => tmp_32_reg_7010,
      I2 => \tmp_32_reg_701_reg_n_8_[0]\,
      O => \tmp_32_reg_701[0]_i_1_n_8\
    );
\tmp_32_reg_701[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(24),
      I1 => p_shl5_cast_fu_415_p1(25),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_10_n_8\
    );
\tmp_32_reg_701[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(22),
      I1 => p_shl5_cast_fu_415_p1(23),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_11_n_8\
    );
\tmp_32_reg_701[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(20),
      I1 => p_shl5_cast_fu_415_p1(21),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_12_n_8\
    );
\tmp_32_reg_701[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(27),
      I1 => p_shl5_cast_fu_415_p1(26),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_13_n_8\
    );
\tmp_32_reg_701[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(25),
      I1 => p_shl5_cast_fu_415_p1(24),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_14_n_8\
    );
\tmp_32_reg_701[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(23),
      I1 => p_shl5_cast_fu_415_p1(22),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_15_n_8\
    );
\tmp_32_reg_701[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(21),
      I1 => p_shl5_cast_fu_415_p1(20),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_16_n_8\
    );
\tmp_32_reg_701[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(18),
      I1 => p_shl5_cast_fu_415_p1(19),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_18_n_8\
    );
\tmp_32_reg_701[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(16),
      I1 => p_shl5_cast_fu_415_p1(17),
      I2 => DOADO(13),
      I3 => DOADO(12),
      O => \tmp_32_reg_701[0]_i_19_n_8\
    );
\tmp_32_reg_701[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(11),
      I1 => p_shl5_cast_fu_415_p1(15),
      I2 => DOADO(11),
      I3 => DOADO(10),
      O => \tmp_32_reg_701[0]_i_20_n_8\
    );
\tmp_32_reg_701[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(9),
      I1 => DOADO(8),
      I2 => DOADO(9),
      I3 => \^tmp_33_reg_705_reg[0]_0\(10),
      O => \tmp_32_reg_701[0]_i_21_n_8\
    );
\tmp_32_reg_701[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(19),
      I1 => p_shl5_cast_fu_415_p1(18),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_22_n_8\
    );
\tmp_32_reg_701[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(16),
      I1 => p_shl5_cast_fu_415_p1(17),
      I2 => DOADO(12),
      I3 => DOADO(13),
      O => \tmp_32_reg_701[0]_i_23_n_8\
    );
\tmp_32_reg_701[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(11),
      I1 => p_shl5_cast_fu_415_p1(15),
      I2 => DOADO(10),
      I3 => DOADO(11),
      O => \tmp_32_reg_701[0]_i_24_n_8\
    );
\tmp_32_reg_701[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(7),
      I1 => DOADO(6),
      I2 => DOADO(7),
      I3 => \^tmp_33_reg_705_reg[0]_0\(8),
      O => \tmp_32_reg_701[0]_i_26_n_8\
    );
\tmp_32_reg_701[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(5),
      I1 => DOADO(4),
      I2 => DOADO(5),
      I3 => \^tmp_33_reg_705_reg[0]_0\(6),
      O => \tmp_32_reg_701[0]_i_27_n_8\
    );
\tmp_32_reg_701[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(3),
      I1 => DOADO(2),
      I2 => DOADO(3),
      I3 => \^tmp_33_reg_705_reg[0]_0\(4),
      O => \tmp_32_reg_701[0]_i_28_n_8\
    );
\tmp_32_reg_701[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(1),
      I1 => \^tmp_33_reg_705_reg[0]_0\(2),
      I2 => DOADO(1),
      I3 => DOADO(0),
      O => \tmp_32_reg_701[0]_i_29_n_8\
    );
\tmp_32_reg_701[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_22_fu_402_p2,
      I1 => tmp_28_fu_510_p2,
      I2 => ram_reg_0(0),
      I3 => tmp_26_fu_473_p2,
      I4 => tmp_29_fu_516_p2,
      I5 => ram_reg_1(0),
      O => tmp_32_reg_7010
    );
\tmp_32_reg_701[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(1),
      I1 => \^tmp_33_reg_705_reg[0]_0\(2),
      I2 => DOADO(0),
      I3 => DOADO(1),
      O => \tmp_32_reg_701[0]_i_33_n_8\
    );
\tmp_32_reg_701[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(29),
      I1 => p_shl5_cast_fu_415_p1(28),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_5_n_8\
    );
\tmp_32_reg_701[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(28),
      I1 => p_shl5_cast_fu_415_p1(29),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_7_n_8\
    );
\tmp_32_reg_701[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(26),
      I1 => p_shl5_cast_fu_415_p1(27),
      I2 => DOADO(14),
      O => \tmp_32_reg_701[0]_i_9_n_8\
    );
\tmp_32_reg_701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_32_reg_701[0]_i_1_n_8\,
      Q => \tmp_32_reg_701_reg_n_8_[0]\,
      R => '0'
    );
\tmp_32_reg_701_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_32_reg_701_reg[0]_i_17_n_8\,
      CO(2) => \tmp_32_reg_701_reg[0]_i_17_n_9\,
      CO(1) => \tmp_32_reg_701_reg[0]_i_17_n_10\,
      CO(0) => \tmp_32_reg_701_reg[0]_i_17_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_32_reg_701[0]_i_26_n_8\,
      DI(2) => \tmp_32_reg_701[0]_i_27_n_8\,
      DI(1) => \tmp_32_reg_701[0]_i_28_n_8\,
      DI(0) => \tmp_32_reg_701[0]_i_29_n_8\,
      O(3 downto 0) => \NLW_tmp_32_reg_701_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => ram_reg_7(2 downto 0),
      S(0) => \tmp_32_reg_701[0]_i_33_n_8\
    );
\tmp_32_reg_701_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_32_reg_701_reg[0]_i_4_n_8\,
      CO(3 downto 2) => \NLW_tmp_32_reg_701_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_32_fu_565_p2,
      CO(0) => \tmp_32_reg_701_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_32_reg_701[0]_i_5_n_8\,
      O(3 downto 0) => \NLW_tmp_32_reg_701_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_9(0),
      S(0) => \tmp_32_reg_701[0]_i_7_n_8\
    );
\tmp_32_reg_701_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_32_reg_701_reg[0]_i_8_n_8\,
      CO(3) => \tmp_32_reg_701_reg[0]_i_4_n_8\,
      CO(2) => \tmp_32_reg_701_reg[0]_i_4_n_9\,
      CO(1) => \tmp_32_reg_701_reg[0]_i_4_n_10\,
      CO(0) => \tmp_32_reg_701_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_32_reg_701[0]_i_9_n_8\,
      DI(2) => \tmp_32_reg_701[0]_i_10_n_8\,
      DI(1) => \tmp_32_reg_701[0]_i_11_n_8\,
      DI(0) => \tmp_32_reg_701[0]_i_12_n_8\,
      O(3 downto 0) => \NLW_tmp_32_reg_701_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_32_reg_701[0]_i_13_n_8\,
      S(2) => \tmp_32_reg_701[0]_i_14_n_8\,
      S(1) => \tmp_32_reg_701[0]_i_15_n_8\,
      S(0) => \tmp_32_reg_701[0]_i_16_n_8\
    );
\tmp_32_reg_701_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_32_reg_701_reg[0]_i_17_n_8\,
      CO(3) => \tmp_32_reg_701_reg[0]_i_8_n_8\,
      CO(2) => \tmp_32_reg_701_reg[0]_i_8_n_9\,
      CO(1) => \tmp_32_reg_701_reg[0]_i_8_n_10\,
      CO(0) => \tmp_32_reg_701_reg[0]_i_8_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_32_reg_701[0]_i_18_n_8\,
      DI(2) => \tmp_32_reg_701[0]_i_19_n_8\,
      DI(1) => \tmp_32_reg_701[0]_i_20_n_8\,
      DI(0) => \tmp_32_reg_701[0]_i_21_n_8\,
      O(3 downto 0) => \NLW_tmp_32_reg_701_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_32_reg_701[0]_i_22_n_8\,
      S(2) => \tmp_32_reg_701[0]_i_23_n_8\,
      S(1) => \tmp_32_reg_701[0]_i_24_n_8\,
      S(0) => ram_reg_8(0)
    );
\tmp_33_reg_705[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_33_fu_584_p2,
      I1 => tmp_32_reg_7010,
      I2 => tmp_32_fu_565_p2,
      I3 => tmp_33_reg_705,
      O => \tmp_33_reg_705[0]_i_1_n_8\
    );
\tmp_33_reg_705[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(28),
      I1 => DOADO(14),
      I2 => p_shl5_cast_fu_415_p1(27),
      O => \tmp_33_reg_705[0]_i_10_n_8\
    );
\tmp_33_reg_705[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(25),
      I1 => p_shl5_cast_fu_415_p1(26),
      I2 => DOADO(14),
      O => \tmp_33_reg_705[0]_i_11_n_8\
    );
\tmp_33_reg_705[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(23),
      I1 => p_shl5_cast_fu_415_p1(24),
      I2 => DOADO(14),
      O => \tmp_33_reg_705[0]_i_12_n_8\
    );
\tmp_33_reg_705[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(21),
      I1 => p_shl5_cast_fu_415_p1(22),
      I2 => DOADO(14),
      O => \tmp_33_reg_705[0]_i_13_n_8\
    );
\tmp_33_reg_705[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(20),
      I1 => p_shl5_cast_fu_415_p1(19),
      I2 => DOADO(14),
      O => \tmp_33_reg_705[0]_i_15_n_8\
    );
\tmp_33_reg_705[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(17),
      I1 => p_shl5_cast_fu_415_p1(18),
      I2 => DOADO(13),
      I3 => DOADO(12),
      O => \tmp_33_reg_705[0]_i_16_n_8\
    );
\tmp_33_reg_705[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(15),
      I1 => p_shl5_cast_fu_415_p1(16),
      I2 => DOADO(11),
      I3 => DOADO(10),
      O => \tmp_33_reg_705[0]_i_17_n_8\
    );
\tmp_33_reg_705[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(10),
      I1 => DOADO(8),
      I2 => DOADO(9),
      I3 => \^tmp_33_reg_705_reg[0]_0\(11),
      O => \tmp_33_reg_705[0]_i_18_n_8\
    );
\tmp_33_reg_705[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(19),
      I1 => p_shl5_cast_fu_415_p1(20),
      I2 => DOADO(14),
      O => \tmp_33_reg_705[0]_i_19_n_8\
    );
\tmp_33_reg_705[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(17),
      I1 => p_shl5_cast_fu_415_p1(18),
      I2 => DOADO(12),
      I3 => DOADO(13),
      O => \tmp_33_reg_705[0]_i_20_n_8\
    );
\tmp_33_reg_705[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(15),
      I1 => p_shl5_cast_fu_415_p1(16),
      I2 => DOADO(10),
      I3 => DOADO(11),
      O => \tmp_33_reg_705[0]_i_21_n_8\
    );
\tmp_33_reg_705[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(8),
      I1 => DOADO(6),
      I2 => DOADO(7),
      I3 => \^tmp_33_reg_705_reg[0]_0\(9),
      O => \tmp_33_reg_705[0]_i_23_n_8\
    );
\tmp_33_reg_705[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(6),
      I1 => DOADO(4),
      I2 => DOADO(5),
      I3 => \^tmp_33_reg_705_reg[0]_0\(7),
      O => \tmp_33_reg_705[0]_i_24_n_8\
    );
\tmp_33_reg_705[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(4),
      I1 => DOADO(2),
      I2 => DOADO(3),
      I3 => \^tmp_33_reg_705_reg[0]_0\(5),
      O => \tmp_33_reg_705[0]_i_25_n_8\
    );
\tmp_33_reg_705[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(2),
      I1 => \^tmp_33_reg_705_reg[0]_0\(3),
      I2 => DOADO(1),
      I3 => DOADO(0),
      O => \tmp_33_reg_705[0]_i_26_n_8\
    );
\tmp_33_reg_705[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_33_reg_705_reg[0]_0\(2),
      I1 => \^tmp_33_reg_705_reg[0]_0\(3),
      I2 => DOADO(0),
      I3 => DOADO(1),
      O => \tmp_33_reg_705[0]_i_30_n_8\
    );
\tmp_33_reg_705[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(29),
      I1 => DOADO(14),
      O => \tmp_33_reg_705[0]_i_4_n_8\
    );
\tmp_33_reg_705[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(27),
      I1 => p_shl5_cast_fu_415_p1(28),
      I2 => DOADO(14),
      O => \tmp_33_reg_705[0]_i_6_n_8\
    );
\tmp_33_reg_705[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(26),
      I1 => p_shl5_cast_fu_415_p1(25),
      I2 => DOADO(14),
      O => \tmp_33_reg_705[0]_i_7_n_8\
    );
\tmp_33_reg_705[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(24),
      I1 => p_shl5_cast_fu_415_p1(23),
      I2 => DOADO(14),
      O => \tmp_33_reg_705[0]_i_8_n_8\
    );
\tmp_33_reg_705[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl5_cast_fu_415_p1(22),
      I1 => p_shl5_cast_fu_415_p1(21),
      I2 => DOADO(14),
      O => \tmp_33_reg_705[0]_i_9_n_8\
    );
\tmp_33_reg_705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_33_reg_705[0]_i_1_n_8\,
      Q => tmp_33_reg_705,
      R => '0'
    );
\tmp_33_reg_705_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_33_reg_705_reg[0]_i_14_n_8\,
      CO(2) => \tmp_33_reg_705_reg[0]_i_14_n_9\,
      CO(1) => \tmp_33_reg_705_reg[0]_i_14_n_10\,
      CO(0) => \tmp_33_reg_705_reg[0]_i_14_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_33_reg_705[0]_i_23_n_8\,
      DI(2) => \tmp_33_reg_705[0]_i_24_n_8\,
      DI(1) => \tmp_33_reg_705[0]_i_25_n_8\,
      DI(0) => \tmp_33_reg_705[0]_i_26_n_8\,
      O(3 downto 0) => \NLW_tmp_33_reg_705_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => ram_reg_10(2 downto 0),
      S(0) => \tmp_33_reg_705[0]_i_30_n_8\
    );
\tmp_33_reg_705_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_33_reg_705_reg[0]_i_3_n_8\,
      CO(3 downto 1) => \NLW_tmp_33_reg_705_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_33_fu_584_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_33_reg_705_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \tmp_33_reg_705[0]_i_4_n_8\
    );
\tmp_33_reg_705_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_33_reg_705_reg[0]_i_5_n_8\,
      CO(3) => \tmp_33_reg_705_reg[0]_i_3_n_8\,
      CO(2) => \tmp_33_reg_705_reg[0]_i_3_n_9\,
      CO(1) => \tmp_33_reg_705_reg[0]_i_3_n_10\,
      CO(0) => \tmp_33_reg_705_reg[0]_i_3_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_33_reg_705[0]_i_6_n_8\,
      DI(2) => \tmp_33_reg_705[0]_i_7_n_8\,
      DI(1) => \tmp_33_reg_705[0]_i_8_n_8\,
      DI(0) => \tmp_33_reg_705[0]_i_9_n_8\,
      O(3 downto 0) => \NLW_tmp_33_reg_705_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_33_reg_705[0]_i_10_n_8\,
      S(2) => \tmp_33_reg_705[0]_i_11_n_8\,
      S(1) => \tmp_33_reg_705[0]_i_12_n_8\,
      S(0) => \tmp_33_reg_705[0]_i_13_n_8\
    );
\tmp_33_reg_705_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_33_reg_705_reg[0]_i_14_n_8\,
      CO(3) => \tmp_33_reg_705_reg[0]_i_5_n_8\,
      CO(2) => \tmp_33_reg_705_reg[0]_i_5_n_9\,
      CO(1) => \tmp_33_reg_705_reg[0]_i_5_n_10\,
      CO(0) => \tmp_33_reg_705_reg[0]_i_5_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_33_reg_705[0]_i_15_n_8\,
      DI(2) => \tmp_33_reg_705[0]_i_16_n_8\,
      DI(1) => \tmp_33_reg_705[0]_i_17_n_8\,
      DI(0) => \tmp_33_reg_705[0]_i_18_n_8\,
      O(3 downto 0) => \NLW_tmp_33_reg_705_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_33_reg_705[0]_i_19_n_8\,
      S(2) => \tmp_33_reg_705[0]_i_20_n_8\,
      S(1) => \tmp_33_reg_705[0]_i_21_n_8\,
      S(0) => ram_reg_11(0)
    );
\tmp_35_reg_650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(0),
      Q => \^tmp_33_reg_705_reg[0]_0\(0),
      R => '0'
    );
\tmp_35_reg_650_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(10),
      Q => \^tmp_33_reg_705_reg[0]_0\(10),
      R => '0'
    );
\tmp_35_reg_650_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(11),
      Q => \^tmp_33_reg_705_reg[0]_0\(11),
      R => '0'
    );
\tmp_35_reg_650_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(12),
      Q => p_shl5_cast_fu_415_p1(15),
      R => '0'
    );
\tmp_35_reg_650_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(13),
      Q => p_shl5_cast_fu_415_p1(16),
      R => '0'
    );
\tmp_35_reg_650_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(14),
      Q => p_shl5_cast_fu_415_p1(17),
      R => '0'
    );
\tmp_35_reg_650_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(15),
      Q => p_shl5_cast_fu_415_p1(18),
      R => '0'
    );
\tmp_35_reg_650_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(16),
      Q => p_shl5_cast_fu_415_p1(19),
      R => '0'
    );
\tmp_35_reg_650_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(17),
      Q => p_shl5_cast_fu_415_p1(20),
      R => '0'
    );
\tmp_35_reg_650_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(18),
      Q => p_shl5_cast_fu_415_p1(21),
      R => '0'
    );
\tmp_35_reg_650_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(19),
      Q => p_shl5_cast_fu_415_p1(22),
      R => '0'
    );
\tmp_35_reg_650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(1),
      Q => \^tmp_33_reg_705_reg[0]_0\(1),
      R => '0'
    );
\tmp_35_reg_650_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(20),
      Q => p_shl5_cast_fu_415_p1(23),
      R => '0'
    );
\tmp_35_reg_650_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(21),
      Q => p_shl5_cast_fu_415_p1(24),
      R => '0'
    );
\tmp_35_reg_650_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(22),
      Q => p_shl5_cast_fu_415_p1(25),
      R => '0'
    );
\tmp_35_reg_650_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(23),
      Q => p_shl5_cast_fu_415_p1(26),
      R => '0'
    );
\tmp_35_reg_650_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(24),
      Q => p_shl5_cast_fu_415_p1(27),
      R => '0'
    );
\tmp_35_reg_650_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(25),
      Q => p_shl5_cast_fu_415_p1(28),
      R => '0'
    );
\tmp_35_reg_650_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(26),
      Q => p_shl5_cast_fu_415_p1(29),
      R => '0'
    );
\tmp_35_reg_650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(2),
      Q => \^tmp_33_reg_705_reg[0]_0\(2),
      R => '0'
    );
\tmp_35_reg_650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(3),
      Q => \^tmp_33_reg_705_reg[0]_0\(3),
      R => '0'
    );
\tmp_35_reg_650_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(4),
      Q => \^tmp_33_reg_705_reg[0]_0\(4),
      R => '0'
    );
\tmp_35_reg_650_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(5),
      Q => \^tmp_33_reg_705_reg[0]_0\(5),
      R => '0'
    );
\tmp_35_reg_650_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(6),
      Q => \^tmp_33_reg_705_reg[0]_0\(6),
      R => '0'
    );
\tmp_35_reg_650_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(7),
      Q => \^tmp_33_reg_705_reg[0]_0\(7),
      R => '0'
    );
\tmp_35_reg_650_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(8),
      Q => \^tmp_33_reg_705_reg[0]_0\(8),
      R => '0'
    );
\tmp_35_reg_650_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_21_reg_660[6]_i_1_n_8\,
      D => p_1_in(9),
      Q => \^tmp_33_reg_705_reg[0]_0\(9),
      R => '0'
    );
\tmp_mid2_v_reg_612[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF2000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \tmp_reg_618[0]_i_2_n_8\,
      I4 => \^grp_normalizehisto0_fu_1019_sum_address0\,
      O => \tmp_mid2_v_reg_612[0]_i_1_n_8\
    );
\tmp_mid2_v_reg_612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_mid2_v_reg_612[0]_i_1_n_8\,
      Q => \^grp_normalizehisto0_fu_1019_sum_address0\,
      R => '0'
    );
\tmp_reg_618[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      O => ap_enable_reg_pp0_iter10
    );
\tmp_reg_618[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666656666666A666"
    )
        port map (
      I0 => \tmp_reg_618[0]_i_3_n_8\,
      I1 => \blkIdx_reg_221_reg_n_8_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => exitcond_flatten_reg_598,
      I5 => \^grp_normalizehisto0_fu_1019_sum_address0\,
      O => \tmp_reg_618[0]_i_2_n_8\
    );
\tmp_reg_618[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => i_mid2_fu_261_p3(1),
      I1 => \i_reg_232_reg_n_8_[0]\,
      I2 => i_mid2_fu_261_p3(3),
      I3 => \i_reg_232_reg_n_8_[2]\,
      I4 => i_mid2_fu_261_p3(4),
      I5 => \i_reg_232_reg_n_8_[5]\,
      O => \tmp_reg_618[0]_i_3_n_8\
    );
\tmp_reg_618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \tmp_reg_618[0]_i_2_n_8\,
      Q => tmp_reg_618,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto1 is
  port (
    grp_normalizeHisto1_fu_1026_descriptor_V_ce0 : out STD_LOGIC;
    ap_pipeline_reg_pp0_iter7_tmp_reg_618 : out STD_LOGIC;
    \tmp_17_reg_705_reg[0]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_normalizeHisto1_fu_1026_sum_address0 : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    \tmp_6_reg_677_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_7_fu_419_p2 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \tmp_12_reg_689_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_9_fu_449_p2 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \tmp_12_reg_689_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_15_reg_697_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_15_reg_697_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_697_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_697_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_697_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_697_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_697_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_13_reg_693_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_11_fu_490_p2 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \tmp_17_reg_705_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sum1_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_grp_normalizeHisto1_fu_1026_ap_start_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg : out STD_LOGIC;
    \tmp_4_reg_660_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \tmp_10_reg_685_reg[0]_0\ : in STD_LOGIC;
    \tmp_16_reg_701_reg[0]_0\ : in STD_LOGIC;
    \tmp_15_reg_697_reg[0]_7\ : in STD_LOGIC;
    \tmp_13_reg_693_reg[0]_1\ : in STD_LOGIC;
    \tmp_12_reg_689_reg[0]_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter7_reg_r : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_16_reg_7010 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_grp_normalizeHisto1_fu_1026_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_grp_normalizeHisto0_fu_1019_ap_start : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    tmp_i_fu_1452_p2 : in STD_LOGIC;
    ap_enable_reg_pp2_iter6_reg : in STD_LOGIC;
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    tmp_i_reg_1748 : in STD_LOGIC;
    ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748 : in STD_LOGIC;
    ap_enable_reg_pp2_iter7 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto1 is
  signal \ap_CS_fsm[0]_i_1__3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__0_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_8\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_gate_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_i_mid2_reg_607 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_pipeline_reg_pp0_iter1_tmp_reg_618 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_i_mid2_reg_607 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_pipeline_reg_pp0_iter6_tmp_reg_618 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598 : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter7_tmp_reg_618\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598 : STD_LOGIC;
  signal \blkIdx_reg_221[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \blkIdx_reg_221_reg_n_8_[0]\ : STD_LOGIC;
  signal exitcond_flatten_fu_243_p2 : STD_LOGIC;
  signal exitcond_flatten_reg_598 : STD_LOGIC;
  signal \exitcond_flatten_reg_598[0]_i_2__0_n_8\ : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_ap_ready : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_descriptor_V_address0 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \^grp_normalizehisto1_fu_1026_descriptor_v_ce0\ : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_normalized_V_we1 : STD_LOGIC;
  signal \^grp_normalizehisto1_fu_1026_sum_address0\ : STD_LOGIC;
  signal i_1_fu_287_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal i_mid2_fu_261_p3 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal i_mid2_reg_607 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal i_reg_232 : STD_LOGIC;
  signal i_reg_2320 : STD_LOGIC;
  signal \i_reg_232[2]_i_1__0_n_8\ : STD_LOGIC;
  signal \i_reg_232_reg_n_8_[0]\ : STD_LOGIC;
  signal \i_reg_232_reg_n_8_[2]\ : STD_LOGIC;
  signal \i_reg_232_reg_n_8_[5]\ : STD_LOGIC;
  signal indvar_flatten_next_fu_249_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \indvar_flatten_reg_210[6]_i_2__0_n_8\ : STD_LOGIC;
  signal indvar_flatten_reg_210_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \offset_assign_cast_reg_1742[10]_i_3_n_8\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal p_shl2_cast_fu_415_p1 : STD_LOGIC_VECTOR ( 29 downto 15 );
  signal \^ram_reg\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \ram_reg_i_10__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_7__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_8__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_9__0_n_8\ : STD_LOGIC;
  signal tmp1_fu_318_p2 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \tmp1_reg_639[5]_i_1__0_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_110_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_111_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_112_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_113_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_114_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_115_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_116_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_117_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_128_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_129_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_130_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_131_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_132_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_133_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_134_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_135_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_146_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_147_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_148_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_149_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_150_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_151_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_152_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_153_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_156_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_157_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_158_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_159_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_160_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_161_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_162_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_163_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_164_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_165_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_166_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_167_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_168_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_169_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_170_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_171_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_172_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_173_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_174_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_175_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_176_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_177_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_178_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_179_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_180_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_22_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_23_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_25_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_26_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_50_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_51_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_52_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_53_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_54_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_55_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_56_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_57_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_69_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_70_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_71_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_72_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_73_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_74_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_86_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_87_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_88_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_89_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_90_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_92_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_93_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_94_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_95_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_96_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_97_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685[0]_i_98_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_108_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_108_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_108_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_108_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_109_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_109_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_109_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_109_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_126_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_126_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_126_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_126_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_127_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_127_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_127_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_127_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_144_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_144_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_144_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_144_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_145_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_145_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_145_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_145_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_154_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_154_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_154_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_154_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_155_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_155_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_155_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_155_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_21_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_21_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_21_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_21_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_36_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_37_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_37_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_37_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_37_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_48_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_48_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_48_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_48_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_49_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_49_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_49_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_49_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_67_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_67_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_67_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_67_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_68_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_68_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_68_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_68_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_84_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_84_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_84_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_84_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_85_n_10\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_85_n_11\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_85_n_8\ : STD_LOGIC;
  signal \tmp_10_reg_685_reg[0]_i_85_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_100_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_101_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_16_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_17_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_18_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_19_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_20_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_21_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_22_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_35_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_36_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_37_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_38_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_39_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_40_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_41_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_54_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_55_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_56_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_57_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_58_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_59_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_60_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_61_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_65_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_76_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_77_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_78_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_79_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_80_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_81_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_82_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_83_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_86_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_87_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_88_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_89_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_90_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_91_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_92_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_93_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_94_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_95_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_96_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_97_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_98_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693[0]_i_99_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_14_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_14_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_14_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_33_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_33_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_33_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_33_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_34_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_34_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_34_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_34_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_52_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_52_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_52_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_52_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_53_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_53_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_53_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_53_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_74_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_74_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_74_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_74_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_75_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_75_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_75_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_75_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_84_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_84_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_84_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_84_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_85_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_85_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_85_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_693_reg[0]_i_85_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_34_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_35_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_36_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_37_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_48_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_49_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_50_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_51_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_52_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_53_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_54_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_55_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_58_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_59_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_60_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_61_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_62_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_63_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_64_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_65_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_66_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_67_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_68_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_69_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_70_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_71_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_72_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697[0]_i_73_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_22_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_22_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_22_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_22_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_32_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_32_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_32_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_32_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_33_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_33_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_33_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_33_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_46_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_46_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_46_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_46_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_47_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_47_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_47_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_47_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_56_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_56_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_56_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_56_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_57_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_57_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_57_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_697_reg[0]_i_57_n_9\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_16_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_18_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_19_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_20_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_21_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_22_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_23_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_24_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_26_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_27_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_28_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_29_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_33_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701[0]_i_9_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_17_n_10\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_17_n_11\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_17_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_17_n_9\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_8_n_10\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_8_n_11\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_16_reg_701_reg[0]_i_8_n_9\ : STD_LOGIC;
  signal tmp_17_fu_584_p2 : STD_LOGIC;
  signal tmp_17_reg_705 : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_10_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_11_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_13_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_16_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_17_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_18_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_19_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_20_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_21_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_23_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_24_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_25_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_26_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_30_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_7_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_8_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705[0]_i_9_n_8\ : STD_LOGIC;
  signal \^tmp_17_reg_705_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^tmp_17_reg_705_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_17_reg_705_reg[0]_i_14_n_10\ : STD_LOGIC;
  signal \tmp_17_reg_705_reg[0]_i_14_n_11\ : STD_LOGIC;
  signal \tmp_17_reg_705_reg[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705_reg[0]_i_14_n_9\ : STD_LOGIC;
  signal \tmp_17_reg_705_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \tmp_17_reg_705_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \tmp_17_reg_705_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_17_reg_705_reg[0]_i_5_n_10\ : STD_LOGIC;
  signal \tmp_17_reg_705_reg[0]_i_5_n_11\ : STD_LOGIC;
  signal \tmp_17_reg_705_reg[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_17_reg_705_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal \tmp_4_reg_660[6]_i_1_n_8\ : STD_LOGIC;
  signal \^tmp_4_reg_660_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \tmp_4_reg_660_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tmp_6_reg_677[0]_i_1_n_8\ : STD_LOGIC;
  signal \^tmp_6_reg_677_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_6_reg_677_reg_n_8_[0]\ : STD_LOGIC;
  signal \tmp_8_reg_681[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_8_reg_681_reg_n_8_[0]\ : STD_LOGIC;
  signal \tmp_mid2_v_reg_612[0]_i_1__0_n_8\ : STD_LOGIC;
  signal tmp_reg_618 : STD_LOGIC;
  signal \tmp_reg_618[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \tmp_reg_618[0]_i_3__0_n_8\ : STD_LOGIC;
  signal \NLW_tmp_10_reg_685_reg[0]_i_145_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_47_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_10_reg_685_reg[0]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_693_reg[0]_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_15_reg_697_reg[0]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_15_reg_697_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_15_reg_697_reg[0]_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_16_reg_701_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_16_reg_701_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_16_reg_701_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_16_reg_701_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_16_reg_701_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_17_reg_705_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_17_reg_705_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_17_reg_705_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_17_reg_705_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_17_reg_705_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair130";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair127";
  attribute srl_name : string;
  attribute srl_name of \ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5\ : label is "inst/\grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5 ";
  attribute SOFT_HLUTNM of ap_reg_grp_normalizeHisto1_fu_1026_ap_start_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \blkIdx_reg_221[0]_i_2__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_598[0]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_598[0]_i_2__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i_i_reg_943[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \i_reg_232[0]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i_reg_232[1]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i_reg_232[3]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \i_reg_232[4]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[0]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[1]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[2]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[3]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[4]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_210[6]_i_2__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \offset_assign_cast_reg_1742[10]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tmp1_reg_639[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp1_reg_639[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp1_reg_639[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp1_reg_639[5]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_4_reg_660[5]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_4_reg_660[6]_i_2\ : label is "soft_lutpair136";
begin
  ap_pipeline_reg_pp0_iter7_tmp_reg_618 <= \^ap_pipeline_reg_pp0_iter7_tmp_reg_618\;
  grp_normalizeHisto1_fu_1026_descriptor_V_ce0 <= \^grp_normalizehisto1_fu_1026_descriptor_v_ce0\;
  grp_normalizeHisto1_fu_1026_sum_address0 <= \^grp_normalizehisto1_fu_1026_sum_address0\;
  ram_reg <= \^ram_reg\;
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  \tmp_17_reg_705_reg[0]_0\(11 downto 0) <= \^tmp_17_reg_705_reg[0]_0\(11 downto 0);
  \tmp_17_reg_705_reg[0]_1\(0) <= \^tmp_17_reg_705_reg[0]_1\(0);
  \tmp_4_reg_660_reg[5]_0\(5 downto 0) <= \^tmp_4_reg_660_reg[5]_0\(5 downto 0);
  \tmp_6_reg_677_reg[0]_0\(0) <= \^tmp_6_reg_677_reg[0]_0\(0);
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => grp_normalizeHisto1_fu_1026_ap_ready,
      I2 => ap_reg_grp_normalizeHisto1_fu_1026_ap_start,
      O => \ap_CS_fsm[0]_i_1__3_n_8\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(2),
      I1 => \offset_assign_cast_reg_1742[10]_i_3_n_8\,
      I2 => ap_enable_reg_pp2_iter6_reg,
      I3 => Q(3),
      O => \ap_CS_fsm_reg[10]\(1)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC0"
    )
        port map (
      I0 => ap_reg_grp_normalizeHisto1_fu_1026_ap_start,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[1]_i_2__0_n_8\,
      I3 => \ap_CS_fsm_reg_n_8_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DDDDDD"
    )
        port map (
      I0 => grp_normalizeHisto1_fu_1026_normalized_V_we1,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => exitcond_flatten_fu_243_p2,
      O => \ap_CS_fsm[1]_i_2__0_n_8\
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AAAA00800080"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_enable_reg_pp0_iter9,
      I5 => grp_normalizeHisto1_fu_1026_normalized_V_we1,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => \offset_assign_cast_reg_1742[10]_i_3_n_8\,
      I2 => Q(2),
      O => \ap_CS_fsm_reg[10]\(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__3_n_8\,
      Q => \ap_CS_fsm_reg_n_8_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_normalizeHisto1_fu_1026_ap_ready,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA00EA00EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_reg_grp_normalizeHisto1_fu_1026_ap_start,
      I2 => \ap_CS_fsm_reg_n_8_[0]\,
      I3 => ap_rst_n,
      I4 => exitcond_flatten_fu_243_p2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_8\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_8\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter9,
      Q => grp_normalizeHisto1_fu_1026_normalized_V_we1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27772222"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      I2 => \ap_CS_fsm_reg_n_8_[0]\,
      I3 => ap_reg_grp_normalizeHisto1_fu_1026_ap_start,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_8\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_8\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter1,
      Q => \ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8\
    );
ap_enable_reg_pp0_iter7_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8,
      I1 => ap_enable_reg_pp0_iter7_reg_r,
      O => ap_enable_reg_pp0_iter7_reg_gate_n_8
    );
ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter6_reg_srl5___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter6_reg_r_n_8\,
      Q => ap_enable_reg_pp0_iter7_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter7_reg_r_n_8,
      R => '0'
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7_reg_gate_n_8,
      Q => \^grp_normalizehisto1_fu_1026_descriptor_v_ce0\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_normalizehisto1_fu_1026_descriptor_v_ce0\,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F800F800F800"
    )
        port map (
      I0 => Q(2),
      I1 => \offset_assign_cast_reg_1742[10]_i_3_n_8\,
      I2 => ap_enable_reg_pp2_iter0,
      I3 => ap_rst_n,
      I4 => Q(3),
      I5 => tmp_i_fu_1452_p2,
      O => ap_enable_reg_pp2_iter0_reg
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27772222"
    )
        port map (
      I0 => Q(3),
      I1 => tmp_i_fu_1452_p2,
      I2 => Q(2),
      I3 => \offset_assign_cast_reg_1742[10]_i_3_n_8\,
      I4 => ap_enable_reg_pp2_iter1,
      O => ap_enable_reg_pp2_iter1_reg
    );
\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => exitcond_flatten_reg_598,
      Q => ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(0),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(1),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(2),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(3),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(4),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_i_mid2_reg_607_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => i_mid2_reg_607(5),
      Q => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_tmp_reg_618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp_reg_618,
      Q => ap_pipeline_reg_pp0_iter1_tmp_reg_618,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_598,
      Q => \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(2),
      Q => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(3),
      Q => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(4),
      Q => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(5),
      Q => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_tmp_reg_618,
      Q => \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8\
    );
\ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_598_reg[0]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(0),
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(0)
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_i_mid2_reg_607(1),
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(1)
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[2]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[3]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[4]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_i_mid2_reg_607_reg[5]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_tmp_reg_618_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter5_tmp_reg_618_reg[0]_srl4_n_8\,
      Q => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598,
      Q => ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_reg_618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      Q => \^ap_pipeline_reg_pp0_iter7_tmp_reg_618\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598,
      Q => ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_4_reg_660_reg__0\(0),
      Q => ram_reg_4(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_4_reg_660_reg__0\(1),
      Q => ram_reg_4(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_4_reg_660_reg__0\(2),
      Q => ram_reg_4(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_4_reg_660_reg__0\(3),
      Q => ram_reg_4(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_4_reg_660_reg__0\(4),
      Q => ram_reg_4(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_4_reg_660_reg__0\(5),
      Q => ram_reg_4(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_4_reg_660_reg__0\(6),
      Q => ram_reg_4(6),
      R => '0'
    );
ap_reg_grp_normalizeHisto1_fu_1026_ap_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_normalizeHisto1_fu_1026_ap_ready,
      I2 => ap_reg_grp_normalizeHisto1_fu_1026_ap_start,
      O => ap_reg_grp_normalizeHisto1_fu_1026_ap_start_reg
    );
\blkIdx_reg_221[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000000ACAAAAAA"
    )
        port map (
      I0 => \blkIdx_reg_221_reg_n_8_[0]\,
      I1 => \^grp_normalizehisto1_fu_1026_sum_address0\,
      I2 => exitcond_flatten_reg_598,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter00,
      O => \blkIdx_reg_221[0]_i_1__0_n_8\
    );
\blkIdx_reg_221[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_grp_normalizeHisto1_fu_1026_ap_start,
      I1 => \ap_CS_fsm_reg_n_8_[0]\,
      O => ap_enable_reg_pp0_iter00
    );
\blkIdx_reg_221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkIdx_reg_221[0]_i_1__0_n_8\,
      Q => \blkIdx_reg_221_reg_n_8_[0]\,
      R => '0'
    );
\classify_0_reg_931[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => Q(2),
      I1 => \offset_assign_cast_reg_1742[10]_i_3_n_8\,
      I2 => ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748,
      I3 => ap_enable_reg_pp2_iter7,
      O => clear
    );
\exitcond_flatten_reg_598[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten_reg_210_reg(2),
      I1 => indvar_flatten_reg_210_reg(4),
      I2 => indvar_flatten_reg_210_reg(0),
      I3 => \exitcond_flatten_reg_598[0]_i_2__0_n_8\,
      O => exitcond_flatten_fu_243_p2
    );
\exitcond_flatten_reg_598[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => indvar_flatten_reg_210_reg(3),
      I1 => indvar_flatten_reg_210_reg(1),
      I2 => indvar_flatten_reg_210_reg(6),
      I3 => indvar_flatten_reg_210_reg(5),
      O => \exitcond_flatten_reg_598[0]_i_2__0_n_8\
    );
\exitcond_flatten_reg_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => exitcond_flatten_fu_243_p2,
      Q => exitcond_flatten_reg_598,
      R => '0'
    );
hog_mul_34ns_32nsjbC_x_U49: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_34ns_32nsjbC
     port map (
      D(31 downto 0) => D(31 downto 0),
      P(26 downto 0) => p_1_in(26 downto 0),
      ap_clk => ap_clk
    );
\i_i_reg_943[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => Q(2),
      I1 => \offset_assign_cast_reg_1742[10]_i_3_n_8\,
      I2 => Q(3),
      I3 => ap_enable_reg_pp2_iter1,
      I4 => tmp_i_reg_1748,
      O => SR(0)
    );
\i_mid2_reg_607[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F0D0"
    )
        port map (
      I0 => \i_reg_232_reg_n_8_[5]\,
      I1 => i_mid2_fu_261_p3(4),
      I2 => \i_reg_232_reg_n_8_[2]\,
      I3 => i_mid2_fu_261_p3(3),
      I4 => \i_reg_232_reg_n_8_[0]\,
      I5 => i_mid2_fu_261_p3(1),
      O => i_mid2_fu_261_p3(2)
    );
\i_mid2_reg_607[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => \i_reg_232_reg_n_8_[5]\,
      I1 => i_mid2_fu_261_p3(4),
      I2 => \i_reg_232_reg_n_8_[2]\,
      I3 => i_mid2_fu_261_p3(3),
      I4 => \i_reg_232_reg_n_8_[0]\,
      I5 => i_mid2_fu_261_p3(1),
      O => i_mid2_fu_261_p3(5)
    );
\i_mid2_reg_607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \i_reg_232_reg_n_8_[0]\,
      Q => i_mid2_reg_607(0),
      R => '0'
    );
\i_mid2_reg_607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => i_mid2_fu_261_p3(1),
      Q => i_mid2_reg_607(1),
      R => '0'
    );
\i_mid2_reg_607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => i_mid2_fu_261_p3(2),
      Q => i_mid2_reg_607(2),
      R => '0'
    );
\i_mid2_reg_607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => i_mid2_fu_261_p3(3),
      Q => i_mid2_reg_607(3),
      R => '0'
    );
\i_mid2_reg_607_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => i_mid2_fu_261_p3(4),
      Q => i_mid2_reg_607(4),
      R => '0'
    );
\i_mid2_reg_607_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => i_mid2_fu_261_p3(5),
      Q => i_mid2_reg_607(5),
      R => '0'
    );
\i_reg_232[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_232_reg_n_8_[0]\,
      O => i_1_fu_287_p2(0)
    );
\i_reg_232[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_232_reg_n_8_[0]\,
      I1 => i_mid2_fu_261_p3(1),
      O => i_1_fu_287_p2(1)
    );
\i_reg_232[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333CCCCCCCCC8CC"
    )
        port map (
      I0 => i_mid2_fu_261_p3(3),
      I1 => \i_reg_232_reg_n_8_[2]\,
      I2 => i_mid2_fu_261_p3(4),
      I3 => \i_reg_232_reg_n_8_[5]\,
      I4 => i_mid2_fu_261_p3(1),
      I5 => \i_reg_232_reg_n_8_[0]\,
      O => \i_reg_232[2]_i_1__0_n_8\
    );
\i_reg_232[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_mid2_fu_261_p3(3),
      I1 => \i_reg_232_reg_n_8_[0]\,
      I2 => i_mid2_fu_261_p3(1),
      I3 => \i_reg_232_reg_n_8_[2]\,
      O => i_1_fu_287_p2(3)
    );
\i_reg_232[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_mid2_fu_261_p3(4),
      I1 => \i_reg_232_reg_n_8_[2]\,
      I2 => i_mid2_fu_261_p3(1),
      I3 => \i_reg_232_reg_n_8_[0]\,
      I4 => i_mid2_fu_261_p3(3),
      O => i_1_fu_287_p2(4)
    );
\i_reg_232[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_CS_fsm_reg_n_8_[0]\,
      I4 => ap_reg_grp_normalizeHisto1_fu_1026_ap_start,
      O => i_reg_232
    );
\i_reg_232[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      I2 => ap_enable_reg_pp0_iter0,
      O => i_reg_2320
    );
\i_reg_232[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAA8AAAA"
    )
        port map (
      I0 => \i_reg_232_reg_n_8_[5]\,
      I1 => i_mid2_fu_261_p3(3),
      I2 => \i_reg_232_reg_n_8_[0]\,
      I3 => i_mid2_fu_261_p3(1),
      I4 => \i_reg_232_reg_n_8_[2]\,
      I5 => i_mid2_fu_261_p3(4),
      O => i_1_fu_287_p2(5)
    );
\i_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => i_1_fu_287_p2(0),
      Q => \i_reg_232_reg_n_8_[0]\,
      R => i_reg_232
    );
\i_reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => i_1_fu_287_p2(1),
      Q => i_mid2_fu_261_p3(1),
      R => i_reg_232
    );
\i_reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => \i_reg_232[2]_i_1__0_n_8\,
      Q => \i_reg_232_reg_n_8_[2]\,
      R => i_reg_232
    );
\i_reg_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => i_1_fu_287_p2(3),
      Q => i_mid2_fu_261_p3(3),
      R => i_reg_232
    );
\i_reg_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => i_1_fu_287_p2(4),
      Q => i_mid2_fu_261_p3(4),
      R => i_reg_232
    );
\i_reg_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => i_1_fu_287_p2(5),
      Q => \i_reg_232_reg_n_8_[5]\,
      R => i_reg_232
    );
\indvar_flatten_reg_210[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_210_reg(0),
      O => indvar_flatten_next_fu_249_p2(0)
    );
\indvar_flatten_reg_210[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_210_reg(0),
      I1 => indvar_flatten_reg_210_reg(1),
      O => indvar_flatten_next_fu_249_p2(1)
    );
\indvar_flatten_reg_210[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten_reg_210_reg(0),
      I1 => indvar_flatten_reg_210_reg(1),
      I2 => indvar_flatten_reg_210_reg(2),
      O => indvar_flatten_next_fu_249_p2(2)
    );
\indvar_flatten_reg_210[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_210_reg(3),
      I1 => indvar_flatten_reg_210_reg(0),
      I2 => indvar_flatten_reg_210_reg(1),
      I3 => indvar_flatten_reg_210_reg(2),
      O => indvar_flatten_next_fu_249_p2(3)
    );
\indvar_flatten_reg_210[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_210_reg(4),
      I1 => indvar_flatten_reg_210_reg(2),
      I2 => indvar_flatten_reg_210_reg(1),
      I3 => indvar_flatten_reg_210_reg(0),
      I4 => indvar_flatten_reg_210_reg(3),
      O => indvar_flatten_next_fu_249_p2(4)
    );
\indvar_flatten_reg_210[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_210_reg(5),
      I1 => indvar_flatten_reg_210_reg(3),
      I2 => indvar_flatten_reg_210_reg(0),
      I3 => indvar_flatten_reg_210_reg(1),
      I4 => indvar_flatten_reg_210_reg(2),
      I5 => indvar_flatten_reg_210_reg(4),
      O => indvar_flatten_next_fu_249_p2(5)
    );
\indvar_flatten_reg_210[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_210_reg(6),
      I1 => indvar_flatten_reg_210_reg(4),
      I2 => \indvar_flatten_reg_210[6]_i_2__0_n_8\,
      I3 => indvar_flatten_reg_210_reg(3),
      I4 => indvar_flatten_reg_210_reg(5),
      O => indvar_flatten_next_fu_249_p2(6)
    );
\indvar_flatten_reg_210[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => indvar_flatten_reg_210_reg(2),
      I1 => indvar_flatten_reg_210_reg(1),
      I2 => indvar_flatten_reg_210_reg(0),
      O => \indvar_flatten_reg_210[6]_i_2__0_n_8\
    );
\indvar_flatten_reg_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(0),
      Q => indvar_flatten_reg_210_reg(0),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(1),
      Q => indvar_flatten_reg_210_reg(1),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(2),
      Q => indvar_flatten_reg_210_reg(2),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(3),
      Q => indvar_flatten_reg_210_reg(3),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(4),
      Q => indvar_flatten_reg_210_reg(4),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(5),
      Q => indvar_flatten_reg_210_reg(5),
      R => i_reg_232
    );
\indvar_flatten_reg_210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2320,
      D => indvar_flatten_next_fu_249_p2(6),
      Q => indvar_flatten_reg_210_reg(6),
      R => i_reg_232
    );
\offset_assign_cast_reg_1742[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \offset_assign_cast_reg_1742[10]_i_3_n_8\,
      O => E(0)
    );
\offset_assign_cast_reg_1742[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F20000F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[0]\,
      I1 => ap_reg_grp_normalizeHisto1_fu_1026_ap_start,
      I2 => grp_normalizeHisto1_fu_1026_ap_ready,
      I3 => \ap_CS_fsm_reg[2]_1\(0),
      I4 => ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
      I5 => \ap_CS_fsm_reg[2]_1\(1),
      O => \offset_assign_cast_reg_1742[10]_i_3_n_8\
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001010100"
    )
        port map (
      I0 => \tmp_8_reg_681_reg_n_8_[0]\,
      I1 => \^ram_reg_3\,
      I2 => \^ram_reg_2\,
      I3 => \^ram_reg_1\,
      I4 => tmp_17_reg_705,
      I5 => \^ram_reg_0\,
      O => \ram_reg_i_10__0_n_8\
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F808F808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => Q(2),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \ap_CS_fsm_reg[2]_0\(0),
      O => sum1_ce0
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => grp_normalizeHisto1_fu_1026_normalized_V_we1,
      O => WEA(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ram_reg\,
      I1 => \tmp_8_reg_681_reg_n_8_[0]\,
      I2 => \tmp_6_reg_677_reg_n_8_[0]\,
      I3 => \^ram_reg_3\,
      O => DIADI(4)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000000E"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \^ram_reg_1\,
      I2 => \^ram_reg\,
      I3 => \tmp_8_reg_681_reg_n_8_[0]\,
      I4 => \^ram_reg_3\,
      I5 => \tmp_6_reg_677_reg_n_8_[0]\,
      O => DIADI(3)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \tmp_6_reg_677_reg_n_8_[0]\,
      I1 => \tmp_8_reg_681_reg_n_8_[0]\,
      I2 => \ram_reg_i_7__0_n_8\,
      O => DIADI(2)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000000E"
    )
        port map (
      I0 => tmp_17_reg_705,
      I1 => \^ram_reg_0\,
      I2 => \ram_reg_i_8__0_n_8\,
      I3 => \^ram_reg_3\,
      I4 => \tmp_6_reg_677_reg_n_8_[0]\,
      I5 => \ram_reg_i_9__0_n_8\,
      O => DIADI(1)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \tmp_6_reg_677_reg_n_8_[0]\,
      I1 => \^ram_reg\,
      I2 => \tmp_8_reg_681_reg_n_8_[0]\,
      I3 => \ram_reg_i_10__0_n_8\,
      O => DIADI(0)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001010100"
    )
        port map (
      I0 => \^ram_reg\,
      I1 => \^ram_reg_3\,
      I2 => \tmp_6_reg_677_reg_n_8_[0]\,
      I3 => \^ram_reg_2\,
      I4 => \^ram_reg_0\,
      I5 => \^ram_reg_1\,
      O => \ram_reg_i_7__0_n_8\
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \^ram_reg_1\,
      O => \ram_reg_i_8__0_n_8\
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_8_reg_681_reg_n_8_[0]\,
      I1 => \^ram_reg\,
      O => \ram_reg_i_9__0_n_8\
    );
\tmp1_reg_639[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(2),
      I1 => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      O => tmp1_fu_318_p2(2)
    );
\tmp1_reg_639[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(2),
      I1 => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      I2 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(3),
      O => tmp1_fu_318_p2(3)
    );
\tmp1_reg_639[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      I1 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(2),
      I2 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(3),
      I3 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(4),
      O => tmp1_fu_318_p2(4)
    );
\tmp1_reg_639[5]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598,
      O => \tmp1_reg_639[5]_i_1__0_n_8\
    );
\tmp1_reg_639[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(3),
      I1 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(2),
      I2 => ap_pipeline_reg_pp0_iter6_tmp_reg_618,
      I3 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(4),
      I4 => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(5),
      O => tmp1_fu_318_p2(5)
    );
\tmp1_reg_639_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1__0_n_8\,
      D => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(0),
      Q => \^tmp_4_reg_660_reg[5]_0\(0),
      R => '0'
    );
\tmp1_reg_639_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1__0_n_8\,
      D => ap_pipeline_reg_pp0_iter6_i_mid2_reg_607(1),
      Q => \^tmp_4_reg_660_reg[5]_0\(1),
      R => '0'
    );
\tmp1_reg_639_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1__0_n_8\,
      D => tmp1_fu_318_p2(2),
      Q => \^tmp_4_reg_660_reg[5]_0\(2),
      R => '0'
    );
\tmp1_reg_639_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1__0_n_8\,
      D => tmp1_fu_318_p2(3),
      Q => \^tmp_4_reg_660_reg[5]_0\(3),
      R => '0'
    );
\tmp1_reg_639_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1__0_n_8\,
      D => tmp1_fu_318_p2(4),
      Q => \^tmp_4_reg_660_reg[5]_0\(4),
      R => '0'
    );
\tmp1_reg_639_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_639[5]_i_1__0_n_8\,
      D => tmp1_fu_318_p2(5),
      Q => \^tmp_4_reg_660_reg[5]_0\(5),
      R => '0'
    );
\tmp_10_reg_685[0]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(23),
      I1 => p_shl2_cast_fu_415_p1(25),
      O => \tmp_10_reg_685[0]_i_110_n_8\
    );
\tmp_10_reg_685[0]_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(22),
      I1 => p_shl2_cast_fu_415_p1(24),
      O => \tmp_10_reg_685[0]_i_111_n_8\
    );
\tmp_10_reg_685[0]_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(21),
      I1 => p_shl2_cast_fu_415_p1(23),
      O => \tmp_10_reg_685[0]_i_112_n_8\
    );
\tmp_10_reg_685[0]_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(20),
      I1 => p_shl2_cast_fu_415_p1(22),
      O => \tmp_10_reg_685[0]_i_113_n_8\
    );
\tmp_10_reg_685[0]_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(19),
      I1 => p_shl2_cast_fu_415_p1(21),
      O => \tmp_10_reg_685[0]_i_114_n_8\
    );
\tmp_10_reg_685[0]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(18),
      I1 => p_shl2_cast_fu_415_p1(20),
      O => \tmp_10_reg_685[0]_i_115_n_8\
    );
\tmp_10_reg_685[0]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(17),
      I1 => p_shl2_cast_fu_415_p1(19),
      O => \tmp_10_reg_685[0]_i_116_n_8\
    );
\tmp_10_reg_685[0]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(16),
      I1 => p_shl2_cast_fu_415_p1(18),
      O => \tmp_10_reg_685[0]_i_117_n_8\
    );
\tmp_10_reg_685[0]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(24),
      I1 => p_shl2_cast_fu_415_p1(27),
      O => \tmp_10_reg_685[0]_i_128_n_8\
    );
\tmp_10_reg_685[0]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(23),
      I1 => p_shl2_cast_fu_415_p1(26),
      O => \tmp_10_reg_685[0]_i_129_n_8\
    );
\tmp_10_reg_685[0]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(22),
      I1 => p_shl2_cast_fu_415_p1(25),
      O => \tmp_10_reg_685[0]_i_130_n_8\
    );
\tmp_10_reg_685[0]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(21),
      I1 => p_shl2_cast_fu_415_p1(24),
      O => \tmp_10_reg_685[0]_i_131_n_8\
    );
\tmp_10_reg_685[0]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(20),
      I1 => p_shl2_cast_fu_415_p1(23),
      O => \tmp_10_reg_685[0]_i_132_n_8\
    );
\tmp_10_reg_685[0]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(19),
      I1 => p_shl2_cast_fu_415_p1(22),
      O => \tmp_10_reg_685[0]_i_133_n_8\
    );
\tmp_10_reg_685[0]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(18),
      I1 => p_shl2_cast_fu_415_p1(21),
      O => \tmp_10_reg_685[0]_i_134_n_8\
    );
\tmp_10_reg_685[0]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(17),
      I1 => p_shl2_cast_fu_415_p1(20),
      O => \tmp_10_reg_685[0]_i_135_n_8\
    );
\tmp_10_reg_685[0]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(5),
      I1 => DOADO(6),
      I2 => DOADO(7),
      I3 => \^tmp_17_reg_705_reg[0]_0\(6),
      O => DI(2)
    );
\tmp_10_reg_685[0]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(3),
      I1 => DOADO(4),
      I2 => DOADO(5),
      I3 => \^tmp_17_reg_705_reg[0]_0\(4),
      O => DI(1)
    );
\tmp_10_reg_685[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(1),
      I1 => DOADO(2),
      I2 => DOADO(3),
      I3 => \^tmp_17_reg_705_reg[0]_0\(2),
      O => DI(0)
    );
\tmp_10_reg_685[0]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(15),
      I1 => p_shl2_cast_fu_415_p1(17),
      O => \tmp_10_reg_685[0]_i_146_n_8\
    );
\tmp_10_reg_685[0]_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(11),
      I1 => p_shl2_cast_fu_415_p1(16),
      O => \tmp_10_reg_685[0]_i_147_n_8\
    );
\tmp_10_reg_685[0]_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(10),
      I1 => p_shl2_cast_fu_415_p1(15),
      O => \tmp_10_reg_685[0]_i_148_n_8\
    );
\tmp_10_reg_685[0]_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(9),
      I1 => \^tmp_17_reg_705_reg[0]_0\(11),
      O => \tmp_10_reg_685[0]_i_149_n_8\
    );
\tmp_10_reg_685[0]_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(8),
      I1 => \^tmp_17_reg_705_reg[0]_0\(10),
      O => \tmp_10_reg_685[0]_i_150_n_8\
    );
\tmp_10_reg_685[0]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(7),
      I1 => \^tmp_17_reg_705_reg[0]_0\(9),
      O => \tmp_10_reg_685[0]_i_151_n_8\
    );
\tmp_10_reg_685[0]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(6),
      I1 => \^tmp_17_reg_705_reg[0]_0\(8),
      O => \tmp_10_reg_685[0]_i_152_n_8\
    );
\tmp_10_reg_685[0]_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(5),
      I1 => \^tmp_17_reg_705_reg[0]_0\(7),
      O => \tmp_10_reg_685[0]_i_153_n_8\
    );
\tmp_10_reg_685[0]_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(16),
      I1 => p_shl2_cast_fu_415_p1(19),
      O => \tmp_10_reg_685[0]_i_156_n_8\
    );
\tmp_10_reg_685[0]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(15),
      I1 => p_shl2_cast_fu_415_p1(18),
      O => \tmp_10_reg_685[0]_i_157_n_8\
    );
\tmp_10_reg_685[0]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(11),
      I1 => p_shl2_cast_fu_415_p1(17),
      O => \tmp_10_reg_685[0]_i_158_n_8\
    );
\tmp_10_reg_685[0]_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(10),
      I1 => p_shl2_cast_fu_415_p1(16),
      O => \tmp_10_reg_685[0]_i_159_n_8\
    );
\tmp_10_reg_685[0]_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(9),
      I1 => p_shl2_cast_fu_415_p1(15),
      O => \tmp_10_reg_685[0]_i_160_n_8\
    );
\tmp_10_reg_685[0]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(8),
      I1 => \^tmp_17_reg_705_reg[0]_0\(11),
      O => \tmp_10_reg_685[0]_i_161_n_8\
    );
\tmp_10_reg_685[0]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(7),
      I1 => \^tmp_17_reg_705_reg[0]_0\(10),
      O => \tmp_10_reg_685[0]_i_162_n_8\
    );
\tmp_10_reg_685[0]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(6),
      I1 => \^tmp_17_reg_705_reg[0]_0\(9),
      O => \tmp_10_reg_685[0]_i_163_n_8\
    );
\tmp_10_reg_685[0]_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(4),
      I1 => \^tmp_17_reg_705_reg[0]_0\(6),
      O => \tmp_10_reg_685[0]_i_164_n_8\
    );
\tmp_10_reg_685[0]_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(3),
      I1 => \^tmp_17_reg_705_reg[0]_0\(5),
      O => \tmp_10_reg_685[0]_i_165_n_8\
    );
\tmp_10_reg_685[0]_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(2),
      I1 => \^tmp_17_reg_705_reg[0]_0\(4),
      O => \tmp_10_reg_685[0]_i_166_n_8\
    );
\tmp_10_reg_685[0]_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(1),
      I1 => \^tmp_17_reg_705_reg[0]_0\(3),
      O => \tmp_10_reg_685[0]_i_167_n_8\
    );
\tmp_10_reg_685[0]_i_168\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(0),
      O => \tmp_10_reg_685[0]_i_168_n_8\
    );
\tmp_10_reg_685[0]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(0),
      I1 => \^tmp_17_reg_705_reg[0]_0\(2),
      O => \tmp_10_reg_685[0]_i_169_n_8\
    );
\tmp_10_reg_685[0]_i_170\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(1),
      O => \tmp_10_reg_685[0]_i_170_n_8\
    );
\tmp_10_reg_685[0]_i_171\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(0),
      O => \tmp_10_reg_685[0]_i_171_n_8\
    );
\tmp_10_reg_685[0]_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(5),
      I1 => \^tmp_17_reg_705_reg[0]_0\(8),
      O => \tmp_10_reg_685[0]_i_172_n_8\
    );
\tmp_10_reg_685[0]_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(4),
      I1 => \^tmp_17_reg_705_reg[0]_0\(7),
      O => \tmp_10_reg_685[0]_i_173_n_8\
    );
\tmp_10_reg_685[0]_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(3),
      I1 => \^tmp_17_reg_705_reg[0]_0\(6),
      O => \tmp_10_reg_685[0]_i_174_n_8\
    );
\tmp_10_reg_685[0]_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(2),
      I1 => \^tmp_17_reg_705_reg[0]_0\(5),
      O => \tmp_10_reg_685[0]_i_175_n_8\
    );
\tmp_10_reg_685[0]_i_176\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(0),
      O => \tmp_10_reg_685[0]_i_176_n_8\
    );
\tmp_10_reg_685[0]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(1),
      I1 => \^tmp_17_reg_705_reg[0]_0\(4),
      O => \tmp_10_reg_685[0]_i_177_n_8\
    );
\tmp_10_reg_685[0]_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(0),
      I1 => \^tmp_17_reg_705_reg[0]_0\(3),
      O => \tmp_10_reg_685[0]_i_178_n_8\
    );
\tmp_10_reg_685[0]_i_179\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(2),
      O => \tmp_10_reg_685[0]_i_179_n_8\
    );
\tmp_10_reg_685[0]_i_180\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(1),
      O => \tmp_10_reg_685[0]_i_180_n_8\
    );
\tmp_10_reg_685[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(29),
      I1 => p_shl2_cast_fu_415_p1(28),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_22_n_8\
    );
\tmp_10_reg_685[0]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(26),
      I1 => p_shl2_cast_fu_415_p1(27),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_23_n_8\
    );
\tmp_10_reg_685[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(28),
      I1 => p_shl2_cast_fu_415_p1(29),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_25_n_8\
    );
\tmp_10_reg_685[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(27),
      I1 => p_shl2_cast_fu_415_p1(26),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_26_n_8\
    );
\tmp_10_reg_685[0]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(24),
      I1 => p_shl2_cast_fu_415_p1(25),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_50_n_8\
    );
\tmp_10_reg_685[0]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(22),
      I1 => p_shl2_cast_fu_415_p1(23),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_51_n_8\
    );
\tmp_10_reg_685[0]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(20),
      I1 => p_shl2_cast_fu_415_p1(21),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_52_n_8\
    );
\tmp_10_reg_685[0]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(18),
      I1 => p_shl2_cast_fu_415_p1(19),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_53_n_8\
    );
\tmp_10_reg_685[0]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(25),
      I1 => p_shl2_cast_fu_415_p1(24),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_54_n_8\
    );
\tmp_10_reg_685[0]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(23),
      I1 => p_shl2_cast_fu_415_p1(22),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_55_n_8\
    );
\tmp_10_reg_685[0]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(21),
      I1 => p_shl2_cast_fu_415_p1(20),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_56_n_8\
    );
\tmp_10_reg_685[0]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(19),
      I1 => p_shl2_cast_fu_415_p1(18),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_57_n_8\
    );
\tmp_10_reg_685[0]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(29),
      O => \tmp_10_reg_685[0]_i_69_n_8\
    );
\tmp_10_reg_685[0]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(28),
      O => \tmp_10_reg_685[0]_i_70_n_8\
    );
\tmp_10_reg_685[0]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(27),
      I1 => p_shl2_cast_fu_415_p1(29),
      O => \tmp_10_reg_685[0]_i_71_n_8\
    );
\tmp_10_reg_685[0]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(26),
      I1 => p_shl2_cast_fu_415_p1(28),
      O => \tmp_10_reg_685[0]_i_72_n_8\
    );
\tmp_10_reg_685[0]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(25),
      I1 => p_shl2_cast_fu_415_p1(27),
      O => \tmp_10_reg_685[0]_i_73_n_8\
    );
\tmp_10_reg_685[0]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(24),
      I1 => p_shl2_cast_fu_415_p1(26),
      O => \tmp_10_reg_685[0]_i_74_n_8\
    );
\tmp_10_reg_685[0]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(29),
      O => \tmp_10_reg_685[0]_i_86_n_8\
    );
\tmp_10_reg_685[0]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(28),
      O => \tmp_10_reg_685[0]_i_87_n_8\
    );
\tmp_10_reg_685[0]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(27),
      O => \tmp_10_reg_685[0]_i_88_n_8\
    );
\tmp_10_reg_685[0]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(26),
      I1 => p_shl2_cast_fu_415_p1(29),
      O => \tmp_10_reg_685[0]_i_89_n_8\
    );
\tmp_10_reg_685[0]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(25),
      I1 => p_shl2_cast_fu_415_p1(28),
      O => \tmp_10_reg_685[0]_i_90_n_8\
    );
\tmp_10_reg_685[0]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(17),
      I1 => p_shl2_cast_fu_415_p1(16),
      I2 => DOADO(14),
      O => \tmp_10_reg_685[0]_i_92_n_8\
    );
\tmp_10_reg_685[0]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(11),
      I1 => p_shl2_cast_fu_415_p1(15),
      I2 => DOADO(13),
      I3 => DOADO(12),
      O => \tmp_10_reg_685[0]_i_93_n_8\
    );
\tmp_10_reg_685[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(9),
      I1 => \^tmp_17_reg_705_reg[0]_0\(10),
      I2 => DOADO(11),
      I3 => DOADO(10),
      O => \tmp_10_reg_685[0]_i_94_n_8\
    );
\tmp_10_reg_685[0]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(7),
      I1 => DOADO(8),
      I2 => DOADO(9),
      I3 => \^tmp_17_reg_705_reg[0]_0\(8),
      O => \tmp_10_reg_685[0]_i_95_n_8\
    );
\tmp_10_reg_685[0]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(16),
      I1 => DOADO(14),
      I2 => p_shl2_cast_fu_415_p1(17),
      O => \tmp_10_reg_685[0]_i_96_n_8\
    );
\tmp_10_reg_685[0]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(11),
      I1 => p_shl2_cast_fu_415_p1(15),
      I2 => DOADO(12),
      I3 => DOADO(13),
      O => \tmp_10_reg_685[0]_i_97_n_8\
    );
\tmp_10_reg_685[0]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(9),
      I1 => \^tmp_17_reg_705_reg[0]_0\(10),
      I2 => DOADO(10),
      I3 => DOADO(11),
      O => \tmp_10_reg_685[0]_i_98_n_8\
    );
\tmp_10_reg_685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_10_reg_685_reg[0]_0\,
      Q => \^ram_reg\,
      R => '0'
    );
\tmp_10_reg_685_reg[0]_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_109_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_108_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_108_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_108_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_108_n_11\,
      CYINIT => '0',
      DI(3) => p_shl2_cast_fu_415_p1(15),
      DI(2 downto 0) => \^tmp_17_reg_705_reg[0]_0\(11 downto 9),
      O(3 downto 0) => tmp_9_fu_449_p2(13 downto 10),
      S(3) => \tmp_10_reg_685[0]_i_146_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_147_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_148_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_149_n_8\
    );
\tmp_10_reg_685_reg[0]_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_144_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_109_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_109_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_109_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_109_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_17_reg_705_reg[0]_0\(8 downto 5),
      O(3 downto 0) => tmp_9_fu_449_p2(9 downto 6),
      S(3) => \tmp_10_reg_685[0]_i_150_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_151_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_152_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_153_n_8\
    );
\tmp_10_reg_685_reg[0]_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_127_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_126_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_126_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_126_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_126_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => p_shl2_cast_fu_415_p1(16 downto 15),
      DI(1 downto 0) => \^tmp_17_reg_705_reg[0]_0\(11 downto 10),
      O(3 downto 0) => tmp_7_fu_419_p2(14 downto 11),
      S(3) => \tmp_10_reg_685[0]_i_156_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_157_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_158_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_159_n_8\
    );
\tmp_10_reg_685_reg[0]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_154_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_127_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_127_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_127_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_127_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_17_reg_705_reg[0]_0\(9 downto 6),
      O(3 downto 0) => tmp_7_fu_419_p2(10 downto 7),
      S(3) => \tmp_10_reg_685[0]_i_160_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_161_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_162_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_163_n_8\
    );
\tmp_10_reg_685_reg[0]_i_144\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_145_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_144_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_144_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_144_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_144_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_17_reg_705_reg[0]_0\(4 downto 1),
      O(3 downto 0) => tmp_9_fu_449_p2(5 downto 2),
      S(3) => \tmp_10_reg_685[0]_i_164_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_165_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_166_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_167_n_8\
    );
\tmp_10_reg_685_reg[0]_i_145\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_reg_685_reg[0]_i_145_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_145_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_145_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_145_n_11\,
      CYINIT => '0',
      DI(3) => \^tmp_17_reg_705_reg[0]_0\(0),
      DI(2) => '0',
      DI(1) => \tmp_10_reg_685[0]_i_168_n_8\,
      DI(0) => '0',
      O(3 downto 2) => tmp_9_fu_449_p2(1 downto 0),
      O(1 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_145_O_UNCONNECTED\(1 downto 0),
      S(3) => \tmp_10_reg_685[0]_i_169_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_170_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_171_n_8\,
      S(0) => '0'
    );
\tmp_10_reg_685_reg[0]_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_155_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_154_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_154_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_154_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_154_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_17_reg_705_reg[0]_0\(5 downto 2),
      O(3 downto 0) => tmp_7_fu_419_p2(6 downto 3),
      S(3) => \tmp_10_reg_685[0]_i_172_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_173_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_174_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_175_n_8\
    );
\tmp_10_reg_685_reg[0]_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_reg_685_reg[0]_i_155_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_155_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_155_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_155_n_11\,
      CYINIT => \tmp_10_reg_685[0]_i_176_n_8\,
      DI(3 downto 2) => \^tmp_17_reg_705_reg[0]_0\(1 downto 0),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => tmp_7_fu_419_p2(2 downto 0),
      O(0) => \NLW_tmp_10_reg_685_reg[0]_i_155_O_UNCONNECTED\(0),
      S(3) => \tmp_10_reg_685[0]_i_177_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_178_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_179_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_180_n_8\
    );
\tmp_10_reg_685_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_49_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_21_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_21_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_21_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_21_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_685[0]_i_50_n_8\,
      DI(2) => \tmp_10_reg_685[0]_i_51_n_8\,
      DI(1) => \tmp_10_reg_685[0]_i_52_n_8\,
      DI(0) => \tmp_10_reg_685[0]_i_53_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_685[0]_i_54_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_55_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_56_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_57_n_8\
    );
\tmp_10_reg_685_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_37_n_8\,
      CO(3) => \NLW_tmp_10_reg_685_reg[0]_i_36_CO_UNCONNECTED\(3),
      CO(2) => \tmp_12_reg_689_reg[0]_1\(0),
      CO(1) => \NLW_tmp_10_reg_685_reg[0]_i_36_CO_UNCONNECTED\(1),
      CO(0) => \tmp_10_reg_685_reg[0]_i_36_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_shl2_cast_fu_415_p1(29 downto 28),
      O(3 downto 2) => \NLW_tmp_10_reg_685_reg[0]_i_36_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_9_fu_449_p2(27 downto 26),
      S(3 downto 2) => B"01",
      S(1) => \tmp_10_reg_685[0]_i_69_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_70_n_8\
    );
\tmp_10_reg_685_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_67_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_37_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_37_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_37_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_37_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl2_cast_fu_415_p1(27 downto 24),
      O(3 downto 0) => tmp_9_fu_449_p2(25 downto 22),
      S(3) => \tmp_10_reg_685[0]_i_71_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_72_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_73_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_74_n_8\
    );
\tmp_10_reg_685_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_21_n_8\,
      CO(3) => \NLW_tmp_10_reg_685_reg[0]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \^tmp_6_reg_677_reg[0]_0\(0),
      CO(1) => \tmp_10_reg_685_reg[0]_i_4_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_10_reg_685[0]_i_22_n_8\,
      DI(0) => \tmp_10_reg_685[0]_i_23_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => ram_reg_6(0),
      S(1) => \tmp_10_reg_685[0]_i_25_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_26_n_8\
    );
\tmp_10_reg_685_reg[0]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_48_n_8\,
      CO(3 downto 2) => \NLW_tmp_10_reg_685_reg[0]_i_47_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_12_reg_689_reg[0]_0\(0),
      CO(0) => \NLW_tmp_10_reg_685_reg[0]_i_47_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_shl2_cast_fu_415_p1(29),
      O(3 downto 1) => \NLW_tmp_10_reg_685_reg[0]_i_47_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_7_fu_419_p2(27),
      S(3 downto 1) => B"001",
      S(0) => \tmp_10_reg_685[0]_i_86_n_8\
    );
\tmp_10_reg_685_reg[0]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_84_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_48_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_48_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_48_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_48_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl2_cast_fu_415_p1(28 downto 25),
      O(3 downto 0) => tmp_7_fu_419_p2(26 downto 23),
      S(3) => \tmp_10_reg_685[0]_i_87_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_88_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_89_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_90_n_8\
    );
\tmp_10_reg_685_reg[0]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \tmp_10_reg_685_reg[0]_i_49_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_49_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_49_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_49_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_10_reg_685[0]_i_92_n_8\,
      DI(2) => \tmp_10_reg_685[0]_i_93_n_8\,
      DI(1) => \tmp_10_reg_685[0]_i_94_n_8\,
      DI(0) => \tmp_10_reg_685[0]_i_95_n_8\,
      O(3 downto 0) => \NLW_tmp_10_reg_685_reg[0]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_reg_685[0]_i_96_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_97_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_98_n_8\,
      S(0) => ram_reg_5(0)
    );
\tmp_10_reg_685_reg[0]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_68_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_67_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_67_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_67_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_67_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl2_cast_fu_415_p1(23 downto 20),
      O(3 downto 0) => tmp_9_fu_449_p2(21 downto 18),
      S(3) => \tmp_10_reg_685[0]_i_110_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_111_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_112_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_113_n_8\
    );
\tmp_10_reg_685_reg[0]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_108_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_68_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_68_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_68_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_68_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl2_cast_fu_415_p1(19 downto 16),
      O(3 downto 0) => tmp_9_fu_449_p2(17 downto 14),
      S(3) => \tmp_10_reg_685[0]_i_114_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_115_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_116_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_117_n_8\
    );
\tmp_10_reg_685_reg[0]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_85_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_84_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_84_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_84_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_84_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl2_cast_fu_415_p1(24 downto 21),
      O(3 downto 0) => tmp_7_fu_419_p2(22 downto 19),
      S(3) => \tmp_10_reg_685[0]_i_128_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_129_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_130_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_131_n_8\
    );
\tmp_10_reg_685_reg[0]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_reg_685_reg[0]_i_126_n_8\,
      CO(3) => \tmp_10_reg_685_reg[0]_i_85_n_8\,
      CO(2) => \tmp_10_reg_685_reg[0]_i_85_n_9\,
      CO(1) => \tmp_10_reg_685_reg[0]_i_85_n_10\,
      CO(0) => \tmp_10_reg_685_reg[0]_i_85_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl2_cast_fu_415_p1(20 downto 17),
      O(3 downto 0) => tmp_7_fu_419_p2(18 downto 15),
      S(3) => \tmp_10_reg_685[0]_i_132_n_8\,
      S(2) => \tmp_10_reg_685[0]_i_133_n_8\,
      S(1) => \tmp_10_reg_685[0]_i_134_n_8\,
      S(0) => \tmp_10_reg_685[0]_i_135_n_8\
    );
\tmp_12_reg_689_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_12_reg_689_reg[0]_2\,
      Q => \^ram_reg_3\,
      R => '0'
    );
\tmp_13_reg_693[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(2),
      I1 => \^tmp_17_reg_705_reg[0]_0\(0),
      O => \tmp_13_reg_693[0]_i_100_n_8\
    );
\tmp_13_reg_693[0]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(1),
      O => \tmp_13_reg_693[0]_i_101_n_8\
    );
\tmp_13_reg_693[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(26),
      I1 => p_shl2_cast_fu_415_p1(25),
      I2 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_15_n_8\
    );
\tmp_13_reg_693[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(24),
      I1 => p_shl2_cast_fu_415_p1(23),
      I2 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_16_n_8\
    );
\tmp_13_reg_693[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(22),
      I1 => p_shl2_cast_fu_415_p1(21),
      I2 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_17_n_8\
    );
\tmp_13_reg_693[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(20),
      I1 => p_shl2_cast_fu_415_p1(19),
      I2 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_18_n_8\
    );
\tmp_13_reg_693[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(25),
      I1 => p_shl2_cast_fu_415_p1(26),
      I2 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_19_n_8\
    );
\tmp_13_reg_693[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(23),
      I1 => p_shl2_cast_fu_415_p1(24),
      I2 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_20_n_8\
    );
\tmp_13_reg_693[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(21),
      I1 => p_shl2_cast_fu_415_p1(22),
      I2 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_21_n_8\
    );
\tmp_13_reg_693[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(19),
      I1 => p_shl2_cast_fu_415_p1(20),
      I2 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_22_n_8\
    );
\tmp_13_reg_693[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(18),
      I1 => p_shl2_cast_fu_415_p1(17),
      I2 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_35_n_8\
    );
\tmp_13_reg_693[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(15),
      I1 => p_shl2_cast_fu_415_p1(16),
      I2 => DOADO(13),
      I3 => DOADO(12),
      O => \tmp_13_reg_693[0]_i_36_n_8\
    );
\tmp_13_reg_693[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(10),
      I1 => \^tmp_17_reg_705_reg[0]_0\(11),
      I2 => DOADO(11),
      I3 => DOADO(10),
      O => \tmp_13_reg_693[0]_i_37_n_8\
    );
\tmp_13_reg_693[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(8),
      I1 => DOADO(8),
      I2 => DOADO(9),
      I3 => \^tmp_17_reg_705_reg[0]_0\(9),
      O => \tmp_13_reg_693[0]_i_38_n_8\
    );
\tmp_13_reg_693[0]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(17),
      I1 => p_shl2_cast_fu_415_p1(18),
      I2 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_39_n_8\
    );
\tmp_13_reg_693[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(15),
      I1 => p_shl2_cast_fu_415_p1(16),
      I2 => DOADO(12),
      I3 => DOADO(13),
      O => \tmp_13_reg_693[0]_i_40_n_8\
    );
\tmp_13_reg_693[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(10),
      I1 => \^tmp_17_reg_705_reg[0]_0\(11),
      I2 => DOADO(10),
      I3 => DOADO(11),
      O => \tmp_13_reg_693[0]_i_41_n_8\
    );
\tmp_13_reg_693[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(27),
      I1 => p_shl2_cast_fu_415_p1(28),
      I2 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_5_n_8\
    );
\tmp_13_reg_693[0]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(29),
      O => \tmp_13_reg_693[0]_i_54_n_8\
    );
\tmp_13_reg_693[0]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(28),
      O => \tmp_13_reg_693[0]_i_55_n_8\
    );
\tmp_13_reg_693[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(29),
      I1 => p_shl2_cast_fu_415_p1(27),
      O => \tmp_13_reg_693[0]_i_56_n_8\
    );
\tmp_13_reg_693[0]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(28),
      I1 => p_shl2_cast_fu_415_p1(26),
      O => \tmp_13_reg_693[0]_i_57_n_8\
    );
\tmp_13_reg_693[0]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(6),
      I1 => DOADO(6),
      I2 => DOADO(7),
      I3 => \^tmp_17_reg_705_reg[0]_0\(7),
      O => \tmp_13_reg_693[0]_i_58_n_8\
    );
\tmp_13_reg_693[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(4),
      I1 => DOADO(4),
      I2 => DOADO(5),
      I3 => \^tmp_17_reg_705_reg[0]_0\(5),
      O => \tmp_13_reg_693[0]_i_59_n_8\
    );
\tmp_13_reg_693[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(29),
      I1 => DOADO(14),
      O => \tmp_13_reg_693[0]_i_6_n_8\
    );
\tmp_13_reg_693[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(2),
      I1 => DOADO(2),
      I2 => DOADO(3),
      I3 => \^tmp_17_reg_705_reg[0]_0\(3),
      O => \tmp_13_reg_693[0]_i_60_n_8\
    );
\tmp_13_reg_693[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(0),
      I1 => \^tmp_17_reg_705_reg[0]_0\(1),
      I2 => DOADO(1),
      I3 => DOADO(0),
      O => \tmp_13_reg_693[0]_i_61_n_8\
    );
\tmp_13_reg_693[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(0),
      I1 => \^tmp_17_reg_705_reg[0]_0\(1),
      I2 => DOADO(0),
      I3 => DOADO(1),
      O => \tmp_13_reg_693[0]_i_65_n_8\
    );
\tmp_13_reg_693[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(28),
      I1 => DOADO(14),
      I2 => p_shl2_cast_fu_415_p1(27),
      O => \tmp_13_reg_693[0]_i_7_n_8\
    );
\tmp_13_reg_693[0]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(27),
      I1 => p_shl2_cast_fu_415_p1(25),
      O => \tmp_13_reg_693[0]_i_76_n_8\
    );
\tmp_13_reg_693[0]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(26),
      I1 => p_shl2_cast_fu_415_p1(24),
      O => \tmp_13_reg_693[0]_i_77_n_8\
    );
\tmp_13_reg_693[0]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(25),
      I1 => p_shl2_cast_fu_415_p1(23),
      O => \tmp_13_reg_693[0]_i_78_n_8\
    );
\tmp_13_reg_693[0]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(24),
      I1 => p_shl2_cast_fu_415_p1(22),
      O => \tmp_13_reg_693[0]_i_79_n_8\
    );
\tmp_13_reg_693[0]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(23),
      I1 => p_shl2_cast_fu_415_p1(21),
      O => \tmp_13_reg_693[0]_i_80_n_8\
    );
\tmp_13_reg_693[0]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(22),
      I1 => p_shl2_cast_fu_415_p1(20),
      O => \tmp_13_reg_693[0]_i_81_n_8\
    );
\tmp_13_reg_693[0]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(21),
      I1 => p_shl2_cast_fu_415_p1(19),
      O => \tmp_13_reg_693[0]_i_82_n_8\
    );
\tmp_13_reg_693[0]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(20),
      I1 => p_shl2_cast_fu_415_p1(18),
      O => \tmp_13_reg_693[0]_i_83_n_8\
    );
\tmp_13_reg_693[0]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(19),
      I1 => p_shl2_cast_fu_415_p1(17),
      O => \tmp_13_reg_693[0]_i_86_n_8\
    );
\tmp_13_reg_693[0]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(18),
      I1 => p_shl2_cast_fu_415_p1(16),
      O => \tmp_13_reg_693[0]_i_87_n_8\
    );
\tmp_13_reg_693[0]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(17),
      I1 => p_shl2_cast_fu_415_p1(15),
      O => \tmp_13_reg_693[0]_i_88_n_8\
    );
\tmp_13_reg_693[0]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(16),
      I1 => \^tmp_17_reg_705_reg[0]_0\(11),
      O => \tmp_13_reg_693[0]_i_89_n_8\
    );
\tmp_13_reg_693[0]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(15),
      I1 => \^tmp_17_reg_705_reg[0]_0\(10),
      O => \tmp_13_reg_693[0]_i_90_n_8\
    );
\tmp_13_reg_693[0]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(11),
      I1 => \^tmp_17_reg_705_reg[0]_0\(9),
      O => \tmp_13_reg_693[0]_i_91_n_8\
    );
\tmp_13_reg_693[0]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(10),
      I1 => \^tmp_17_reg_705_reg[0]_0\(8),
      O => \tmp_13_reg_693[0]_i_92_n_8\
    );
\tmp_13_reg_693[0]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(9),
      I1 => \^tmp_17_reg_705_reg[0]_0\(7),
      O => \tmp_13_reg_693[0]_i_93_n_8\
    );
\tmp_13_reg_693[0]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(8),
      I1 => \^tmp_17_reg_705_reg[0]_0\(6),
      O => \tmp_13_reg_693[0]_i_94_n_8\
    );
\tmp_13_reg_693[0]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(7),
      I1 => \^tmp_17_reg_705_reg[0]_0\(5),
      O => \tmp_13_reg_693[0]_i_95_n_8\
    );
\tmp_13_reg_693[0]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(6),
      I1 => \^tmp_17_reg_705_reg[0]_0\(4),
      O => \tmp_13_reg_693[0]_i_96_n_8\
    );
\tmp_13_reg_693[0]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(5),
      I1 => \^tmp_17_reg_705_reg[0]_0\(3),
      O => \tmp_13_reg_693[0]_i_97_n_8\
    );
\tmp_13_reg_693[0]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(4),
      I1 => \^tmp_17_reg_705_reg[0]_0\(2),
      O => \tmp_13_reg_693[0]_i_98_n_8\
    );
\tmp_13_reg_693[0]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(3),
      I1 => \^tmp_17_reg_705_reg[0]_0\(1),
      O => \tmp_13_reg_693[0]_i_99_n_8\
    );
\tmp_13_reg_693_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_13_reg_693_reg[0]_1\,
      Q => \^ram_reg_2\,
      R => '0'
    );
\tmp_13_reg_693_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_34_n_8\,
      CO(3) => \tmp_13_reg_693_reg[0]_i_14_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_14_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_14_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_14_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_13_reg_693[0]_i_35_n_8\,
      DI(2) => \tmp_13_reg_693[0]_i_36_n_8\,
      DI(1) => \tmp_13_reg_693[0]_i_37_n_8\,
      DI(0) => \tmp_13_reg_693[0]_i_38_n_8\,
      O(3 downto 0) => \NLW_tmp_13_reg_693_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_693[0]_i_39_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_40_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_41_n_8\,
      S(0) => ram_reg_8(0)
    );
\tmp_13_reg_693_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_4_n_8\,
      CO(3 downto 2) => \NLW_tmp_13_reg_693_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_13_reg_693_reg[0]_0\(0),
      CO(0) => \tmp_13_reg_693_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_13_reg_693[0]_i_5_n_8\,
      O(3 downto 0) => \NLW_tmp_13_reg_693_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_13_reg_693[0]_i_6_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_7_n_8\
    );
\tmp_13_reg_693_reg[0]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_33_n_8\,
      CO(3 downto 1) => \NLW_tmp_13_reg_693_reg[0]_i_32_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_11_fu_490_p2(27),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_13_reg_693_reg[0]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_13_reg_693_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_52_n_8\,
      CO(3) => \tmp_13_reg_693_reg[0]_i_33_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_33_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_33_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_33_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_shl2_cast_fu_415_p1(27 downto 26),
      O(3 downto 0) => tmp_11_fu_490_p2(26 downto 23),
      S(3) => \tmp_13_reg_693[0]_i_54_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_55_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_56_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_57_n_8\
    );
\tmp_13_reg_693_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_13_reg_693_reg[0]_i_34_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_34_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_34_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_34_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_13_reg_693[0]_i_58_n_8\,
      DI(2) => \tmp_13_reg_693[0]_i_59_n_8\,
      DI(1) => \tmp_13_reg_693[0]_i_60_n_8\,
      DI(0) => \tmp_13_reg_693[0]_i_61_n_8\,
      O(3 downto 0) => \NLW_tmp_13_reg_693_reg[0]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => ram_reg_7(2 downto 0),
      S(0) => \tmp_13_reg_693[0]_i_65_n_8\
    );
\tmp_13_reg_693_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_14_n_8\,
      CO(3) => \tmp_13_reg_693_reg[0]_i_4_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_4_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_4_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_13_reg_693[0]_i_15_n_8\,
      DI(2) => \tmp_13_reg_693[0]_i_16_n_8\,
      DI(1) => \tmp_13_reg_693[0]_i_17_n_8\,
      DI(0) => \tmp_13_reg_693[0]_i_18_n_8\,
      O(3 downto 0) => \NLW_tmp_13_reg_693_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_693[0]_i_19_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_20_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_21_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_22_n_8\
    );
\tmp_13_reg_693_reg[0]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_53_n_8\,
      CO(3) => \tmp_13_reg_693_reg[0]_i_52_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_52_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_52_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_52_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl2_cast_fu_415_p1(25 downto 22),
      O(3 downto 0) => tmp_11_fu_490_p2(22 downto 19),
      S(3) => \tmp_13_reg_693[0]_i_76_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_77_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_78_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_79_n_8\
    );
\tmp_13_reg_693_reg[0]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_74_n_8\,
      CO(3) => \tmp_13_reg_693_reg[0]_i_53_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_53_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_53_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_53_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl2_cast_fu_415_p1(21 downto 18),
      O(3 downto 0) => tmp_11_fu_490_p2(18 downto 15),
      S(3) => \tmp_13_reg_693[0]_i_80_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_81_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_82_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_83_n_8\
    );
\tmp_13_reg_693_reg[0]_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_75_n_8\,
      CO(3) => \tmp_13_reg_693_reg[0]_i_74_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_74_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_74_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_74_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => p_shl2_cast_fu_415_p1(17 downto 15),
      DI(0) => \^tmp_17_reg_705_reg[0]_0\(11),
      O(3 downto 0) => tmp_11_fu_490_p2(14 downto 11),
      S(3) => \tmp_13_reg_693[0]_i_86_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_87_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_88_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_89_n_8\
    );
\tmp_13_reg_693_reg[0]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_84_n_8\,
      CO(3) => \tmp_13_reg_693_reg[0]_i_75_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_75_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_75_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_75_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_17_reg_705_reg[0]_0\(10 downto 7),
      O(3 downto 0) => tmp_11_fu_490_p2(10 downto 7),
      S(3) => \tmp_13_reg_693[0]_i_90_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_91_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_92_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_93_n_8\
    );
\tmp_13_reg_693_reg[0]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_693_reg[0]_i_85_n_8\,
      CO(3) => \tmp_13_reg_693_reg[0]_i_84_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_84_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_84_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_84_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_17_reg_705_reg[0]_0\(6 downto 3),
      O(3 downto 0) => tmp_11_fu_490_p2(6 downto 3),
      S(3) => \tmp_13_reg_693[0]_i_94_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_95_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_96_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_97_n_8\
    );
\tmp_13_reg_693_reg[0]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_13_reg_693_reg[0]_i_85_n_8\,
      CO(2) => \tmp_13_reg_693_reg[0]_i_85_n_9\,
      CO(1) => \tmp_13_reg_693_reg[0]_i_85_n_10\,
      CO(0) => \tmp_13_reg_693_reg[0]_i_85_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => \^tmp_17_reg_705_reg[0]_0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => tmp_11_fu_490_p2(2 downto 0),
      O(0) => \NLW_tmp_13_reg_693_reg[0]_i_85_O_UNCONNECTED\(0),
      S(3) => \tmp_13_reg_693[0]_i_98_n_8\,
      S(2) => \tmp_13_reg_693[0]_i_99_n_8\,
      S(1) => \tmp_13_reg_693[0]_i_100_n_8\,
      S(0) => \tmp_13_reg_693[0]_i_101_n_8\
    );
\tmp_15_reg_697[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(29),
      O => \tmp_15_reg_697[0]_i_34_n_8\
    );
\tmp_15_reg_697[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(28),
      O => \tmp_15_reg_697[0]_i_35_n_8\
    );
\tmp_15_reg_697[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(27),
      I1 => p_shl2_cast_fu_415_p1(29),
      O => \tmp_15_reg_697[0]_i_36_n_8\
    );
\tmp_15_reg_697[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(26),
      I1 => p_shl2_cast_fu_415_p1(28),
      O => \tmp_15_reg_697[0]_i_37_n_8\
    );
\tmp_15_reg_697[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(25),
      I1 => p_shl2_cast_fu_415_p1(27),
      O => \tmp_15_reg_697[0]_i_48_n_8\
    );
\tmp_15_reg_697[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(24),
      I1 => p_shl2_cast_fu_415_p1(26),
      O => \tmp_15_reg_697[0]_i_49_n_8\
    );
\tmp_15_reg_697[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(23),
      I1 => p_shl2_cast_fu_415_p1(25),
      O => \tmp_15_reg_697[0]_i_50_n_8\
    );
\tmp_15_reg_697[0]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(22),
      I1 => p_shl2_cast_fu_415_p1(24),
      O => \tmp_15_reg_697[0]_i_51_n_8\
    );
\tmp_15_reg_697[0]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(21),
      I1 => p_shl2_cast_fu_415_p1(23),
      O => \tmp_15_reg_697[0]_i_52_n_8\
    );
\tmp_15_reg_697[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(20),
      I1 => p_shl2_cast_fu_415_p1(22),
      O => \tmp_15_reg_697[0]_i_53_n_8\
    );
\tmp_15_reg_697[0]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(19),
      I1 => p_shl2_cast_fu_415_p1(21),
      O => \tmp_15_reg_697[0]_i_54_n_8\
    );
\tmp_15_reg_697[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(18),
      I1 => p_shl2_cast_fu_415_p1(20),
      O => \tmp_15_reg_697[0]_i_55_n_8\
    );
\tmp_15_reg_697[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(17),
      I1 => p_shl2_cast_fu_415_p1(19),
      O => \tmp_15_reg_697[0]_i_58_n_8\
    );
\tmp_15_reg_697[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(16),
      I1 => p_shl2_cast_fu_415_p1(18),
      O => \tmp_15_reg_697[0]_i_59_n_8\
    );
\tmp_15_reg_697[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(15),
      I1 => p_shl2_cast_fu_415_p1(17),
      O => \tmp_15_reg_697[0]_i_60_n_8\
    );
\tmp_15_reg_697[0]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(11),
      I1 => p_shl2_cast_fu_415_p1(16),
      O => \tmp_15_reg_697[0]_i_61_n_8\
    );
\tmp_15_reg_697[0]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(10),
      I1 => p_shl2_cast_fu_415_p1(15),
      O => \tmp_15_reg_697[0]_i_62_n_8\
    );
\tmp_15_reg_697[0]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(9),
      I1 => \^tmp_17_reg_705_reg[0]_0\(11),
      O => \tmp_15_reg_697[0]_i_63_n_8\
    );
\tmp_15_reg_697[0]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(8),
      I1 => \^tmp_17_reg_705_reg[0]_0\(10),
      O => \tmp_15_reg_697[0]_i_64_n_8\
    );
\tmp_15_reg_697[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(7),
      I1 => \^tmp_17_reg_705_reg[0]_0\(9),
      O => \tmp_15_reg_697[0]_i_65_n_8\
    );
\tmp_15_reg_697[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(6),
      I1 => \^tmp_17_reg_705_reg[0]_0\(8),
      O => \tmp_15_reg_697[0]_i_66_n_8\
    );
\tmp_15_reg_697[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(5),
      I1 => \^tmp_17_reg_705_reg[0]_0\(7),
      O => \tmp_15_reg_697[0]_i_67_n_8\
    );
\tmp_15_reg_697[0]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(4),
      I1 => \^tmp_17_reg_705_reg[0]_0\(6),
      O => \tmp_15_reg_697[0]_i_68_n_8\
    );
\tmp_15_reg_697[0]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(3),
      I1 => \^tmp_17_reg_705_reg[0]_0\(5),
      O => \tmp_15_reg_697[0]_i_69_n_8\
    );
\tmp_15_reg_697[0]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(2),
      I1 => \^tmp_17_reg_705_reg[0]_0\(4),
      O => \tmp_15_reg_697[0]_i_70_n_8\
    );
\tmp_15_reg_697[0]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(1),
      I1 => \^tmp_17_reg_705_reg[0]_0\(3),
      O => \tmp_15_reg_697[0]_i_71_n_8\
    );
\tmp_15_reg_697[0]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(0),
      I1 => \^tmp_17_reg_705_reg[0]_0\(2),
      O => \tmp_15_reg_697[0]_i_72_n_8\
    );
\tmp_15_reg_697[0]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(1),
      O => \tmp_15_reg_697[0]_i_73_n_8\
    );
\tmp_15_reg_697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_15_reg_697_reg[0]_7\,
      Q => \^ram_reg_1\,
      R => '0'
    );
\tmp_15_reg_697_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_697_reg[0]_i_22_n_8\,
      CO(3 downto 1) => \NLW_tmp_15_reg_697_reg[0]_i_21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_15_reg_697_reg[0]_6\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_15_reg_697_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_15_reg_697_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_697_reg[0]_i_32_n_8\,
      CO(3) => \tmp_15_reg_697_reg[0]_i_22_n_8\,
      CO(2) => \tmp_15_reg_697_reg[0]_i_22_n_9\,
      CO(1) => \tmp_15_reg_697_reg[0]_i_22_n_10\,
      CO(0) => \tmp_15_reg_697_reg[0]_i_22_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl2_cast_fu_415_p1(29 downto 26),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_15_reg_697[0]_i_34_n_8\,
      S(2) => \tmp_15_reg_697[0]_i_35_n_8\,
      S(1) => \tmp_15_reg_697[0]_i_36_n_8\,
      S(0) => \tmp_15_reg_697[0]_i_37_n_8\
    );
\tmp_15_reg_697_reg[0]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_697_reg[0]_i_33_n_8\,
      CO(3) => \tmp_15_reg_697_reg[0]_i_32_n_8\,
      CO(2) => \tmp_15_reg_697_reg[0]_i_32_n_9\,
      CO(1) => \tmp_15_reg_697_reg[0]_i_32_n_10\,
      CO(0) => \tmp_15_reg_697_reg[0]_i_32_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl2_cast_fu_415_p1(25 downto 22),
      O(3 downto 0) => \tmp_15_reg_697_reg[0]_5\(3 downto 0),
      S(3) => \tmp_15_reg_697[0]_i_48_n_8\,
      S(2) => \tmp_15_reg_697[0]_i_49_n_8\,
      S(1) => \tmp_15_reg_697[0]_i_50_n_8\,
      S(0) => \tmp_15_reg_697[0]_i_51_n_8\
    );
\tmp_15_reg_697_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_697_reg[0]_i_46_n_8\,
      CO(3) => \tmp_15_reg_697_reg[0]_i_33_n_8\,
      CO(2) => \tmp_15_reg_697_reg[0]_i_33_n_9\,
      CO(1) => \tmp_15_reg_697_reg[0]_i_33_n_10\,
      CO(0) => \tmp_15_reg_697_reg[0]_i_33_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl2_cast_fu_415_p1(21 downto 18),
      O(3 downto 0) => \tmp_15_reg_697_reg[0]_4\(3 downto 0),
      S(3) => \tmp_15_reg_697[0]_i_52_n_8\,
      S(2) => \tmp_15_reg_697[0]_i_53_n_8\,
      S(1) => \tmp_15_reg_697[0]_i_54_n_8\,
      S(0) => \tmp_15_reg_697[0]_i_55_n_8\
    );
\tmp_15_reg_697_reg[0]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_697_reg[0]_i_47_n_8\,
      CO(3) => \tmp_15_reg_697_reg[0]_i_46_n_8\,
      CO(2) => \tmp_15_reg_697_reg[0]_i_46_n_9\,
      CO(1) => \tmp_15_reg_697_reg[0]_i_46_n_10\,
      CO(0) => \tmp_15_reg_697_reg[0]_i_46_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => p_shl2_cast_fu_415_p1(17 downto 15),
      DI(0) => \^tmp_17_reg_705_reg[0]_0\(11),
      O(3 downto 0) => \tmp_15_reg_697_reg[0]_3\(3 downto 0),
      S(3) => \tmp_15_reg_697[0]_i_58_n_8\,
      S(2) => \tmp_15_reg_697[0]_i_59_n_8\,
      S(1) => \tmp_15_reg_697[0]_i_60_n_8\,
      S(0) => \tmp_15_reg_697[0]_i_61_n_8\
    );
\tmp_15_reg_697_reg[0]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_697_reg[0]_i_56_n_8\,
      CO(3) => \tmp_15_reg_697_reg[0]_i_47_n_8\,
      CO(2) => \tmp_15_reg_697_reg[0]_i_47_n_9\,
      CO(1) => \tmp_15_reg_697_reg[0]_i_47_n_10\,
      CO(0) => \tmp_15_reg_697_reg[0]_i_47_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_17_reg_705_reg[0]_0\(10 downto 7),
      O(3 downto 0) => \tmp_15_reg_697_reg[0]_2\(3 downto 0),
      S(3) => \tmp_15_reg_697[0]_i_62_n_8\,
      S(2) => \tmp_15_reg_697[0]_i_63_n_8\,
      S(1) => \tmp_15_reg_697[0]_i_64_n_8\,
      S(0) => \tmp_15_reg_697[0]_i_65_n_8\
    );
\tmp_15_reg_697_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_697_reg[0]_i_57_n_8\,
      CO(3) => \tmp_15_reg_697_reg[0]_i_56_n_8\,
      CO(2) => \tmp_15_reg_697_reg[0]_i_56_n_9\,
      CO(1) => \tmp_15_reg_697_reg[0]_i_56_n_10\,
      CO(0) => \tmp_15_reg_697_reg[0]_i_56_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_17_reg_705_reg[0]_0\(6 downto 3),
      O(3 downto 0) => \tmp_15_reg_697_reg[0]_1\(3 downto 0),
      S(3) => \tmp_15_reg_697[0]_i_66_n_8\,
      S(2) => \tmp_15_reg_697[0]_i_67_n_8\,
      S(1) => \tmp_15_reg_697[0]_i_68_n_8\,
      S(0) => \tmp_15_reg_697[0]_i_69_n_8\
    );
\tmp_15_reg_697_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_15_reg_697_reg[0]_i_57_n_8\,
      CO(2) => \tmp_15_reg_697_reg[0]_i_57_n_9\,
      CO(1) => \tmp_15_reg_697_reg[0]_i_57_n_10\,
      CO(0) => \tmp_15_reg_697_reg[0]_i_57_n_11\,
      CYINIT => \tmp_10_reg_685[0]_i_176_n_8\,
      DI(3 downto 1) => \^tmp_17_reg_705_reg[0]_0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => \tmp_15_reg_697_reg[0]_0\(2 downto 0),
      O(0) => \NLW_tmp_15_reg_697_reg[0]_i_57_O_UNCONNECTED\(0),
      S(3) => \tmp_15_reg_697[0]_i_70_n_8\,
      S(2) => \tmp_15_reg_697[0]_i_71_n_8\,
      S(1) => \tmp_15_reg_697[0]_i_72_n_8\,
      S(0) => \tmp_15_reg_697[0]_i_73_n_8\
    );
\tmp_16_reg_701[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(24),
      I1 => p_shl2_cast_fu_415_p1(25),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_10_n_8\
    );
\tmp_16_reg_701[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(22),
      I1 => p_shl2_cast_fu_415_p1(23),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_11_n_8\
    );
\tmp_16_reg_701[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(20),
      I1 => p_shl2_cast_fu_415_p1(21),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_12_n_8\
    );
\tmp_16_reg_701[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(27),
      I1 => p_shl2_cast_fu_415_p1(26),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_13_n_8\
    );
\tmp_16_reg_701[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(25),
      I1 => p_shl2_cast_fu_415_p1(24),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_14_n_8\
    );
\tmp_16_reg_701[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(23),
      I1 => p_shl2_cast_fu_415_p1(22),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_15_n_8\
    );
\tmp_16_reg_701[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(21),
      I1 => p_shl2_cast_fu_415_p1(20),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_16_n_8\
    );
\tmp_16_reg_701[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(18),
      I1 => p_shl2_cast_fu_415_p1(19),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_18_n_8\
    );
\tmp_16_reg_701[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(16),
      I1 => p_shl2_cast_fu_415_p1(17),
      I2 => DOADO(13),
      I3 => DOADO(12),
      O => \tmp_16_reg_701[0]_i_19_n_8\
    );
\tmp_16_reg_701[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(11),
      I1 => p_shl2_cast_fu_415_p1(15),
      I2 => DOADO(11),
      I3 => DOADO(10),
      O => \tmp_16_reg_701[0]_i_20_n_8\
    );
\tmp_16_reg_701[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(9),
      I1 => DOADO(8),
      I2 => DOADO(9),
      I3 => \^tmp_17_reg_705_reg[0]_0\(10),
      O => \tmp_16_reg_701[0]_i_21_n_8\
    );
\tmp_16_reg_701[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(19),
      I1 => p_shl2_cast_fu_415_p1(18),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_22_n_8\
    );
\tmp_16_reg_701[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(16),
      I1 => p_shl2_cast_fu_415_p1(17),
      I2 => DOADO(12),
      I3 => DOADO(13),
      O => \tmp_16_reg_701[0]_i_23_n_8\
    );
\tmp_16_reg_701[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(11),
      I1 => p_shl2_cast_fu_415_p1(15),
      I2 => DOADO(10),
      I3 => DOADO(11),
      O => \tmp_16_reg_701[0]_i_24_n_8\
    );
\tmp_16_reg_701[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(7),
      I1 => DOADO(6),
      I2 => DOADO(7),
      I3 => \^tmp_17_reg_705_reg[0]_0\(8),
      O => \tmp_16_reg_701[0]_i_26_n_8\
    );
\tmp_16_reg_701[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(5),
      I1 => DOADO(4),
      I2 => DOADO(5),
      I3 => \^tmp_17_reg_705_reg[0]_0\(6),
      O => \tmp_16_reg_701[0]_i_27_n_8\
    );
\tmp_16_reg_701[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(3),
      I1 => DOADO(2),
      I2 => DOADO(3),
      I3 => \^tmp_17_reg_705_reg[0]_0\(4),
      O => \tmp_16_reg_701[0]_i_28_n_8\
    );
\tmp_16_reg_701[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(1),
      I1 => \^tmp_17_reg_705_reg[0]_0\(2),
      I2 => DOADO(1),
      I3 => DOADO(0),
      O => \tmp_16_reg_701[0]_i_29_n_8\
    );
\tmp_16_reg_701[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(1),
      I1 => \^tmp_17_reg_705_reg[0]_0\(2),
      I2 => DOADO(0),
      I3 => DOADO(1),
      O => \tmp_16_reg_701[0]_i_33_n_8\
    );
\tmp_16_reg_701[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(29),
      I1 => p_shl2_cast_fu_415_p1(28),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_5_n_8\
    );
\tmp_16_reg_701[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(28),
      I1 => p_shl2_cast_fu_415_p1(29),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_7_n_8\
    );
\tmp_16_reg_701[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(26),
      I1 => p_shl2_cast_fu_415_p1(27),
      I2 => DOADO(14),
      O => \tmp_16_reg_701[0]_i_9_n_8\
    );
\tmp_16_reg_701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_16_reg_701_reg[0]_0\,
      Q => \^ram_reg_0\,
      R => '0'
    );
\tmp_16_reg_701_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_16_reg_701_reg[0]_i_17_n_8\,
      CO(2) => \tmp_16_reg_701_reg[0]_i_17_n_9\,
      CO(1) => \tmp_16_reg_701_reg[0]_i_17_n_10\,
      CO(0) => \tmp_16_reg_701_reg[0]_i_17_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_16_reg_701[0]_i_26_n_8\,
      DI(2) => \tmp_16_reg_701[0]_i_27_n_8\,
      DI(1) => \tmp_16_reg_701[0]_i_28_n_8\,
      DI(0) => \tmp_16_reg_701[0]_i_29_n_8\,
      O(3 downto 0) => \NLW_tmp_16_reg_701_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => ram_reg_9(2 downto 0),
      S(0) => \tmp_16_reg_701[0]_i_33_n_8\
    );
\tmp_16_reg_701_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_reg_701_reg[0]_i_4_n_8\,
      CO(3 downto 2) => \NLW_tmp_16_reg_701_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^tmp_17_reg_705_reg[0]_1\(0),
      CO(0) => \tmp_16_reg_701_reg[0]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_16_reg_701[0]_i_5_n_8\,
      O(3 downto 0) => \NLW_tmp_16_reg_701_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_11(0),
      S(0) => \tmp_16_reg_701[0]_i_7_n_8\
    );
\tmp_16_reg_701_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_reg_701_reg[0]_i_8_n_8\,
      CO(3) => \tmp_16_reg_701_reg[0]_i_4_n_8\,
      CO(2) => \tmp_16_reg_701_reg[0]_i_4_n_9\,
      CO(1) => \tmp_16_reg_701_reg[0]_i_4_n_10\,
      CO(0) => \tmp_16_reg_701_reg[0]_i_4_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_16_reg_701[0]_i_9_n_8\,
      DI(2) => \tmp_16_reg_701[0]_i_10_n_8\,
      DI(1) => \tmp_16_reg_701[0]_i_11_n_8\,
      DI(0) => \tmp_16_reg_701[0]_i_12_n_8\,
      O(3 downto 0) => \NLW_tmp_16_reg_701_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_16_reg_701[0]_i_13_n_8\,
      S(2) => \tmp_16_reg_701[0]_i_14_n_8\,
      S(1) => \tmp_16_reg_701[0]_i_15_n_8\,
      S(0) => \tmp_16_reg_701[0]_i_16_n_8\
    );
\tmp_16_reg_701_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_reg_701_reg[0]_i_17_n_8\,
      CO(3) => \tmp_16_reg_701_reg[0]_i_8_n_8\,
      CO(2) => \tmp_16_reg_701_reg[0]_i_8_n_9\,
      CO(1) => \tmp_16_reg_701_reg[0]_i_8_n_10\,
      CO(0) => \tmp_16_reg_701_reg[0]_i_8_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_16_reg_701[0]_i_18_n_8\,
      DI(2) => \tmp_16_reg_701[0]_i_19_n_8\,
      DI(1) => \tmp_16_reg_701[0]_i_20_n_8\,
      DI(0) => \tmp_16_reg_701[0]_i_21_n_8\,
      O(3 downto 0) => \NLW_tmp_16_reg_701_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_16_reg_701[0]_i_22_n_8\,
      S(2) => \tmp_16_reg_701[0]_i_23_n_8\,
      S(1) => \tmp_16_reg_701[0]_i_24_n_8\,
      S(0) => ram_reg_10(0)
    );
\tmp_17_reg_705[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_17_fu_584_p2,
      I1 => tmp_16_reg_7010,
      I2 => \^tmp_17_reg_705_reg[0]_1\(0),
      I3 => tmp_17_reg_705,
      O => \tmp_17_reg_705[0]_i_1_n_8\
    );
\tmp_17_reg_705[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(28),
      I1 => DOADO(14),
      I2 => p_shl2_cast_fu_415_p1(27),
      O => \tmp_17_reg_705[0]_i_10_n_8\
    );
\tmp_17_reg_705[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(25),
      I1 => p_shl2_cast_fu_415_p1(26),
      I2 => DOADO(14),
      O => \tmp_17_reg_705[0]_i_11_n_8\
    );
\tmp_17_reg_705[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(23),
      I1 => p_shl2_cast_fu_415_p1(24),
      I2 => DOADO(14),
      O => \tmp_17_reg_705[0]_i_12_n_8\
    );
\tmp_17_reg_705[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(21),
      I1 => p_shl2_cast_fu_415_p1(22),
      I2 => DOADO(14),
      O => \tmp_17_reg_705[0]_i_13_n_8\
    );
\tmp_17_reg_705[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(20),
      I1 => p_shl2_cast_fu_415_p1(19),
      I2 => DOADO(14),
      O => \tmp_17_reg_705[0]_i_15_n_8\
    );
\tmp_17_reg_705[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(17),
      I1 => p_shl2_cast_fu_415_p1(18),
      I2 => DOADO(13),
      I3 => DOADO(12),
      O => \tmp_17_reg_705[0]_i_16_n_8\
    );
\tmp_17_reg_705[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(15),
      I1 => p_shl2_cast_fu_415_p1(16),
      I2 => DOADO(11),
      I3 => DOADO(10),
      O => \tmp_17_reg_705[0]_i_17_n_8\
    );
\tmp_17_reg_705[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(10),
      I1 => DOADO(8),
      I2 => DOADO(9),
      I3 => \^tmp_17_reg_705_reg[0]_0\(11),
      O => \tmp_17_reg_705[0]_i_18_n_8\
    );
\tmp_17_reg_705[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(19),
      I1 => p_shl2_cast_fu_415_p1(20),
      I2 => DOADO(14),
      O => \tmp_17_reg_705[0]_i_19_n_8\
    );
\tmp_17_reg_705[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(17),
      I1 => p_shl2_cast_fu_415_p1(18),
      I2 => DOADO(12),
      I3 => DOADO(13),
      O => \tmp_17_reg_705[0]_i_20_n_8\
    );
\tmp_17_reg_705[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(15),
      I1 => p_shl2_cast_fu_415_p1(16),
      I2 => DOADO(10),
      I3 => DOADO(11),
      O => \tmp_17_reg_705[0]_i_21_n_8\
    );
\tmp_17_reg_705[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(8),
      I1 => DOADO(6),
      I2 => DOADO(7),
      I3 => \^tmp_17_reg_705_reg[0]_0\(9),
      O => \tmp_17_reg_705[0]_i_23_n_8\
    );
\tmp_17_reg_705[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(6),
      I1 => DOADO(4),
      I2 => DOADO(5),
      I3 => \^tmp_17_reg_705_reg[0]_0\(7),
      O => \tmp_17_reg_705[0]_i_24_n_8\
    );
\tmp_17_reg_705[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(4),
      I1 => DOADO(2),
      I2 => DOADO(3),
      I3 => \^tmp_17_reg_705_reg[0]_0\(5),
      O => \tmp_17_reg_705[0]_i_25_n_8\
    );
\tmp_17_reg_705[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7130"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(2),
      I1 => \^tmp_17_reg_705_reg[0]_0\(3),
      I2 => DOADO(1),
      I3 => DOADO(0),
      O => \tmp_17_reg_705[0]_i_26_n_8\
    );
\tmp_17_reg_705[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^tmp_17_reg_705_reg[0]_0\(2),
      I1 => \^tmp_17_reg_705_reg[0]_0\(3),
      I2 => DOADO(0),
      I3 => DOADO(1),
      O => \tmp_17_reg_705[0]_i_30_n_8\
    );
\tmp_17_reg_705[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(29),
      I1 => DOADO(14),
      O => \tmp_17_reg_705[0]_i_4_n_8\
    );
\tmp_17_reg_705[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(27),
      I1 => p_shl2_cast_fu_415_p1(28),
      I2 => DOADO(14),
      O => \tmp_17_reg_705[0]_i_6_n_8\
    );
\tmp_17_reg_705[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(26),
      I1 => p_shl2_cast_fu_415_p1(25),
      I2 => DOADO(14),
      O => \tmp_17_reg_705[0]_i_7_n_8\
    );
\tmp_17_reg_705[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(24),
      I1 => p_shl2_cast_fu_415_p1(23),
      I2 => DOADO(14),
      O => \tmp_17_reg_705[0]_i_8_n_8\
    );
\tmp_17_reg_705[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_shl2_cast_fu_415_p1(22),
      I1 => p_shl2_cast_fu_415_p1(21),
      I2 => DOADO(14),
      O => \tmp_17_reg_705[0]_i_9_n_8\
    );
\tmp_17_reg_705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_17_reg_705[0]_i_1_n_8\,
      Q => tmp_17_reg_705,
      R => '0'
    );
\tmp_17_reg_705_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_17_reg_705_reg[0]_i_14_n_8\,
      CO(2) => \tmp_17_reg_705_reg[0]_i_14_n_9\,
      CO(1) => \tmp_17_reg_705_reg[0]_i_14_n_10\,
      CO(0) => \tmp_17_reg_705_reg[0]_i_14_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_17_reg_705[0]_i_23_n_8\,
      DI(2) => \tmp_17_reg_705[0]_i_24_n_8\,
      DI(1) => \tmp_17_reg_705[0]_i_25_n_8\,
      DI(0) => \tmp_17_reg_705[0]_i_26_n_8\,
      O(3 downto 0) => \NLW_tmp_17_reg_705_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => ram_reg_12(2 downto 0),
      S(0) => \tmp_17_reg_705[0]_i_30_n_8\
    );
\tmp_17_reg_705_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_17_reg_705_reg[0]_i_3_n_8\,
      CO(3 downto 1) => \NLW_tmp_17_reg_705_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_17_fu_584_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_17_reg_705_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \tmp_17_reg_705[0]_i_4_n_8\
    );
\tmp_17_reg_705_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_17_reg_705_reg[0]_i_5_n_8\,
      CO(3) => \tmp_17_reg_705_reg[0]_i_3_n_8\,
      CO(2) => \tmp_17_reg_705_reg[0]_i_3_n_9\,
      CO(1) => \tmp_17_reg_705_reg[0]_i_3_n_10\,
      CO(0) => \tmp_17_reg_705_reg[0]_i_3_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_17_reg_705[0]_i_6_n_8\,
      DI(2) => \tmp_17_reg_705[0]_i_7_n_8\,
      DI(1) => \tmp_17_reg_705[0]_i_8_n_8\,
      DI(0) => \tmp_17_reg_705[0]_i_9_n_8\,
      O(3 downto 0) => \NLW_tmp_17_reg_705_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_17_reg_705[0]_i_10_n_8\,
      S(2) => \tmp_17_reg_705[0]_i_11_n_8\,
      S(1) => \tmp_17_reg_705[0]_i_12_n_8\,
      S(0) => \tmp_17_reg_705[0]_i_13_n_8\
    );
\tmp_17_reg_705_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_17_reg_705_reg[0]_i_14_n_8\,
      CO(3) => \tmp_17_reg_705_reg[0]_i_5_n_8\,
      CO(2) => \tmp_17_reg_705_reg[0]_i_5_n_9\,
      CO(1) => \tmp_17_reg_705_reg[0]_i_5_n_10\,
      CO(0) => \tmp_17_reg_705_reg[0]_i_5_n_11\,
      CYINIT => '0',
      DI(3) => \tmp_17_reg_705[0]_i_15_n_8\,
      DI(2) => \tmp_17_reg_705[0]_i_16_n_8\,
      DI(1) => \tmp_17_reg_705[0]_i_17_n_8\,
      DI(0) => \tmp_17_reg_705[0]_i_18_n_8\,
      O(3 downto 0) => \NLW_tmp_17_reg_705_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_17_reg_705[0]_i_19_n_8\,
      S(2) => \tmp_17_reg_705[0]_i_20_n_8\,
      S(1) => \tmp_17_reg_705[0]_i_21_n_8\,
      S(0) => ram_reg_13(0)
    );
\tmp_4_reg_660[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter7_tmp_reg_618\,
      I1 => \^tmp_4_reg_660_reg[5]_0\(5),
      O => grp_normalizeHisto1_fu_1026_descriptor_V_address0(5)
    );
\tmp_4_reg_660[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_598,
      O => \tmp_4_reg_660[6]_i_1_n_8\
    );
\tmp_4_reg_660[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tmp_4_reg_660_reg[5]_0\(5),
      I1 => \^ap_pipeline_reg_pp0_iter7_tmp_reg_618\,
      O => grp_normalizeHisto1_fu_1026_descriptor_V_address0(6)
    );
\tmp_4_reg_660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => \^tmp_4_reg_660_reg[5]_0\(0),
      Q => \tmp_4_reg_660_reg__0\(0),
      R => '0'
    );
\tmp_4_reg_660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => \^tmp_4_reg_660_reg[5]_0\(1),
      Q => \tmp_4_reg_660_reg__0\(1),
      R => '0'
    );
\tmp_4_reg_660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => \^tmp_4_reg_660_reg[5]_0\(2),
      Q => \tmp_4_reg_660_reg__0\(2),
      R => '0'
    );
\tmp_4_reg_660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => \^tmp_4_reg_660_reg[5]_0\(3),
      Q => \tmp_4_reg_660_reg__0\(3),
      R => '0'
    );
\tmp_4_reg_660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => \^tmp_4_reg_660_reg[5]_0\(4),
      Q => \tmp_4_reg_660_reg__0\(4),
      R => '0'
    );
\tmp_4_reg_660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => grp_normalizeHisto1_fu_1026_descriptor_V_address0(5),
      Q => \tmp_4_reg_660_reg__0\(5),
      R => '0'
    );
\tmp_4_reg_660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => grp_normalizeHisto1_fu_1026_descriptor_V_address0(6),
      Q => \tmp_4_reg_660_reg__0\(6),
      R => '0'
    );
\tmp_5_reg_650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(0),
      Q => \^tmp_17_reg_705_reg[0]_0\(0),
      R => '0'
    );
\tmp_5_reg_650_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(10),
      Q => \^tmp_17_reg_705_reg[0]_0\(10),
      R => '0'
    );
\tmp_5_reg_650_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(11),
      Q => \^tmp_17_reg_705_reg[0]_0\(11),
      R => '0'
    );
\tmp_5_reg_650_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(12),
      Q => p_shl2_cast_fu_415_p1(15),
      R => '0'
    );
\tmp_5_reg_650_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(13),
      Q => p_shl2_cast_fu_415_p1(16),
      R => '0'
    );
\tmp_5_reg_650_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(14),
      Q => p_shl2_cast_fu_415_p1(17),
      R => '0'
    );
\tmp_5_reg_650_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(15),
      Q => p_shl2_cast_fu_415_p1(18),
      R => '0'
    );
\tmp_5_reg_650_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(16),
      Q => p_shl2_cast_fu_415_p1(19),
      R => '0'
    );
\tmp_5_reg_650_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(17),
      Q => p_shl2_cast_fu_415_p1(20),
      R => '0'
    );
\tmp_5_reg_650_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(18),
      Q => p_shl2_cast_fu_415_p1(21),
      R => '0'
    );
\tmp_5_reg_650_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(19),
      Q => p_shl2_cast_fu_415_p1(22),
      R => '0'
    );
\tmp_5_reg_650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(1),
      Q => \^tmp_17_reg_705_reg[0]_0\(1),
      R => '0'
    );
\tmp_5_reg_650_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(20),
      Q => p_shl2_cast_fu_415_p1(23),
      R => '0'
    );
\tmp_5_reg_650_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(21),
      Q => p_shl2_cast_fu_415_p1(24),
      R => '0'
    );
\tmp_5_reg_650_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(22),
      Q => p_shl2_cast_fu_415_p1(25),
      R => '0'
    );
\tmp_5_reg_650_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(23),
      Q => p_shl2_cast_fu_415_p1(26),
      R => '0'
    );
\tmp_5_reg_650_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(24),
      Q => p_shl2_cast_fu_415_p1(27),
      R => '0'
    );
\tmp_5_reg_650_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(25),
      Q => p_shl2_cast_fu_415_p1(28),
      R => '0'
    );
\tmp_5_reg_650_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(26),
      Q => p_shl2_cast_fu_415_p1(29),
      R => '0'
    );
\tmp_5_reg_650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(2),
      Q => \^tmp_17_reg_705_reg[0]_0\(2),
      R => '0'
    );
\tmp_5_reg_650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(3),
      Q => \^tmp_17_reg_705_reg[0]_0\(3),
      R => '0'
    );
\tmp_5_reg_650_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(4),
      Q => \^tmp_17_reg_705_reg[0]_0\(4),
      R => '0'
    );
\tmp_5_reg_650_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(5),
      Q => \^tmp_17_reg_705_reg[0]_0\(5),
      R => '0'
    );
\tmp_5_reg_650_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(6),
      Q => \^tmp_17_reg_705_reg[0]_0\(6),
      R => '0'
    );
\tmp_5_reg_650_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(7),
      Q => \^tmp_17_reg_705_reg[0]_0\(7),
      R => '0'
    );
\tmp_5_reg_650_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(8),
      Q => \^tmp_17_reg_705_reg[0]_0\(8),
      R => '0'
    );
\tmp_5_reg_650_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_4_reg_660[6]_i_1_n_8\,
      D => p_1_in(9),
      Q => \^tmp_17_reg_705_reg[0]_0\(9),
      R => '0'
    );
\tmp_6_reg_677[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_6_reg_677_reg_n_8_[0]\,
      I1 => ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_598,
      I2 => \^tmp_6_reg_677_reg[0]_0\(0),
      O => \tmp_6_reg_677[0]_i_1_n_8\
    );
\tmp_6_reg_677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_reg_677[0]_i_1_n_8\,
      Q => \tmp_6_reg_677_reg_n_8_[0]\,
      R => '0'
    );
\tmp_8_reg_681[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_8_reg_681_reg_n_8_[0]\,
      I1 => \^tmp_6_reg_677_reg[0]_0\(0),
      I2 => ram_reg_14(0),
      O => \tmp_8_reg_681[0]_i_1_n_8\
    );
\tmp_8_reg_681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_8_reg_681[0]_i_1_n_8\,
      Q => \tmp_8_reg_681_reg_n_8_[0]\,
      R => '0'
    );
\tmp_mid2_v_reg_612[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF2000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \tmp_reg_618[0]_i_2__0_n_8\,
      I4 => \^grp_normalizehisto1_fu_1026_sum_address0\,
      O => \tmp_mid2_v_reg_612[0]_i_1__0_n_8\
    );
\tmp_mid2_v_reg_612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_mid2_v_reg_612[0]_i_1__0_n_8\,
      Q => \^grp_normalizehisto1_fu_1026_sum_address0\,
      R => '0'
    );
\tmp_reg_618[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_flatten_fu_243_p2,
      O => ap_enable_reg_pp0_iter10
    );
\tmp_reg_618[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666656666666A666"
    )
        port map (
      I0 => \tmp_reg_618[0]_i_3__0_n_8\,
      I1 => \blkIdx_reg_221_reg_n_8_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => exitcond_flatten_reg_598,
      I5 => \^grp_normalizehisto1_fu_1026_sum_address0\,
      O => \tmp_reg_618[0]_i_2__0_n_8\
    );
\tmp_reg_618[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => i_mid2_fu_261_p3(1),
      I1 => \i_reg_232_reg_n_8_[0]\,
      I2 => i_mid2_fu_261_p3(3),
      I3 => \i_reg_232_reg_n_8_[2]\,
      I4 => i_mid2_fu_261_p3(4),
      I5 => \i_reg_232_reg_n_8_[5]\,
      O => \tmp_reg_618[0]_i_3__0_n_8\
    );
\tmp_reg_618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \tmp_reg_618[0]_i_2__0_n_8\,
      Q => tmp_reg_618,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_INPUT_IMAGE_AWVALID : out STD_LOGIC;
    m_axi_INPUT_IMAGE_AWREADY : in STD_LOGIC;
    m_axi_INPUT_IMAGE_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_IMAGE_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_IMAGE_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_IMAGE_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_IMAGE_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_IMAGE_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_IMAGE_WVALID : out STD_LOGIC;
    m_axi_INPUT_IMAGE_WREADY : in STD_LOGIC;
    m_axi_INPUT_IMAGE_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_IMAGE_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_WLAST : out STD_LOGIC;
    m_axi_INPUT_IMAGE_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_IMAGE_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_IMAGE_ARVALID : out STD_LOGIC;
    m_axi_INPUT_IMAGE_ARREADY : in STD_LOGIC;
    m_axi_INPUT_IMAGE_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_IMAGE_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_IMAGE_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_IMAGE_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_IMAGE_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_IMAGE_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_IMAGE_RVALID : in STD_LOGIC;
    m_axi_INPUT_IMAGE_RREADY : out STD_LOGIC;
    m_axi_INPUT_IMAGE_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_IMAGE_RLAST : in STD_LOGIC;
    m_axi_INPUT_IMAGE_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_IMAGE_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_IMAGE_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_BVALID : in STD_LOGIC;
    m_axi_INPUT_IMAGE_BREADY : out STD_LOGIC;
    m_axi_INPUT_IMAGE_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_IMAGE_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_SPECS_AWVALID : in STD_LOGIC;
    s_axi_SPECS_AWREADY : out STD_LOGIC;
    s_axi_SPECS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_SPECS_WVALID : in STD_LOGIC;
    s_axi_SPECS_WREADY : out STD_LOGIC;
    s_axi_SPECS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_SPECS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_SPECS_ARVALID : in STD_LOGIC;
    s_axi_SPECS_ARREADY : out STD_LOGIC;
    s_axi_SPECS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_SPECS_RVALID : out STD_LOGIC;
    s_axi_SPECS_RREADY : in STD_LOGIC;
    s_axi_SPECS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_SPECS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_SPECS_BVALID : out STD_LOGIC;
    s_axi_SPECS_BREADY : in STD_LOGIC;
    s_axi_SPECS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 32;
  attribute C_M_AXI_INPUT_IMAGE_ADDR_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 32;
  attribute C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 1;
  attribute C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 1;
  attribute C_M_AXI_INPUT_IMAGE_BUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 1;
  attribute C_M_AXI_INPUT_IMAGE_CACHE_VALUE : integer;
  attribute C_M_AXI_INPUT_IMAGE_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 3;
  attribute C_M_AXI_INPUT_IMAGE_DATA_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 32;
  attribute C_M_AXI_INPUT_IMAGE_ID_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 1;
  attribute C_M_AXI_INPUT_IMAGE_PROT_VALUE : integer;
  attribute C_M_AXI_INPUT_IMAGE_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 0;
  attribute C_M_AXI_INPUT_IMAGE_RUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 1;
  attribute C_M_AXI_INPUT_IMAGE_USER_VALUE : integer;
  attribute C_M_AXI_INPUT_IMAGE_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 0;
  attribute C_M_AXI_INPUT_IMAGE_WSTRB_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 4;
  attribute C_M_AXI_INPUT_IMAGE_WUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 4;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 5;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 32;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 32;
  attribute C_S_AXI_SPECS_ADDR_WIDTH : integer;
  attribute C_S_AXI_SPECS_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 5;
  attribute C_S_AXI_SPECS_DATA_WIDTH : integer;
  attribute C_S_AXI_SPECS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 32;
  attribute C_S_AXI_SPECS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_SPECS_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 4;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b000000001000";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b000000100000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b010000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b000000000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b000000000010";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b000000010000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b000000000100";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b000001000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b000010000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b000100000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b001000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "12'b100000000000";
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 8;
  attribute ap_const_lv10_0 : string;
  attribute ap_const_lv10_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "10'b0000000000";
  attribute ap_const_lv10_1 : string;
  attribute ap_const_lv10_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "10'b0000000001";
  attribute ap_const_lv10_22 : string;
  attribute ap_const_lv10_22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "10'b0000100010";
  attribute ap_const_lv10_264 : string;
  attribute ap_const_lv10_264 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "10'b1001100100";
  attribute ap_const_lv22_788 : string;
  attribute ap_const_lv22_788 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "22'b0000000000011110001000";
  attribute ap_const_lv26_3FFFFF2 : string;
  attribute ap_const_lv26_3FFFFF2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "26'b11111111111111111111110010";
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "2'b00";
  attribute ap_const_lv32_0 : integer;
  attribute ap_const_lv32_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 0;
  attribute ap_const_lv32_1 : integer;
  attribute ap_const_lv32_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 1;
  attribute ap_const_lv32_10 : integer;
  attribute ap_const_lv32_10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 16;
  attribute ap_const_lv32_14 : integer;
  attribute ap_const_lv32_14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 20;
  attribute ap_const_lv32_1F : integer;
  attribute ap_const_lv32_1F of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 31;
  attribute ap_const_lv32_2 : integer;
  attribute ap_const_lv32_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 2;
  attribute ap_const_lv32_22 : integer;
  attribute ap_const_lv32_22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 34;
  attribute ap_const_lv32_3 : integer;
  attribute ap_const_lv32_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 3;
  attribute ap_const_lv32_4 : integer;
  attribute ap_const_lv32_4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 4;
  attribute ap_const_lv32_5 : integer;
  attribute ap_const_lv32_5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 5;
  attribute ap_const_lv32_6 : integer;
  attribute ap_const_lv32_6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 6;
  attribute ap_const_lv32_7 : integer;
  attribute ap_const_lv32_7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 7;
  attribute ap_const_lv32_8 : integer;
  attribute ap_const_lv32_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 8;
  attribute ap_const_lv32_9 : integer;
  attribute ap_const_lv32_9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 9;
  attribute ap_const_lv32_A : integer;
  attribute ap_const_lv32_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 10;
  attribute ap_const_lv32_B : integer;
  attribute ap_const_lv32_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is 11;
  attribute ap_const_lv33_21 : string;
  attribute ap_const_lv33_21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "33'b000000000000000000000000000100001";
  attribute ap_const_lv3_0 : string;
  attribute ap_const_lv3_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "3'b000";
  attribute ap_const_lv4_0 : string;
  attribute ap_const_lv4_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "4'b0000";
  attribute ap_const_lv5_0 : string;
  attribute ap_const_lv5_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b00000";
  attribute ap_const_lv5_1 : string;
  attribute ap_const_lv5_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b00001";
  attribute ap_const_lv5_10 : string;
  attribute ap_const_lv5_10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b10000";
  attribute ap_const_lv5_2 : string;
  attribute ap_const_lv5_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b00010";
  attribute ap_const_lv5_3 : string;
  attribute ap_const_lv5_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b00011";
  attribute ap_const_lv5_4 : string;
  attribute ap_const_lv5_4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b00100";
  attribute ap_const_lv5_5 : string;
  attribute ap_const_lv5_5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b00101";
  attribute ap_const_lv5_6 : string;
  attribute ap_const_lv5_6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b00110";
  attribute ap_const_lv5_7 : string;
  attribute ap_const_lv5_7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b00111";
  attribute ap_const_lv5_8 : string;
  attribute ap_const_lv5_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b01000";
  attribute ap_const_lv5_9 : string;
  attribute ap_const_lv5_9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b01001";
  attribute ap_const_lv5_A : string;
  attribute ap_const_lv5_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b01010";
  attribute ap_const_lv5_B : string;
  attribute ap_const_lv5_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b01011";
  attribute ap_const_lv5_C : string;
  attribute ap_const_lv5_C of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b01100";
  attribute ap_const_lv5_D : string;
  attribute ap_const_lv5_D of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b01101";
  attribute ap_const_lv5_E : string;
  attribute ap_const_lv5_E of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b01110";
  attribute ap_const_lv5_F : string;
  attribute ap_const_lv5_F of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "5'b01111";
  attribute ap_const_lv64_0 : string;
  attribute ap_const_lv64_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_const_lv64_1 : string;
  attribute ap_const_lv64_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "64'b0000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_const_lv64_2 : string;
  attribute ap_const_lv64_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "64'b0000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_const_lv64_3 : string;
  attribute ap_const_lv64_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "64'b0000000000000000000000000000000000000000000000000000000000000011";
  attribute ap_const_lv6_0 : string;
  attribute ap_const_lv6_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "6'b000000";
  attribute ap_const_lv6_1 : string;
  attribute ap_const_lv6_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "6'b000001";
  attribute ap_const_lv6_22 : string;
  attribute ap_const_lv6_22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "6'b100010";
  attribute ap_const_lv7_0 : string;
  attribute ap_const_lv7_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "7'b0000000";
  attribute ap_const_lv7_1 : string;
  attribute ap_const_lv7_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "7'b0000001";
  attribute ap_const_lv7_48 : string;
  attribute ap_const_lv7_48 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "7'b1001000";
  attribute ap_const_lv8_0 : string;
  attribute ap_const_lv8_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "8'b00000000";
  attribute ap_const_lv8_48 : string;
  attribute ap_const_lv8_48 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "8'b01001000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal INPUT_IMAGE_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal INPUT_IMAGE_RREADY : STD_LOGIC;
  signal INPUT_IMAGE_addr_1_reg_1717 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal INPUT_IMAGE_addr_1_reg_17170 : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[11]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[11]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[11]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[11]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[11]_i_6_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[11]_i_7_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[11]_i_8_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[11]_i_9_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[15]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[15]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[15]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[15]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[15]_i_6_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[15]_i_7_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[15]_i_8_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[15]_i_9_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[19]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[19]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[19]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[19]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[19]_i_6_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[19]_i_7_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[19]_i_8_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[19]_i_9_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[23]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[23]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[23]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[23]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[23]_i_6_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[23]_i_7_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[23]_i_8_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[23]_i_9_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[27]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[27]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[27]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[27]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[27]_i_6_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[27]_i_7_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[27]_i_8_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[27]_i_9_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[31]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[31]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[31]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[31]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[31]_i_6_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[31]_i_7_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[31]_i_8_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[3]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[3]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[3]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[3]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[3]_i_6_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[3]_i_7_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[3]_i_8_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[7]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[7]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[7]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[7]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[7]_i_6_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[7]_i_7_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[7]_i_8_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717[7]_i_9_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal INPUT_IMAGE_addr_reg_1645 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal INPUT_IMAGE_addr_reg_16450 : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[11]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[11]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[11]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[11]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[15]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[15]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[15]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[15]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[19]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[19]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[19]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[19]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[23]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[23]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[23]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[23]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[27]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[27]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[27]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[27]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[31]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[31]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[31]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[31]_i_6_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[3]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[3]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[3]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[3]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[7]_i_2_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[7]_i_3_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[7]_i_4_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645[7]_i_5_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal I_RREADY2 : STD_LOGIC;
  signal abs2_reg_2377 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal abs_reg_2393 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[10]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[11]_i_3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[11]_i_4_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[11]_i_5_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state3_0 : STD_LOGIC;
  signal ap_CS_fsm_state3_1 : STD_LOGIC;
  signal ap_CS_fsm_state53 : STD_LOGIC;
  signal ap_CS_fsm_state54 : STD_LOGIC;
  signal ap_CS_fsm_state55 : STD_LOGIC;
  signal ap_CS_fsm_state56 : STD_LOGIC;
  signal ap_CS_fsm_state65 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_NS_fsm5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13_reg_r_n_8 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter13_reg_srl12___ap_enable_reg_pp0_iter13_reg_r_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter14_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14_reg_gate_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter20_reg_srl5___ap_enable_reg_pp0_iter6_reg_r_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter21_reg_ap_enable_reg_pp0_iter7_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter21_reg_gate_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter22 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter23_reg_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter10_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter11_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter12_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter13_reg_r_n_8 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter13_reg_srl12___ap_enable_reg_pp1_iter13_reg_r_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter14_reg_ap_enable_reg_pp1_iter14_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter14_reg_gate_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter14_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter15 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter20_reg_srl5___ap_enable_reg_pp1_iter6_reg_r_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter21_reg_ap_enable_reg_pp1_iter7_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter21_reg_gate_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter22 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter23_reg_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter6_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter7_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter8_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter9_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter00 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp2_iter4_reg_srl2___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter3_reg_r_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r_n_8 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter7 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter7_abs2_reg_2377 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_pipeline_reg_pp0_iter7_abs_reg_2393 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_pipeline_reg_pp0_iter7_tmp_reg_618 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter7_tmp_reg_618_4 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter8_abs2_reg_2377 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_pipeline_reg_pp0_iter8_abs_reg_2393 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665 : STD_LOGIC;
  signal ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665 : STD_LOGIC;
  signal ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665 : STD_LOGIC;
  signal ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665 : STD_LOGIC;
  signal ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748 : STD_LOGIC;
  signal \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748[0]_i_1_n_8\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2_n_8\ : STD_LOGIC;
  signal ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748 : STD_LOGIC;
  signal ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748 : STD_LOGIC;
  signal ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748 : STD_LOGIC;
  signal ap_reg_grp_computeHistogram0_fu_955_ap_start : STD_LOGIC;
  signal ap_reg_grp_computeHistogram1_fu_987_ap_start : STD_LOGIC;
  signal ap_reg_grp_normalizeHisto0_fu_1019_ap_start : STD_LOGIC;
  signal ap_reg_grp_normalizeHisto1_fu_1026_ap_start : STD_LOGIC;
  signal ap_reg_ioackin_INPUT_IMAGE_ARREADY : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal \classify_0_reg_931[0]_i_2_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[0]_i_4_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[0]_i_5_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[0]_i_6_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[0]_i_7_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[12]_i_2_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[12]_i_3_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[12]_i_4_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[12]_i_5_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[16]_i_2_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[16]_i_3_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[16]_i_4_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[16]_i_5_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[20]_i_2_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[20]_i_3_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[20]_i_4_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[20]_i_5_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[24]_i_2_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[24]_i_3_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[4]_i_2_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[4]_i_3_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[4]_i_4_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[4]_i_5_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[8]_i_2_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[8]_i_3_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[8]_i_4_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931[8]_i_5_n_8\ : STD_LOGIC;
  signal classify_0_reg_931_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \classify_0_reg_931_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[12]_i_1_n_13\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[12]_i_1_n_14\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[12]_i_1_n_15\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[20]_i_1_n_12\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[20]_i_1_n_13\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[20]_i_1_n_14\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[20]_i_1_n_15\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \classify_0_reg_931_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal descriptor0_V_U_n_23 : STD_LOGIC;
  signal descriptor0_V_U_n_24 : STD_LOGIC;
  signal descriptor0_V_U_n_25 : STD_LOGIC;
  signal descriptor0_V_U_n_26 : STD_LOGIC;
  signal descriptor0_V_U_n_27 : STD_LOGIC;
  signal descriptor0_V_U_n_28 : STD_LOGIC;
  signal descriptor0_V_U_n_29 : STD_LOGIC;
  signal descriptor0_V_U_n_30 : STD_LOGIC;
  signal descriptor0_V_U_n_31 : STD_LOGIC;
  signal descriptor0_V_U_n_32 : STD_LOGIC;
  signal descriptor0_V_U_n_33 : STD_LOGIC;
  signal descriptor0_V_U_n_34 : STD_LOGIC;
  signal descriptor0_V_U_n_35 : STD_LOGIC;
  signal descriptor0_V_U_n_36 : STD_LOGIC;
  signal descriptor0_V_U_n_39 : STD_LOGIC;
  signal descriptor0_V_U_n_40 : STD_LOGIC;
  signal descriptor0_V_U_n_41 : STD_LOGIC;
  signal descriptor0_V_U_n_42 : STD_LOGIC;
  signal descriptor0_V_U_n_43 : STD_LOGIC;
  signal descriptor0_V_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal descriptor0_V_ce0 : STD_LOGIC;
  signal descriptor0_V_ce1 : STD_LOGIC;
  signal descriptor0_V_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal descriptor0_V_we0 : STD_LOGIC;
  signal descriptor0_V_we1 : STD_LOGIC;
  signal descriptor1_V_U_n_23 : STD_LOGIC;
  signal descriptor1_V_U_n_25 : STD_LOGIC;
  signal descriptor1_V_U_n_26 : STD_LOGIC;
  signal descriptor1_V_U_n_27 : STD_LOGIC;
  signal descriptor1_V_U_n_28 : STD_LOGIC;
  signal descriptor1_V_U_n_29 : STD_LOGIC;
  signal descriptor1_V_U_n_30 : STD_LOGIC;
  signal descriptor1_V_U_n_31 : STD_LOGIC;
  signal descriptor1_V_U_n_32 : STD_LOGIC;
  signal descriptor1_V_U_n_33 : STD_LOGIC;
  signal descriptor1_V_U_n_34 : STD_LOGIC;
  signal descriptor1_V_U_n_35 : STD_LOGIC;
  signal descriptor1_V_U_n_36 : STD_LOGIC;
  signal descriptor1_V_U_n_37 : STD_LOGIC;
  signal descriptor1_V_U_n_39 : STD_LOGIC;
  signal descriptor1_V_U_n_40 : STD_LOGIC;
  signal descriptor1_V_U_n_41 : STD_LOGIC;
  signal descriptor1_V_U_n_42 : STD_LOGIC;
  signal descriptor1_V_U_n_43 : STD_LOGIC;
  signal descriptor1_V_U_n_44 : STD_LOGIC;
  signal descriptor1_V_U_n_45 : STD_LOGIC;
  signal descriptor1_V_U_n_46 : STD_LOGIC;
  signal descriptor1_V_U_n_47 : STD_LOGIC;
  signal descriptor1_V_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal descriptor1_V_ce0 : STD_LOGIC;
  signal descriptor1_V_ce1 : STD_LOGIC;
  signal descriptor1_V_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal descriptor1_V_we0 : STD_LOGIC;
  signal descriptor1_V_we1 : STD_LOGIC;
  signal exitcond_flatten1_fu_1257_p2 : STD_LOGIC;
  signal \exitcond_flatten1_reg_1665[0]_i_2_n_8\ : STD_LOGIC;
  signal \exitcond_flatten1_reg_1665[0]_i_3_n_8\ : STD_LOGIC;
  signal \exitcond_flatten1_reg_1665_reg_n_8_[0]\ : STD_LOGIC;
  signal exitcond_flatten_fu_1081_p2 : STD_LOGIC;
  signal \exitcond_flatten_reg_1588[0]_i_2_n_8\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1588[0]_i_3_n_8\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1588_reg_n_8_[0]\ : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_descriptor_V_address1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_computeHistogram0_fu_955_descriptor_V_d1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_computeHistogram0_fu_955_image_buffer_16_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_computeHistogram0_fu_955_n_105 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_112 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_119 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_126 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_138 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_139 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_140 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_148 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_152 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_153 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_183 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_201 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_202 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_203 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_204 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_205 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_206 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_21 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_28 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_35 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_42 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_49 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_56 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_63 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_70 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_77 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_84 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_91 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_n_98 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_sum_address1 : STD_LOGIC;
  signal grp_computeHistogram0_fu_955_sum_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_computeHistogram1_fu_987_ap_ready : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_descriptor_V_address1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_computeHistogram1_fu_987_descriptor_V_d1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_computeHistogram1_fu_987_image_buffer_16_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_computeHistogram1_fu_987_n_103 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_110 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_117 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_12 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_124 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_13 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_131 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_138 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_14 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_145 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_15 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_152 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_159 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_16 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_166 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_17 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_177 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_178 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_179 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_18 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_180 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_187 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_19 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_191 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_192 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_20 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_21 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_214 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_22 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_23 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_24 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_25 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_255 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_256 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_257 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_258 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_259 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_26 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_260 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_27 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_29 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_30 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_31 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_317 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_318 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_319 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_32 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_320 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_321 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_322 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_323 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_324 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_41 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_42 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_43 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_44 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_56 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_61 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_68 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_75 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_82 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_89 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_n_96 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_sum_address1 : STD_LOGIC;
  signal grp_computeHistogram1_fu_987_sum_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_1127_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_fu_1181_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_fu_1303_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_fu_1357_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_normalizeHisto0_fu_1019_ap_ready : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_descriptor_V_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_normalizeHisto0_fu_1019_descriptor_V_ce0 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_23 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_24 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_25 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_26 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_27 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_28 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_29 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_30 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_31 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_32 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_33 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_62 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_63 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_64 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_65 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_66 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_67 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_68 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_69 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_70 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_71 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_72 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_73 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_74 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_75 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_76 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_77 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_78 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_79 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_80 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_81 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_82 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_83 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_84 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_85 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_89 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_90 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_n_91 : STD_LOGIC;
  signal grp_normalizeHisto0_fu_1019_normalized_V_address1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_normalizeHisto0_fu_1019_normalized_V_d1 : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal grp_normalizeHisto0_fu_1019_sum_address0 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_descriptor_V_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_normalizeHisto1_fu_1026_descriptor_V_ce0 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_100 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_101 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_102 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_103 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_104 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_105 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_106 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_107 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_108 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_109 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_110 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_111 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_112 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_113 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_114 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_145 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_146 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_147 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_153 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_154 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_157 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_23 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_24 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_25 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_26 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_27 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_57 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_86 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_87 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_88 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_89 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_90 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_91 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_92 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_93 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_94 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_95 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_96 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_97 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_98 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_n_99 : STD_LOGIC;
  signal grp_normalizeHisto1_fu_1026_normalized_V_address1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_normalizeHisto1_fu_1026_normalized_V_d1 : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal grp_normalizeHisto1_fu_1026_sum_address0 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_10 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_100 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_101 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_102 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_103 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_104 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_12 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_139 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_140 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_143 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_146 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_147 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_149 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_15 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_150 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_153 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_154 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_41 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_54 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_65 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_66 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_67 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_68 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_69 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_70 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_71 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_72 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_73 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_74 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_75 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_76 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_77 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_78 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_79 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_8 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_80 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_81 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_82 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_83 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_84 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_85 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_86 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_87 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_88 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_89 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_90 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_91 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_92 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_93 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_94 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_95 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_96 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_97 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_98 : STD_LOGIC;
  signal hog_INPUT_IMAGE_m_axi_U_n_99 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_10 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_11 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_12 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_13 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_14 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_15 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_16 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_17 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_18 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_19 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_20 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_21 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_22 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_23 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_24 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_25 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_26 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_27 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_28 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_29 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_30 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_31 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_32 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_33 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_34 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_35 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_36 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_37 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_38 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_39 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_40 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_41 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_42 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_43 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_44 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_45 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_46 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_47 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_48 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_49 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_50 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_51 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_52 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_53 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_54 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_55 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_56 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_57 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_58 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_59 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_60 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_61 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_62 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_63 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_64 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_65 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_66 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_67 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_68 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_69 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_70 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_71 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_8 : STD_LOGIC;
  signal hog_SPECS_s_axi_U_n_9 : STD_LOGIC;
  signal \hog_image_buffer0_0_ram_U/p_0_in\ : STD_LOGIC;
  signal \hog_image_buffer0_0_ram_U/p_0_in_35\ : STD_LOGIC;
  signal \hog_image_buffer0_0_ram_U/p_0_in_36\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_10\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_11\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_12\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_13\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_14\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_15\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_16\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_17\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_18\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_19\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_20\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_21\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_22\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_23\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_24\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_25\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_26\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_27\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_28\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_29\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_30\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_31\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_32\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_33\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_34\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_5\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_6\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_7\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_8\ : STD_LOGIC;
  signal \hog_image_buffer0_1_ram_U/p_0_in_9\ : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_10 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_11 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_12 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_13 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_14 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_15 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_16 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_17 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_18 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_19 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_20 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_21 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_22 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_23 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_24 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_25 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_26 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_27 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_8 : STD_LOGIC;
  signal hog_mul_10s_10s_2CeG_U59_n_9 : STD_LOGIC;
  signal \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i4_reg_909 : STD_LOGIC;
  signal i4_reg_9090 : STD_LOGIC;
  signal \i4_reg_909_reg_n_8_[0]\ : STD_LOGIC;
  signal \i4_reg_909_reg_n_8_[1]\ : STD_LOGIC;
  signal \i4_reg_909_reg_n_8_[2]\ : STD_LOGIC;
  signal \i4_reg_909_reg_n_8_[3]\ : STD_LOGIC;
  signal \i4_reg_909_reg_n_8_[4]\ : STD_LOGIC;
  signal i_3_fu_1458_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_3_reg_1752[3]_i_1_n_8\ : STD_LOGIC;
  signal \i_3_reg_1752[5]_i_2_n_8\ : STD_LOGIC;
  signal \i_3_reg_1752[6]_i_1_n_8\ : STD_LOGIC;
  signal \i_3_reg_1752[6]_i_3_n_8\ : STD_LOGIC;
  signal \i_3_reg_1752_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_i_cast_fu_1464_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_i_phi_fu_947_p41 : STD_LOGIC;
  signal i_i_reg_943 : STD_LOGIC;
  signal \i_i_reg_943_reg_n_8_[0]\ : STD_LOGIC;
  signal \i_i_reg_943_reg_n_8_[1]\ : STD_LOGIC;
  signal \i_i_reg_943_reg_n_8_[2]\ : STD_LOGIC;
  signal \i_i_reg_943_reg_n_8_[3]\ : STD_LOGIC;
  signal \i_i_reg_943_reg_n_8_[4]\ : STD_LOGIC;
  signal \i_i_reg_943_reg_n_8_[5]\ : STD_LOGIC;
  signal \i_i_reg_943_reg_n_8_[6]\ : STD_LOGIC;
  signal i_reg_875 : STD_LOGIC;
  signal i_reg_8750 : STD_LOGIC;
  signal \i_reg_875_reg_n_8_[0]\ : STD_LOGIC;
  signal \i_reg_875_reg_n_8_[1]\ : STD_LOGIC;
  signal \i_reg_875_reg_n_8_[2]\ : STD_LOGIC;
  signal \i_reg_875_reg_n_8_[3]\ : STD_LOGIC;
  signal \i_reg_875_reg_n_8_[4]\ : STD_LOGIC;
  signal image0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal image02_sum7_fu_1379_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal image02_sum_fu_1207_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal image_buffer0_0_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_0_ce0 : STD_LOGIC;
  signal image_buffer0_0_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_10_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_10_ce0 : STD_LOGIC;
  signal image_buffer0_10_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_10_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_11_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_11_ce0 : STD_LOGIC;
  signal image_buffer0_11_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_11_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_12_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_12_ce0 : STD_LOGIC;
  signal image_buffer0_12_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_12_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_13_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_13_ce0 : STD_LOGIC;
  signal image_buffer0_13_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_13_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_14_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_14_ce0 : STD_LOGIC;
  signal image_buffer0_14_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_14_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_15_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_15_ce0 : STD_LOGIC;
  signal image_buffer0_15_ce1 : STD_LOGIC;
  signal image_buffer0_15_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_15_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_16_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_16_ce0 : STD_LOGIC;
  signal image_buffer0_16_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_16_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_17_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_1_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_1_ce0 : STD_LOGIC;
  signal image_buffer0_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_2_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_2_ce0 : STD_LOGIC;
  signal image_buffer0_2_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_2_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_3_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_3_ce0 : STD_LOGIC;
  signal image_buffer0_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_3_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_4_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_4_ce0 : STD_LOGIC;
  signal image_buffer0_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_4_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_5_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_5_ce0 : STD_LOGIC;
  signal image_buffer0_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_5_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_6_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_6_ce0 : STD_LOGIC;
  signal image_buffer0_6_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_6_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_7_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_7_ce0 : STD_LOGIC;
  signal image_buffer0_7_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_7_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_8_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_8_ce0 : STD_LOGIC;
  signal image_buffer0_8_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_8_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_9_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer0_9_ce0 : STD_LOGIC;
  signal image_buffer0_9_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer0_9_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_0_U_n_9 : STD_LOGIC;
  signal image_buffer1_0_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_0_ce0 : STD_LOGIC;
  signal image_buffer1_0_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_10_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_10_ce0 : STD_LOGIC;
  signal image_buffer1_10_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_10_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_11_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_11_ce0 : STD_LOGIC;
  signal image_buffer1_11_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_11_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_12_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_12_ce0 : STD_LOGIC;
  signal image_buffer1_12_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_12_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_13_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_13_ce0 : STD_LOGIC;
  signal image_buffer1_13_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_13_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_14_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_14_ce0 : STD_LOGIC;
  signal image_buffer1_14_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_14_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_15_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_15_ce0 : STD_LOGIC;
  signal image_buffer1_15_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_15_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_16_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_16_ce0 : STD_LOGIC;
  signal image_buffer1_16_ce1 : STD_LOGIC;
  signal image_buffer1_16_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_16_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_17_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_1_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_1_ce0 : STD_LOGIC;
  signal image_buffer1_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_2_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_2_ce0 : STD_LOGIC;
  signal image_buffer1_2_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_2_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_3_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_3_ce0 : STD_LOGIC;
  signal image_buffer1_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_3_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_4_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_4_ce0 : STD_LOGIC;
  signal image_buffer1_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_4_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_5_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_5_ce0 : STD_LOGIC;
  signal image_buffer1_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_5_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_6_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_6_ce0 : STD_LOGIC;
  signal image_buffer1_6_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_6_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_7_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_7_ce0 : STD_LOGIC;
  signal image_buffer1_7_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_7_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_8_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_8_ce0 : STD_LOGIC;
  signal image_buffer1_8_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_8_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_9_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal image_buffer1_9_ce0 : STD_LOGIC;
  signal image_buffer1_9_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_buffer1_9_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal indvar1_mid2_fu_1275_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal indvar1_mid2_reg_1674 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \indvar1_mid2_reg_1674[5]_i_3_n_8\ : STD_LOGIC;
  signal \indvar1_mid2_reg_1674[5]_i_4_n_8\ : STD_LOGIC;
  signal indvar1_reg_920 : STD_LOGIC;
  signal \indvar1_reg_920[1]_i_1_n_8\ : STD_LOGIC;
  signal \indvar1_reg_920_reg_n_8_[1]\ : STD_LOGIC;
  signal \indvar1_reg_920_reg_n_8_[5]\ : STD_LOGIC;
  signal indvar_flatten8_phi_fu_901_p4 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal indvar_flatten8_reg_897 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal indvar_flatten_next9_fu_1263_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \indvar_flatten_next9_reg_1669[2]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next9_reg_1669[3]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next9_reg_1669[4]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next9_reg_1669[5]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next9_reg_1669[6]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next9_reg_1669[7]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next9_reg_1669[9]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next9_reg_1669[9]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next9_reg_1669[9]_i_4_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next9_reg_1669[9]_i_5_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next9_reg_1669_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal indvar_flatten_next_fu_1087_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \indvar_flatten_next_reg_1592[2]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1592[3]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1592[4]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1592[5]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1592[6]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1592[7]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1592[9]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1592[9]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1592[9]_i_4_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1592[9]_i_5_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1592_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal indvar_flatten_phi_fu_867_p4 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal indvar_flatten_reg_863 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal indvar_mid2_fu_1099_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal indvar_mid2_reg_1597 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \indvar_mid2_reg_1597[5]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_mid2_reg_1597[5]_i_4_n_8\ : STD_LOGIC;
  signal indvar_next1_fu_1297_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal indvar_next_fu_1121_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal indvar_reg_886 : STD_LOGIC;
  signal \indvar_reg_886[1]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_reg_886_reg_n_8_[1]\ : STD_LOGIC;
  signal \indvar_reg_886_reg_n_8_[5]\ : STD_LOGIC;
  signal int_specs_ce1 : STD_LOGIC;
  signal lut01_ce0 : STD_LOGIC;
  signal lut01_q0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal lut12_ce0 : STD_LOGIC;
  signal lut23_ce0 : STD_LOGIC;
  signal lut23_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lut34_ce0 : STD_LOGIC;
  signal \^m_axi_input_image_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_input_image_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal normalized0_V_ce0 : STD_LOGIC;
  signal normalized0_V_load_reg_1782 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal normalized0_V_we1 : STD_LOGIC;
  signal normalized1_V_U_n_18 : STD_LOGIC;
  signal normalized1_V_load_reg_1792 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal normalized1_V_we1 : STD_LOGIC;
  signal offset_assign_cast_reg_1742 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal \offset_assign_cast_reg_1742_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\ : STD_LOGIC;
  signal \offset_assign_cast_reg_1742_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_shl2_cast_fu_415_p1 : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal p_shl5_cast_fu_415_p1 : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal p_shl6_cast_mid2_fu_1331_p1 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal p_sum1_cast_mid2_v_fu_1199_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_sum1_cast_mid2_v_reg_1635 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_sum1_cast_mid2_v_reg_16350 : STD_LOGIC;
  signal p_sum2_cast_mid2_v_v_2_reg_1712 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_sum2_cast_mid2_v_v_2_reg_17120 : STD_LOGIC;
  signal p_sum2_cast_mid2_v_v_s_fu_1289_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_sum2_cast_mid2_v_v_s_reg_1679[0]_i_1_n_8\ : STD_LOGIC;
  signal \p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2_n_8\ : STD_LOGIC;
  signal \p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2_n_8\ : STD_LOGIC;
  signal \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_2_n_8\ : STD_LOGIC;
  signal \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\ : STD_LOGIC;
  signal \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal r_V_1_reg_1822_reg_n_114 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_115 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_116 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_117 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_118 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_119 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_120 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_121 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_122 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_123 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_124 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_125 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_126 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_127 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_128 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_129 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_130 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_131 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_132 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_133 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_134 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_135 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_136 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_137 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_138 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_139 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_140 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_141 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_142 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_143 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_144 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_145 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_146 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_147 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_148 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_149 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_150 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_151 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_152 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_153 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_154 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_155 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_156 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_157 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_158 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_159 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_160 : STD_LOGIC;
  signal r_V_1_reg_1822_reg_n_161 : STD_LOGIC;
  signal \rdata_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[14]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[17]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[18]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[19]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[1]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[20]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[21]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[22]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[23]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[25]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[26]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[27]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[28]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[29]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[2]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[30]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[31]_i_3_n_8\ : STD_LOGIC;
  signal \rdata_reg[31]_i_4_n_8\ : STD_LOGIC;
  signal \rdata_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[5]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[6]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \rdata_reg[9]_i_2_n_8\ : STD_LOGIC;
  signal reg_1033 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_1232 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel : STD_LOGIC;
  signal specs_ce0 : STD_LOGIC;
  signal specs_load_reg_1570 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal specs_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sum0_address0 : STD_LOGIC;
  signal sum0_ce0 : STD_LOGIC;
  signal sum0_ce1 : STD_LOGIC;
  signal sum0_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sum0_we0 : STD_LOGIC;
  signal sum0_we1 : STD_LOGIC;
  signal sum1_address0 : STD_LOGIC;
  signal sum1_ce0 : STD_LOGIC;
  signal sum1_ce1 : STD_LOGIC;
  signal sum1_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sum1_we0 : STD_LOGIC;
  signal sum1_we1 : STD_LOGIC;
  signal sum_addr_1_reg_1953 : STD_LOGIC;
  signal sum_addr_2_reg_1953 : STD_LOGIC;
  signal tmp1_reg_639 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tmp1_reg_639_3 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tmp3_cast_reg_1660 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp3_cast_reg_1660[12]_i_2_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[12]_i_3_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[12]_i_4_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[12]_i_5_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[16]_i_2_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[16]_i_3_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[16]_i_4_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[16]_i_5_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[20]_i_2_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[20]_i_3_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[20]_i_4_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[20]_i_5_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[24]_i_2_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[24]_i_3_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[24]_i_4_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[24]_i_5_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[28]_i_2_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[28]_i_3_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[28]_i_4_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[28]_i_5_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[31]_i_2_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[31]_i_3_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[31]_i_4_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[4]_i_2_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[4]_i_3_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[4]_i_4_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[4]_i_5_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[8]_i_2_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[8]_i_3_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[8]_i_4_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660[8]_i_5_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[28]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \tmp3_cast_reg_1660_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal tmp3_fu_1248_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp7_fu_1468_p2 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal tmp7_reg_1757 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp7_reg_1757[4]_i_1_n_8\ : STD_LOGIC;
  signal \tmp7_reg_1757[7]_i_3_n_8\ : STD_LOGIC;
  signal tmp_11_fu_490_p2 : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal tmp_13_fu_516_p2 : STD_LOGIC;
  signal tmp_16_fu_565_p2 : STD_LOGIC;
  signal tmp_16_reg_7010 : STD_LOGIC;
  signal tmp_23_fu_419_p2 : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal tmp_24_fu_443_p2 : STD_LOGIC;
  signal tmp_31_fu_546_p2 : STD_LOGIC;
  signal tmp_35_cast_reg_1582 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_35_cast_reg_1582_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[14]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[17]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[18]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[19]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[20]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[21]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[22]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[23]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[25]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[26]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[27]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[28]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[29]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[2]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[30]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[5]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[6]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_35_cast_reg_1582_reg[9]_i_2_n_8\ : STD_LOGIC;
  signal tmp_38_fu_1164_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_38_reg_1615 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmp_38_reg_1615[3]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615[3]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615[3]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615[3]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615[7]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615[7]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615[7]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615[7]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615[9]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615[9]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_38_reg_1615_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_38_reg_1615_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_38_reg_1615_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_38_reg_1615_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_38_reg_1615_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_38_reg_1615_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_38_reg_1615_reg[9]_i_2_n_11\ : STD_LOGIC;
  signal tmp_40_reg_1655 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_42_fu_1438_p4 : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal tmp_43_fu_1348_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_43_reg_1697 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmp_43_reg_1697[3]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697[3]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697[3]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697[3]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697[7]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697[7]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697[7]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697[7]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697[9]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697[9]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_43_reg_1697_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_43_reg_1697_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_43_reg_1697_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_43_reg_1697_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_43_reg_1697_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_43_reg_1697_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_43_reg_1697_reg[9]_i_2_n_11\ : STD_LOGIC;
  signal tmp_44_reg_18270 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_10_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_11_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_12_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_13_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_14_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_15_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_16_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_17_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_18_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_19_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_20_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_21_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_2_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_3_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_4_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_5_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_6_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_7_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_8_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_i_9_n_8 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_100 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_101 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_102 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_103 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_104 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_105 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_106 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_107 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_108 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_109 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_110 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_111 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_112 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_113 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_94 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_95 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_96 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_97 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_98 : STD_LOGIC;
  signal tmp_44_reg_1827_reg_n_99 : STD_LOGIC;
  signal \tmp_45_reg_1651[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_45_reg_1651[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_45_reg_1651_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_45_t_reg_1631 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_49_reg_1723 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmp_50_reg_1728[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_50_reg_1728[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_50_reg_1728_reg_n_8_[0]\ : STD_LOGIC;
  signal tmp_52_t_reg_1708 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_6_fu_402_p2 : STD_LOGIC;
  signal tmp_70_fu_1740_p2 : STD_LOGIC;
  signal tmp_71_fu_1735_p2 : STD_LOGIC;
  signal tmp_72_fu_1757_p2 : STD_LOGIC;
  signal tmp_73_fu_1748_p2 : STD_LOGIC;
  signal tmp_74_fu_1775_p2 : STD_LOGIC;
  signal tmp_75_fu_1766_p2 : STD_LOGIC;
  signal tmp_7_fu_419_p2 : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal tmp_8_fu_443_p2 : STD_LOGIC;
  signal tmp_9_fu_449_p2 : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal tmp_cast_reg_1576 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_i_fu_1452_p2 : STD_LOGIC;
  signal tmp_i_reg_1748 : STD_LOGIC;
  signal \tmp_i_reg_1748[0]_i_1_n_8\ : STD_LOGIC;
  signal tmp_mid2_v_v_fu_1113_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \tmp_mid2_v_v_reg_1602[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_mid2_v_v_reg_1602[1]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_mid2_v_v_reg_1602[3]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_mid2_v_v_reg_1602[4]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_mid2_v_v_reg_1602_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_reg_1640 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_s_reg_1732 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal weights_load_1_reg_1797 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal weights_load_reg_1787 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_classify_0_reg_931_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_classify_0_reg_931_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_V_1_reg_1822_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1822_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1822_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1822_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1822_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1822_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_1822_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_V_1_reg_1822_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_V_1_reg_1822_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_V_1_reg_1822_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp3_cast_reg_1660_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp3_cast_reg_1660_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_38_reg_1615_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_38_reg_1615_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_43_reg_1697_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_43_reg_1697_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_44_reg_1827_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_44_reg_1827_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_44_reg_1827_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_44_reg_1827_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_44_reg_1827_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_44_reg_1827_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_44_reg_1827_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_44_reg_1827_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_44_reg_1827_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_44_reg_1827_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_tmp_44_reg_1827_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[11]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[11]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[11]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[11]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[11]_i_6\ : label is "lutpair11";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[11]_i_7\ : label is "lutpair10";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[11]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[11]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[15]_i_2\ : label is "lutpair14";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[15]_i_3\ : label is "lutpair13";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[15]_i_4\ : label is "lutpair12";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[15]_i_5\ : label is "lutpair11";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[15]_i_6\ : label is "lutpair15";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[15]_i_7\ : label is "lutpair14";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[15]_i_8\ : label is "lutpair13";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[15]_i_9\ : label is "lutpair12";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[19]_i_2\ : label is "lutpair18";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[19]_i_3\ : label is "lutpair17";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[19]_i_4\ : label is "lutpair16";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[19]_i_5\ : label is "lutpair15";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[19]_i_6\ : label is "lutpair19";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[19]_i_7\ : label is "lutpair18";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[19]_i_8\ : label is "lutpair17";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[19]_i_9\ : label is "lutpair16";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[23]_i_2\ : label is "lutpair22";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[23]_i_3\ : label is "lutpair21";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[23]_i_4\ : label is "lutpair20";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[23]_i_5\ : label is "lutpair19";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[23]_i_6\ : label is "lutpair23";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[23]_i_7\ : label is "lutpair22";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[23]_i_8\ : label is "lutpair21";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[23]_i_9\ : label is "lutpair20";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[27]_i_2\ : label is "lutpair26";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[27]_i_3\ : label is "lutpair25";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[27]_i_4\ : label is "lutpair24";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[27]_i_5\ : label is "lutpair23";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[27]_i_6\ : label is "lutpair27";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[27]_i_7\ : label is "lutpair26";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[27]_i_8\ : label is "lutpair25";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[27]_i_9\ : label is "lutpair24";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[31]_i_2\ : label is "lutpair29";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[31]_i_3\ : label is "lutpair28";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[31]_i_4\ : label is "lutpair27";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[31]_i_7\ : label is "lutpair29";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[31]_i_8\ : label is "lutpair28";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \INPUT_IMAGE_addr_1_reg_1717[7]_i_9\ : label is "lutpair4";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute srl_name : string;
  attribute srl_name of \ap_enable_reg_pp0_iter13_reg_srl12___ap_enable_reg_pp0_iter13_reg_r\ : label is "inst/ap_enable_reg_pp0_iter13_reg_srl12___ap_enable_reg_pp0_iter13_reg_r";
  attribute srl_name of \ap_enable_reg_pp0_iter20_reg_srl5___ap_enable_reg_pp0_iter6_reg_r\ : label is "inst/ap_enable_reg_pp0_iter20_reg_srl5___ap_enable_reg_pp0_iter6_reg_r";
  attribute srl_name of \ap_enable_reg_pp1_iter13_reg_srl12___ap_enable_reg_pp1_iter13_reg_r\ : label is "inst/ap_enable_reg_pp1_iter13_reg_srl12___ap_enable_reg_pp1_iter13_reg_r";
  attribute srl_name of \ap_enable_reg_pp1_iter20_reg_srl5___ap_enable_reg_pp1_iter6_reg_r\ : label is "inst/ap_enable_reg_pp1_iter20_reg_srl5___ap_enable_reg_pp1_iter6_reg_r";
  attribute srl_name of \ap_enable_reg_pp2_iter4_reg_srl2___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter3_reg_r\ : label is "inst/ap_enable_reg_pp2_iter4_reg_srl2___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter3_reg_r";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10\ : label is "inst/\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5\ : label is "inst/\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9\ : label is "inst/\ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9\ : label is "inst/\ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10\ : label is "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10\ : label is "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10\ : label is "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10\ : label is "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10\ : label is "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10\ : label is "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10\ : label is "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10\ : label is "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10\ : label is "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10\ : label is "inst/\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg ";
  attribute srl_name of \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5\ : label is "inst/\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748[0]_i_1\ : label is "soft_lutpair379";
  attribute srl_bus_name of \ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2\ : label is "inst/\ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg ";
  attribute srl_name of \ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2\ : label is "inst/\ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \exitcond_flatten1_reg_1665[0]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \i_3_reg_1752[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \i_3_reg_1752[5]_i_2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \indvar1_reg_920[0]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \indvar1_reg_920[2]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \indvar1_reg_920[3]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \indvar1_reg_920[4]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \indvar_flatten_next9_reg_1669[3]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \indvar_flatten_next9_reg_1669[7]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_1592[1]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_1592[3]_i_2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_1592[7]_i_2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \indvar_reg_886[0]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \indvar_reg_886[2]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \indvar_reg_886[3]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \indvar_reg_886[4]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \tmp7_reg_1757[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \tmp7_reg_1757[4]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \tmp_i_reg_1748[0]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \tmp_mid2_v_v_reg_1602[4]_i_3\ : label is "soft_lutpair374";
begin
  m_axi_INPUT_IMAGE_ARADDR(31 downto 2) <= \^m_axi_input_image_araddr\(31 downto 2);
  m_axi_INPUT_IMAGE_ARADDR(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARADDR(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARBURST(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARBURST(0) <= \<const1>\;
  m_axi_INPUT_IMAGE_ARCACHE(3) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARCACHE(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARCACHE(1) <= \<const1>\;
  m_axi_INPUT_IMAGE_ARCACHE(0) <= \<const1>\;
  m_axi_INPUT_IMAGE_ARID(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARLEN(7) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARLEN(6) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARLEN(5) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARLEN(4) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARLEN(3 downto 0) <= \^m_axi_input_image_arlen\(3 downto 0);
  m_axi_INPUT_IMAGE_ARLOCK(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARLOCK(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARPROT(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARPROT(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARPROT(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARQOS(3) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARQOS(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARQOS(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARQOS(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARREGION(3) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARREGION(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARREGION(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARREGION(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARSIZE(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARSIZE(1) <= \<const1>\;
  m_axi_INPUT_IMAGE_ARSIZE(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_ARUSER(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(31) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(30) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(29) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(28) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(27) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(26) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(25) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(24) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(23) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(22) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(21) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(20) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(19) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(18) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(17) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(16) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(15) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(14) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(13) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(12) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(11) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(10) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(9) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(8) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(7) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(6) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(5) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(4) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(3) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWADDR(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWBURST(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWBURST(0) <= \<const1>\;
  m_axi_INPUT_IMAGE_AWCACHE(3) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWCACHE(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWCACHE(1) <= \<const1>\;
  m_axi_INPUT_IMAGE_AWCACHE(0) <= \<const1>\;
  m_axi_INPUT_IMAGE_AWID(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWLEN(7) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWLEN(6) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWLEN(5) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWLEN(4) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWLEN(3) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWLEN(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWLEN(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWLEN(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWLOCK(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWLOCK(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWPROT(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWPROT(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWPROT(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWQOS(3) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWQOS(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWQOS(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWQOS(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWREGION(3) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWREGION(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWREGION(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWREGION(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWSIZE(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWSIZE(1) <= \<const1>\;
  m_axi_INPUT_IMAGE_AWSIZE(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWUSER(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_AWVALID <= \<const0>\;
  m_axi_INPUT_IMAGE_BREADY <= \<const1>\;
  m_axi_INPUT_IMAGE_WDATA(31) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(30) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(29) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(28) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(27) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(26) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(25) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(24) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(23) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(22) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(21) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(20) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(19) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(18) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(17) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(16) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(15) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(14) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(13) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(12) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(11) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(10) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(9) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(8) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(7) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(6) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(5) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(4) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(3) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_WDATA(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_WID(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_WLAST <= \<const0>\;
  m_axi_INPUT_IMAGE_WSTRB(3) <= \<const0>\;
  m_axi_INPUT_IMAGE_WSTRB(2) <= \<const0>\;
  m_axi_INPUT_IMAGE_WSTRB(1) <= \<const0>\;
  m_axi_INPUT_IMAGE_WSTRB(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_WUSER(0) <= \<const0>\;
  m_axi_INPUT_IMAGE_WVALID <= \<const0>\;
  s_axi_CONTROL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(0) <= \<const0>\;
  s_axi_SPECS_BRESP(1) <= \<const0>\;
  s_axi_SPECS_BRESP(0) <= \<const0>\;
  s_axi_SPECS_RRESP(1) <= \<const0>\;
  s_axi_SPECS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\INPUT_IMAGE_addr_1_reg_1717[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(10),
      I1 => tmp_cast_reg_1576(10),
      I2 => tmp3_cast_reg_1660(10),
      O => \INPUT_IMAGE_addr_1_reg_1717[11]_i_2_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(9),
      I1 => tmp_cast_reg_1576(9),
      I2 => tmp3_cast_reg_1660(9),
      O => \INPUT_IMAGE_addr_1_reg_1717[11]_i_3_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(8),
      I1 => tmp_cast_reg_1576(8),
      I2 => tmp3_cast_reg_1660(8),
      O => \INPUT_IMAGE_addr_1_reg_1717[11]_i_4_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(7),
      I1 => tmp_cast_reg_1576(7),
      I2 => tmp3_cast_reg_1660(7),
      O => \INPUT_IMAGE_addr_1_reg_1717[11]_i_5_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(11),
      I1 => tmp_cast_reg_1576(11),
      I2 => tmp3_cast_reg_1660(11),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[11]_i_2_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[11]_i_6_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(10),
      I1 => tmp_cast_reg_1576(10),
      I2 => tmp3_cast_reg_1660(10),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[11]_i_3_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[11]_i_7_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(9),
      I1 => tmp_cast_reg_1576(9),
      I2 => tmp3_cast_reg_1660(9),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[11]_i_4_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[11]_i_8_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(8),
      I1 => tmp_cast_reg_1576(8),
      I2 => tmp3_cast_reg_1660(8),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[11]_i_5_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[11]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(14),
      I1 => tmp_cast_reg_1576(14),
      I2 => tmp3_cast_reg_1660(14),
      O => \INPUT_IMAGE_addr_1_reg_1717[15]_i_2_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(13),
      I1 => tmp_cast_reg_1576(13),
      I2 => tmp3_cast_reg_1660(13),
      O => \INPUT_IMAGE_addr_1_reg_1717[15]_i_3_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(12),
      I1 => tmp_cast_reg_1576(12),
      I2 => tmp3_cast_reg_1660(12),
      O => \INPUT_IMAGE_addr_1_reg_1717[15]_i_4_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(11),
      I1 => tmp_cast_reg_1576(11),
      I2 => tmp3_cast_reg_1660(11),
      O => \INPUT_IMAGE_addr_1_reg_1717[15]_i_5_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(15),
      I1 => tmp_cast_reg_1576(15),
      I2 => tmp3_cast_reg_1660(15),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[15]_i_2_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[15]_i_6_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(14),
      I1 => tmp_cast_reg_1576(14),
      I2 => tmp3_cast_reg_1660(14),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[15]_i_3_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[15]_i_7_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(13),
      I1 => tmp_cast_reg_1576(13),
      I2 => tmp3_cast_reg_1660(13),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[15]_i_4_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[15]_i_8_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(12),
      I1 => tmp_cast_reg_1576(12),
      I2 => tmp3_cast_reg_1660(12),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[15]_i_5_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[15]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(18),
      I1 => tmp_cast_reg_1576(18),
      I2 => tmp3_cast_reg_1660(18),
      O => \INPUT_IMAGE_addr_1_reg_1717[19]_i_2_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(17),
      I1 => tmp_cast_reg_1576(17),
      I2 => tmp3_cast_reg_1660(17),
      O => \INPUT_IMAGE_addr_1_reg_1717[19]_i_3_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(16),
      I1 => tmp_cast_reg_1576(16),
      I2 => tmp3_cast_reg_1660(16),
      O => \INPUT_IMAGE_addr_1_reg_1717[19]_i_4_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(15),
      I1 => tmp_cast_reg_1576(15),
      I2 => tmp3_cast_reg_1660(15),
      O => \INPUT_IMAGE_addr_1_reg_1717[19]_i_5_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(19),
      I1 => tmp_cast_reg_1576(19),
      I2 => tmp3_cast_reg_1660(19),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[19]_i_2_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[19]_i_6_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(18),
      I1 => tmp_cast_reg_1576(18),
      I2 => tmp3_cast_reg_1660(18),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[19]_i_3_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[19]_i_7_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(17),
      I1 => tmp_cast_reg_1576(17),
      I2 => tmp3_cast_reg_1660(17),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[19]_i_4_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[19]_i_8_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(16),
      I1 => tmp_cast_reg_1576(16),
      I2 => tmp3_cast_reg_1660(16),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[19]_i_5_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[19]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(22),
      I1 => tmp_cast_reg_1576(22),
      I2 => tmp3_cast_reg_1660(22),
      O => \INPUT_IMAGE_addr_1_reg_1717[23]_i_2_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(21),
      I1 => tmp_cast_reg_1576(21),
      I2 => tmp3_cast_reg_1660(21),
      O => \INPUT_IMAGE_addr_1_reg_1717[23]_i_3_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(20),
      I1 => tmp_cast_reg_1576(20),
      I2 => tmp3_cast_reg_1660(20),
      O => \INPUT_IMAGE_addr_1_reg_1717[23]_i_4_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(19),
      I1 => tmp_cast_reg_1576(19),
      I2 => tmp3_cast_reg_1660(19),
      O => \INPUT_IMAGE_addr_1_reg_1717[23]_i_5_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(23),
      I1 => tmp_cast_reg_1576(23),
      I2 => tmp3_cast_reg_1660(23),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[23]_i_2_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[23]_i_6_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(22),
      I1 => tmp_cast_reg_1576(22),
      I2 => tmp3_cast_reg_1660(22),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[23]_i_3_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[23]_i_7_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(21),
      I1 => tmp_cast_reg_1576(21),
      I2 => tmp3_cast_reg_1660(21),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[23]_i_4_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[23]_i_8_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(20),
      I1 => tmp_cast_reg_1576(20),
      I2 => tmp3_cast_reg_1660(20),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[23]_i_5_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[23]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(26),
      I1 => tmp_cast_reg_1576(26),
      I2 => tmp3_cast_reg_1660(26),
      O => \INPUT_IMAGE_addr_1_reg_1717[27]_i_2_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(25),
      I1 => tmp_cast_reg_1576(25),
      I2 => tmp3_cast_reg_1660(25),
      O => \INPUT_IMAGE_addr_1_reg_1717[27]_i_3_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(24),
      I1 => tmp_cast_reg_1576(24),
      I2 => tmp3_cast_reg_1660(24),
      O => \INPUT_IMAGE_addr_1_reg_1717[27]_i_4_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(23),
      I1 => tmp_cast_reg_1576(23),
      I2 => tmp3_cast_reg_1660(23),
      O => \INPUT_IMAGE_addr_1_reg_1717[27]_i_5_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(27),
      I1 => tmp_cast_reg_1576(27),
      I2 => tmp3_cast_reg_1660(27),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[27]_i_2_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[27]_i_6_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(26),
      I1 => tmp_cast_reg_1576(26),
      I2 => tmp3_cast_reg_1660(26),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[27]_i_3_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[27]_i_7_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(25),
      I1 => tmp_cast_reg_1576(25),
      I2 => tmp3_cast_reg_1660(25),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[27]_i_4_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[27]_i_8_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(24),
      I1 => tmp_cast_reg_1576(24),
      I2 => tmp3_cast_reg_1660(24),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[27]_i_5_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[27]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(29),
      I1 => tmp_cast_reg_1576(29),
      I2 => tmp3_cast_reg_1660(29),
      O => \INPUT_IMAGE_addr_1_reg_1717[31]_i_2_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(28),
      I1 => tmp_cast_reg_1576(28),
      I2 => tmp3_cast_reg_1660(28),
      O => \INPUT_IMAGE_addr_1_reg_1717[31]_i_3_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(27),
      I1 => tmp_cast_reg_1576(27),
      I2 => tmp3_cast_reg_1660(27),
      O => \INPUT_IMAGE_addr_1_reg_1717[31]_i_4_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp3_cast_reg_1660(30),
      I1 => tmp_cast_reg_1576(30),
      I2 => p_sum2_cast_mid2_v_v_2_reg_1712(30),
      I3 => tmp_cast_reg_1576(31),
      I4 => p_sum2_cast_mid2_v_v_2_reg_1712(31),
      I5 => tmp3_cast_reg_1660(31),
      O => \INPUT_IMAGE_addr_1_reg_1717[31]_i_5_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \INPUT_IMAGE_addr_1_reg_1717[31]_i_2_n_8\,
      I1 => tmp_cast_reg_1576(30),
      I2 => p_sum2_cast_mid2_v_v_2_reg_1712(30),
      I3 => tmp3_cast_reg_1660(30),
      O => \INPUT_IMAGE_addr_1_reg_1717[31]_i_6_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(29),
      I1 => tmp_cast_reg_1576(29),
      I2 => tmp3_cast_reg_1660(29),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[31]_i_3_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[31]_i_7_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(28),
      I1 => tmp_cast_reg_1576(28),
      I2 => tmp3_cast_reg_1660(28),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[31]_i_4_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[31]_i_8_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(2),
      I1 => tmp_cast_reg_1576(2),
      I2 => tmp3_cast_reg_1660(2),
      O => \INPUT_IMAGE_addr_1_reg_1717[3]_i_2_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(1),
      I1 => tmp_cast_reg_1576(1),
      I2 => tmp3_cast_reg_1660(1),
      O => \INPUT_IMAGE_addr_1_reg_1717[3]_i_3_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(0),
      I1 => tmp_cast_reg_1576(0),
      I2 => tmp3_cast_reg_1660(0),
      O => \INPUT_IMAGE_addr_1_reg_1717[3]_i_4_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(3),
      I1 => tmp_cast_reg_1576(3),
      I2 => tmp3_cast_reg_1660(3),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[3]_i_2_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[3]_i_5_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(2),
      I1 => tmp_cast_reg_1576(2),
      I2 => tmp3_cast_reg_1660(2),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[3]_i_3_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[3]_i_6_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(1),
      I1 => tmp_cast_reg_1576(1),
      I2 => tmp3_cast_reg_1660(1),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[3]_i_4_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[3]_i_7_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(0),
      I1 => tmp_cast_reg_1576(0),
      I2 => tmp3_cast_reg_1660(0),
      O => \INPUT_IMAGE_addr_1_reg_1717[3]_i_8_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(6),
      I1 => tmp_cast_reg_1576(6),
      I2 => tmp3_cast_reg_1660(6),
      O => \INPUT_IMAGE_addr_1_reg_1717[7]_i_2_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(5),
      I1 => tmp_cast_reg_1576(5),
      I2 => tmp3_cast_reg_1660(5),
      O => \INPUT_IMAGE_addr_1_reg_1717[7]_i_3_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(4),
      I1 => tmp_cast_reg_1576(4),
      I2 => tmp3_cast_reg_1660(4),
      O => \INPUT_IMAGE_addr_1_reg_1717[7]_i_4_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(3),
      I1 => tmp_cast_reg_1576(3),
      I2 => tmp3_cast_reg_1660(3),
      O => \INPUT_IMAGE_addr_1_reg_1717[7]_i_5_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(7),
      I1 => tmp_cast_reg_1576(7),
      I2 => tmp3_cast_reg_1660(7),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[7]_i_2_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[7]_i_6_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(6),
      I1 => tmp_cast_reg_1576(6),
      I2 => tmp3_cast_reg_1660(6),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[7]_i_3_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[7]_i_7_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(5),
      I1 => tmp_cast_reg_1576(5),
      I2 => tmp3_cast_reg_1660(5),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[7]_i_4_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[7]_i_8_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_sum2_cast_mid2_v_v_2_reg_1712(4),
      I1 => tmp_cast_reg_1576(4),
      I2 => tmp3_cast_reg_1660(4),
      I3 => \INPUT_IMAGE_addr_1_reg_1717[7]_i_5_n_8\,
      O => \INPUT_IMAGE_addr_1_reg_1717[7]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(0),
      Q => INPUT_IMAGE_addr_1_reg_1717(0),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(10),
      Q => INPUT_IMAGE_addr_1_reg_1717(10),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(11),
      Q => INPUT_IMAGE_addr_1_reg_1717(11),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \INPUT_IMAGE_addr_1_reg_1717[11]_i_2_n_8\,
      DI(2) => \INPUT_IMAGE_addr_1_reg_1717[11]_i_3_n_8\,
      DI(1) => \INPUT_IMAGE_addr_1_reg_1717[11]_i_4_n_8\,
      DI(0) => \INPUT_IMAGE_addr_1_reg_1717[11]_i_5_n_8\,
      O(3 downto 0) => image02_sum7_fu_1379_p2(11 downto 8),
      S(3) => \INPUT_IMAGE_addr_1_reg_1717[11]_i_6_n_8\,
      S(2) => \INPUT_IMAGE_addr_1_reg_1717[11]_i_7_n_8\,
      S(1) => \INPUT_IMAGE_addr_1_reg_1717[11]_i_8_n_8\,
      S(0) => \INPUT_IMAGE_addr_1_reg_1717[11]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(12),
      Q => INPUT_IMAGE_addr_1_reg_1717(12),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(13),
      Q => INPUT_IMAGE_addr_1_reg_1717(13),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(14),
      Q => INPUT_IMAGE_addr_1_reg_1717(14),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(15),
      Q => INPUT_IMAGE_addr_1_reg_1717(15),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_1_reg_1717_reg[11]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \INPUT_IMAGE_addr_1_reg_1717[15]_i_2_n_8\,
      DI(2) => \INPUT_IMAGE_addr_1_reg_1717[15]_i_3_n_8\,
      DI(1) => \INPUT_IMAGE_addr_1_reg_1717[15]_i_4_n_8\,
      DI(0) => \INPUT_IMAGE_addr_1_reg_1717[15]_i_5_n_8\,
      O(3 downto 0) => image02_sum7_fu_1379_p2(15 downto 12),
      S(3) => \INPUT_IMAGE_addr_1_reg_1717[15]_i_6_n_8\,
      S(2) => \INPUT_IMAGE_addr_1_reg_1717[15]_i_7_n_8\,
      S(1) => \INPUT_IMAGE_addr_1_reg_1717[15]_i_8_n_8\,
      S(0) => \INPUT_IMAGE_addr_1_reg_1717[15]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(16),
      Q => INPUT_IMAGE_addr_1_reg_1717(16),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(17),
      Q => INPUT_IMAGE_addr_1_reg_1717(17),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(18),
      Q => INPUT_IMAGE_addr_1_reg_1717(18),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(19),
      Q => INPUT_IMAGE_addr_1_reg_1717(19),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_1_reg_1717_reg[15]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \INPUT_IMAGE_addr_1_reg_1717[19]_i_2_n_8\,
      DI(2) => \INPUT_IMAGE_addr_1_reg_1717[19]_i_3_n_8\,
      DI(1) => \INPUT_IMAGE_addr_1_reg_1717[19]_i_4_n_8\,
      DI(0) => \INPUT_IMAGE_addr_1_reg_1717[19]_i_5_n_8\,
      O(3 downto 0) => image02_sum7_fu_1379_p2(19 downto 16),
      S(3) => \INPUT_IMAGE_addr_1_reg_1717[19]_i_6_n_8\,
      S(2) => \INPUT_IMAGE_addr_1_reg_1717[19]_i_7_n_8\,
      S(1) => \INPUT_IMAGE_addr_1_reg_1717[19]_i_8_n_8\,
      S(0) => \INPUT_IMAGE_addr_1_reg_1717[19]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(1),
      Q => INPUT_IMAGE_addr_1_reg_1717(1),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(20),
      Q => INPUT_IMAGE_addr_1_reg_1717(20),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(21),
      Q => INPUT_IMAGE_addr_1_reg_1717(21),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(22),
      Q => INPUT_IMAGE_addr_1_reg_1717(22),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(23),
      Q => INPUT_IMAGE_addr_1_reg_1717(23),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_1_reg_1717_reg[19]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \INPUT_IMAGE_addr_1_reg_1717[23]_i_2_n_8\,
      DI(2) => \INPUT_IMAGE_addr_1_reg_1717[23]_i_3_n_8\,
      DI(1) => \INPUT_IMAGE_addr_1_reg_1717[23]_i_4_n_8\,
      DI(0) => \INPUT_IMAGE_addr_1_reg_1717[23]_i_5_n_8\,
      O(3 downto 0) => image02_sum7_fu_1379_p2(23 downto 20),
      S(3) => \INPUT_IMAGE_addr_1_reg_1717[23]_i_6_n_8\,
      S(2) => \INPUT_IMAGE_addr_1_reg_1717[23]_i_7_n_8\,
      S(1) => \INPUT_IMAGE_addr_1_reg_1717[23]_i_8_n_8\,
      S(0) => \INPUT_IMAGE_addr_1_reg_1717[23]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(24),
      Q => INPUT_IMAGE_addr_1_reg_1717(24),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(25),
      Q => INPUT_IMAGE_addr_1_reg_1717(25),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(26),
      Q => INPUT_IMAGE_addr_1_reg_1717(26),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(27),
      Q => INPUT_IMAGE_addr_1_reg_1717(27),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_1_reg_1717_reg[23]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \INPUT_IMAGE_addr_1_reg_1717[27]_i_2_n_8\,
      DI(2) => \INPUT_IMAGE_addr_1_reg_1717[27]_i_3_n_8\,
      DI(1) => \INPUT_IMAGE_addr_1_reg_1717[27]_i_4_n_8\,
      DI(0) => \INPUT_IMAGE_addr_1_reg_1717[27]_i_5_n_8\,
      O(3 downto 0) => image02_sum7_fu_1379_p2(27 downto 24),
      S(3) => \INPUT_IMAGE_addr_1_reg_1717[27]_i_6_n_8\,
      S(2) => \INPUT_IMAGE_addr_1_reg_1717[27]_i_7_n_8\,
      S(1) => \INPUT_IMAGE_addr_1_reg_1717[27]_i_8_n_8\,
      S(0) => \INPUT_IMAGE_addr_1_reg_1717[27]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(28),
      Q => INPUT_IMAGE_addr_1_reg_1717(28),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(29),
      Q => INPUT_IMAGE_addr_1_reg_1717(29),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(2),
      Q => INPUT_IMAGE_addr_1_reg_1717(2),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(30),
      Q => INPUT_IMAGE_addr_1_reg_1717(30),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(31),
      Q => INPUT_IMAGE_addr_1_reg_1717(31),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_1_reg_1717_reg[27]_i_1_n_8\,
      CO(3) => \NLW_INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_1_reg_1717_reg[31]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \INPUT_IMAGE_addr_1_reg_1717[31]_i_2_n_8\,
      DI(1) => \INPUT_IMAGE_addr_1_reg_1717[31]_i_3_n_8\,
      DI(0) => \INPUT_IMAGE_addr_1_reg_1717[31]_i_4_n_8\,
      O(3 downto 0) => image02_sum7_fu_1379_p2(31 downto 28),
      S(3) => \INPUT_IMAGE_addr_1_reg_1717[31]_i_5_n_8\,
      S(2) => \INPUT_IMAGE_addr_1_reg_1717[31]_i_6_n_8\,
      S(1) => \INPUT_IMAGE_addr_1_reg_1717[31]_i_7_n_8\,
      S(0) => \INPUT_IMAGE_addr_1_reg_1717[31]_i_8_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(3),
      Q => INPUT_IMAGE_addr_1_reg_1717(3),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \INPUT_IMAGE_addr_1_reg_1717[3]_i_2_n_8\,
      DI(2) => \INPUT_IMAGE_addr_1_reg_1717[3]_i_3_n_8\,
      DI(1) => \INPUT_IMAGE_addr_1_reg_1717[3]_i_4_n_8\,
      DI(0) => '0',
      O(3 downto 0) => image02_sum7_fu_1379_p2(3 downto 0),
      S(3) => \INPUT_IMAGE_addr_1_reg_1717[3]_i_5_n_8\,
      S(2) => \INPUT_IMAGE_addr_1_reg_1717[3]_i_6_n_8\,
      S(1) => \INPUT_IMAGE_addr_1_reg_1717[3]_i_7_n_8\,
      S(0) => \INPUT_IMAGE_addr_1_reg_1717[3]_i_8_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(4),
      Q => INPUT_IMAGE_addr_1_reg_1717(4),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(5),
      Q => INPUT_IMAGE_addr_1_reg_1717(5),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(6),
      Q => INPUT_IMAGE_addr_1_reg_1717(6),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(7),
      Q => INPUT_IMAGE_addr_1_reg_1717(7),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_1_reg_1717_reg[3]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_1_reg_1717_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \INPUT_IMAGE_addr_1_reg_1717[7]_i_2_n_8\,
      DI(2) => \INPUT_IMAGE_addr_1_reg_1717[7]_i_3_n_8\,
      DI(1) => \INPUT_IMAGE_addr_1_reg_1717[7]_i_4_n_8\,
      DI(0) => \INPUT_IMAGE_addr_1_reg_1717[7]_i_5_n_8\,
      O(3 downto 0) => image02_sum7_fu_1379_p2(7 downto 4),
      S(3) => \INPUT_IMAGE_addr_1_reg_1717[7]_i_6_n_8\,
      S(2) => \INPUT_IMAGE_addr_1_reg_1717[7]_i_7_n_8\,
      S(1) => \INPUT_IMAGE_addr_1_reg_1717[7]_i_8_n_8\,
      S(0) => \INPUT_IMAGE_addr_1_reg_1717[7]_i_9_n_8\
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(8),
      Q => INPUT_IMAGE_addr_1_reg_1717(8),
      R => '0'
    );
\INPUT_IMAGE_addr_1_reg_1717_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => image02_sum7_fu_1379_p2(9),
      Q => INPUT_IMAGE_addr_1_reg_1717(9),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(11),
      I1 => tmp_cast_reg_1576(11),
      O => \INPUT_IMAGE_addr_reg_1645[11]_i_2_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(10),
      I1 => tmp_cast_reg_1576(10),
      O => \INPUT_IMAGE_addr_reg_1645[11]_i_3_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(9),
      I1 => tmp_cast_reg_1576(9),
      O => \INPUT_IMAGE_addr_reg_1645[11]_i_4_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(8),
      I1 => tmp_cast_reg_1576(8),
      O => \INPUT_IMAGE_addr_reg_1645[11]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(15),
      I1 => tmp_cast_reg_1576(15),
      O => \INPUT_IMAGE_addr_reg_1645[15]_i_2_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(14),
      I1 => tmp_cast_reg_1576(14),
      O => \INPUT_IMAGE_addr_reg_1645[15]_i_3_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(13),
      I1 => tmp_cast_reg_1576(13),
      O => \INPUT_IMAGE_addr_reg_1645[15]_i_4_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(12),
      I1 => tmp_cast_reg_1576(12),
      O => \INPUT_IMAGE_addr_reg_1645[15]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(19),
      I1 => tmp_cast_reg_1576(19),
      O => \INPUT_IMAGE_addr_reg_1645[19]_i_2_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(18),
      I1 => tmp_cast_reg_1576(18),
      O => \INPUT_IMAGE_addr_reg_1645[19]_i_3_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(17),
      I1 => tmp_cast_reg_1576(17),
      O => \INPUT_IMAGE_addr_reg_1645[19]_i_4_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(16),
      I1 => tmp_cast_reg_1576(16),
      O => \INPUT_IMAGE_addr_reg_1645[19]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(23),
      I1 => tmp_cast_reg_1576(23),
      O => \INPUT_IMAGE_addr_reg_1645[23]_i_2_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(22),
      I1 => tmp_cast_reg_1576(22),
      O => \INPUT_IMAGE_addr_reg_1645[23]_i_3_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(21),
      I1 => tmp_cast_reg_1576(21),
      O => \INPUT_IMAGE_addr_reg_1645[23]_i_4_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(20),
      I1 => tmp_cast_reg_1576(20),
      O => \INPUT_IMAGE_addr_reg_1645[23]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(27),
      I1 => tmp_cast_reg_1576(27),
      O => \INPUT_IMAGE_addr_reg_1645[27]_i_2_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(26),
      I1 => tmp_cast_reg_1576(26),
      O => \INPUT_IMAGE_addr_reg_1645[27]_i_3_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(25),
      I1 => tmp_cast_reg_1576(25),
      O => \INPUT_IMAGE_addr_reg_1645[27]_i_4_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(24),
      I1 => tmp_cast_reg_1576(24),
      O => \INPUT_IMAGE_addr_reg_1645[27]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(31),
      I1 => tmp_cast_reg_1576(31),
      O => \INPUT_IMAGE_addr_reg_1645[31]_i_3_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(30),
      I1 => tmp_cast_reg_1576(30),
      O => \INPUT_IMAGE_addr_reg_1645[31]_i_4_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(29),
      I1 => tmp_cast_reg_1576(29),
      O => \INPUT_IMAGE_addr_reg_1645[31]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(28),
      I1 => tmp_cast_reg_1576(28),
      O => \INPUT_IMAGE_addr_reg_1645[31]_i_6_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(3),
      I1 => tmp_cast_reg_1576(3),
      O => \INPUT_IMAGE_addr_reg_1645[3]_i_2_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(2),
      I1 => tmp_cast_reg_1576(2),
      O => \INPUT_IMAGE_addr_reg_1645[3]_i_3_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(1),
      I1 => tmp_cast_reg_1576(1),
      O => \INPUT_IMAGE_addr_reg_1645[3]_i_4_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(0),
      I1 => tmp_cast_reg_1576(0),
      O => \INPUT_IMAGE_addr_reg_1645[3]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(7),
      I1 => tmp_cast_reg_1576(7),
      O => \INPUT_IMAGE_addr_reg_1645[7]_i_2_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(6),
      I1 => tmp_cast_reg_1576(6),
      O => \INPUT_IMAGE_addr_reg_1645[7]_i_3_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(5),
      I1 => tmp_cast_reg_1576(5),
      O => \INPUT_IMAGE_addr_reg_1645[7]_i_4_n_8\
    );
\INPUT_IMAGE_addr_reg_1645[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_sum1_cast_mid2_v_reg_1635(4),
      I1 => tmp_cast_reg_1576(4),
      O => \INPUT_IMAGE_addr_reg_1645[7]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(0),
      Q => INPUT_IMAGE_addr_reg_1645(0),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(10),
      Q => INPUT_IMAGE_addr_reg_1645(10),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(11),
      Q => INPUT_IMAGE_addr_reg_1645(11),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_sum1_cast_mid2_v_reg_1635(11 downto 8),
      O(3 downto 0) => image02_sum_fu_1207_p2(11 downto 8),
      S(3) => \INPUT_IMAGE_addr_reg_1645[11]_i_2_n_8\,
      S(2) => \INPUT_IMAGE_addr_reg_1645[11]_i_3_n_8\,
      S(1) => \INPUT_IMAGE_addr_reg_1645[11]_i_4_n_8\,
      S(0) => \INPUT_IMAGE_addr_reg_1645[11]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(12),
      Q => INPUT_IMAGE_addr_reg_1645(12),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(13),
      Q => INPUT_IMAGE_addr_reg_1645(13),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(14),
      Q => INPUT_IMAGE_addr_reg_1645(14),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(15),
      Q => INPUT_IMAGE_addr_reg_1645(15),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_reg_1645_reg[11]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_sum1_cast_mid2_v_reg_1635(15 downto 12),
      O(3 downto 0) => image02_sum_fu_1207_p2(15 downto 12),
      S(3) => \INPUT_IMAGE_addr_reg_1645[15]_i_2_n_8\,
      S(2) => \INPUT_IMAGE_addr_reg_1645[15]_i_3_n_8\,
      S(1) => \INPUT_IMAGE_addr_reg_1645[15]_i_4_n_8\,
      S(0) => \INPUT_IMAGE_addr_reg_1645[15]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(16),
      Q => INPUT_IMAGE_addr_reg_1645(16),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(17),
      Q => INPUT_IMAGE_addr_reg_1645(17),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(18),
      Q => INPUT_IMAGE_addr_reg_1645(18),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(19),
      Q => INPUT_IMAGE_addr_reg_1645(19),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_reg_1645_reg[15]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_sum1_cast_mid2_v_reg_1635(19 downto 16),
      O(3 downto 0) => image02_sum_fu_1207_p2(19 downto 16),
      S(3) => \INPUT_IMAGE_addr_reg_1645[19]_i_2_n_8\,
      S(2) => \INPUT_IMAGE_addr_reg_1645[19]_i_3_n_8\,
      S(1) => \INPUT_IMAGE_addr_reg_1645[19]_i_4_n_8\,
      S(0) => \INPUT_IMAGE_addr_reg_1645[19]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(1),
      Q => INPUT_IMAGE_addr_reg_1645(1),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(20),
      Q => INPUT_IMAGE_addr_reg_1645(20),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(21),
      Q => INPUT_IMAGE_addr_reg_1645(21),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(22),
      Q => INPUT_IMAGE_addr_reg_1645(22),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(23),
      Q => INPUT_IMAGE_addr_reg_1645(23),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_reg_1645_reg[19]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_sum1_cast_mid2_v_reg_1635(23 downto 20),
      O(3 downto 0) => image02_sum_fu_1207_p2(23 downto 20),
      S(3) => \INPUT_IMAGE_addr_reg_1645[23]_i_2_n_8\,
      S(2) => \INPUT_IMAGE_addr_reg_1645[23]_i_3_n_8\,
      S(1) => \INPUT_IMAGE_addr_reg_1645[23]_i_4_n_8\,
      S(0) => \INPUT_IMAGE_addr_reg_1645[23]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(24),
      Q => INPUT_IMAGE_addr_reg_1645(24),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(25),
      Q => INPUT_IMAGE_addr_reg_1645(25),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(26),
      Q => INPUT_IMAGE_addr_reg_1645(26),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(27),
      Q => INPUT_IMAGE_addr_reg_1645(27),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_reg_1645_reg[23]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_sum1_cast_mid2_v_reg_1635(27 downto 24),
      O(3 downto 0) => image02_sum_fu_1207_p2(27 downto 24),
      S(3) => \INPUT_IMAGE_addr_reg_1645[27]_i_2_n_8\,
      S(2) => \INPUT_IMAGE_addr_reg_1645[27]_i_3_n_8\,
      S(1) => \INPUT_IMAGE_addr_reg_1645[27]_i_4_n_8\,
      S(0) => \INPUT_IMAGE_addr_reg_1645[27]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(28),
      Q => INPUT_IMAGE_addr_reg_1645(28),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(29),
      Q => INPUT_IMAGE_addr_reg_1645(29),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(2),
      Q => INPUT_IMAGE_addr_reg_1645(2),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(30),
      Q => INPUT_IMAGE_addr_reg_1645(30),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(31),
      Q => INPUT_IMAGE_addr_reg_1645(31),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_reg_1645_reg[27]_i_1_n_8\,
      CO(3) => \NLW_INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_9\,
      CO(1) => \INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_10\,
      CO(0) => \INPUT_IMAGE_addr_reg_1645_reg[31]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_sum1_cast_mid2_v_reg_1635(30 downto 28),
      O(3 downto 0) => image02_sum_fu_1207_p2(31 downto 28),
      S(3) => \INPUT_IMAGE_addr_reg_1645[31]_i_3_n_8\,
      S(2) => \INPUT_IMAGE_addr_reg_1645[31]_i_4_n_8\,
      S(1) => \INPUT_IMAGE_addr_reg_1645[31]_i_5_n_8\,
      S(0) => \INPUT_IMAGE_addr_reg_1645[31]_i_6_n_8\
    );
\INPUT_IMAGE_addr_reg_1645_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(3),
      Q => INPUT_IMAGE_addr_reg_1645(3),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_sum1_cast_mid2_v_reg_1635(3 downto 0),
      O(3 downto 0) => image02_sum_fu_1207_p2(3 downto 0),
      S(3) => \INPUT_IMAGE_addr_reg_1645[3]_i_2_n_8\,
      S(2) => \INPUT_IMAGE_addr_reg_1645[3]_i_3_n_8\,
      S(1) => \INPUT_IMAGE_addr_reg_1645[3]_i_4_n_8\,
      S(0) => \INPUT_IMAGE_addr_reg_1645[3]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(4),
      Q => INPUT_IMAGE_addr_reg_1645(4),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(5),
      Q => INPUT_IMAGE_addr_reg_1645(5),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(6),
      Q => INPUT_IMAGE_addr_reg_1645(6),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(7),
      Q => INPUT_IMAGE_addr_reg_1645(7),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_IMAGE_addr_reg_1645_reg[3]_i_1_n_8\,
      CO(3) => \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_8\,
      CO(2) => \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_9\,
      CO(1) => \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_10\,
      CO(0) => \INPUT_IMAGE_addr_reg_1645_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => p_sum1_cast_mid2_v_reg_1635(7 downto 4),
      O(3 downto 0) => image02_sum_fu_1207_p2(7 downto 4),
      S(3) => \INPUT_IMAGE_addr_reg_1645[7]_i_2_n_8\,
      S(2) => \INPUT_IMAGE_addr_reg_1645[7]_i_3_n_8\,
      S(1) => \INPUT_IMAGE_addr_reg_1645[7]_i_4_n_8\,
      S(0) => \INPUT_IMAGE_addr_reg_1645[7]_i_5_n_8\
    );
\INPUT_IMAGE_addr_reg_1645_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(8),
      Q => INPUT_IMAGE_addr_reg_1645(8),
      R => '0'
    );
\INPUT_IMAGE_addr_reg_1645_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_reg_16450,
      D => image02_sum_fu_1207_p2(9),
      Q => INPUT_IMAGE_addr_reg_1645(9),
      R => '0'
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter6,
      I1 => ap_enable_reg_pp2_iter7,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => tmp_i_fu_1452_p2,
      O => \ap_CS_fsm[10]_i_2_n_8\
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080AAAA0080"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => tmp_i_fu_1452_p2,
      I2 => ap_enable_reg_pp2_iter0,
      I3 => ap_enable_reg_pp2_iter1,
      I4 => ap_enable_reg_pp2_iter7,
      I5 => ap_enable_reg_pp2_iter6,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => i_i_cast_fu_1464_p1(0),
      I1 => \ap_CS_fsm[11]_i_3_n_8\,
      I2 => \ap_CS_fsm[11]_i_4_n_8\,
      I3 => i_i_cast_fu_1464_p1(2),
      I4 => \ap_CS_fsm[11]_i_5_n_8\,
      O => tmp_i_fu_1452_p2
    );
\ap_CS_fsm[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \i_i_reg_943_reg_n_8_[4]\,
      I1 => tmp_i_reg_1748,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \i_3_reg_1752_reg__0\(4),
      O => \ap_CS_fsm[11]_i_3_n_8\
    );
\ap_CS_fsm[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \i_3_reg_1752_reg__0\(6),
      I1 => tmp_i_reg_1748,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \i_i_reg_943_reg_n_8_[6]\,
      O => \ap_CS_fsm[11]_i_4_n_8\
    );
\ap_CS_fsm[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => tmp7_fu_1468_p2(3),
      I1 => \i_3_reg_1752_reg__0\(1),
      I2 => i_i_phi_fu_947_p41,
      I3 => \i_i_reg_943_reg_n_8_[1]\,
      I4 => \i_3_reg_1752_reg__0\(5),
      I5 => \i_i_reg_943_reg_n_8_[5]\,
      O => \ap_CS_fsm[11]_i_5_n_8\
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[4]_i_2_n_8\
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => ap_enable_reg_pp1_iter0,
      O => \ap_CS_fsm[6]_i_2_n_8\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_8_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state65,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state53,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state54,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state55,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state56,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => hog_INPUT_IMAGE_m_axi_U_n_147,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter9_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter10_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter10_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter11_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter12_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter11_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter12_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter13_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter12_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter13_reg_r_n_8,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter13_reg_srl12___ap_enable_reg_pp0_iter13_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter1,
      Q => \ap_enable_reg_pp0_iter13_reg_srl12___ap_enable_reg_pp0_iter13_reg_r_n_8\
    );
ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter14_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_enable_reg_pp0_iter13_reg_srl12___ap_enable_reg_pp0_iter13_reg_r_n_8\,
      Q => ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter14_reg_r_n_8,
      R => '0'
    );
ap_enable_reg_pp0_iter14_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter14_reg_ap_enable_reg_pp0_iter14_reg_r_n_8,
      I1 => ap_enable_reg_pp0_iter14_reg_r_n_8,
      O => ap_enable_reg_pp0_iter14_reg_gate_n_8
    );
ap_enable_reg_pp0_iter14_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter13_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter14_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter15_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter14_reg_gate_n_8,
      Q => ap_enable_reg_pp0_iter15,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => hog_INPUT_IMAGE_m_axi_U_n_146,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter20_reg_srl5___ap_enable_reg_pp0_iter6_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter15,
      Q => \ap_enable_reg_pp0_iter20_reg_srl5___ap_enable_reg_pp0_iter6_reg_r_n_8\
    );
ap_enable_reg_pp0_iter21_reg_ap_enable_reg_pp0_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_enable_reg_pp0_iter20_reg_srl5___ap_enable_reg_pp0_iter6_reg_r_n_8\,
      Q => ap_enable_reg_pp0_iter21_reg_ap_enable_reg_pp0_iter7_reg_r_n_8,
      R => '0'
    );
ap_enable_reg_pp0_iter21_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter21_reg_ap_enable_reg_pp0_iter7_reg_r_n_8,
      I1 => ap_enable_reg_pp0_iter7_reg_r_n_8,
      O => ap_enable_reg_pp0_iter21_reg_gate_n_8
    );
ap_enable_reg_pp0_iter22_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter21_reg_gate_n_8,
      Q => ap_enable_reg_pp0_iter22,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter23_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => hog_INPUT_IMAGE_m_axi_U_n_99,
      Q => ap_enable_reg_pp0_iter23_reg_n_8,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => '1',
      Q => ap_enable_reg_pp0_iter2_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter2_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter3_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter3_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter4_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter4_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter5_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter5_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter6_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter6_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter7_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter7_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter8_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_enable_reg_pp0_iter8_reg_r_n_8,
      Q => ap_enable_reg_pp0_iter9_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => hog_INPUT_IMAGE_m_axi_U_n_153,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter10_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter9_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter10_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter11_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter10_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter11_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter12_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter11_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter12_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter13_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter12_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter13_reg_r_n_8,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp1_iter13_reg_srl12___ap_enable_reg_pp1_iter13_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_enable_reg_pp1_iter1,
      Q => \ap_enable_reg_pp1_iter13_reg_srl12___ap_enable_reg_pp1_iter13_reg_r_n_8\
    );
ap_enable_reg_pp1_iter14_reg_ap_enable_reg_pp1_iter14_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_enable_reg_pp1_iter13_reg_srl12___ap_enable_reg_pp1_iter13_reg_r_n_8\,
      Q => ap_enable_reg_pp1_iter14_reg_ap_enable_reg_pp1_iter14_reg_r_n_8,
      R => '0'
    );
ap_enable_reg_pp1_iter14_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter14_reg_ap_enable_reg_pp1_iter14_reg_r_n_8,
      I1 => ap_enable_reg_pp1_iter14_reg_r_n_8,
      O => ap_enable_reg_pp1_iter14_reg_gate_n_8
    );
ap_enable_reg_pp1_iter14_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter13_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter14_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter15_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter14_reg_gate_n_8,
      Q => ap_enable_reg_pp1_iter15,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => hog_INPUT_IMAGE_m_axi_U_n_154,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp1_iter20_reg_srl5___ap_enable_reg_pp1_iter6_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_enable_reg_pp1_iter15,
      Q => \ap_enable_reg_pp1_iter20_reg_srl5___ap_enable_reg_pp1_iter6_reg_r_n_8\
    );
ap_enable_reg_pp1_iter21_reg_ap_enable_reg_pp1_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_enable_reg_pp1_iter20_reg_srl5___ap_enable_reg_pp1_iter6_reg_r_n_8\,
      Q => ap_enable_reg_pp1_iter21_reg_ap_enable_reg_pp1_iter7_reg_r_n_8,
      R => '0'
    );
ap_enable_reg_pp1_iter21_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter21_reg_ap_enable_reg_pp1_iter7_reg_r_n_8,
      I1 => ap_enable_reg_pp1_iter7_reg_r_n_8,
      O => ap_enable_reg_pp1_iter21_reg_gate_n_8
    );
ap_enable_reg_pp1_iter22_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter21_reg_gate_n_8,
      Q => ap_enable_reg_pp1_iter22,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter23_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => hog_INPUT_IMAGE_m_axi_U_n_100,
      Q => ap_enable_reg_pp1_iter23_reg_n_8,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => '1',
      Q => ap_enable_reg_pp1_iter2_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter2_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter3_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter3_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter4_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter4_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter5_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter5_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter6_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter6_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter7_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter7_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter8_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_enable_reg_pp1_iter8_reg_r_n_8,
      Q => ap_enable_reg_pp1_iter9_reg_r_n_8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_normalizeHisto1_fu_1026_n_154,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_normalizeHisto1_fu_1026_n_157,
      Q => ap_enable_reg_pp2_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1,
      Q => ap_enable_reg_pp2_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp2_iter4_reg_srl2___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter3_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_enable_reg_pp2_iter2,
      Q => \ap_enable_reg_pp2_iter4_reg_srl2___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter3_reg_r_n_8\
    );
ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp2_iter4_reg_srl2___grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter3_reg_r_n_8\,
      Q => ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r_n_8,
      R => '0'
    );
ap_enable_reg_pp2_iter6_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_normalizeHisto0_fu_1019_n_91,
      Q => ap_enable_reg_pp2_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter6,
      Q => ap_enable_reg_pp2_iter7,
      R => ap_rst_n_inv
    );
\ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588,
      Q => \ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10_n_8\
    );
\ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588_reg[0]_srl10_n_8\,
      Q => ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588,
      Q => ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => indvar_mid2_reg_1597(0),
      Q => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => indvar_mid2_reg_1597(1),
      Q => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => indvar_mid2_reg_1597(2),
      Q => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => indvar_mid2_reg_1597(3),
      Q => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => indvar_mid2_reg_1597(4),
      Q => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => indvar_mid2_reg_1597(5),
      Q => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \tmp_mid2_v_v_reg_1602_reg__0\(0),
      Q => ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \tmp_mid2_v_v_reg_1602_reg__0\(1),
      Q => ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \tmp_mid2_v_v_reg_1602_reg__0\(2),
      Q => ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \tmp_mid2_v_v_reg_1602_reg__0\(3),
      Q => ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => \tmp_mid2_v_v_reg_1602_reg__0\(4),
      Q => ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => tmp_45_t_reg_1631(0),
      Q => \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10_n_8\
    );
\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => tmp_45_t_reg_1631(1),
      Q => \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10_n_8\
    );
\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => tmp_45_t_reg_1631(2),
      Q => \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10_n_8\
    );
\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => tmp_45_t_reg_1631(3),
      Q => \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10_n_8\
    );
\ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => tmp_45_t_reg_1631(4),
      Q => \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10_n_8\
    );
\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[0]_srl10_n_8\,
      Q => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[1]_srl10_n_8\,
      Q => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[2]_srl10_n_8\,
      Q => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[3]_srl10_n_8\,
      Q => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631_reg[4]_srl10_n_8\,
      Q => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(0),
      Q => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5_n_8\
    );
\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(1),
      Q => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5_n_8\
    );
\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(2),
      Q => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5_n_8\
    );
\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(3),
      Q => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5_n_8\
    );
\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(4),
      Q => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5_n_8\
    );
\ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597(5),
      Q => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5_n_8\
    );
\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602(0),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5_n_8\
    );
\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602(1),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5_n_8\
    );
\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602(2),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5_n_8\
    );
\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602(3),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5_n_8\
    );
\ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602(4),
      Q => \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5_n_8\
    );
\ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[0]_srl5_n_8\,
      Q => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[1]_srl5_n_8\,
      Q => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[2]_srl5_n_8\,
      Q => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[3]_srl5_n_8\,
      Q => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[4]_srl5_n_8\,
      Q => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597_reg[5]_srl5_n_8\,
      Q => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(5),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[0]_srl5_n_8\,
      Q => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[1]_srl5_n_8\,
      Q => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[2]_srl5_n_8\,
      Q => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[3]_srl5_n_8\,
      Q => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602_reg[4]_srl5_n_8\,
      Q => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(4),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(0),
      Q => ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(1),
      Q => ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602(1),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(2),
      Q => ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602(2),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(3),
      Q => ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602(3),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(4),
      Q => ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602(4),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665,
      Q => \ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9_n_8\
    );
\ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665_reg[0]_srl9_n_8\,
      Q => ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665,
      R => '0'
    );
\ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665,
      Q => ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665,
      R => '0'
    );
\ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665,
      Q => ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665,
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(0),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(0),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(10),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(10),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(11),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(11),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(12),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(12),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(13),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(13),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(14),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(14),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(15),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(15),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(16),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(16),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(17),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(17),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(18),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(18),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(19),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(19),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(1),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(1),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(20),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(20),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(21),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(21),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(22),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(22),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(23),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(23),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(24),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(24),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(25),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(25),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(26),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(26),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(27),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(27),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(28),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(28),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(29),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(29),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(2),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(2),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(30),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(30),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(31),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(31),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(3),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(3),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(4),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(4),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(5),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(5),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(6),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(6),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(7),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(7),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(8),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(8),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => INPUT_IMAGE_addr_1_reg_1717(9),
      Q => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(9),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      Q => ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665,
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => indvar1_mid2_reg_1674(0),
      Q => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(0),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => indvar1_mid2_reg_1674(1),
      Q => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(1),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => indvar1_mid2_reg_1674(2),
      Q => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(2),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => indvar1_mid2_reg_1674(3),
      Q => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(3),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => indvar1_mid2_reg_1674(4),
      Q => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(4),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => indvar1_mid2_reg_1674(5),
      Q => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(5),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(0),
      Q => ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679(0),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(1),
      Q => ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679(1),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(2),
      Q => ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679(2),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(3),
      Q => ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679(3),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(4),
      Q => ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679(4),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => tmp_52_t_reg_1708(0),
      Q => \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10_n_8\
    );
\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => tmp_52_t_reg_1708(1),
      Q => \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10_n_8\
    );
\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => tmp_52_t_reg_1708(2),
      Q => \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10_n_8\
    );
\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => tmp_52_t_reg_1708(3),
      Q => \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10_n_8\
    );
\ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => tmp_52_t_reg_1708(4),
      Q => \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10_n_8\
    );
\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[0]_srl10_n_8\,
      Q => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[1]_srl10_n_8\,
      Q => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(1),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[2]_srl10_n_8\,
      Q => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(2),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[3]_srl10_n_8\,
      Q => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708_reg[4]_srl10_n_8\,
      Q => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(0),
      Q => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5_n_8\
    );
\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(1),
      Q => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5_n_8\
    );
\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(2),
      Q => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5_n_8\
    );
\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(3),
      Q => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5_n_8\
    );
\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(4),
      Q => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5_n_8\
    );
\ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674(5),
      Q => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5_n_8\
    );
\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679(0),
      Q => \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5_n_8\
    );
\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679(1),
      Q => \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5_n_8\
    );
\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679(2),
      Q => \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5_n_8\
    );
\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679(3),
      Q => \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5_n_8\
    );
\ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => I_RREADY2,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679(4),
      Q => \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5_n_8\
    );
\ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[0]_srl5_n_8\,
      Q => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(0),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[1]_srl5_n_8\,
      Q => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(1),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[2]_srl5_n_8\,
      Q => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(2),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[3]_srl5_n_8\,
      Q => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(3),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[4]_srl5_n_8\,
      Q => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(4),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674_reg[5]_srl5_n_8\,
      Q => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(5),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]_srl5_n_8\,
      Q => p_shl6_cast_mid2_fu_1331_p1(1),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]_srl5_n_8\,
      Q => p_shl6_cast_mid2_fu_1331_p1(2),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]_srl5_n_8\,
      Q => p_shl6_cast_mid2_fu_1331_p1(3),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]_srl5_n_8\,
      Q => p_shl6_cast_mid2_fu_1331_p1(4),
      R => '0'
    );
\ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => \ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]_srl5_n_8\,
      Q => p_shl6_cast_mid2_fu_1331_p1(5),
      R => '0'
    );
\ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_i_reg_1748,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748,
      O => \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748[0]_i_1_n_8\
    );
\ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748[0]_i_1_n_8\,
      Q => ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748,
      R => '0'
    );
\ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748,
      Q => \ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2_n_8\
    );
\ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748_reg[0]_srl2_n_8\,
      Q => ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748,
      R => '0'
    );
\ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748,
      Q => ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748,
      R => '0'
    );
\ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748,
      Q => ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748,
      R => '0'
    );
ap_reg_grp_computeHistogram0_fu_955_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_computeHistogram0_fu_955_n_183,
      Q => ap_reg_grp_computeHistogram0_fu_955_ap_start,
      R => ap_rst_n_inv
    );
ap_reg_grp_computeHistogram1_fu_987_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_computeHistogram1_fu_987_n_214,
      Q => ap_reg_grp_computeHistogram1_fu_987_ap_start,
      R => ap_rst_n_inv
    );
ap_reg_grp_normalizeHisto0_fu_1019_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_normalizeHisto0_fu_1019_n_90,
      Q => ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
      R => ap_rst_n_inv
    );
ap_reg_grp_normalizeHisto1_fu_1026_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_normalizeHisto1_fu_1026_n_153,
      Q => ap_reg_grp_normalizeHisto1_fu_1026_ap_start,
      R => ap_rst_n_inv
    );
ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => hog_INPUT_IMAGE_m_axi_U_n_139,
      Q => ap_reg_ioackin_INPUT_IMAGE_ARREADY,
      R => '0'
    );
\classify_0_reg_931[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter7,
      I1 => ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748,
      O => \classify_0_reg_931[0]_i_2_n_8\
    );
\classify_0_reg_931[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_110,
      I1 => classify_0_reg_931_reg(3),
      O => \classify_0_reg_931[0]_i_4_n_8\
    );
\classify_0_reg_931[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_111,
      I1 => classify_0_reg_931_reg(2),
      O => \classify_0_reg_931[0]_i_5_n_8\
    );
\classify_0_reg_931[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_112,
      I1 => classify_0_reg_931_reg(1),
      O => \classify_0_reg_931[0]_i_6_n_8\
    );
\classify_0_reg_931[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_113,
      I1 => classify_0_reg_931_reg(0),
      O => \classify_0_reg_931[0]_i_7_n_8\
    );
\classify_0_reg_931[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_98,
      I1 => classify_0_reg_931_reg(15),
      O => \classify_0_reg_931[12]_i_2_n_8\
    );
\classify_0_reg_931[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_99,
      I1 => classify_0_reg_931_reg(14),
      O => \classify_0_reg_931[12]_i_3_n_8\
    );
\classify_0_reg_931[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_100,
      I1 => classify_0_reg_931_reg(13),
      O => \classify_0_reg_931[12]_i_4_n_8\
    );
\classify_0_reg_931[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_101,
      I1 => classify_0_reg_931_reg(12),
      O => \classify_0_reg_931[12]_i_5_n_8\
    );
\classify_0_reg_931[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_94,
      I1 => classify_0_reg_931_reg(19),
      O => \classify_0_reg_931[16]_i_2_n_8\
    );
\classify_0_reg_931[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_95,
      I1 => classify_0_reg_931_reg(18),
      O => \classify_0_reg_931[16]_i_3_n_8\
    );
\classify_0_reg_931[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_96,
      I1 => classify_0_reg_931_reg(17),
      O => \classify_0_reg_931[16]_i_4_n_8\
    );
\classify_0_reg_931[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_97,
      I1 => classify_0_reg_931_reg(16),
      O => \classify_0_reg_931[16]_i_5_n_8\
    );
\classify_0_reg_931[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_94,
      I1 => classify_0_reg_931_reg(23),
      O => \classify_0_reg_931[20]_i_2_n_8\
    );
\classify_0_reg_931[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_94,
      I1 => classify_0_reg_931_reg(22),
      O => \classify_0_reg_931[20]_i_3_n_8\
    );
\classify_0_reg_931[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_94,
      I1 => classify_0_reg_931_reg(21),
      O => \classify_0_reg_931[20]_i_4_n_8\
    );
\classify_0_reg_931[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_94,
      I1 => classify_0_reg_931_reg(20),
      O => \classify_0_reg_931[20]_i_5_n_8\
    );
\classify_0_reg_931[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => classify_0_reg_931_reg(25),
      I1 => tmp_44_reg_1827_reg_n_94,
      O => \classify_0_reg_931[24]_i_2_n_8\
    );
\classify_0_reg_931[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_94,
      I1 => classify_0_reg_931_reg(24),
      O => \classify_0_reg_931[24]_i_3_n_8\
    );
\classify_0_reg_931[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_106,
      I1 => classify_0_reg_931_reg(7),
      O => \classify_0_reg_931[4]_i_2_n_8\
    );
\classify_0_reg_931[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_107,
      I1 => classify_0_reg_931_reg(6),
      O => \classify_0_reg_931[4]_i_3_n_8\
    );
\classify_0_reg_931[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_108,
      I1 => classify_0_reg_931_reg(5),
      O => \classify_0_reg_931[4]_i_4_n_8\
    );
\classify_0_reg_931[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_109,
      I1 => classify_0_reg_931_reg(4),
      O => \classify_0_reg_931[4]_i_5_n_8\
    );
\classify_0_reg_931[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_102,
      I1 => classify_0_reg_931_reg(11),
      O => \classify_0_reg_931[8]_i_2_n_8\
    );
\classify_0_reg_931[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_103,
      I1 => classify_0_reg_931_reg(10),
      O => \classify_0_reg_931[8]_i_3_n_8\
    );
\classify_0_reg_931[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_104,
      I1 => classify_0_reg_931_reg(9),
      O => \classify_0_reg_931[8]_i_4_n_8\
    );
\classify_0_reg_931[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_44_reg_1827_reg_n_105,
      I1 => classify_0_reg_931_reg(8),
      O => \classify_0_reg_931[8]_i_5_n_8\
    );
\classify_0_reg_931_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[0]_i_3_n_15\,
      Q => classify_0_reg_931_reg(0),
      R => clear
    );
\classify_0_reg_931_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \classify_0_reg_931_reg[0]_i_3_n_8\,
      CO(2) => \classify_0_reg_931_reg[0]_i_3_n_9\,
      CO(1) => \classify_0_reg_931_reg[0]_i_3_n_10\,
      CO(0) => \classify_0_reg_931_reg[0]_i_3_n_11\,
      CYINIT => '0',
      DI(3) => tmp_44_reg_1827_reg_n_110,
      DI(2) => tmp_44_reg_1827_reg_n_111,
      DI(1) => tmp_44_reg_1827_reg_n_112,
      DI(0) => tmp_44_reg_1827_reg_n_113,
      O(3) => \classify_0_reg_931_reg[0]_i_3_n_12\,
      O(2) => \classify_0_reg_931_reg[0]_i_3_n_13\,
      O(1) => \classify_0_reg_931_reg[0]_i_3_n_14\,
      O(0) => \classify_0_reg_931_reg[0]_i_3_n_15\,
      S(3) => \classify_0_reg_931[0]_i_4_n_8\,
      S(2) => \classify_0_reg_931[0]_i_5_n_8\,
      S(1) => \classify_0_reg_931[0]_i_6_n_8\,
      S(0) => \classify_0_reg_931[0]_i_7_n_8\
    );
\classify_0_reg_931_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[8]_i_1_n_13\,
      Q => classify_0_reg_931_reg(10),
      S => clear
    );
\classify_0_reg_931_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[8]_i_1_n_12\,
      Q => classify_0_reg_931_reg(11),
      S => clear
    );
\classify_0_reg_931_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[12]_i_1_n_15\,
      Q => classify_0_reg_931_reg(12),
      S => clear
    );
\classify_0_reg_931_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \classify_0_reg_931_reg[8]_i_1_n_8\,
      CO(3) => \classify_0_reg_931_reg[12]_i_1_n_8\,
      CO(2) => \classify_0_reg_931_reg[12]_i_1_n_9\,
      CO(1) => \classify_0_reg_931_reg[12]_i_1_n_10\,
      CO(0) => \classify_0_reg_931_reg[12]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => tmp_44_reg_1827_reg_n_98,
      DI(2) => tmp_44_reg_1827_reg_n_99,
      DI(1) => tmp_44_reg_1827_reg_n_100,
      DI(0) => tmp_44_reg_1827_reg_n_101,
      O(3) => \classify_0_reg_931_reg[12]_i_1_n_12\,
      O(2) => \classify_0_reg_931_reg[12]_i_1_n_13\,
      O(1) => \classify_0_reg_931_reg[12]_i_1_n_14\,
      O(0) => \classify_0_reg_931_reg[12]_i_1_n_15\,
      S(3) => \classify_0_reg_931[12]_i_2_n_8\,
      S(2) => \classify_0_reg_931[12]_i_3_n_8\,
      S(1) => \classify_0_reg_931[12]_i_4_n_8\,
      S(0) => \classify_0_reg_931[12]_i_5_n_8\
    );
\classify_0_reg_931_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[12]_i_1_n_14\,
      Q => classify_0_reg_931_reg(13),
      S => clear
    );
\classify_0_reg_931_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[12]_i_1_n_13\,
      Q => classify_0_reg_931_reg(14),
      S => clear
    );
\classify_0_reg_931_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[12]_i_1_n_12\,
      Q => classify_0_reg_931_reg(15),
      S => clear
    );
\classify_0_reg_931_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[16]_i_1_n_15\,
      Q => classify_0_reg_931_reg(16),
      S => clear
    );
\classify_0_reg_931_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \classify_0_reg_931_reg[12]_i_1_n_8\,
      CO(3) => \classify_0_reg_931_reg[16]_i_1_n_8\,
      CO(2) => \classify_0_reg_931_reg[16]_i_1_n_9\,
      CO(1) => \classify_0_reg_931_reg[16]_i_1_n_10\,
      CO(0) => \classify_0_reg_931_reg[16]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => tmp_44_reg_1827_reg_n_94,
      DI(2) => tmp_44_reg_1827_reg_n_95,
      DI(1) => tmp_44_reg_1827_reg_n_96,
      DI(0) => tmp_44_reg_1827_reg_n_97,
      O(3) => \classify_0_reg_931_reg[16]_i_1_n_12\,
      O(2) => \classify_0_reg_931_reg[16]_i_1_n_13\,
      O(1) => \classify_0_reg_931_reg[16]_i_1_n_14\,
      O(0) => \classify_0_reg_931_reg[16]_i_1_n_15\,
      S(3) => \classify_0_reg_931[16]_i_2_n_8\,
      S(2) => \classify_0_reg_931[16]_i_3_n_8\,
      S(1) => \classify_0_reg_931[16]_i_4_n_8\,
      S(0) => \classify_0_reg_931[16]_i_5_n_8\
    );
\classify_0_reg_931_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[16]_i_1_n_14\,
      Q => classify_0_reg_931_reg(17),
      S => clear
    );
\classify_0_reg_931_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[16]_i_1_n_13\,
      Q => classify_0_reg_931_reg(18),
      S => clear
    );
\classify_0_reg_931_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[16]_i_1_n_12\,
      Q => classify_0_reg_931_reg(19),
      S => clear
    );
\classify_0_reg_931_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[0]_i_3_n_14\,
      Q => classify_0_reg_931_reg(1),
      S => clear
    );
\classify_0_reg_931_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[20]_i_1_n_15\,
      Q => classify_0_reg_931_reg(20),
      S => clear
    );
\classify_0_reg_931_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \classify_0_reg_931_reg[16]_i_1_n_8\,
      CO(3) => \classify_0_reg_931_reg[20]_i_1_n_8\,
      CO(2) => \classify_0_reg_931_reg[20]_i_1_n_9\,
      CO(1) => \classify_0_reg_931_reg[20]_i_1_n_10\,
      CO(0) => \classify_0_reg_931_reg[20]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => tmp_44_reg_1827_reg_n_94,
      DI(2) => tmp_44_reg_1827_reg_n_94,
      DI(1) => tmp_44_reg_1827_reg_n_94,
      DI(0) => tmp_44_reg_1827_reg_n_94,
      O(3) => \classify_0_reg_931_reg[20]_i_1_n_12\,
      O(2) => \classify_0_reg_931_reg[20]_i_1_n_13\,
      O(1) => \classify_0_reg_931_reg[20]_i_1_n_14\,
      O(0) => \classify_0_reg_931_reg[20]_i_1_n_15\,
      S(3) => \classify_0_reg_931[20]_i_2_n_8\,
      S(2) => \classify_0_reg_931[20]_i_3_n_8\,
      S(1) => \classify_0_reg_931[20]_i_4_n_8\,
      S(0) => \classify_0_reg_931[20]_i_5_n_8\
    );
\classify_0_reg_931_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[20]_i_1_n_14\,
      Q => classify_0_reg_931_reg(21),
      S => clear
    );
\classify_0_reg_931_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[20]_i_1_n_13\,
      Q => classify_0_reg_931_reg(22),
      S => clear
    );
\classify_0_reg_931_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[20]_i_1_n_12\,
      Q => classify_0_reg_931_reg(23),
      S => clear
    );
\classify_0_reg_931_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[24]_i_1_n_15\,
      Q => classify_0_reg_931_reg(24),
      S => clear
    );
\classify_0_reg_931_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \classify_0_reg_931_reg[20]_i_1_n_8\,
      CO(3 downto 1) => \NLW_classify_0_reg_931_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \classify_0_reg_931_reg[24]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_44_reg_1827_reg_n_94,
      O(3 downto 2) => \NLW_classify_0_reg_931_reg[24]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \classify_0_reg_931_reg[24]_i_1_n_14\,
      O(0) => \classify_0_reg_931_reg[24]_i_1_n_15\,
      S(3 downto 2) => B"00",
      S(1) => \classify_0_reg_931[24]_i_2_n_8\,
      S(0) => \classify_0_reg_931[24]_i_3_n_8\
    );
\classify_0_reg_931_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[24]_i_1_n_14\,
      Q => classify_0_reg_931_reg(25),
      S => clear
    );
\classify_0_reg_931_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[0]_i_3_n_13\,
      Q => classify_0_reg_931_reg(2),
      R => clear
    );
\classify_0_reg_931_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[0]_i_3_n_12\,
      Q => classify_0_reg_931_reg(3),
      R => clear
    );
\classify_0_reg_931_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[4]_i_1_n_15\,
      Q => classify_0_reg_931_reg(4),
      S => clear
    );
\classify_0_reg_931_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \classify_0_reg_931_reg[0]_i_3_n_8\,
      CO(3) => \classify_0_reg_931_reg[4]_i_1_n_8\,
      CO(2) => \classify_0_reg_931_reg[4]_i_1_n_9\,
      CO(1) => \classify_0_reg_931_reg[4]_i_1_n_10\,
      CO(0) => \classify_0_reg_931_reg[4]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => tmp_44_reg_1827_reg_n_106,
      DI(2) => tmp_44_reg_1827_reg_n_107,
      DI(1) => tmp_44_reg_1827_reg_n_108,
      DI(0) => tmp_44_reg_1827_reg_n_109,
      O(3) => \classify_0_reg_931_reg[4]_i_1_n_12\,
      O(2) => \classify_0_reg_931_reg[4]_i_1_n_13\,
      O(1) => \classify_0_reg_931_reg[4]_i_1_n_14\,
      O(0) => \classify_0_reg_931_reg[4]_i_1_n_15\,
      S(3) => \classify_0_reg_931[4]_i_2_n_8\,
      S(2) => \classify_0_reg_931[4]_i_3_n_8\,
      S(1) => \classify_0_reg_931[4]_i_4_n_8\,
      S(0) => \classify_0_reg_931[4]_i_5_n_8\
    );
\classify_0_reg_931_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[4]_i_1_n_14\,
      Q => classify_0_reg_931_reg(5),
      S => clear
    );
\classify_0_reg_931_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[4]_i_1_n_13\,
      Q => classify_0_reg_931_reg(6),
      S => clear
    );
\classify_0_reg_931_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[4]_i_1_n_12\,
      Q => classify_0_reg_931_reg(7),
      S => clear
    );
\classify_0_reg_931_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[8]_i_1_n_15\,
      Q => classify_0_reg_931_reg(8),
      S => clear
    );
\classify_0_reg_931_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \classify_0_reg_931_reg[4]_i_1_n_8\,
      CO(3) => \classify_0_reg_931_reg[8]_i_1_n_8\,
      CO(2) => \classify_0_reg_931_reg[8]_i_1_n_9\,
      CO(1) => \classify_0_reg_931_reg[8]_i_1_n_10\,
      CO(0) => \classify_0_reg_931_reg[8]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => tmp_44_reg_1827_reg_n_102,
      DI(2) => tmp_44_reg_1827_reg_n_103,
      DI(1) => tmp_44_reg_1827_reg_n_104,
      DI(0) => tmp_44_reg_1827_reg_n_105,
      O(3) => \classify_0_reg_931_reg[8]_i_1_n_12\,
      O(2) => \classify_0_reg_931_reg[8]_i_1_n_13\,
      O(1) => \classify_0_reg_931_reg[8]_i_1_n_14\,
      O(0) => \classify_0_reg_931_reg[8]_i_1_n_15\,
      S(3) => \classify_0_reg_931[8]_i_2_n_8\,
      S(2) => \classify_0_reg_931[8]_i_3_n_8\,
      S(1) => \classify_0_reg_931[8]_i_4_n_8\,
      S(0) => \classify_0_reg_931[8]_i_5_n_8\
    );
\classify_0_reg_931_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \classify_0_reg_931[0]_i_2_n_8\,
      D => \classify_0_reg_931_reg[8]_i_1_n_14\,
      Q => classify_0_reg_931_reg(9),
      S => clear
    );
descriptor0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V
     port map (
      ADDRARDADDR(6 downto 0) => descriptor0_V_address0(6 downto 0),
      CO(0) => grp_normalizeHisto0_fu_1019_n_62,
      DI(2) => grp_normalizeHisto0_fu_1019_n_30,
      DI(1) => grp_normalizeHisto0_fu_1019_n_31,
      DI(0) => grp_normalizeHisto0_fu_1019_n_32,
      DOADO(14 downto 0) => descriptor0_V_q0(14 downto 0),
      O(2) => grp_normalizeHisto0_fu_1019_n_63,
      O(1) => grp_normalizeHisto0_fu_1019_n_64,
      O(0) => grp_normalizeHisto0_fu_1019_n_65,
      Q(6 downto 0) => grp_computeHistogram0_fu_955_descriptor_V_address1(6 downto 0),
      S(2) => descriptor0_V_U_n_23,
      S(1) => descriptor0_V_U_n_24,
      S(0) => descriptor0_V_U_n_25,
      WEA(0) => descriptor0_V_we0,
      WEBWE(0) => descriptor0_V_ce1,
      ap_clk => ap_clk,
      descriptor0_V_ce0 => descriptor0_V_ce0,
      descriptor0_V_we1 => descriptor0_V_we1,
      p_shl5_cast_fu_415_p1(11 downto 0) => p_shl5_cast_fu_415_p1(14 downto 3),
      ram_reg(0) => grp_computeHistogram0_fu_955_n_203,
      ram_reg_0(1) => grp_computeHistogram0_fu_955_n_205,
      ram_reg_0(0) => grp_normalizeHisto0_fu_1019_n_24,
      \tmp_118_reg_2476_reg[11]\(0) => descriptor0_V_U_n_39,
      \tmp_118_reg_2476_reg[14]\(2) => descriptor0_V_U_n_40,
      \tmp_118_reg_2476_reg[14]\(1) => descriptor0_V_U_n_41,
      \tmp_118_reg_2476_reg[14]\(0) => descriptor0_V_U_n_42,
      \tmp_118_reg_2476_reg[14]_0\(14 downto 0) => grp_computeHistogram0_fu_955_descriptor_V_d1(14 downto 0),
      tmp_23_fu_419_p2(27 downto 0) => tmp_23_fu_419_p2(29 downto 2),
      \tmp_26_reg_685_reg[0]\(0) => tmp_24_fu_443_p2,
      \tmp_28_reg_689_reg[0]\(0) => descriptor0_V_U_n_34,
      \tmp_28_reg_689_reg[0]_0\(0) => descriptor0_V_U_n_36,
      \tmp_28_reg_689_reg[0]_1\(0) => descriptor0_V_U_n_43,
      \tmp_29_reg_693_reg[0]\(2) => descriptor0_V_U_n_26,
      \tmp_29_reg_693_reg[0]\(1) => descriptor0_V_U_n_27,
      \tmp_29_reg_693_reg[0]\(0) => descriptor0_V_U_n_28,
      \tmp_29_reg_693_reg[0]_0\(0) => descriptor0_V_U_n_33,
      \tmp_31_reg_697_reg[0]\(0) => tmp_31_fu_546_p2,
      \tmp_33_reg_705_reg[0]\(2) => descriptor0_V_U_n_29,
      \tmp_33_reg_705_reg[0]\(1) => descriptor0_V_U_n_30,
      \tmp_33_reg_705_reg[0]\(0) => descriptor0_V_U_n_31,
      \tmp_33_reg_705_reg[0]_0\(0) => descriptor0_V_U_n_32,
      \tmp_33_reg_705_reg[0]_1\(0) => descriptor0_V_U_n_35,
      \tmp_35_reg_650_reg[10]\(3) => grp_normalizeHisto0_fu_1019_n_70,
      \tmp_35_reg_650_reg[10]\(2) => grp_normalizeHisto0_fu_1019_n_71,
      \tmp_35_reg_650_reg[10]\(1) => grp_normalizeHisto0_fu_1019_n_72,
      \tmp_35_reg_650_reg[10]\(0) => grp_normalizeHisto0_fu_1019_n_73,
      \tmp_35_reg_650_reg[14]\(3) => grp_normalizeHisto0_fu_1019_n_74,
      \tmp_35_reg_650_reg[14]\(2) => grp_normalizeHisto0_fu_1019_n_75,
      \tmp_35_reg_650_reg[14]\(1) => grp_normalizeHisto0_fu_1019_n_76,
      \tmp_35_reg_650_reg[14]\(0) => grp_normalizeHisto0_fu_1019_n_77,
      \tmp_35_reg_650_reg[18]\(3) => grp_normalizeHisto0_fu_1019_n_78,
      \tmp_35_reg_650_reg[18]\(2) => grp_normalizeHisto0_fu_1019_n_79,
      \tmp_35_reg_650_reg[18]\(1) => grp_normalizeHisto0_fu_1019_n_80,
      \tmp_35_reg_650_reg[18]\(0) => grp_normalizeHisto0_fu_1019_n_81,
      \tmp_35_reg_650_reg[22]\(3) => grp_normalizeHisto0_fu_1019_n_82,
      \tmp_35_reg_650_reg[22]\(2) => grp_normalizeHisto0_fu_1019_n_83,
      \tmp_35_reg_650_reg[22]\(1) => grp_normalizeHisto0_fu_1019_n_84,
      \tmp_35_reg_650_reg[22]\(0) => grp_normalizeHisto0_fu_1019_n_85,
      \tmp_35_reg_650_reg[26]\(3) => grp_normalizeHisto0_fu_1019_n_25,
      \tmp_35_reg_650_reg[26]\(2) => grp_normalizeHisto0_fu_1019_n_26,
      \tmp_35_reg_650_reg[26]\(1) => grp_normalizeHisto0_fu_1019_n_27,
      \tmp_35_reg_650_reg[26]\(0) => grp_normalizeHisto0_fu_1019_n_28,
      \tmp_35_reg_650_reg[26]_0\(0) => grp_normalizeHisto0_fu_1019_n_29,
      \tmp_35_reg_650_reg[26]_1\(0) => grp_normalizeHisto0_fu_1019_n_33,
      \tmp_35_reg_650_reg[6]\(3) => grp_normalizeHisto0_fu_1019_n_66,
      \tmp_35_reg_650_reg[6]\(2) => grp_normalizeHisto0_fu_1019_n_67,
      \tmp_35_reg_650_reg[6]\(1) => grp_normalizeHisto0_fu_1019_n_68,
      \tmp_35_reg_650_reg[6]\(0) => grp_normalizeHisto0_fu_1019_n_69
    );
descriptor1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_descriptor0_V_0
     port map (
      ADDRARDADDR(6 downto 0) => descriptor1_V_address0(6 downto 0),
      CO(0) => descriptor1_V_U_n_23,
      DI(2) => grp_normalizeHisto1_fu_1026_n_145,
      DI(1) => grp_normalizeHisto1_fu_1026_n_146,
      DI(0) => grp_normalizeHisto1_fu_1026_n_147,
      DOADO(14 downto 0) => descriptor1_V_q0(14 downto 0),
      O(3) => grp_normalizeHisto1_fu_1026_n_110,
      O(2) => grp_normalizeHisto1_fu_1026_n_111,
      O(1) => grp_normalizeHisto1_fu_1026_n_112,
      O(0) => grp_normalizeHisto1_fu_1026_n_113,
      Q(6 downto 0) => grp_computeHistogram1_fu_987_descriptor_V_address1(6 downto 0),
      S(0) => grp_computeHistogram1_fu_987_n_257,
      WEA(0) => descriptor1_V_we0,
      WEBWE(0) => descriptor1_V_ce1,
      ap_clk => ap_clk,
      descriptor1_V_ce0 => descriptor1_V_ce0,
      descriptor1_V_we1 => descriptor1_V_we1,
      p_shl2_cast_fu_415_p1(11 downto 0) => p_shl2_cast_fu_415_p1(14 downto 3),
      ram_reg(0) => grp_computeHistogram1_fu_987_n_258,
      ram_reg_0(0) => grp_computeHistogram1_fu_987_n_259,
      ram_reg_1(0) => grp_computeHistogram1_fu_987_n_260,
      \tmp_10_reg_685_reg[0]\ => descriptor1_V_U_n_39,
      \tmp_10_reg_685_reg[0]_0\ => grp_normalizeHisto1_fu_1026_n_23,
      tmp_11_fu_490_p2(27 downto 0) => tmp_11_fu_490_p2(29 downto 2),
      \tmp_12_reg_689_reg[0]\(0) => tmp_8_fu_443_p2,
      \tmp_12_reg_689_reg[0]_0\ => descriptor1_V_U_n_43,
      \tmp_12_reg_689_reg[0]_1\ => grp_normalizeHisto1_fu_1026_n_27,
      \tmp_13_reg_693_reg[0]\(2) => descriptor1_V_U_n_28,
      \tmp_13_reg_693_reg[0]\(1) => descriptor1_V_U_n_29,
      \tmp_13_reg_693_reg[0]\(0) => descriptor1_V_U_n_30,
      \tmp_13_reg_693_reg[0]_0\(0) => descriptor1_V_U_n_35,
      \tmp_13_reg_693_reg[0]_1\ => descriptor1_V_U_n_42,
      \tmp_13_reg_693_reg[0]_2\ => grp_normalizeHisto1_fu_1026_n_26,
      \tmp_15_reg_697_reg[0]\ => descriptor1_V_U_n_41,
      \tmp_15_reg_697_reg[0]_0\ => grp_normalizeHisto1_fu_1026_n_25,
      tmp_16_reg_7010 => tmp_16_reg_7010,
      \tmp_16_reg_701_reg[0]\ => descriptor1_V_U_n_40,
      \tmp_16_reg_701_reg[0]_0\ => grp_normalizeHisto1_fu_1026_n_24,
      \tmp_17_reg_705_reg[0]\(2) => descriptor1_V_U_n_25,
      \tmp_17_reg_705_reg[0]\(1) => descriptor1_V_U_n_26,
      \tmp_17_reg_705_reg[0]\(0) => descriptor1_V_U_n_27,
      \tmp_17_reg_705_reg[0]_0\(2) => descriptor1_V_U_n_31,
      \tmp_17_reg_705_reg[0]_0\(1) => descriptor1_V_U_n_32,
      \tmp_17_reg_705_reg[0]_0\(0) => descriptor1_V_U_n_33,
      \tmp_17_reg_705_reg[0]_1\(0) => descriptor1_V_U_n_34,
      \tmp_17_reg_705_reg[0]_2\(0) => descriptor1_V_U_n_37,
      \tmp_5_reg_650_reg[10]\(3) => grp_normalizeHisto1_fu_1026_n_94,
      \tmp_5_reg_650_reg[10]\(2) => grp_normalizeHisto1_fu_1026_n_95,
      \tmp_5_reg_650_reg[10]\(1) => grp_normalizeHisto1_fu_1026_n_96,
      \tmp_5_reg_650_reg[10]\(0) => grp_normalizeHisto1_fu_1026_n_97,
      \tmp_5_reg_650_reg[14]\(3) => grp_normalizeHisto1_fu_1026_n_98,
      \tmp_5_reg_650_reg[14]\(2) => grp_normalizeHisto1_fu_1026_n_99,
      \tmp_5_reg_650_reg[14]\(1) => grp_normalizeHisto1_fu_1026_n_100,
      \tmp_5_reg_650_reg[14]\(0) => grp_normalizeHisto1_fu_1026_n_101,
      \tmp_5_reg_650_reg[18]\(3) => grp_normalizeHisto1_fu_1026_n_102,
      \tmp_5_reg_650_reg[18]\(2) => grp_normalizeHisto1_fu_1026_n_103,
      \tmp_5_reg_650_reg[18]\(1) => grp_normalizeHisto1_fu_1026_n_104,
      \tmp_5_reg_650_reg[18]\(0) => grp_normalizeHisto1_fu_1026_n_105,
      \tmp_5_reg_650_reg[22]\(3) => grp_normalizeHisto1_fu_1026_n_106,
      \tmp_5_reg_650_reg[22]\(2) => grp_normalizeHisto1_fu_1026_n_107,
      \tmp_5_reg_650_reg[22]\(1) => grp_normalizeHisto1_fu_1026_n_108,
      \tmp_5_reg_650_reg[22]\(0) => grp_normalizeHisto1_fu_1026_n_109,
      \tmp_5_reg_650_reg[24]\(0) => tmp_13_fu_516_p2,
      \tmp_5_reg_650_reg[26]\(0) => grp_normalizeHisto1_fu_1026_n_114,
      \tmp_5_reg_650_reg[26]_0\(0) => grp_normalizeHisto1_fu_1026_n_57,
      \tmp_5_reg_650_reg[26]_1\(0) => grp_normalizeHisto1_fu_1026_n_86,
      \tmp_5_reg_650_reg[26]_2\(0) => tmp_6_fu_402_p2,
      \tmp_5_reg_650_reg[26]_3\(0) => tmp_16_fu_565_p2,
      \tmp_5_reg_650_reg[2]\(2) => grp_normalizeHisto1_fu_1026_n_87,
      \tmp_5_reg_650_reg[2]\(1) => grp_normalizeHisto1_fu_1026_n_88,
      \tmp_5_reg_650_reg[2]\(0) => grp_normalizeHisto1_fu_1026_n_89,
      \tmp_5_reg_650_reg[6]\(3) => grp_normalizeHisto1_fu_1026_n_90,
      \tmp_5_reg_650_reg[6]\(2) => grp_normalizeHisto1_fu_1026_n_91,
      \tmp_5_reg_650_reg[6]\(1) => grp_normalizeHisto1_fu_1026_n_92,
      \tmp_5_reg_650_reg[6]\(0) => grp_normalizeHisto1_fu_1026_n_93,
      \tmp_6_reg_677_reg[0]\(0) => descriptor1_V_U_n_36,
      tmp_7_fu_419_p2(27 downto 0) => tmp_7_fu_419_p2(29 downto 2),
      \tmp_85_reg_2476_reg[11]\(0) => descriptor1_V_U_n_44,
      \tmp_85_reg_2476_reg[14]\(2) => descriptor1_V_U_n_45,
      \tmp_85_reg_2476_reg[14]\(1) => descriptor1_V_U_n_46,
      \tmp_85_reg_2476_reg[14]\(0) => descriptor1_V_U_n_47,
      \tmp_85_reg_2476_reg[14]_0\(14 downto 0) => grp_computeHistogram1_fu_987_descriptor_V_d1(14 downto 0),
      tmp_9_fu_449_p2(27 downto 0) => tmp_9_fu_449_p2(29 downto 2)
    );
\exitcond_flatten1_reg_1665[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => indvar_flatten8_phi_fu_901_p4(4),
      I1 => indvar_flatten8_phi_fu_901_p4(3),
      I2 => indvar_flatten8_phi_fu_901_p4(7),
      I3 => indvar_flatten8_phi_fu_901_p4(8),
      I4 => \exitcond_flatten1_reg_1665[0]_i_2_n_8\,
      I5 => \exitcond_flatten1_reg_1665[0]_i_3_n_8\,
      O => exitcond_flatten1_fu_1257_p2
    );
\exitcond_flatten1_reg_1665[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => indvar_flatten8_reg_897(1),
      I1 => \indvar_flatten_next9_reg_1669_reg__0\(1),
      I2 => indvar_flatten8_reg_897(0),
      I3 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(0),
      O => \exitcond_flatten1_reg_1665[0]_i_2_n_8\
    );
\exitcond_flatten1_reg_1665[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFAFFBFBFFFFF"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669[9]_i_4_n_8\,
      I1 => \indvar_flatten_next9_reg_1669_reg__0\(9),
      I2 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I3 => indvar_flatten8_reg_897(9),
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(2),
      I5 => indvar_flatten8_reg_897(2),
      O => \exitcond_flatten1_reg_1665[0]_i_3_n_8\
    );
\exitcond_flatten1_reg_1665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => exitcond_flatten1_fu_1257_p2,
      Q => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      R => '0'
    );
\exitcond_flatten_reg_1588[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => indvar_flatten_phi_fu_867_p4(3),
      I1 => indvar_flatten_phi_fu_867_p4(4),
      I2 => indvar_flatten_phi_fu_867_p4(7),
      I3 => indvar_flatten_phi_fu_867_p4(8),
      I4 => \exitcond_flatten_reg_1588[0]_i_2_n_8\,
      I5 => \exitcond_flatten_reg_1588[0]_i_3_n_8\,
      O => exitcond_flatten_fu_1081_p2
    );
\exitcond_flatten_reg_1588[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => indvar_flatten_reg_863(1),
      I1 => \indvar_flatten_next_reg_1592_reg__0\(1),
      I2 => indvar_flatten_reg_863(0),
      I3 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I4 => \indvar_flatten_next_reg_1592_reg__0\(0),
      O => \exitcond_flatten_reg_1588[0]_i_2_n_8\
    );
\exitcond_flatten_reg_1588[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFAFFBFBFFFFF"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592[9]_i_4_n_8\,
      I1 => \indvar_flatten_next_reg_1592_reg__0\(9),
      I2 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I3 => indvar_flatten_reg_863(9),
      I4 => \indvar_flatten_next_reg_1592_reg__0\(2),
      I5 => indvar_flatten_reg_863(2),
      O => \exitcond_flatten_reg_1588[0]_i_3_n_8\
    );
\exitcond_flatten_reg_1588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_22_in,
      D => exitcond_flatten_fu_1081_p2,
      Q => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      R => '0'
    );
grp_computeHistogram0_fu_955: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram0
     port map (
      ADDRARDADDR(0) => sum0_address0,
      ADDRBWRADDR(7) => grp_computeHistogram1_fu_987_n_317,
      ADDRBWRADDR(6) => grp_computeHistogram1_fu_987_n_318,
      ADDRBWRADDR(5) => grp_computeHistogram1_fu_987_n_319,
      ADDRBWRADDR(4) => grp_computeHistogram1_fu_987_n_320,
      ADDRBWRADDR(3) => grp_computeHistogram1_fu_987_n_321,
      ADDRBWRADDR(2) => grp_computeHistogram1_fu_987_n_322,
      ADDRBWRADDR(1) => grp_computeHistogram1_fu_987_n_323,
      ADDRBWRADDR(0) => grp_computeHistogram1_fu_987_n_324,
      CO(0) => tmp_71_fu_1735_p2,
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      DOADO(13) => descriptor0_V_q0(14),
      DOADO(12 downto 0) => descriptor0_V_q0(12 downto 0),
      DOBDO(7 downto 0) => lut23_q0(7 downto 0),
      E(0) => image_buffer0_9_ce0,
      Q(7 downto 0) => abs2_reg_2377(7 downto 0),
      S(3) => grp_computeHistogram1_fu_987_n_29,
      S(2) => grp_computeHistogram1_fu_987_n_30,
      S(1) => grp_computeHistogram1_fu_987_n_31,
      S(0) => grp_computeHistogram1_fu_987_n_32,
      WEA(0) => descriptor0_V_we0,
      WEBWE(0) => descriptor0_V_ce1,
      \abs_reg_2393_reg[7]_0\(7 downto 0) => abs_reg_2393(7 downto 0),
      \ap_CS_fsm_reg[4]_0\(1) => grp_computeHistogram1_fu_987_ap_ready,
      \ap_CS_fsm_reg[4]_0\(0) => grp_computeHistogram1_fu_987_n_177,
      \ap_CS_fsm_reg[9]\(2) => ap_CS_fsm_state56,
      \ap_CS_fsm_reg[9]\(1) => ap_CS_fsm_state54,
      \ap_CS_fsm_reg[9]\(0) => ap_CS_fsm_state53,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter23_reg => ap_enable_reg_pp0_iter23_reg_n_8,
      ap_enable_reg_pp0_iter23_reg_0 => hog_INPUT_IMAGE_m_axi_U_n_15,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(7) => grp_computeHistogram1_fu_987_n_12,
      \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(6) => grp_computeHistogram1_fu_987_n_13,
      \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(5) => grp_computeHistogram1_fu_987_n_14,
      \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(4) => grp_computeHistogram1_fu_987_n_15,
      \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(3) => grp_computeHistogram1_fu_987_n_16,
      \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(2) => grp_computeHistogram1_fu_987_n_17,
      \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(1) => grp_computeHistogram1_fu_987_n_18,
      \ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[7]\(0) => grp_computeHistogram1_fu_987_n_19,
      \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]\(7 downto 0) => ap_pipeline_reg_pp0_iter7_abs2_reg_2377(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(7 downto 0) => ap_pipeline_reg_pp0_iter7_abs_reg_2393(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(3) => grp_computeHistogram1_fu_987_n_41,
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(2) => grp_computeHistogram1_fu_987_n_42,
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(1) => grp_computeHistogram1_fu_987_n_43,
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_1\(0) => grp_computeHistogram1_fu_987_n_44,
      \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(7) => grp_computeHistogram1_fu_987_n_20,
      \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(6) => grp_computeHistogram1_fu_987_n_21,
      \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(5) => grp_computeHistogram1_fu_987_n_22,
      \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(4) => grp_computeHistogram1_fu_987_n_23,
      \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(3) => grp_computeHistogram1_fu_987_n_24,
      \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(2) => grp_computeHistogram1_fu_987_n_25,
      \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(1) => grp_computeHistogram1_fu_987_n_26,
      \ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[7]\(0) => grp_computeHistogram1_fu_987_n_27,
      ap_pipeline_reg_pp0_iter7_tmp_reg_618 => ap_pipeline_reg_pp0_iter7_tmp_reg_618,
      \ap_pipeline_reg_pp0_iter8_abs2_reg_2377_reg[7]\(7 downto 0) => ap_pipeline_reg_pp0_iter8_abs2_reg_2377(7 downto 0),
      \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7 downto 0) => ap_pipeline_reg_pp0_iter8_abs_reg_2393(7 downto 0),
      ap_reg_grp_computeHistogram0_fu_955_ap_start => ap_reg_grp_computeHistogram0_fu_955_ap_start,
      ap_reg_grp_computeHistogram0_fu_955_ap_start_reg => grp_computeHistogram0_fu_955_n_183,
      ap_reg_grp_computeHistogram1_fu_987_ap_start => ap_reg_grp_computeHistogram1_fu_987_ap_start,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      descriptor0_V_ce0 => descriptor0_V_ce0,
      descriptor0_V_we1 => descriptor0_V_we1,
      descriptor_V_address1(6 downto 0) => grp_computeHistogram0_fu_955_descriptor_V_address1(6 downto 0),
      descriptor_V_d1(14 downto 0) => grp_computeHistogram0_fu_955_descriptor_V_d1(14 downto 0),
      grp_normalizeHisto0_fu_1019_descriptor_V_ce0 => grp_normalizeHisto0_fu_1019_descriptor_V_ce0,
      grp_normalizeHisto0_fu_1019_sum_address0 => grp_normalizeHisto0_fu_1019_sum_address0,
      \i1_reg_848_reg[1]_0\(0) => ap_CS_fsm_state3_0,
      image_buffer0_0_address0(3 downto 0) => image_buffer0_0_address0(4 downto 1),
      image_buffer0_10_address0(5 downto 0) => image_buffer0_10_address0(5 downto 0),
      image_buffer0_11_address0(5 downto 0) => image_buffer0_11_address0(5 downto 0),
      image_buffer0_12_address0(5 downto 0) => image_buffer0_12_address0(5 downto 0),
      image_buffer0_13_address0(5 downto 0) => image_buffer0_13_address0(5 downto 0),
      image_buffer0_14_address0(5 downto 0) => image_buffer0_14_address0(5 downto 0),
      image_buffer0_15_address0(5 downto 0) => image_buffer0_15_address0(5 downto 0),
      image_buffer0_16_address0(5 downto 0) => image_buffer0_16_address0(5 downto 0),
      image_buffer0_1_address0(5 downto 0) => image_buffer0_1_address0(5 downto 0),
      image_buffer0_2_address0(5 downto 0) => image_buffer0_2_address0(5 downto 0),
      image_buffer0_3_address0(5 downto 0) => image_buffer0_3_address0(5 downto 0),
      image_buffer0_4_address0(5 downto 0) => image_buffer0_4_address0(5 downto 0),
      image_buffer0_5_address0(5 downto 0) => image_buffer0_5_address0(5 downto 0),
      image_buffer0_6_address0(5 downto 0) => image_buffer0_6_address0(5 downto 0),
      image_buffer0_7_address0(5 downto 0) => image_buffer0_7_address0(5 downto 0),
      image_buffer0_8_address0(5 downto 0) => image_buffer0_8_address0(5 downto 0),
      image_buffer0_9_address0(5 downto 0) => image_buffer0_9_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => grp_computeHistogram0_fu_955_image_buffer_16_address1(3 downto 1),
      lut01_ce0 => lut01_ce0,
      lut12_ce0 => lut12_ce0,
      lut23_ce0 => lut23_ce0,
      lut34_ce0 => lut34_ce0,
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_28\,
      p_0_in_0 => \hog_image_buffer0_1_ram_U/p_0_in_30\,
      p_0_in_1 => \hog_image_buffer0_1_ram_U/p_0_in_29\,
      p_0_in_10 => \hog_image_buffer0_1_ram_U/p_0_in_21\,
      p_0_in_11 => \hog_image_buffer0_1_ram_U/p_0_in_25\,
      p_0_in_12 => \hog_image_buffer0_1_ram_U/p_0_in_22\,
      p_0_in_13 => \hog_image_buffer0_1_ram_U/p_0_in_26\,
      p_0_in_14 => \hog_image_buffer0_1_ram_U/p_0_in_27\,
      p_0_in_2 => \hog_image_buffer0_1_ram_U/p_0_in_19\,
      p_0_in_3 => \hog_image_buffer0_1_ram_U/p_0_in_23\,
      p_0_in_4 => \hog_image_buffer0_1_ram_U/p_0_in_20\,
      p_0_in_5 => \hog_image_buffer0_1_ram_U/p_0_in_24\,
      p_0_in_6 => \hog_image_buffer0_1_ram_U/p_0_in_33\,
      p_0_in_7 => \hog_image_buffer0_1_ram_U/p_0_in_34\,
      p_0_in_8 => \hog_image_buffer0_1_ram_U/p_0_in_32\,
      p_0_in_9 => \hog_image_buffer0_1_ram_U/p_0_in_31\,
      \q0_reg[0]\(0) => image_buffer0_10_ce0,
      \q0_reg[0]_0\(0) => image_buffer0_11_ce0,
      \q0_reg[0]_1\(0) => image_buffer0_13_ce0,
      \q0_reg[0]_10\(0) => image_buffer0_8_ce0,
      \q0_reg[0]_11\(0) => image_buffer0_12_ce0,
      \q0_reg[0]_12\(0) => image_buffer0_4_ce0,
      \q0_reg[0]_13\(0) => image_buffer0_14_ce0,
      \q0_reg[0]_2\(0) => image_buffer0_15_ce0,
      \q0_reg[0]_3\(0) => image_buffer0_3_ce0,
      \q0_reg[0]_4\(0) => image_buffer0_7_ce0,
      \q0_reg[0]_5\(0) => image_buffer0_6_ce0,
      \q0_reg[0]_6\(0) => image_buffer0_5_ce0,
      \q0_reg[0]_7\(0) => image_buffer0_1_ce0,
      \q0_reg[0]_8\(0) => image_buffer0_2_ce0,
      \q0_reg[0]_9\(0) => image_buffer0_16_ce0,
      \q0_reg[7]\ => grp_computeHistogram0_fu_955_n_21,
      \q0_reg[7]_0\ => grp_computeHistogram0_fu_955_n_28,
      \q0_reg[7]_1\ => grp_computeHistogram0_fu_955_n_35,
      \q0_reg[7]_10\ => grp_computeHistogram0_fu_955_n_98,
      \q0_reg[7]_11\ => grp_computeHistogram0_fu_955_n_105,
      \q0_reg[7]_12\ => grp_computeHistogram0_fu_955_n_112,
      \q0_reg[7]_13\ => grp_computeHistogram0_fu_955_n_119,
      \q0_reg[7]_14\ => grp_computeHistogram0_fu_955_n_126,
      \q0_reg[7]_15\(0) => image_buffer0_0_ce0,
      \q0_reg[7]_16\(7 downto 0) => image_buffer0_2_q0(7 downto 0),
      \q0_reg[7]_17\(7 downto 0) => image_buffer0_17_q0(7 downto 0),
      \q0_reg[7]_18\(7 downto 0) => image_buffer0_1_q0(7 downto 0),
      \q0_reg[7]_19\(7 downto 0) => image_buffer0_16_q0(7 downto 0),
      \q0_reg[7]_2\ => grp_computeHistogram0_fu_955_n_42,
      \q0_reg[7]_20\(7 downto 0) => image_buffer0_12_q0(7 downto 0),
      \q0_reg[7]_21\(7 downto 0) => image_buffer0_14_q0(7 downto 0),
      \q0_reg[7]_22\(7 downto 0) => image_buffer0_10_q0(7 downto 0),
      \q0_reg[7]_23\(7 downto 0) => image_buffer0_0_q0(7 downto 0),
      \q0_reg[7]_24\(7 downto 0) => image_buffer0_15_q0(7 downto 0),
      \q0_reg[7]_25\(7 downto 0) => image_buffer0_8_q0(7 downto 0),
      \q0_reg[7]_26\(7 downto 0) => image_buffer0_4_q0(7 downto 0),
      \q0_reg[7]_27\(7 downto 0) => image_buffer0_6_q0(7 downto 0),
      \q0_reg[7]_28\(7 downto 0) => image_buffer0_13_q0(7 downto 0),
      \q0_reg[7]_29\(7 downto 0) => image_buffer0_11_q0(7 downto 0),
      \q0_reg[7]_3\ => grp_computeHistogram0_fu_955_n_49,
      \q0_reg[7]_30\(7 downto 0) => image_buffer0_9_q0(7 downto 0),
      \q0_reg[7]_31\(7 downto 0) => image_buffer0_5_q0(7 downto 0),
      \q0_reg[7]_32\(7 downto 0) => image_buffer0_7_q0(7 downto 0),
      \q0_reg[7]_33\(7 downto 0) => image_buffer0_3_q0(7 downto 0),
      \q0_reg[7]_4\ => grp_computeHistogram0_fu_955_n_56,
      \q0_reg[7]_5\ => grp_computeHistogram0_fu_955_n_63,
      \q0_reg[7]_6\ => grp_computeHistogram0_fu_955_n_70,
      \q0_reg[7]_7\ => grp_computeHistogram0_fu_955_n_77,
      \q0_reg[7]_8\ => grp_computeHistogram0_fu_955_n_84,
      \q0_reg[7]_9\ => grp_computeHistogram0_fu_955_n_91,
      \q1_reg[0]\(0) => image_buffer0_15_ce1,
      \q1_reg[6]\ => grp_computeHistogram0_fu_955_n_139,
      \q1_reg[7]\ => grp_computeHistogram0_fu_955_n_138,
      \q1_reg[7]_0\ => grp_computeHistogram0_fu_955_n_140,
      \q1_reg[7]_1\ => grp_computeHistogram0_fu_955_n_148,
      \q1_reg[7]_10\(7 downto 0) => image_buffer0_4_q1(7 downto 0),
      \q1_reg[7]_11\(7 downto 0) => image_buffer0_6_q1(7 downto 0),
      \q1_reg[7]_12\(7 downto 0) => image_buffer0_2_q1(7 downto 0),
      \q1_reg[7]_13\(7 downto 0) => image_buffer0_15_q1(7 downto 0),
      \q1_reg[7]_14\(7 downto 0) => image_buffer0_11_q1(7 downto 0),
      \q1_reg[7]_15\(7 downto 0) => image_buffer0_13_q1(7 downto 0),
      \q1_reg[7]_16\(7 downto 0) => image_buffer0_9_q1(7 downto 0),
      \q1_reg[7]_17\(7 downto 0) => image_buffer0_7_q1(7 downto 0),
      \q1_reg[7]_18\(7 downto 0) => image_buffer0_3_q1(7 downto 0),
      \q1_reg[7]_19\(7 downto 0) => image_buffer0_5_q1(7 downto 0),
      \q1_reg[7]_2\ => grp_computeHistogram0_fu_955_n_152,
      \q1_reg[7]_3\ => grp_computeHistogram0_fu_955_n_153,
      \q1_reg[7]_4\(7 downto 0) => image_buffer0_1_q1(7 downto 0),
      \q1_reg[7]_5\(7 downto 0) => image_buffer0_16_q1(7 downto 0),
      \q1_reg[7]_6\(7 downto 0) => image_buffer0_12_q1(7 downto 0),
      \q1_reg[7]_7\(7 downto 0) => image_buffer0_14_q1(7 downto 0),
      \q1_reg[7]_8\(7 downto 0) => image_buffer0_10_q1(7 downto 0),
      \q1_reg[7]_9\(7 downto 0) => image_buffer0_8_q1(7 downto 0),
      ram_reg(0) => sum0_we0,
      ram_reg_0(6 downto 0) => descriptor0_V_address0(6 downto 0),
      ram_reg_1(0) => sum0_ce1,
      ram_reg_2(0) => descriptor0_V_U_n_39,
      ram_reg_3(2) => descriptor0_V_U_n_40,
      ram_reg_3(1) => descriptor0_V_U_n_41,
      ram_reg_3(0) => descriptor0_V_U_n_42,
      \reg_1232_reg[7]_0\(7 downto 0) => reg_1232(7 downto 0),
      sum0_we1 => sum0_we1,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      sum_address1(0) => grp_computeHistogram0_fu_955_sum_address1,
      sum_d1(31 downto 0) => grp_computeHistogram0_fu_955_sum_d1(31 downto 0),
      sum_q0(31 downto 0) => sum0_q0(31 downto 0),
      \tmp1_reg_639_reg[5]\(5) => tmp1_reg_639(5),
      \tmp1_reg_639_reg[5]\(4 downto 0) => grp_normalizeHisto0_fu_1019_descriptor_V_address0(4 downto 0),
      \tmp_26_reg_685_reg[0]\(0) => grp_computeHistogram0_fu_955_n_203,
      \tmp_28_reg_689_reg[0]\(0) => grp_computeHistogram0_fu_955_n_202,
      \tmp_28_reg_689_reg[0]_0\(0) => grp_computeHistogram0_fu_955_n_204,
      \tmp_28_reg_689_reg[0]_1\(0) => grp_computeHistogram0_fu_955_n_206,
      \tmp_31_reg_697_reg[0]\(0) => grp_computeHistogram0_fu_955_n_205,
      \tmp_33_reg_705_reg[0]\(0) => grp_computeHistogram0_fu_955_n_201,
      \tmp_40_reg_1655_reg[5]\(5 downto 0) => tmp_40_reg_1655(5 downto 0),
      \tmp_66_reg_2400_reg[0]\(6 downto 0) => lut01_q0(6 downto 0),
      \tmp_70_reg_2418_reg[0]\(0) => tmp_70_fu_1740_p2,
      \tmp_72_reg_2436_reg[0]\(0) => tmp_72_fu_1757_p2,
      \tmp_73_reg_2427_reg[0]\(0) => tmp_73_fu_1748_p2,
      tmp_74_fu_1775_p2(0) => tmp_74_fu_1775_p2,
      tmp_75_fu_1766_p2(0) => tmp_75_fu_1766_p2
    );
grp_computeHistogram1_fu_987: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeHistogram1
     port map (
      ADDRARDADDR(0) => sum1_address0,
      ADDRBWRADDR(0) => grp_computeHistogram1_fu_987_sum_address1,
      CO(0) => tmp_71_fu_1735_p2,
      D(31 downto 0) => sum1_q0(31 downto 0),
      DOADO(13) => descriptor1_V_q0(14),
      DOADO(12 downto 0) => descriptor1_V_q0(12 downto 0),
      DOBDO(7 downto 0) => lut23_q0(7 downto 0),
      E(0) => image_buffer1_9_ce0,
      Q(7 downto 0) => ap_pipeline_reg_pp0_iter7_abs2_reg_2377(7 downto 0),
      S(3) => grp_computeHistogram1_fu_987_n_29,
      S(2) => grp_computeHistogram1_fu_987_n_30,
      S(1) => grp_computeHistogram1_fu_987_n_31,
      S(0) => grp_computeHistogram1_fu_987_n_32,
      WEA(0) => descriptor1_V_we0,
      WEBWE(0) => descriptor1_V_ce1,
      \ap_CS_fsm_reg[0]_0\(2) => grp_computeHistogram1_fu_987_ap_ready,
      \ap_CS_fsm_reg[0]_0\(1) => ap_CS_fsm_state3_1,
      \ap_CS_fsm_reg[0]_0\(0) => grp_computeHistogram1_fu_987_n_177,
      \ap_CS_fsm_reg[9]\(2) => ap_CS_fsm_state56,
      \ap_CS_fsm_reg[9]\(1) => ap_CS_fsm_state54,
      \ap_CS_fsm_reg[9]\(0) => ap_CS_fsm_state53,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4_2,
      ap_enable_reg_pp1_iter23_reg => ap_enable_reg_pp1_iter23_reg_n_8,
      ap_enable_reg_pp1_iter23_reg_0 => hog_INPUT_IMAGE_m_axi_U_n_41,
      \ap_pipeline_reg_pp0_iter7_abs2_reg_2377_reg[7]_0\(7 downto 0) => abs2_reg_2377(7 downto 0),
      \ap_pipeline_reg_pp0_iter7_abs_reg_2393_reg[7]_0\(7 downto 0) => abs_reg_2393(7 downto 0),
      ap_pipeline_reg_pp0_iter7_tmp_reg_618 => ap_pipeline_reg_pp0_iter7_tmp_reg_618_4,
      \ap_pipeline_reg_pp0_iter8_abs_reg_2393_reg[7]_0\(7 downto 0) => ap_pipeline_reg_pp0_iter7_abs_reg_2393(7 downto 0),
      ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0) => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_96,
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\ => image_buffer1_0_U_n_9,
      ap_reg_grp_computeHistogram1_fu_987_ap_start => ap_reg_grp_computeHistogram1_fu_987_ap_start,
      ap_reg_grp_computeHistogram1_fu_987_ap_start_reg => grp_computeHistogram1_fu_987_n_214,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      descriptor1_V_ce0 => descriptor1_V_ce0,
      descriptor1_V_we1 => descriptor1_V_we1,
      grp_normalizeHisto1_fu_1026_descriptor_V_ce0 => grp_normalizeHisto1_fu_1026_descriptor_V_ce0,
      grp_normalizeHisto1_fu_1026_sum_address0 => grp_normalizeHisto1_fu_1026_sum_address0,
      image_buffer1_0_address0(3 downto 0) => image_buffer1_0_address0(4 downto 1),
      image_buffer1_10_address0(5 downto 0) => image_buffer1_10_address0(5 downto 0),
      image_buffer1_11_address0(5 downto 0) => image_buffer1_11_address0(5 downto 0),
      image_buffer1_12_address0(5 downto 0) => image_buffer1_12_address0(5 downto 0),
      image_buffer1_13_address0(5 downto 0) => image_buffer1_13_address0(5 downto 0),
      image_buffer1_14_address0(5 downto 0) => image_buffer1_14_address0(5 downto 0),
      image_buffer1_15_address0(5 downto 0) => image_buffer1_15_address0(5 downto 0),
      image_buffer1_16_address0(5 downto 0) => image_buffer1_16_address0(5 downto 0),
      image_buffer1_1_address0(5 downto 0) => image_buffer1_1_address0(5 downto 0),
      image_buffer1_2_address0(5 downto 0) => image_buffer1_2_address0(5 downto 0),
      image_buffer1_3_address0(5 downto 0) => image_buffer1_3_address0(5 downto 0),
      image_buffer1_4_address0(5 downto 0) => image_buffer1_4_address0(5 downto 0),
      image_buffer1_5_address0(5 downto 0) => image_buffer1_5_address0(5 downto 0),
      image_buffer1_6_address0(5 downto 0) => image_buffer1_6_address0(5 downto 0),
      image_buffer1_7_address0(5 downto 0) => image_buffer1_7_address0(5 downto 0),
      image_buffer1_8_address0(5 downto 0) => image_buffer1_8_address0(5 downto 0),
      image_buffer1_9_address0(5 downto 0) => image_buffer1_9_address0(5 downto 0),
      lut01_ce0 => lut01_ce0,
      lut12_ce0 => lut12_ce0,
      lut23_ce0 => lut23_ce0,
      lut34_ce0 => lut34_ce0,
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in\,
      p_0_in_0 => \hog_image_buffer0_1_ram_U/p_0_in_18\,
      p_0_in_1 => \hog_image_buffer0_1_ram_U/p_0_in_5\,
      p_0_in_10 => \hog_image_buffer0_1_ram_U/p_0_in_13\,
      p_0_in_11 => \hog_image_buffer0_1_ram_U/p_0_in_10\,
      p_0_in_12 => \hog_image_buffer0_1_ram_U/p_0_in_12\,
      p_0_in_13 => \hog_image_buffer0_1_ram_U/p_0_in_11\,
      p_0_in_2 => \hog_image_buffer0_1_ram_U/p_0_in_17\,
      p_0_in_3 => \hog_image_buffer0_1_ram_U/p_0_in_6\,
      p_0_in_4 => \hog_image_buffer0_1_ram_U/p_0_in_16\,
      p_0_in_5 => \hog_image_buffer0_1_ram_U/p_0_in_7\,
      p_0_in_6 => \hog_image_buffer0_1_ram_U/p_0_in_15\,
      p_0_in_7 => \hog_image_buffer0_1_ram_U/p_0_in_8\,
      p_0_in_8 => \hog_image_buffer0_1_ram_U/p_0_in_14\,
      p_0_in_9 => \hog_image_buffer0_1_ram_U/p_0_in_9\,
      q0_reg(7) => grp_computeHistogram1_fu_987_n_12,
      q0_reg(6) => grp_computeHistogram1_fu_987_n_13,
      q0_reg(5) => grp_computeHistogram1_fu_987_n_14,
      q0_reg(4) => grp_computeHistogram1_fu_987_n_15,
      q0_reg(3) => grp_computeHistogram1_fu_987_n_16,
      q0_reg(2) => grp_computeHistogram1_fu_987_n_17,
      q0_reg(1) => grp_computeHistogram1_fu_987_n_18,
      q0_reg(0) => grp_computeHistogram1_fu_987_n_19,
      \q0_reg[0]\(0) => image_buffer1_10_ce0,
      \q0_reg[0]_0\(0) => image_buffer1_11_ce0,
      \q0_reg[0]_1\(0) => image_buffer1_13_ce0,
      \q0_reg[0]_10\(0) => image_buffer1_8_ce0,
      \q0_reg[0]_11\(0) => image_buffer1_12_ce0,
      \q0_reg[0]_12\(0) => image_buffer1_4_ce0,
      \q0_reg[0]_13\(0) => image_buffer1_14_ce0,
      \q0_reg[0]_2\(0) => image_buffer1_15_ce0,
      \q0_reg[0]_3\(0) => image_buffer1_3_ce0,
      \q0_reg[0]_4\(0) => image_buffer1_7_ce0,
      \q0_reg[0]_5\(0) => image_buffer1_6_ce0,
      \q0_reg[0]_6\(0) => image_buffer1_5_ce0,
      \q0_reg[0]_7\(0) => image_buffer1_1_ce0,
      \q0_reg[0]_8\(0) => image_buffer1_2_ce0,
      \q0_reg[0]_9\(0) => image_buffer1_16_ce0,
      \q0_reg[7]_0\ => grp_computeHistogram1_fu_987_n_61,
      \q0_reg[7]_1\ => grp_computeHistogram1_fu_987_n_68,
      \q0_reg[7]_10\ => grp_computeHistogram1_fu_987_n_131,
      \q0_reg[7]_11\ => grp_computeHistogram1_fu_987_n_138,
      \q0_reg[7]_12\ => grp_computeHistogram1_fu_987_n_145,
      \q0_reg[7]_13\ => grp_computeHistogram1_fu_987_n_152,
      \q0_reg[7]_14\ => grp_computeHistogram1_fu_987_n_159,
      \q0_reg[7]_15\ => grp_computeHistogram1_fu_987_n_166,
      \q0_reg[7]_16\(0) => image_buffer1_0_ce0,
      \q0_reg[7]_17\(7 downto 0) => image_buffer1_2_q0(7 downto 0),
      \q0_reg[7]_18\(7 downto 0) => image_buffer1_17_q0(7 downto 0),
      \q0_reg[7]_19\(7 downto 0) => image_buffer1_1_q0(7 downto 0),
      \q0_reg[7]_2\ => grp_computeHistogram1_fu_987_n_75,
      \q0_reg[7]_20\(7 downto 0) => image_buffer1_16_q0(7 downto 0),
      \q0_reg[7]_21\(7 downto 0) => image_buffer1_12_q0(7 downto 0),
      \q0_reg[7]_22\(7 downto 0) => image_buffer1_14_q0(7 downto 0),
      \q0_reg[7]_23\(7 downto 0) => image_buffer1_10_q0(7 downto 0),
      \q0_reg[7]_24\(7 downto 0) => image_buffer1_0_q0(7 downto 0),
      \q0_reg[7]_25\(7 downto 0) => image_buffer1_15_q0(7 downto 0),
      \q0_reg[7]_26\(7 downto 0) => image_buffer1_8_q0(7 downto 0),
      \q0_reg[7]_27\(7 downto 0) => image_buffer1_4_q0(7 downto 0),
      \q0_reg[7]_28\(7 downto 0) => image_buffer1_6_q0(7 downto 0),
      \q0_reg[7]_29\(7 downto 0) => image_buffer1_13_q0(7 downto 0),
      \q0_reg[7]_3\ => grp_computeHistogram1_fu_987_n_82,
      \q0_reg[7]_30\(7 downto 0) => image_buffer1_11_q0(7 downto 0),
      \q0_reg[7]_31\(7 downto 0) => image_buffer1_9_q0(7 downto 0),
      \q0_reg[7]_32\(7 downto 0) => image_buffer1_5_q0(7 downto 0),
      \q0_reg[7]_33\(7 downto 0) => image_buffer1_7_q0(7 downto 0),
      \q0_reg[7]_34\(7 downto 0) => image_buffer1_3_q0(7 downto 0),
      \q0_reg[7]_4\ => grp_computeHistogram1_fu_987_n_89,
      \q0_reg[7]_5\ => grp_computeHistogram1_fu_987_n_96,
      \q0_reg[7]_6\ => grp_computeHistogram1_fu_987_n_103,
      \q0_reg[7]_7\ => grp_computeHistogram1_fu_987_n_110,
      \q0_reg[7]_8\ => grp_computeHistogram1_fu_987_n_117,
      \q0_reg[7]_9\ => grp_computeHistogram1_fu_987_n_124,
      q0_reg_0(7) => grp_computeHistogram1_fu_987_n_20,
      q0_reg_0(6) => grp_computeHistogram1_fu_987_n_21,
      q0_reg_0(5) => grp_computeHistogram1_fu_987_n_22,
      q0_reg_0(4) => grp_computeHistogram1_fu_987_n_23,
      q0_reg_0(3) => grp_computeHistogram1_fu_987_n_24,
      q0_reg_0(2) => grp_computeHistogram1_fu_987_n_25,
      q0_reg_0(1) => grp_computeHistogram1_fu_987_n_26,
      q0_reg_0(0) => grp_computeHistogram1_fu_987_n_27,
      q0_reg_1(7) => grp_computeHistogram1_fu_987_n_317,
      q0_reg_1(6) => grp_computeHistogram1_fu_987_n_318,
      q0_reg_1(5) => grp_computeHistogram1_fu_987_n_319,
      q0_reg_1(4) => grp_computeHistogram1_fu_987_n_320,
      q0_reg_1(3) => grp_computeHistogram1_fu_987_n_321,
      q0_reg_1(2) => grp_computeHistogram1_fu_987_n_322,
      q0_reg_1(1) => grp_computeHistogram1_fu_987_n_323,
      q0_reg_1(0) => grp_computeHistogram1_fu_987_n_324,
      q0_reg_2(0) => tmp_73_fu_1748_p2,
      q0_reg_3(0) => tmp_72_fu_1757_p2,
      q0_reg_4(0) => tmp_70_fu_1740_p2,
      q0_reg_5(6 downto 0) => lut01_q0(6 downto 0),
      \q0_reg_7__s_port_\ => grp_computeHistogram1_fu_987_n_56,
      \q1_reg[6]\ => grp_computeHistogram1_fu_987_n_179,
      \q1_reg[7]\ => grp_computeHistogram1_fu_987_n_178,
      \q1_reg[7]_0\ => grp_computeHistogram1_fu_987_n_180,
      \q1_reg[7]_1\ => grp_computeHistogram1_fu_987_n_187,
      \q1_reg[7]_10\(7 downto 0) => image_buffer1_8_q1(7 downto 0),
      \q1_reg[7]_11\(7 downto 0) => image_buffer1_4_q1(7 downto 0),
      \q1_reg[7]_12\(7 downto 0) => image_buffer1_6_q1(7 downto 0),
      \q1_reg[7]_13\(7 downto 0) => image_buffer1_2_q1(7 downto 0),
      \q1_reg[7]_14\(7 downto 0) => image_buffer1_15_q1(7 downto 0),
      \q1_reg[7]_15\(7 downto 0) => image_buffer1_11_q1(7 downto 0),
      \q1_reg[7]_16\(7 downto 0) => image_buffer1_13_q1(7 downto 0),
      \q1_reg[7]_17\(7 downto 0) => image_buffer1_9_q1(7 downto 0),
      \q1_reg[7]_18\(7 downto 0) => image_buffer1_7_q1(7 downto 0),
      \q1_reg[7]_19\(7 downto 0) => image_buffer1_3_q1(7 downto 0),
      \q1_reg[7]_2\ => grp_computeHistogram1_fu_987_n_191,
      \q1_reg[7]_20\(7 downto 0) => image_buffer1_5_q1(7 downto 0),
      \q1_reg[7]_3\ => grp_computeHistogram1_fu_987_n_192,
      \q1_reg[7]_4\(0) => image_buffer1_16_ce1,
      \q1_reg[7]_5\(7 downto 0) => image_buffer1_1_q1(7 downto 0),
      \q1_reg[7]_6\(7 downto 0) => image_buffer1_16_q1(7 downto 0),
      \q1_reg[7]_7\(7 downto 0) => image_buffer1_12_q1(7 downto 0),
      \q1_reg[7]_8\(7 downto 0) => image_buffer1_14_q1(7 downto 0),
      \q1_reg[7]_9\(7 downto 0) => image_buffer1_10_q1(7 downto 0),
      ram_reg(0) => sum1_we0,
      ram_reg_0(6 downto 0) => descriptor1_V_address0(6 downto 0),
      ram_reg_1(0) => sum1_ce1,
      ram_reg_2(6 downto 0) => grp_computeHistogram1_fu_987_descriptor_V_address1(6 downto 0),
      ram_reg_3(14 downto 0) => grp_computeHistogram1_fu_987_descriptor_V_d1(14 downto 0),
      ram_reg_4(0) => descriptor1_V_U_n_44,
      ram_reg_5(2) => descriptor1_V_U_n_45,
      ram_reg_5(1) => descriptor1_V_U_n_46,
      ram_reg_5(0) => descriptor1_V_U_n_47,
      sum1_we1 => sum1_we1,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      sum_d1(31 downto 0) => grp_computeHistogram1_fu_987_sum_d1(31 downto 0),
      \tmp1_reg_639_reg[5]\(5) => tmp1_reg_639_3(5),
      \tmp1_reg_639_reg[5]\(4 downto 0) => grp_normalizeHisto1_fu_1026_descriptor_V_address0(4 downto 0),
      \tmp_12_reg_689_reg[0]\(0) => grp_computeHistogram1_fu_987_n_257,
      \tmp_12_reg_689_reg[0]_0\(0) => grp_computeHistogram1_fu_987_n_258,
      \tmp_12_reg_689_reg[0]_1\(0) => grp_computeHistogram1_fu_987_n_260,
      \tmp_15_reg_697_reg[0]\(0) => grp_computeHistogram1_fu_987_n_259,
      \tmp_17_reg_705_reg[0]\(0) => grp_computeHistogram1_fu_987_n_255,
      \tmp_67_reg_2348_reg[7]_0\(7 downto 0) => reg_1232(7 downto 0),
      \tmp_6_reg_677_reg[0]\(0) => grp_computeHistogram1_fu_987_n_256,
      \tmp_72_reg_2436_reg[0]_0\(3) => grp_computeHistogram1_fu_987_n_41,
      \tmp_72_reg_2436_reg[0]_0\(2) => grp_computeHistogram1_fu_987_n_42,
      \tmp_72_reg_2436_reg[0]_0\(1) => grp_computeHistogram1_fu_987_n_43,
      \tmp_72_reg_2436_reg[0]_0\(0) => grp_computeHistogram1_fu_987_n_44,
      tmp_74_fu_1775_p2(0) => tmp_74_fu_1775_p2,
      \tmp_74_reg_2450_reg[0]_0\(7 downto 0) => ap_pipeline_reg_pp0_iter8_abs_reg_2393(7 downto 0),
      tmp_75_fu_1766_p2(0) => tmp_75_fu_1766_p2,
      \tmp_75_reg_2445_reg[0]_0\(7 downto 0) => ap_pipeline_reg_pp0_iter8_abs2_reg_2377(7 downto 0),
      \tmp_79_reg_2214_reg[0]_0\(2 downto 0) => grp_computeHistogram1_fu_987_image_buffer_16_address1(3 downto 1),
      \tmp_s_reg_1732_reg[5]\(5 downto 0) => tmp_s_reg_1732(5 downto 0)
    );
grp_normalizeHisto0_fu_1019: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto0
     port map (
      CO(0) => grp_normalizeHisto0_fu_1019_n_62,
      DI(2) => grp_normalizeHisto0_fu_1019_n_30,
      DI(1) => grp_normalizeHisto0_fu_1019_n_31,
      DI(0) => grp_normalizeHisto0_fu_1019_n_32,
      DIADI(4 downto 0) => grp_normalizeHisto0_fu_1019_normalized_V_d1(8 downto 4),
      DOADO(14 downto 0) => descriptor0_V_q0(14 downto 0),
      O(2) => grp_normalizeHisto0_fu_1019_n_63,
      O(1) => grp_normalizeHisto0_fu_1019_n_64,
      O(0) => grp_normalizeHisto0_fu_1019_n_65,
      Q(2) => ap_CS_fsm_state56,
      Q(1) => ap_CS_fsm_state55,
      Q(0) => ap_CS_fsm_state54,
      S(1) => grp_computeHistogram0_fu_955_n_204,
      S(0) => descriptor0_V_U_n_43,
      WEA(0) => normalized0_V_we1,
      \ap_CS_fsm_reg[0]_0\(1) => grp_normalizeHisto0_fu_1019_ap_ready,
      \ap_CS_fsm_reg[0]_0\(0) => grp_normalizeHisto0_fu_1019_n_89,
      \ap_CS_fsm_reg[2]_0\(0) => ap_CS_fsm_state3_0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter8_reg_0 => grp_normalizeHisto0_fu_1019_n_23,
      ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r => ap_enable_reg_pp2_iter5_reg_grp_normalizeHisto0_fu_1019_ap_enable_reg_pp0_iter4_reg_r_n_8,
      ap_enable_reg_pp2_iter6_reg => grp_normalizeHisto0_fu_1019_n_91,
      ap_pipeline_reg_pp0_iter7_tmp_reg_618 => ap_pipeline_reg_pp0_iter7_tmp_reg_618,
      ap_reg_grp_normalizeHisto0_fu_1019_ap_start => ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
      ap_reg_grp_normalizeHisto0_fu_1019_ap_start_reg => grp_normalizeHisto0_fu_1019_n_90,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_normalizeHisto0_fu_1019_descriptor_V_ce0 => grp_normalizeHisto0_fu_1019_descriptor_V_ce0,
      grp_normalizeHisto0_fu_1019_sum_address0 => grp_normalizeHisto0_fu_1019_sum_address0,
      ram_reg(6 downto 0) => grp_normalizeHisto0_fu_1019_normalized_V_address1(6 downto 0),
      ram_reg_0(0) => tmp_24_fu_443_p2,
      ram_reg_1(0) => tmp_31_fu_546_p2,
      ram_reg_10(2) => descriptor0_V_U_n_23,
      ram_reg_10(1) => descriptor0_V_U_n_24,
      ram_reg_10(0) => descriptor0_V_U_n_25,
      ram_reg_11(0) => descriptor0_V_U_n_35,
      ram_reg_2(0) => descriptor0_V_U_n_34,
      ram_reg_3(0) => grp_computeHistogram0_fu_955_n_202,
      ram_reg_4(2) => descriptor0_V_U_n_26,
      ram_reg_4(1) => descriptor0_V_U_n_27,
      ram_reg_4(0) => descriptor0_V_U_n_28,
      ram_reg_5(0) => descriptor0_V_U_n_33,
      ram_reg_6(0) => grp_computeHistogram0_fu_955_n_206,
      ram_reg_7(2) => descriptor0_V_U_n_29,
      ram_reg_7(1) => descriptor0_V_U_n_30,
      ram_reg_7(0) => descriptor0_V_U_n_31,
      ram_reg_8(0) => descriptor0_V_U_n_32,
      ram_reg_9(0) => grp_computeHistogram0_fu_955_n_201,
      sum0_ce0 => sum0_ce0,
      sum_q0(31 downto 0) => sum0_q0(31 downto 0),
      \tmp_21_reg_660_reg[5]_0\(5) => tmp1_reg_639(5),
      \tmp_21_reg_660_reg[5]_0\(4 downto 0) => grp_normalizeHisto0_fu_1019_descriptor_V_address0(4 downto 0),
      tmp_23_fu_419_p2(27 downto 0) => tmp_23_fu_419_p2(29 downto 2),
      \tmp_28_reg_689_reg[0]_0\(0) => grp_normalizeHisto0_fu_1019_n_33,
      \tmp_31_reg_697_reg[0]_0\(0) => grp_normalizeHisto0_fu_1019_n_24,
      \tmp_31_reg_697_reg[0]_1\(3) => grp_normalizeHisto0_fu_1019_n_25,
      \tmp_31_reg_697_reg[0]_1\(2) => grp_normalizeHisto0_fu_1019_n_26,
      \tmp_31_reg_697_reg[0]_1\(1) => grp_normalizeHisto0_fu_1019_n_27,
      \tmp_31_reg_697_reg[0]_1\(0) => grp_normalizeHisto0_fu_1019_n_28,
      \tmp_31_reg_697_reg[0]_2\(0) => grp_normalizeHisto0_fu_1019_n_29,
      \tmp_31_reg_697_reg[0]_3\(3) => grp_normalizeHisto0_fu_1019_n_66,
      \tmp_31_reg_697_reg[0]_3\(2) => grp_normalizeHisto0_fu_1019_n_67,
      \tmp_31_reg_697_reg[0]_3\(1) => grp_normalizeHisto0_fu_1019_n_68,
      \tmp_31_reg_697_reg[0]_3\(0) => grp_normalizeHisto0_fu_1019_n_69,
      \tmp_31_reg_697_reg[0]_4\(3) => grp_normalizeHisto0_fu_1019_n_70,
      \tmp_31_reg_697_reg[0]_4\(2) => grp_normalizeHisto0_fu_1019_n_71,
      \tmp_31_reg_697_reg[0]_4\(1) => grp_normalizeHisto0_fu_1019_n_72,
      \tmp_31_reg_697_reg[0]_4\(0) => grp_normalizeHisto0_fu_1019_n_73,
      \tmp_31_reg_697_reg[0]_5\(3) => grp_normalizeHisto0_fu_1019_n_74,
      \tmp_31_reg_697_reg[0]_5\(2) => grp_normalizeHisto0_fu_1019_n_75,
      \tmp_31_reg_697_reg[0]_5\(1) => grp_normalizeHisto0_fu_1019_n_76,
      \tmp_31_reg_697_reg[0]_5\(0) => grp_normalizeHisto0_fu_1019_n_77,
      \tmp_31_reg_697_reg[0]_6\(3) => grp_normalizeHisto0_fu_1019_n_78,
      \tmp_31_reg_697_reg[0]_6\(2) => grp_normalizeHisto0_fu_1019_n_79,
      \tmp_31_reg_697_reg[0]_6\(1) => grp_normalizeHisto0_fu_1019_n_80,
      \tmp_31_reg_697_reg[0]_6\(0) => grp_normalizeHisto0_fu_1019_n_81,
      \tmp_31_reg_697_reg[0]_7\(3) => grp_normalizeHisto0_fu_1019_n_82,
      \tmp_31_reg_697_reg[0]_7\(2) => grp_normalizeHisto0_fu_1019_n_83,
      \tmp_31_reg_697_reg[0]_7\(1) => grp_normalizeHisto0_fu_1019_n_84,
      \tmp_31_reg_697_reg[0]_7\(0) => grp_normalizeHisto0_fu_1019_n_85,
      \tmp_33_reg_705_reg[0]_0\(11 downto 0) => p_shl5_cast_fu_415_p1(14 downto 3),
      \tmp_35_reg_650_reg[5]_0\(0) => descriptor0_V_U_n_36
    );
grp_normalizeHisto1_fu_1026: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_normalizeHisto1
     port map (
      CO(0) => descriptor1_V_U_n_23,
      D(31 downto 0) => sum1_q0(31 downto 0),
      DI(2) => grp_normalizeHisto1_fu_1026_n_145,
      DI(1) => grp_normalizeHisto1_fu_1026_n_146,
      DI(0) => grp_normalizeHisto1_fu_1026_n_147,
      DIADI(4 downto 0) => grp_normalizeHisto1_fu_1026_normalized_V_d1(8 downto 4),
      DOADO(14 downto 0) => descriptor1_V_q0(14 downto 0),
      E(0) => ap_enable_reg_pp2_iter00,
      O(3) => grp_normalizeHisto1_fu_1026_n_110,
      O(2) => grp_normalizeHisto1_fu_1026_n_111,
      O(1) => grp_normalizeHisto1_fu_1026_n_112,
      O(0) => grp_normalizeHisto1_fu_1026_n_113,
      Q(3) => ap_CS_fsm_pp2_stage0,
      Q(2) => ap_CS_fsm_state56,
      Q(1) => ap_CS_fsm_state55,
      Q(0) => ap_CS_fsm_state54,
      SR(0) => i_i_reg_943,
      WEA(0) => normalized1_V_we1,
      \ap_CS_fsm_reg[10]\(1 downto 0) => ap_NS_fsm(10 downto 9),
      \ap_CS_fsm_reg[2]_0\(0) => ap_CS_fsm_state3_1,
      \ap_CS_fsm_reg[2]_1\(1) => grp_normalizeHisto0_fu_1019_ap_ready,
      \ap_CS_fsm_reg[2]_1\(0) => grp_normalizeHisto0_fu_1019_n_89,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4_2,
      ap_enable_reg_pp0_iter7_reg_r => grp_normalizeHisto0_fu_1019_n_23,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => grp_normalizeHisto1_fu_1026_n_154,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_enable_reg_pp2_iter1_reg => grp_normalizeHisto1_fu_1026_n_157,
      ap_enable_reg_pp2_iter6_reg => \ap_CS_fsm[10]_i_2_n_8\,
      ap_enable_reg_pp2_iter7 => ap_enable_reg_pp2_iter7,
      ap_pipeline_reg_pp0_iter7_tmp_reg_618 => ap_pipeline_reg_pp0_iter7_tmp_reg_618_4,
      ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748 => ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748,
      ap_reg_grp_normalizeHisto0_fu_1019_ap_start => ap_reg_grp_normalizeHisto0_fu_1019_ap_start,
      ap_reg_grp_normalizeHisto1_fu_1026_ap_start => ap_reg_grp_normalizeHisto1_fu_1026_ap_start,
      ap_reg_grp_normalizeHisto1_fu_1026_ap_start_reg => grp_normalizeHisto1_fu_1026_n_153,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clear => clear,
      grp_normalizeHisto1_fu_1026_descriptor_V_ce0 => grp_normalizeHisto1_fu_1026_descriptor_V_ce0,
      grp_normalizeHisto1_fu_1026_sum_address0 => grp_normalizeHisto1_fu_1026_sum_address0,
      ram_reg => grp_normalizeHisto1_fu_1026_n_23,
      ram_reg_0 => grp_normalizeHisto1_fu_1026_n_24,
      ram_reg_1 => grp_normalizeHisto1_fu_1026_n_25,
      ram_reg_10(0) => descriptor1_V_U_n_34,
      ram_reg_11(0) => grp_computeHistogram1_fu_987_n_255,
      ram_reg_12(2) => descriptor1_V_U_n_25,
      ram_reg_12(1) => descriptor1_V_U_n_26,
      ram_reg_12(0) => descriptor1_V_U_n_27,
      ram_reg_13(0) => descriptor1_V_U_n_37,
      ram_reg_14(0) => tmp_8_fu_443_p2,
      ram_reg_2 => grp_normalizeHisto1_fu_1026_n_26,
      ram_reg_3 => grp_normalizeHisto1_fu_1026_n_27,
      ram_reg_4(6 downto 0) => grp_normalizeHisto1_fu_1026_normalized_V_address1(6 downto 0),
      ram_reg_5(0) => descriptor1_V_U_n_36,
      ram_reg_6(0) => grp_computeHistogram1_fu_987_n_256,
      ram_reg_7(2) => descriptor1_V_U_n_28,
      ram_reg_7(1) => descriptor1_V_U_n_29,
      ram_reg_7(0) => descriptor1_V_U_n_30,
      ram_reg_8(0) => descriptor1_V_U_n_35,
      ram_reg_9(2) => descriptor1_V_U_n_31,
      ram_reg_9(1) => descriptor1_V_U_n_32,
      ram_reg_9(0) => descriptor1_V_U_n_33,
      sum1_ce0 => sum1_ce0,
      \tmp_10_reg_685_reg[0]_0\ => descriptor1_V_U_n_39,
      tmp_11_fu_490_p2(27 downto 0) => tmp_11_fu_490_p2(29 downto 2),
      \tmp_12_reg_689_reg[0]_0\(0) => grp_normalizeHisto1_fu_1026_n_57,
      \tmp_12_reg_689_reg[0]_1\(0) => grp_normalizeHisto1_fu_1026_n_86,
      \tmp_12_reg_689_reg[0]_2\ => descriptor1_V_U_n_43,
      \tmp_13_reg_693_reg[0]_0\(0) => tmp_13_fu_516_p2,
      \tmp_13_reg_693_reg[0]_1\ => descriptor1_V_U_n_42,
      \tmp_15_reg_697_reg[0]_0\(2) => grp_normalizeHisto1_fu_1026_n_87,
      \tmp_15_reg_697_reg[0]_0\(1) => grp_normalizeHisto1_fu_1026_n_88,
      \tmp_15_reg_697_reg[0]_0\(0) => grp_normalizeHisto1_fu_1026_n_89,
      \tmp_15_reg_697_reg[0]_1\(3) => grp_normalizeHisto1_fu_1026_n_90,
      \tmp_15_reg_697_reg[0]_1\(2) => grp_normalizeHisto1_fu_1026_n_91,
      \tmp_15_reg_697_reg[0]_1\(1) => grp_normalizeHisto1_fu_1026_n_92,
      \tmp_15_reg_697_reg[0]_1\(0) => grp_normalizeHisto1_fu_1026_n_93,
      \tmp_15_reg_697_reg[0]_2\(3) => grp_normalizeHisto1_fu_1026_n_94,
      \tmp_15_reg_697_reg[0]_2\(2) => grp_normalizeHisto1_fu_1026_n_95,
      \tmp_15_reg_697_reg[0]_2\(1) => grp_normalizeHisto1_fu_1026_n_96,
      \tmp_15_reg_697_reg[0]_2\(0) => grp_normalizeHisto1_fu_1026_n_97,
      \tmp_15_reg_697_reg[0]_3\(3) => grp_normalizeHisto1_fu_1026_n_98,
      \tmp_15_reg_697_reg[0]_3\(2) => grp_normalizeHisto1_fu_1026_n_99,
      \tmp_15_reg_697_reg[0]_3\(1) => grp_normalizeHisto1_fu_1026_n_100,
      \tmp_15_reg_697_reg[0]_3\(0) => grp_normalizeHisto1_fu_1026_n_101,
      \tmp_15_reg_697_reg[0]_4\(3) => grp_normalizeHisto1_fu_1026_n_102,
      \tmp_15_reg_697_reg[0]_4\(2) => grp_normalizeHisto1_fu_1026_n_103,
      \tmp_15_reg_697_reg[0]_4\(1) => grp_normalizeHisto1_fu_1026_n_104,
      \tmp_15_reg_697_reg[0]_4\(0) => grp_normalizeHisto1_fu_1026_n_105,
      \tmp_15_reg_697_reg[0]_5\(3) => grp_normalizeHisto1_fu_1026_n_106,
      \tmp_15_reg_697_reg[0]_5\(2) => grp_normalizeHisto1_fu_1026_n_107,
      \tmp_15_reg_697_reg[0]_5\(1) => grp_normalizeHisto1_fu_1026_n_108,
      \tmp_15_reg_697_reg[0]_5\(0) => grp_normalizeHisto1_fu_1026_n_109,
      \tmp_15_reg_697_reg[0]_6\(0) => grp_normalizeHisto1_fu_1026_n_114,
      \tmp_15_reg_697_reg[0]_7\ => descriptor1_V_U_n_41,
      tmp_16_reg_7010 => tmp_16_reg_7010,
      \tmp_16_reg_701_reg[0]_0\ => descriptor1_V_U_n_40,
      \tmp_17_reg_705_reg[0]_0\(11 downto 0) => p_shl2_cast_fu_415_p1(14 downto 3),
      \tmp_17_reg_705_reg[0]_1\(0) => tmp_16_fu_565_p2,
      \tmp_4_reg_660_reg[5]_0\(5) => tmp1_reg_639_3(5),
      \tmp_4_reg_660_reg[5]_0\(4 downto 0) => grp_normalizeHisto1_fu_1026_descriptor_V_address0(4 downto 0),
      \tmp_6_reg_677_reg[0]_0\(0) => tmp_6_fu_402_p2,
      tmp_7_fu_419_p2(27 downto 0) => tmp_7_fu_419_p2(29 downto 2),
      tmp_9_fu_449_p2(27 downto 0) => tmp_9_fu_449_p2(29 downto 2),
      tmp_i_fu_1452_p2 => tmp_i_fu_1452_p2,
      tmp_i_reg_1748 => tmp_i_reg_1748
    );
hog_CONTROL_BUS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_CONTROL_BUS_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      Q(3) => ap_CS_fsm_state65,
      Q(2) => ap_CS_fsm_state55,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_8_[0]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ce0 => specs_ce0,
      image0(31 downto 0) => image0(31 downto 0),
      interrupt => interrupt,
      s_axi_CONTROL_BUS_ARADDR(4 downto 0) => s_axi_CONTROL_BUS_ARADDR(4 downto 0),
      s_axi_CONTROL_BUS_ARREADY => s_axi_CONTROL_BUS_ARREADY,
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(4 downto 0) => s_axi_CONTROL_BUS_AWADDR(4 downto 0),
      s_axi_CONTROL_BUS_AWREADY => s_axi_CONTROL_BUS_AWREADY,
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WREADY => s_axi_CONTROL_BUS_WREADY,
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID
    );
hog_INPUT_IMAGE_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_INPUT_IMAGE_m_axi
     port map (
      ARLEN(3 downto 0) => \^m_axi_input_image_arlen\(3 downto 0),
      D(3 downto 0) => ap_NS_fsm(6 downto 3),
      E(0) => p_sum1_cast_mid2_v_reg_16350,
      INPUT_IMAGE_RREADY => INPUT_IMAGE_RREADY,
      \INPUT_IMAGE_addr_1_reg_1717_reg[0]\(0) => INPUT_IMAGE_addr_1_reg_17170,
      \INPUT_IMAGE_addr_reg_1645_reg[0]\(0) => INPUT_IMAGE_addr_reg_16450,
      \INPUT_IMAGE_addr_reg_1645_reg[31]\(31 downto 0) => INPUT_IMAGE_addr_reg_1645(31 downto 0),
      I_RDATA(7 downto 0) => INPUT_IMAGE_RDATA(7 downto 0),
      I_RREADY2 => I_RREADY2,
      Q(1 downto 0) => tmp_40_reg_1655(5 downto 4),
      SR(0) => i_reg_875,
      \ap_CS_fsm_reg[3]\ => hog_INPUT_IMAGE_m_axi_U_n_15,
      \ap_CS_fsm_reg[5]\ => hog_INPUT_IMAGE_m_axi_U_n_41,
      \ap_CS_fsm_reg[5]_0\(3) => ap_CS_fsm_pp1_stage0,
      \ap_CS_fsm_reg[5]_0\(2) => ap_CS_fsm_state28,
      \ap_CS_fsm_reg[5]_0\(1) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[5]_0\(0) => ap_CS_fsm_state3,
      ap_NS_fsm5 => ap_NS_fsm5,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => hog_INPUT_IMAGE_m_axi_U_n_147,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter1_reg => hog_INPUT_IMAGE_m_axi_U_n_146,
      ap_enable_reg_pp0_iter1_reg_0 => \ap_CS_fsm[4]_i_2_n_8\,
      ap_enable_reg_pp0_iter22 => ap_enable_reg_pp0_iter22,
      ap_enable_reg_pp0_iter23_reg => hog_INPUT_IMAGE_m_axi_U_n_99,
      ap_enable_reg_pp0_iter23_reg_0 => ap_enable_reg_pp0_iter23_reg_n_8,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => hog_INPUT_IMAGE_m_axi_U_n_153,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter15 => ap_enable_reg_pp1_iter15,
      ap_enable_reg_pp1_iter1_reg => hog_INPUT_IMAGE_m_axi_U_n_154,
      ap_enable_reg_pp1_iter1_reg_0 => \ap_CS_fsm[6]_i_2_n_8\,
      ap_enable_reg_pp1_iter22 => ap_enable_reg_pp1_iter22,
      ap_enable_reg_pp1_iter23_reg => hog_INPUT_IMAGE_m_axi_U_n_100,
      ap_enable_reg_pp1_iter23_reg_0 => ap_enable_reg_pp1_iter23_reg_n_8,
      ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588 => ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588,
      ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588 => ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588,
      ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4 downto 0) => ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631(4 downto 0),
      ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665 => ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665,
      ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665 => ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665,
      ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665 => ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665,
      \ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717_reg[31]\(31 downto 0) => ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717(31 downto 0),
      ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4 downto 0) => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4 downto 0),
      ap_reg_ioackin_INPUT_IMAGE_ARREADY => ap_reg_ioackin_INPUT_IMAGE_ARREADY,
      ap_reg_ioackin_INPUT_IMAGE_ARREADY_reg => hog_INPUT_IMAGE_m_axi_U_n_139,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      exitcond_flatten1_fu_1257_p2 => exitcond_flatten1_fu_1257_p2,
      \exitcond_flatten1_reg_1665_reg[0]\ => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      exitcond_flatten_fu_1081_p2 => exitcond_flatten_fu_1081_p2,
      \exitcond_flatten_reg_1588_reg[0]\ => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      image_buffer0_10_address0(0) => image_buffer0_10_address0(5),
      image_buffer0_11_address0(0) => image_buffer0_11_address0(5),
      image_buffer0_12_address0(0) => image_buffer0_12_address0(5),
      image_buffer0_13_address0(0) => image_buffer0_13_address0(5),
      image_buffer0_14_address0(0) => image_buffer0_14_address0(5),
      image_buffer0_15_address0(0) => image_buffer0_15_address0(5),
      image_buffer0_16_address0(0) => image_buffer0_16_address0(5),
      image_buffer0_1_address0(0) => image_buffer0_1_address0(5),
      image_buffer0_2_address0(0) => image_buffer0_2_address0(5),
      image_buffer0_3_address0(0) => image_buffer0_3_address0(5),
      image_buffer0_4_address0(0) => image_buffer0_4_address0(5),
      image_buffer0_5_address0(0) => image_buffer0_5_address0(5),
      image_buffer0_6_address0(0) => image_buffer0_6_address0(5),
      image_buffer0_7_address0(0) => image_buffer0_7_address0(5),
      image_buffer0_8_address0(0) => image_buffer0_8_address0(5),
      image_buffer0_9_address0(0) => image_buffer0_9_address0(5),
      image_buffer1_0_address0(0) => image_buffer1_0_address0(5),
      image_buffer1_10_address0(0) => image_buffer1_10_address0(5),
      image_buffer1_11_address0(0) => image_buffer1_11_address0(5),
      image_buffer1_12_address0(0) => image_buffer1_12_address0(5),
      image_buffer1_13_address0(0) => image_buffer1_13_address0(5),
      image_buffer1_14_address0(0) => image_buffer1_14_address0(5),
      image_buffer1_15_address0(0) => image_buffer1_15_address0(5),
      image_buffer1_16_address0(0) => image_buffer1_16_address0(5),
      image_buffer1_1_address0(0) => image_buffer1_1_address0(5),
      image_buffer1_2_address0(0) => image_buffer1_2_address0(5),
      image_buffer1_3_address0(0) => image_buffer1_3_address0(5),
      image_buffer1_4_address0(0) => image_buffer1_4_address0(5),
      image_buffer1_5_address0(0) => image_buffer1_5_address0(5),
      image_buffer1_6_address0(0) => image_buffer1_6_address0(5),
      image_buffer1_7_address0(0) => image_buffer1_7_address0(5),
      image_buffer1_8_address0(0) => image_buffer1_8_address0(5),
      image_buffer1_9_address0(0) => image_buffer1_9_address0(5),
      \indvar1_mid2_reg_1674_reg[0]\(0) => ap_enable_reg_pp1_iter10,
      \indvar1_reg_920_reg[0]\(0) => hog_INPUT_IMAGE_m_axi_U_n_150,
      \indvar1_reg_920_reg[0]_0\(0) => indvar1_reg_920,
      \indvar_flatten8_reg_897_reg[0]\(0) => i4_reg_9090,
      \indvar_flatten8_reg_897_reg[0]_0\(0) => i4_reg_909,
      \indvar_flatten_next9_reg_1669_reg[0]\(0) => hog_INPUT_IMAGE_m_axi_U_n_149,
      \indvar_flatten_next9_reg_1669_reg[1]\ => \indvar1_mid2_reg_1674[5]_i_3_n_8\,
      \indvar_flatten_next_reg_1592_reg[0]\(0) => sel,
      \indvar_flatten_next_reg_1592_reg[1]\ => \indvar_mid2_reg_1597[5]_i_3_n_8\,
      \indvar_flatten_reg_863_reg[0]\(0) => i_reg_8750,
      \indvar_mid2_reg_1597_reg[0]\(0) => ap_enable_reg_pp0_iter10,
      \indvar_reg_886_reg[0]\(0) => hog_INPUT_IMAGE_m_axi_U_n_143,
      \indvar_reg_886_reg[0]_0\(0) => indvar_reg_886,
      m_axi_INPUT_IMAGE_ARADDR(29 downto 0) => \^m_axi_input_image_araddr\(31 downto 2),
      m_axi_INPUT_IMAGE_ARREADY => m_axi_INPUT_IMAGE_ARREADY,
      m_axi_INPUT_IMAGE_ARVALID => m_axi_INPUT_IMAGE_ARVALID,
      m_axi_INPUT_IMAGE_RLAST(32) => m_axi_INPUT_IMAGE_RLAST,
      m_axi_INPUT_IMAGE_RLAST(31 downto 0) => m_axi_INPUT_IMAGE_RDATA(31 downto 0),
      m_axi_INPUT_IMAGE_RREADY => m_axi_INPUT_IMAGE_RREADY,
      m_axi_INPUT_IMAGE_RRESP(1 downto 0) => m_axi_INPUT_IMAGE_RRESP(1 downto 0),
      m_axi_INPUT_IMAGE_RVALID => m_axi_INPUT_IMAGE_RVALID,
      p_0_in => \hog_image_buffer0_0_ram_U/p_0_in_36\,
      p_0_in_0 => \hog_image_buffer0_0_ram_U/p_0_in_35\,
      p_0_in_1 => \hog_image_buffer0_0_ram_U/p_0_in\,
      p_0_in_10 => \hog_image_buffer0_1_ram_U/p_0_in_26\,
      p_0_in_11 => \hog_image_buffer0_1_ram_U/p_0_in_25\,
      p_0_in_12 => \hog_image_buffer0_1_ram_U/p_0_in_24\,
      p_0_in_13 => \hog_image_buffer0_1_ram_U/p_0_in_23\,
      p_0_in_14 => \hog_image_buffer0_1_ram_U/p_0_in_22\,
      p_0_in_15 => \hog_image_buffer0_1_ram_U/p_0_in_21\,
      p_0_in_16 => \hog_image_buffer0_1_ram_U/p_0_in_20\,
      p_0_in_17 => \hog_image_buffer0_1_ram_U/p_0_in_19\,
      p_0_in_18 => \hog_image_buffer0_1_ram_U/p_0_in_18\,
      p_0_in_19 => \hog_image_buffer0_1_ram_U/p_0_in_17\,
      p_0_in_2 => \hog_image_buffer0_1_ram_U/p_0_in_34\,
      p_0_in_20 => \hog_image_buffer0_1_ram_U/p_0_in_16\,
      p_0_in_21 => \hog_image_buffer0_1_ram_U/p_0_in_15\,
      p_0_in_22 => \hog_image_buffer0_1_ram_U/p_0_in_14\,
      p_0_in_23 => \hog_image_buffer0_1_ram_U/p_0_in_13\,
      p_0_in_24 => \hog_image_buffer0_1_ram_U/p_0_in_12\,
      p_0_in_25 => \hog_image_buffer0_1_ram_U/p_0_in_11\,
      p_0_in_26 => \hog_image_buffer0_1_ram_U/p_0_in_10\,
      p_0_in_27 => \hog_image_buffer0_1_ram_U/p_0_in_9\,
      p_0_in_28 => \hog_image_buffer0_1_ram_U/p_0_in_8\,
      p_0_in_29 => \hog_image_buffer0_1_ram_U/p_0_in_7\,
      p_0_in_3 => \hog_image_buffer0_1_ram_U/p_0_in_33\,
      p_0_in_30 => \hog_image_buffer0_1_ram_U/p_0_in_6\,
      p_0_in_31 => \hog_image_buffer0_1_ram_U/p_0_in_5\,
      p_0_in_32 => \hog_image_buffer0_1_ram_U/p_0_in\,
      p_0_in_4 => \hog_image_buffer0_1_ram_U/p_0_in_32\,
      p_0_in_5 => \hog_image_buffer0_1_ram_U/p_0_in_31\,
      p_0_in_6 => \hog_image_buffer0_1_ram_U/p_0_in_30\,
      p_0_in_7 => \hog_image_buffer0_1_ram_U/p_0_in_29\,
      p_0_in_8 => \hog_image_buffer0_1_ram_U/p_0_in_28\,
      p_0_in_9 => \hog_image_buffer0_1_ram_U/p_0_in_27\,
      p_19_in => p_19_in,
      p_22_in => p_22_in,
      \p_sum2_cast_mid2_v_v_2_reg_1712_reg[0]\(0) => p_sum2_cast_mid2_v_v_2_reg_17120,
      \q0_reg[0]\ => hog_INPUT_IMAGE_m_axi_U_n_96,
      \q0_reg[0]_0\ => hog_INPUT_IMAGE_m_axi_U_n_101,
      \q0_reg[0]_1\ => hog_INPUT_IMAGE_m_axi_U_n_102,
      \q0_reg[0]_2\ => hog_INPUT_IMAGE_m_axi_U_n_103,
      \q0_reg[0]_3\ => hog_INPUT_IMAGE_m_axi_U_n_104,
      \q0_reg[7]\ => hog_INPUT_IMAGE_m_axi_U_n_8,
      \q0_reg[7]_0\ => hog_INPUT_IMAGE_m_axi_U_n_10,
      \q0_reg[7]_1\ => hog_INPUT_IMAGE_m_axi_U_n_12,
      \q0_reg[7]_2\ => hog_INPUT_IMAGE_m_axi_U_n_54,
      \q1_reg[0]\ => hog_INPUT_IMAGE_m_axi_U_n_65,
      \q1_reg[0]_0\ => hog_INPUT_IMAGE_m_axi_U_n_66,
      \q1_reg[0]_1\ => hog_INPUT_IMAGE_m_axi_U_n_67,
      \q1_reg[0]_10\ => hog_INPUT_IMAGE_m_axi_U_n_76,
      \q1_reg[0]_11\ => hog_INPUT_IMAGE_m_axi_U_n_77,
      \q1_reg[0]_12\ => hog_INPUT_IMAGE_m_axi_U_n_78,
      \q1_reg[0]_13\ => hog_INPUT_IMAGE_m_axi_U_n_79,
      \q1_reg[0]_14\ => hog_INPUT_IMAGE_m_axi_U_n_80,
      \q1_reg[0]_15\ => hog_INPUT_IMAGE_m_axi_U_n_81,
      \q1_reg[0]_16\ => hog_INPUT_IMAGE_m_axi_U_n_82,
      \q1_reg[0]_17\ => hog_INPUT_IMAGE_m_axi_U_n_83,
      \q1_reg[0]_18\ => hog_INPUT_IMAGE_m_axi_U_n_84,
      \q1_reg[0]_19\ => hog_INPUT_IMAGE_m_axi_U_n_85,
      \q1_reg[0]_2\ => hog_INPUT_IMAGE_m_axi_U_n_68,
      \q1_reg[0]_20\ => hog_INPUT_IMAGE_m_axi_U_n_86,
      \q1_reg[0]_21\ => hog_INPUT_IMAGE_m_axi_U_n_87,
      \q1_reg[0]_22\ => hog_INPUT_IMAGE_m_axi_U_n_88,
      \q1_reg[0]_23\ => hog_INPUT_IMAGE_m_axi_U_n_89,
      \q1_reg[0]_24\ => hog_INPUT_IMAGE_m_axi_U_n_90,
      \q1_reg[0]_25\ => hog_INPUT_IMAGE_m_axi_U_n_91,
      \q1_reg[0]_26\ => hog_INPUT_IMAGE_m_axi_U_n_92,
      \q1_reg[0]_27\ => hog_INPUT_IMAGE_m_axi_U_n_93,
      \q1_reg[0]_28\ => hog_INPUT_IMAGE_m_axi_U_n_94,
      \q1_reg[0]_29\ => hog_INPUT_IMAGE_m_axi_U_n_95,
      \q1_reg[0]_3\ => hog_INPUT_IMAGE_m_axi_U_n_69,
      \q1_reg[0]_30\ => hog_INPUT_IMAGE_m_axi_U_n_97,
      \q1_reg[0]_4\ => hog_INPUT_IMAGE_m_axi_U_n_70,
      \q1_reg[0]_5\ => hog_INPUT_IMAGE_m_axi_U_n_71,
      \q1_reg[0]_6\ => hog_INPUT_IMAGE_m_axi_U_n_72,
      \q1_reg[0]_7\ => hog_INPUT_IMAGE_m_axi_U_n_73,
      \q1_reg[0]_8\ => hog_INPUT_IMAGE_m_axi_U_n_74,
      \q1_reg[0]_9\ => hog_INPUT_IMAGE_m_axi_U_n_75,
      \tmp_45_reg_1651_reg[0]\ => hog_INPUT_IMAGE_m_axi_U_n_140,
      \tmp_45_reg_1651_reg[0]_0\ => \tmp_45_reg_1651_reg_n_8_[0]\,
      \tmp_49_reg_1723_reg[3]\ => \tmp_50_reg_1728[0]_i_3_n_8\,
      \tmp_49_reg_1723_reg[7]\ => \tmp_50_reg_1728[0]_i_2_n_8\,
      \tmp_50_reg_1728_reg[0]\ => hog_INPUT_IMAGE_m_axi_U_n_98,
      \tmp_50_reg_1728_reg[0]_0\ => \tmp_50_reg_1728_reg_n_8_[0]\,
      \tmp_reg_1640_reg[6]\ => \tmp_45_reg_1651[0]_i_2_n_8\,
      \tmp_s_reg_1732_reg[5]\(1 downto 0) => tmp_s_reg_1732(5 downto 4)
    );
hog_SPECS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_SPECS_s_axi
     port map (
      D(31 downto 0) => specs_q0(31 downto 0),
      DIADI(25 downto 0) => classify_0_reg_931_reg(25 downto 0),
      DOADO(31) => hog_SPECS_s_axi_U_n_8,
      DOADO(30) => hog_SPECS_s_axi_U_n_9,
      DOADO(29) => hog_SPECS_s_axi_U_n_10,
      DOADO(28) => hog_SPECS_s_axi_U_n_11,
      DOADO(27) => hog_SPECS_s_axi_U_n_12,
      DOADO(26) => hog_SPECS_s_axi_U_n_13,
      DOADO(25) => hog_SPECS_s_axi_U_n_14,
      DOADO(24) => hog_SPECS_s_axi_U_n_15,
      DOADO(23) => hog_SPECS_s_axi_U_n_16,
      DOADO(22) => hog_SPECS_s_axi_U_n_17,
      DOADO(21) => hog_SPECS_s_axi_U_n_18,
      DOADO(20) => hog_SPECS_s_axi_U_n_19,
      DOADO(19) => hog_SPECS_s_axi_U_n_20,
      DOADO(18) => hog_SPECS_s_axi_U_n_21,
      DOADO(17) => hog_SPECS_s_axi_U_n_22,
      DOADO(16) => hog_SPECS_s_axi_U_n_23,
      DOADO(15) => hog_SPECS_s_axi_U_n_24,
      DOADO(14) => hog_SPECS_s_axi_U_n_25,
      DOADO(13) => hog_SPECS_s_axi_U_n_26,
      DOADO(12) => hog_SPECS_s_axi_U_n_27,
      DOADO(11) => hog_SPECS_s_axi_U_n_28,
      DOADO(10) => hog_SPECS_s_axi_U_n_29,
      DOADO(9) => hog_SPECS_s_axi_U_n_30,
      DOADO(8) => hog_SPECS_s_axi_U_n_31,
      DOADO(7) => hog_SPECS_s_axi_U_n_32,
      DOADO(6) => hog_SPECS_s_axi_U_n_33,
      DOADO(5) => hog_SPECS_s_axi_U_n_34,
      DOADO(4) => hog_SPECS_s_axi_U_n_35,
      DOADO(3) => hog_SPECS_s_axi_U_n_36,
      DOADO(2) => hog_SPECS_s_axi_U_n_37,
      DOADO(1) => hog_SPECS_s_axi_U_n_38,
      DOADO(0) => hog_SPECS_s_axi_U_n_39,
      DOBDO(31) => hog_SPECS_s_axi_U_n_40,
      DOBDO(30) => hog_SPECS_s_axi_U_n_41,
      DOBDO(29) => hog_SPECS_s_axi_U_n_42,
      DOBDO(28) => hog_SPECS_s_axi_U_n_43,
      DOBDO(27) => hog_SPECS_s_axi_U_n_44,
      DOBDO(26) => hog_SPECS_s_axi_U_n_45,
      DOBDO(25) => hog_SPECS_s_axi_U_n_46,
      DOBDO(24) => hog_SPECS_s_axi_U_n_47,
      DOBDO(23) => hog_SPECS_s_axi_U_n_48,
      DOBDO(22) => hog_SPECS_s_axi_U_n_49,
      DOBDO(21) => hog_SPECS_s_axi_U_n_50,
      DOBDO(20) => hog_SPECS_s_axi_U_n_51,
      DOBDO(19) => hog_SPECS_s_axi_U_n_52,
      DOBDO(18) => hog_SPECS_s_axi_U_n_53,
      DOBDO(17) => hog_SPECS_s_axi_U_n_54,
      DOBDO(16) => hog_SPECS_s_axi_U_n_55,
      DOBDO(15) => hog_SPECS_s_axi_U_n_56,
      DOBDO(14) => hog_SPECS_s_axi_U_n_57,
      DOBDO(13) => hog_SPECS_s_axi_U_n_58,
      DOBDO(12) => hog_SPECS_s_axi_U_n_59,
      DOBDO(11) => hog_SPECS_s_axi_U_n_60,
      DOBDO(10) => hog_SPECS_s_axi_U_n_61,
      DOBDO(9) => hog_SPECS_s_axi_U_n_62,
      DOBDO(8) => hog_SPECS_s_axi_U_n_63,
      DOBDO(7) => hog_SPECS_s_axi_U_n_64,
      DOBDO(6) => hog_SPECS_s_axi_U_n_65,
      DOBDO(5) => hog_SPECS_s_axi_U_n_66,
      DOBDO(4) => hog_SPECS_s_axi_U_n_67,
      DOBDO(3) => hog_SPECS_s_axi_U_n_68,
      DOBDO(2) => hog_SPECS_s_axi_U_n_69,
      DOBDO(1) => hog_SPECS_s_axi_U_n_70,
      DOBDO(0) => hog_SPECS_s_axi_U_n_71,
      Q(2) => ap_CS_fsm_state65,
      Q(1) => ap_CS_fsm_state55,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      int_specs_ce1 => int_specs_ce1,
      \offset_assign_cast_reg_1742_reg[4]_i_2\ => \offset_assign_cast_reg_1742_reg[4]_i_2_n_8\,
      \offset_assign_cast_reg_1742_reg[5]_i_2\ => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      \offset_assign_cast_reg_1742_reg[5]_i_3\ => \offset_assign_cast_reg_1742_reg[5]_i_3_n_8\,
      \rdata_reg[0]_i_2\ => \rdata_reg[0]_i_2_n_8\,
      \rdata_reg[10]_i_2\ => \rdata_reg[10]_i_2_n_8\,
      \rdata_reg[11]_i_2\ => \rdata_reg[11]_i_2_n_8\,
      \rdata_reg[12]_i_2\ => \rdata_reg[12]_i_2_n_8\,
      \rdata_reg[13]_i_2\ => \rdata_reg[13]_i_2_n_8\,
      \rdata_reg[14]_i_2\ => \rdata_reg[14]_i_2_n_8\,
      \rdata_reg[15]_i_2\ => \rdata_reg[15]_i_2_n_8\,
      \rdata_reg[16]_i_2\ => \rdata_reg[16]_i_2_n_8\,
      \rdata_reg[17]_i_2\ => \rdata_reg[17]_i_2_n_8\,
      \rdata_reg[18]_i_2\ => \rdata_reg[18]_i_2_n_8\,
      \rdata_reg[19]_i_2\ => \rdata_reg[19]_i_2_n_8\,
      \rdata_reg[1]_i_2\ => \rdata_reg[1]_i_2_n_8\,
      \rdata_reg[20]_i_2\ => \rdata_reg[20]_i_2_n_8\,
      \rdata_reg[21]_i_2\ => \rdata_reg[21]_i_2_n_8\,
      \rdata_reg[22]_i_2\ => \rdata_reg[22]_i_2_n_8\,
      \rdata_reg[23]_i_2\ => \rdata_reg[23]_i_2_n_8\,
      \rdata_reg[24]_i_2\ => \rdata_reg[24]_i_2_n_8\,
      \rdata_reg[25]_i_2\ => \rdata_reg[25]_i_2_n_8\,
      \rdata_reg[26]_i_2\ => \rdata_reg[26]_i_2_n_8\,
      \rdata_reg[27]_i_2\ => \rdata_reg[27]_i_2_n_8\,
      \rdata_reg[28]_i_2\ => \rdata_reg[28]_i_2_n_8\,
      \rdata_reg[29]_i_2\ => \rdata_reg[29]_i_2_n_8\,
      \rdata_reg[2]_i_2\ => \rdata_reg[2]_i_2_n_8\,
      \rdata_reg[30]_i_2\ => \rdata_reg[30]_i_2_n_8\,
      \rdata_reg[31]_i_3\ => \rdata_reg[31]_i_3_n_8\,
      \rdata_reg[31]_i_4\ => \rdata_reg[31]_i_4_n_8\,
      \rdata_reg[3]_i_2\ => \rdata_reg[3]_i_2_n_8\,
      \rdata_reg[4]_i_2\ => \rdata_reg[4]_i_2_n_8\,
      \rdata_reg[5]_i_2\ => \rdata_reg[5]_i_2_n_8\,
      \rdata_reg[6]_i_2\ => \rdata_reg[6]_i_2_n_8\,
      \rdata_reg[7]_i_2\ => \rdata_reg[7]_i_2_n_8\,
      \rdata_reg[8]_i_2\ => \rdata_reg[8]_i_2_n_8\,
      \rdata_reg[9]_i_2\ => \rdata_reg[9]_i_2_n_8\,
      s_axi_SPECS_ARADDR(2 downto 0) => s_axi_SPECS_ARADDR(4 downto 2),
      s_axi_SPECS_ARREADY => s_axi_SPECS_ARREADY,
      s_axi_SPECS_ARVALID => s_axi_SPECS_ARVALID,
      s_axi_SPECS_AWADDR(2 downto 0) => s_axi_SPECS_AWADDR(4 downto 2),
      s_axi_SPECS_AWREADY => s_axi_SPECS_AWREADY,
      s_axi_SPECS_AWVALID => s_axi_SPECS_AWVALID,
      s_axi_SPECS_BREADY => s_axi_SPECS_BREADY,
      s_axi_SPECS_BVALID => s_axi_SPECS_BVALID,
      s_axi_SPECS_RDATA(31 downto 0) => s_axi_SPECS_RDATA(31 downto 0),
      s_axi_SPECS_RREADY => s_axi_SPECS_RREADY,
      s_axi_SPECS_RVALID => s_axi_SPECS_RVALID,
      s_axi_SPECS_WDATA(31 downto 0) => s_axi_SPECS_WDATA(31 downto 0),
      s_axi_SPECS_WREADY => s_axi_SPECS_WREADY,
      s_axi_SPECS_WSTRB(3 downto 0) => s_axi_SPECS_WSTRB(3 downto 0),
      s_axi_SPECS_WVALID => s_axi_SPECS_WVALID,
      tmp_34_fu_1432_p2(4 downto 0) => tmp_42_fu_1438_p4(10 downto 6),
      \tmp_35_cast_reg_1582_reg[10]_i_2\ => \tmp_35_cast_reg_1582_reg[10]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[11]_i_2\ => \tmp_35_cast_reg_1582_reg[11]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[12]_i_2\ => \tmp_35_cast_reg_1582_reg[12]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[13]_i_2\ => \tmp_35_cast_reg_1582_reg[13]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[14]_i_2\ => \tmp_35_cast_reg_1582_reg[14]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[15]_i_2\ => \tmp_35_cast_reg_1582_reg[15]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[16]_i_2\ => \tmp_35_cast_reg_1582_reg[16]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[17]_i_2\ => \tmp_35_cast_reg_1582_reg[17]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[18]_i_2\ => \tmp_35_cast_reg_1582_reg[18]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[19]_i_2\ => \tmp_35_cast_reg_1582_reg[19]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[20]_i_2\ => \tmp_35_cast_reg_1582_reg[20]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[21]_i_2\ => \tmp_35_cast_reg_1582_reg[21]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[22]_i_2\ => \tmp_35_cast_reg_1582_reg[22]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[23]_i_2\ => \tmp_35_cast_reg_1582_reg[23]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[24]_i_2\ => \tmp_35_cast_reg_1582_reg[24]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[25]_i_2\ => \tmp_35_cast_reg_1582_reg[25]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[26]_i_2\ => \tmp_35_cast_reg_1582_reg[26]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[27]_i_2\ => \tmp_35_cast_reg_1582_reg[27]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[28]_i_2\ => \tmp_35_cast_reg_1582_reg[28]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[29]_i_2\ => \tmp_35_cast_reg_1582_reg[29]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[2]_i_2\ => \tmp_35_cast_reg_1582_reg[2]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[30]_i_2\ => \tmp_35_cast_reg_1582_reg[30]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[31]_i_2\ => \tmp_35_cast_reg_1582_reg[31]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[3]_i_2\ => \tmp_35_cast_reg_1582_reg[3]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[4]_i_2\ => \tmp_35_cast_reg_1582_reg[4]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[5]_i_2\ => \tmp_35_cast_reg_1582_reg[5]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[6]_i_2\ => \tmp_35_cast_reg_1582_reg[6]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[7]_i_2\ => \tmp_35_cast_reg_1582_reg[7]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[8]_i_2\ => \tmp_35_cast_reg_1582_reg[8]_i_2_n_8\,
      \tmp_35_cast_reg_1582_reg[9]_i_2\ => \tmp_35_cast_reg_1582_reg[9]_i_2_n_8\
    );
hog_mul_10s_10s_2CeG_U59: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_10s_10s_2CeG
     port map (
      in0(9 downto 0) => weights_load_1_reg_1797(9 downto 0),
      \out\(9) => hog_mul_10s_10s_2CeG_U59_n_8,
      \out\(8) => hog_mul_10s_10s_2CeG_U59_n_9,
      \out\(7) => hog_mul_10s_10s_2CeG_U59_n_10,
      \out\(6) => hog_mul_10s_10s_2CeG_U59_n_11,
      \out\(5) => hog_mul_10s_10s_2CeG_U59_n_12,
      \out\(4) => hog_mul_10s_10s_2CeG_U59_n_13,
      \out\(3) => hog_mul_10s_10s_2CeG_U59_n_14,
      \out\(2) => hog_mul_10s_10s_2CeG_U59_n_15,
      \out\(1) => hog_mul_10s_10s_2CeG_U59_n_16,
      \out\(0) => hog_mul_10s_10s_2CeG_U59_n_17,
      r_V_1_reg_1822_reg(9) => hog_mul_10s_10s_2CeG_U59_n_18,
      r_V_1_reg_1822_reg(8) => hog_mul_10s_10s_2CeG_U59_n_19,
      r_V_1_reg_1822_reg(7) => hog_mul_10s_10s_2CeG_U59_n_20,
      r_V_1_reg_1822_reg(6) => hog_mul_10s_10s_2CeG_U59_n_21,
      r_V_1_reg_1822_reg(5) => hog_mul_10s_10s_2CeG_U59_n_22,
      r_V_1_reg_1822_reg(4) => hog_mul_10s_10s_2CeG_U59_n_23,
      r_V_1_reg_1822_reg(3) => hog_mul_10s_10s_2CeG_U59_n_24,
      r_V_1_reg_1822_reg(2) => hog_mul_10s_10s_2CeG_U59_n_25,
      r_V_1_reg_1822_reg(1) => hog_mul_10s_10s_2CeG_U59_n_26,
      r_V_1_reg_1822_reg(0) => hog_mul_10s_10s_2CeG_U59_n_27,
      ram_reg(9 downto 0) => normalized1_V_load_reg_1792(9 downto 0)
    );
hog_mul_32s_5ns_3Bew_U54: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew
     port map (
      D(31 downto 0) => p_sum1_cast_mid2_v_fu_1199_p2(31 downto 0),
      Q(4 downto 0) => ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602(4 downto 0),
      ap_clk => ap_clk,
      p_22_in => p_22_in,
      \specs_load_reg_1570_reg[31]\(31 downto 0) => specs_load_reg_1570(31 downto 0),
      \tmp_35_cast_reg_1582_reg[31]\(31 downto 0) => tmp_35_cast_reg_1582(31 downto 0)
    );
hog_mul_32s_5ns_3Bew_U57: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_32s_5ns_3Bew_1
     port map (
      D(31 downto 0) => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(31 downto 0),
      Q(31 downto 0) => specs_load_reg_1570(31 downto 0),
      ap_clk => ap_clk,
      p_19_in => p_19_in,
      p_shl6_cast_mid2_fu_1331_p1(4 downto 0) => p_shl6_cast_mid2_fu_1331_p1(5 downto 1)
    );
hog_mul_mul_10ns_DeQ_U60: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ
     port map (
      P(4 downto 0) => tmp_45_t_reg_1631(4 downto 0),
      Q(9 downto 0) => tmp_38_reg_1615(9 downto 0),
      ap_NS_fsm5 => ap_NS_fsm5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      p_22_in => p_22_in
    );
hog_mul_mul_10ns_DeQ_U61: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_mul_mul_10ns_DeQ_2
     port map (
      I_RREADY2 => I_RREADY2,
      P(4 downto 0) => tmp_52_t_reg_1708(4 downto 0),
      Q(9 downto 0) => tmp_43_reg_1697(9 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      p_19_in => p_19_in
    );
hog_urem_10ns_7nsAem_U53: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem
     port map (
      Q(9 downto 0) => indvar_flatten_reg_863(9 downto 0),
      \ap_CS_fsm_reg[3]\(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      dout(9 downto 0) => grp_fu_1127_p2(9 downto 0),
      \exitcond_flatten_reg_1588_reg[0]\ => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      \indvar_flatten_next_reg_1592_reg[9]\(9 downto 0) => \indvar_flatten_next_reg_1592_reg__0\(9 downto 0),
      \loop[4].remd_tmp_reg[5][3]__0\(4 downto 3) => indvar_flatten_phi_fu_867_p4(8 downto 7),
      \loop[4].remd_tmp_reg[5][3]__0\(2 downto 1) => indvar_flatten_phi_fu_867_p4(4 downto 3),
      \loop[4].remd_tmp_reg[5][3]__0\(0) => indvar_flatten_phi_fu_867_p4(1),
      p_22_in => p_22_in
    );
hog_urem_10ns_7nsAem_U55: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_3
     port map (
      Q(9 downto 0) => tmp_38_reg_1615(9 downto 0),
      ap_clk => ap_clk,
      dout(5 downto 0) => grp_fu_1181_p2(5 downto 0),
      p_22_in => p_22_in
    );
hog_urem_10ns_7nsAem_U56: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_4
     port map (
      Q(9 downto 0) => indvar_flatten8_reg_897(9 downto 0),
      \ap_CS_fsm_reg[5]\(0) => ap_CS_fsm_pp1_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      dout(9 downto 0) => grp_fu_1303_p2(9 downto 0),
      \exitcond_flatten1_reg_1665_reg[0]\ => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      \indvar_flatten_next9_reg_1669_reg[9]\(9 downto 0) => \indvar_flatten_next9_reg_1669_reg__0\(9 downto 0),
      \loop[4].remd_tmp_reg[5][3]__0\(4 downto 3) => indvar_flatten8_phi_fu_901_p4(8 downto 7),
      \loop[4].remd_tmp_reg[5][3]__0\(2 downto 1) => indvar_flatten8_phi_fu_901_p4(4 downto 3),
      \loop[4].remd_tmp_reg[5][3]__0\(0) => indvar_flatten8_phi_fu_901_p4(1),
      p_19_in => p_19_in
    );
hog_urem_10ns_7nsAem_U58: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_urem_10ns_7nsAem_5
     port map (
      Q(9 downto 0) => tmp_43_reg_1697(9 downto 0),
      ap_clk => ap_clk,
      p_19_in => p_19_in,
      \tmp_s_reg_1732_reg[5]\(5 downto 0) => grp_fu_1357_p2(5 downto 0)
    );
\i4_reg_909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(0),
      Q => \i4_reg_909_reg_n_8_[0]\,
      R => i4_reg_909
    );
\i4_reg_909_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(1),
      Q => \i4_reg_909_reg_n_8_[1]\,
      R => i4_reg_909
    );
\i4_reg_909_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(2),
      Q => \i4_reg_909_reg_n_8_[2]\,
      R => i4_reg_909
    );
\i4_reg_909_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(3),
      Q => \i4_reg_909_reg_n_8_[3]\,
      R => i4_reg_909
    );
\i4_reg_909_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(4),
      Q => \i4_reg_909_reg_n_8_[4]\,
      R => i4_reg_909
    );
\i_3_reg_1752[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \i_3_reg_1752_reg__0\(0),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => tmp_i_reg_1748,
      I4 => \i_i_reg_943_reg_n_8_[0]\,
      O => i_3_fu_1458_p2(0)
    );
\i_3_reg_1752[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"553CAA3C"
    )
        port map (
      I0 => \i_3_reg_1752_reg__0\(0),
      I1 => \i_i_reg_943_reg_n_8_[0]\,
      I2 => \i_i_reg_943_reg_n_8_[1]\,
      I3 => i_i_phi_fu_947_p41,
      I4 => \i_3_reg_1752_reg__0\(1),
      O => i_3_fu_1458_p2(1)
    );
\i_3_reg_1752[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7A70758F8A808"
    )
        port map (
      I0 => i_i_cast_fu_1464_p1(0),
      I1 => \i_i_reg_943_reg_n_8_[1]\,
      I2 => i_i_phi_fu_947_p41,
      I3 => \i_3_reg_1752_reg__0\(1),
      I4 => \i_3_reg_1752_reg__0\(2),
      I5 => \i_i_reg_943_reg_n_8_[2]\,
      O => i_3_fu_1458_p2(2)
    );
\i_3_reg_1752[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => \i_i_reg_943_reg_n_8_[3]\,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => tmp_i_reg_1748,
      I4 => \i_3_reg_1752_reg__0\(3),
      I5 => \i_3_reg_1752[6]_i_3_n_8\,
      O => \i_3_reg_1752[3]_i_1_n_8\
    );
\i_3_reg_1752[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335ACCAACCAACC"
    )
        port map (
      I0 => \i_3_reg_1752_reg__0\(4),
      I1 => \i_i_reg_943_reg_n_8_[4]\,
      I2 => \i_3_reg_1752_reg__0\(3),
      I3 => i_i_phi_fu_947_p41,
      I4 => \i_i_reg_943_reg_n_8_[3]\,
      I5 => \i_3_reg_1752[6]_i_3_n_8\,
      O => i_3_fu_1458_p2(4)
    );
\i_3_reg_1752[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \i_i_reg_943_reg_n_8_[5]\,
      I1 => i_i_phi_fu_947_p41,
      I2 => \i_3_reg_1752_reg__0\(5),
      I3 => \i_3_reg_1752[5]_i_2_n_8\,
      I4 => \i_3_reg_1752[6]_i_3_n_8\,
      O => i_3_fu_1458_p2(5)
    );
\i_3_reg_1752[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F553FFF"
    )
        port map (
      I0 => \i_i_reg_943_reg_n_8_[3]\,
      I1 => \i_3_reg_1752_reg__0\(3),
      I2 => \i_3_reg_1752_reg__0\(4),
      I3 => i_i_phi_fu_947_p41,
      I4 => \i_i_reg_943_reg_n_8_[4]\,
      O => \i_3_reg_1752[5]_i_2_n_8\
    );
\i_3_reg_1752[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => ap_enable_reg_pp2_iter0,
      O => \i_3_reg_1752[6]_i_1_n_8\
    );
\i_3_reg_1752[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \i_i_reg_943_reg_n_8_[6]\,
      I1 => i_i_phi_fu_947_p41,
      I2 => \i_3_reg_1752_reg__0\(6),
      I3 => \tmp7_reg_1757[7]_i_3_n_8\,
      I4 => \i_3_reg_1752[6]_i_3_n_8\,
      O => i_3_fu_1458_p2(6)
    );
\i_3_reg_1752[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC00000000000"
    )
        port map (
      I0 => \i_i_reg_943_reg_n_8_[2]\,
      I1 => \i_3_reg_1752_reg__0\(2),
      I2 => \i_3_reg_1752_reg__0\(1),
      I3 => i_i_phi_fu_947_p41,
      I4 => \i_i_reg_943_reg_n_8_[1]\,
      I5 => i_i_cast_fu_1464_p1(0),
      O => \i_3_reg_1752[6]_i_3_n_8\
    );
\i_3_reg_1752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_3_reg_1752[6]_i_1_n_8\,
      D => i_3_fu_1458_p2(0),
      Q => \i_3_reg_1752_reg__0\(0),
      R => '0'
    );
\i_3_reg_1752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_3_reg_1752[6]_i_1_n_8\,
      D => i_3_fu_1458_p2(1),
      Q => \i_3_reg_1752_reg__0\(1),
      R => '0'
    );
\i_3_reg_1752_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_3_reg_1752[6]_i_1_n_8\,
      D => i_3_fu_1458_p2(2),
      Q => \i_3_reg_1752_reg__0\(2),
      R => '0'
    );
\i_3_reg_1752_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_3_reg_1752[6]_i_1_n_8\,
      D => \i_3_reg_1752[3]_i_1_n_8\,
      Q => \i_3_reg_1752_reg__0\(3),
      R => '0'
    );
\i_3_reg_1752_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_3_reg_1752[6]_i_1_n_8\,
      D => i_3_fu_1458_p2(4),
      Q => \i_3_reg_1752_reg__0\(4),
      R => '0'
    );
\i_3_reg_1752_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_3_reg_1752[6]_i_1_n_8\,
      D => i_3_fu_1458_p2(5),
      Q => \i_3_reg_1752_reg__0\(5),
      R => '0'
    );
\i_3_reg_1752_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_3_reg_1752[6]_i_1_n_8\,
      D => i_3_fu_1458_p2(6),
      Q => \i_3_reg_1752_reg__0\(6),
      R => '0'
    );
\i_i_reg_943[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => tmp_i_reg_1748,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => ap_CS_fsm_pp2_stage0,
      O => i_i_phi_fu_947_p41
    );
\i_i_reg_943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_phi_fu_947_p41,
      D => \i_3_reg_1752_reg__0\(0),
      Q => \i_i_reg_943_reg_n_8_[0]\,
      R => i_i_reg_943
    );
\i_i_reg_943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_phi_fu_947_p41,
      D => \i_3_reg_1752_reg__0\(1),
      Q => \i_i_reg_943_reg_n_8_[1]\,
      R => i_i_reg_943
    );
\i_i_reg_943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_phi_fu_947_p41,
      D => \i_3_reg_1752_reg__0\(2),
      Q => \i_i_reg_943_reg_n_8_[2]\,
      R => i_i_reg_943
    );
\i_i_reg_943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_phi_fu_947_p41,
      D => \i_3_reg_1752_reg__0\(3),
      Q => \i_i_reg_943_reg_n_8_[3]\,
      R => i_i_reg_943
    );
\i_i_reg_943_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_phi_fu_947_p41,
      D => \i_3_reg_1752_reg__0\(4),
      Q => \i_i_reg_943_reg_n_8_[4]\,
      R => i_i_reg_943
    );
\i_i_reg_943_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_phi_fu_947_p41,
      D => \i_3_reg_1752_reg__0\(5),
      Q => \i_i_reg_943_reg_n_8_[5]\,
      R => i_i_reg_943
    );
\i_i_reg_943_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_phi_fu_947_p41,
      D => \i_3_reg_1752_reg__0\(6),
      Q => \i_i_reg_943_reg_n_8_[6]\,
      R => i_i_reg_943
    );
\i_reg_875_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \tmp_mid2_v_v_reg_1602_reg__0\(0),
      Q => \i_reg_875_reg_n_8_[0]\,
      R => i_reg_875
    );
\i_reg_875_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \tmp_mid2_v_v_reg_1602_reg__0\(1),
      Q => \i_reg_875_reg_n_8_[1]\,
      R => i_reg_875
    );
\i_reg_875_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \tmp_mid2_v_v_reg_1602_reg__0\(2),
      Q => \i_reg_875_reg_n_8_[2]\,
      R => i_reg_875
    );
\i_reg_875_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \tmp_mid2_v_v_reg_1602_reg__0\(3),
      Q => \i_reg_875_reg_n_8_[3]\,
      R => i_reg_875
    );
\i_reg_875_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \tmp_mid2_v_v_reg_1602_reg__0\(4),
      Q => \i_reg_875_reg_n_8_[4]\,
      R => i_reg_875
    );
image_buffer0_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0
     port map (
      E(0) => image_buffer0_0_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => image_buffer0_0_q0(7 downto 0),
      image_buffer0_0_address0(5 downto 0) => image_buffer0_0_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_0_ram_U/p_0_in_36\,
      \tmp_40_reg_1655_reg[4]\ => hog_INPUT_IMAGE_m_axi_U_n_8,
      \tmp_40_reg_1655_reg[5]\ => hog_INPUT_IMAGE_m_axi_U_n_101
    );
image_buffer0_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1
     port map (
      E(0) => image_buffer0_10_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_10_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => image_buffer0_10_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_74,
      image_buffer0_10_address0(5 downto 0) => image_buffer0_10_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_32\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_84,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram0_fu_955_n_148,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram0_fu_955_n_153,
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram0_fu_955_n_152
    );
image_buffer0_11_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_6
     port map (
      E(0) => image_buffer0_11_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_11_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => image_buffer0_11_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_71,
      image_buffer0_11_address0(5 downto 0) => image_buffer0_11_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_31\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_91,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram0_fu_955_n_148,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram0_fu_955_n_153,
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram0_fu_955_n_152
    );
image_buffer0_12_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_7
     port map (
      E(0) => image_buffer0_12_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_12_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => image_buffer0_12_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_73,
      image_buffer0_12_address0(5 downto 0) => image_buffer0_12_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_21\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_98,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram0_fu_955_n_148,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram0_fu_955_n_153,
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram0_fu_955_n_152
    );
image_buffer0_13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_8
     port map (
      E(0) => image_buffer0_13_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_13_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => image_buffer0_13_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_66,
      image_buffer0_13_address0(5 downto 0) => image_buffer0_13_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_25\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_105,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram0_fu_955_n_138,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram0_fu_955_n_139,
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram0_fu_955_n_140
    );
image_buffer0_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_9
     port map (
      E(0) => image_buffer0_14_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_14_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => image_buffer0_14_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_72,
      image_buffer0_14_address0(5 downto 0) => image_buffer0_14_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_22\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_112,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram0_fu_955_n_148,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram0_fu_955_n_153,
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram0_fu_955_n_152
    );
image_buffer0_15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_10
     port map (
      E(0) => image_buffer0_15_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_15_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => image_buffer0_15_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_67,
      image_buffer0_15_address0(5 downto 0) => image_buffer0_15_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_26\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_119,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram0_fu_955_n_138,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram0_fu_955_n_139,
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram0_fu_955_n_140
    );
image_buffer0_16_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_11
     port map (
      E(0) => image_buffer0_16_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_16_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0) => image_buffer0_16_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[2]__0\ => hog_INPUT_IMAGE_m_axi_U_n_80,
      image_buffer0_16_address0(5 downto 0) => image_buffer0_16_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => grp_computeHistogram0_fu_955_image_buffer_16_address1(3 downto 1),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_27\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_126
    );
image_buffer0_17_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_12
     port map (
      E(0) => image_buffer0_0_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter23_reg => ap_enable_reg_pp0_iter23_reg_n_8,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => image_buffer0_17_q0(7 downto 0),
      image_buffer0_0_address0(1) => image_buffer0_0_address0(5),
      image_buffer0_0_address0(0) => image_buffer0_0_address0(0),
      p_0_in => \hog_image_buffer0_0_ram_U/p_0_in_35\,
      \tmp_40_reg_1655_reg[4]\(3 downto 0) => image_buffer0_0_address0(4 downto 1),
      \tmp_40_reg_1655_reg[4]_0\ => hog_INPUT_IMAGE_m_axi_U_n_10,
      \tmp_40_reg_1655_reg[5]\ => hog_INPUT_IMAGE_m_axi_U_n_102,
      \tmp_40_reg_1655_reg[5]_0\(1) => tmp_40_reg_1655(5),
      \tmp_40_reg_1655_reg[5]_0\(0) => tmp_40_reg_1655(0)
    );
image_buffer0_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_13
     port map (
      E(0) => image_buffer0_1_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_1_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0) => image_buffer0_1_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_79,
      image_buffer0_1_address0(5 downto 0) => image_buffer0_1_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => grp_computeHistogram0_fu_955_image_buffer_16_address1(3 downto 1),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_28\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_21
    );
image_buffer0_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_14
     port map (
      E(0) => image_buffer0_2_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_2_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => image_buffer0_2_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_78,
      image_buffer0_2_address0(5 downto 0) => image_buffer0_2_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => grp_computeHistogram0_fu_955_image_buffer_16_address1(3 downto 1),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_30\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_28
    );
image_buffer0_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_15
     port map (
      E(0) => image_buffer0_3_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_3_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => image_buffer0_3_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_68,
      image_buffer0_3_address0(5 downto 0) => image_buffer0_3_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_29\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_35,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram0_fu_955_n_138,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram0_fu_955_n_139,
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram0_fu_955_n_140
    );
image_buffer0_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_16
     port map (
      E(0) => image_buffer0_4_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_4_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => image_buffer0_4_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_76,
      image_buffer0_4_address0(5 downto 0) => image_buffer0_4_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => grp_computeHistogram0_fu_955_image_buffer_16_address1(3 downto 1),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_19\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_42
    );
image_buffer0_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_17
     port map (
      E(0) => image_buffer0_5_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_5_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => image_buffer0_5_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_69,
      image_buffer0_5_address0(5 downto 0) => image_buffer0_5_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_23\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_49,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram0_fu_955_n_138,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram0_fu_955_n_139,
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram0_fu_955_n_140
    );
image_buffer0_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_18
     port map (
      E(0) => image_buffer0_6_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_6_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => image_buffer0_6_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_77,
      image_buffer0_6_address0(5 downto 0) => image_buffer0_6_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => grp_computeHistogram0_fu_955_image_buffer_16_address1(3 downto 1),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_20\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_56
    );
image_buffer0_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_19
     port map (
      E(0) => image_buffer0_7_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_7_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => image_buffer0_7_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_70,
      image_buffer0_7_address0(5 downto 0) => image_buffer0_7_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_24\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_63,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram0_fu_955_n_148,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram0_fu_955_n_138,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram0_fu_955_n_153,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram0_fu_955_n_139,
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram0_fu_955_n_152,
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram0_fu_955_n_140
    );
image_buffer0_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_20
     port map (
      E(0) => image_buffer0_8_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_8_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025_reg[7]\(7 downto 0) => image_buffer0_8_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_75,
      image_buffer0_8_address0(5 downto 0) => image_buffer0_8_address0(5 downto 0),
      image_buffer_16_address1(2 downto 0) => grp_computeHistogram0_fu_955_image_buffer_16_address1(3 downto 1),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_33\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_70,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram0_fu_955_n_148,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram0_fu_955_n_153,
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram0_fu_955_n_152
    );
image_buffer0_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_21
     port map (
      E(0) => image_buffer0_9_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer0_15_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951_reg[7]\(7 downto 0) => image_buffer0_9_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988_reg[7]\(7 downto 0) => image_buffer0_9_q0(7 downto 0),
      \ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_65,
      image_buffer0_9_address0(5 downto 0) => image_buffer0_9_address0(5 downto 0),
      image_buffer_16_address1(1 downto 0) => grp_computeHistogram0_fu_955_image_buffer_16_address1(3 downto 2),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_34\,
      sum_addr_2_reg_1953 => sum_addr_2_reg_1953,
      \tmp_40_reg_1655_reg[4]\ => grp_computeHistogram0_fu_955_n_77,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram0_fu_955_n_138,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram0_fu_955_n_139,
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram0_fu_955_n_140
    );
image_buffer1_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_22
     port map (
      E(0) => image_buffer1_0_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter23_reg => grp_computeHistogram1_fu_987_n_56,
      ap_enable_reg_pp1_iter23_reg_0 => ap_enable_reg_pp1_iter23_reg_n_8,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => image_buffer1_0_q0(7 downto 0),
      ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(3 downto 0) => ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708(4 downto 1),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0\ => hog_INPUT_IMAGE_m_axi_U_n_104,
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]__0_0\ => hog_INPUT_IMAGE_m_axi_U_n_54,
      image_buffer1_0_address0(4 downto 0) => image_buffer1_0_address0(4 downto 0),
      \q0_reg[7]\(0) => image_buffer1_0_address0(5),
      \q0_reg[7]_0\ => image_buffer1_0_U_n_9,
      \tmp_s_reg_1732_reg[5]\(0) => tmp_s_reg_1732(5)
    );
image_buffer1_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_23
     port map (
      E(0) => image_buffer1_10_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_10_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => image_buffer1_10_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_90,
      image_buffer1_10_address0(5 downto 0) => image_buffer1_10_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_8\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_124,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram1_fu_987_n_187,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram1_fu_987_n_192,
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram1_fu_987_n_191
    );
image_buffer1_11_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_24
     port map (
      E(0) => image_buffer1_11_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_11_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => image_buffer1_11_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_87,
      image_buffer1_11_address0(5 downto 0) => image_buffer1_11_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_14\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_131,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram1_fu_987_n_187,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram1_fu_987_n_192,
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram1_fu_987_n_191
    );
image_buffer1_12_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_25
     port map (
      E(0) => image_buffer1_12_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_12_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => image_buffer1_12_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_89,
      image_buffer1_12_address0(5 downto 0) => image_buffer1_12_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_9\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_138,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram1_fu_987_n_187,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram1_fu_987_n_192,
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram1_fu_987_n_191
    );
image_buffer1_13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_26
     port map (
      E(0) => image_buffer1_13_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_13_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => image_buffer1_13_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_82,
      image_buffer1_13_address0(5 downto 0) => image_buffer1_13_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_13\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_145,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram1_fu_987_n_178,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram1_fu_987_n_179,
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram1_fu_987_n_180
    );
image_buffer1_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_27
     port map (
      E(0) => image_buffer1_14_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_14_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => image_buffer1_14_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_88,
      image_buffer1_14_address0(5 downto 0) => image_buffer1_14_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_10\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_152,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram1_fu_987_n_187,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram1_fu_987_n_192,
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram1_fu_987_n_191
    );
image_buffer1_15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_28
     port map (
      E(0) => image_buffer1_15_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_15_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => image_buffer1_15_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_83,
      image_buffer1_15_address0(5 downto 0) => image_buffer1_15_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_12\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_159,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram1_fu_987_n_178,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram1_fu_987_n_179,
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram1_fu_987_n_180
    );
image_buffer1_16_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_29
     port map (
      E(0) => image_buffer1_16_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_16_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0) => image_buffer1_16_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[2]__0\ => hog_INPUT_IMAGE_m_axi_U_n_97,
      image_buffer1_16_address0(5 downto 0) => image_buffer1_16_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_11\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_166,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => grp_computeHistogram1_fu_987_image_buffer_16_address1(3 downto 1)
    );
image_buffer1_17_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_0_30
     port map (
      E(0) => image_buffer1_0_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter23_reg(4 downto 0) => image_buffer1_0_address0(5 downto 1),
      ap_enable_reg_pp1_iter23_reg_0 => ap_enable_reg_pp1_iter23_reg_n_8,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => image_buffer1_17_q0(7 downto 0),
      image_buffer1_0_address0(0) => image_buffer1_0_address0(0),
      p_0_in => \hog_image_buffer0_0_ram_U/p_0_in\,
      \tmp_s_reg_1732_reg[0]\(0) => tmp_s_reg_1732(0),
      \tmp_s_reg_1732_reg[4]\ => hog_INPUT_IMAGE_m_axi_U_n_12,
      \tmp_s_reg_1732_reg[5]\ => hog_INPUT_IMAGE_m_axi_U_n_103
    );
image_buffer1_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_31
     port map (
      E(0) => image_buffer1_1_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_1_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914_reg[7]\(7 downto 0) => image_buffer1_1_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_95,
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0_0\ => hog_INPUT_IMAGE_m_axi_U_n_96,
      image_buffer1_1_address0(5 downto 0) => image_buffer1_1_address0(5 downto 0),
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_61,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => grp_computeHistogram1_fu_987_image_buffer_16_address1(3 downto 1)
    );
image_buffer1_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_32
     port map (
      E(0) => image_buffer1_2_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_2_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => image_buffer1_2_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_94,
      image_buffer1_2_address0(5 downto 0) => image_buffer1_2_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_68,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => grp_computeHistogram1_fu_987_image_buffer_16_address1(3 downto 1)
    );
image_buffer1_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_33
     port map (
      E(0) => image_buffer1_3_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_3_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => image_buffer1_3_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_84,
      image_buffer1_3_address0(5 downto 0) => image_buffer1_3_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_18\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_75,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram1_fu_987_n_178,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram1_fu_987_n_179,
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram1_fu_987_n_180
    );
image_buffer1_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_34
     port map (
      E(0) => image_buffer1_4_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_4_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => image_buffer1_4_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_92,
      image_buffer1_4_address0(5 downto 0) => image_buffer1_4_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_5\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_82,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => grp_computeHistogram1_fu_987_image_buffer_16_address1(3 downto 1)
    );
image_buffer1_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_35
     port map (
      E(0) => image_buffer1_5_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_5_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => image_buffer1_5_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_85,
      image_buffer1_5_address0(5 downto 0) => image_buffer1_5_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_17\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_89,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram1_fu_987_n_178,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram1_fu_987_n_179,
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram1_fu_987_n_180
    );
image_buffer1_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_36
     port map (
      E(0) => image_buffer1_6_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_6_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => image_buffer1_6_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_93,
      image_buffer1_6_address0(5 downto 0) => image_buffer1_6_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_6\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_96,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => grp_computeHistogram1_fu_987_image_buffer_16_address1(3 downto 1)
    );
image_buffer1_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_37
     port map (
      E(0) => image_buffer1_7_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_7_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => image_buffer1_7_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_86,
      image_buffer1_7_address0(5 downto 0) => image_buffer1_7_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_16\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_103,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram1_fu_987_n_187,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram1_fu_987_n_178,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram1_fu_987_n_192,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram1_fu_987_n_179,
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram1_fu_987_n_191,
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram1_fu_987_n_180
    );
image_buffer1_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_38
     port map (
      E(0) => image_buffer1_8_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_8_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_3_s_reg_1025_reg[7]\(7 downto 0) => image_buffer1_8_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_91,
      image_buffer1_8_address0(5 downto 0) => image_buffer1_8_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_7\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_110,
      \x_mid2_reg_1931_reg[1]_rep\ => grp_computeHistogram1_fu_987_n_187,
      \x_mid2_reg_1931_reg[2]_rep\ => grp_computeHistogram1_fu_987_n_192,
      \x_mid2_reg_1931_reg[3]\(2 downto 0) => grp_computeHistogram1_fu_987_image_buffer_16_address1(3 downto 1),
      \x_mid2_reg_1931_reg[3]_rep\ => grp_computeHistogram1_fu_987_n_191
    );
image_buffer1_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_image_buffer0_1_39
     port map (
      E(0) => image_buffer1_9_ce0,
      Q(7 downto 0) => reg_1033(7 downto 0),
      \ap_CS_fsm_reg[7]\(0) => image_buffer1_16_ce1,
      ap_clk => ap_clk,
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_1_s_reg_951_reg[7]\(7 downto 0) => image_buffer1_9_q1(7 downto 0),
      \ap_phi_precharge_reg_pp0_iter4_image_buffer_load_2_s_reg_988_reg[7]\(7 downto 0) => image_buffer1_9_q0(7 downto 0),
      \ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[0]__0\ => hog_INPUT_IMAGE_m_axi_U_n_81,
      image_buffer1_9_address0(5 downto 0) => image_buffer1_9_address0(5 downto 0),
      p_0_in => \hog_image_buffer0_1_ram_U/p_0_in_15\,
      sum_addr_1_reg_1953 => sum_addr_1_reg_1953,
      \tmp_s_reg_1732_reg[4]\ => grp_computeHistogram1_fu_987_n_117,
      \x_mid2_reg_1931_reg[1]_rep__0\ => grp_computeHistogram1_fu_987_n_178,
      \x_mid2_reg_1931_reg[2]_rep__0\ => grp_computeHistogram1_fu_987_n_179,
      \x_mid2_reg_1931_reg[3]\(1 downto 0) => grp_computeHistogram1_fu_987_image_buffer_16_address1(3 downto 2),
      \x_mid2_reg_1931_reg[3]_rep__0\ => grp_computeHistogram1_fu_987_n_180
    );
\indvar1_mid2_reg_1674[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \indvar1_reg_920_reg_n_8_[1]\,
      I1 => indvar1_mid2_fu_1275_p3(4),
      I2 => indvar1_mid2_fu_1275_p3(3),
      I3 => indvar1_mid2_fu_1275_p3(0),
      I4 => indvar1_mid2_fu_1275_p3(2),
      I5 => \indvar1_reg_920_reg_n_8_[5]\,
      O => indvar1_mid2_fu_1275_p3(1)
    );
\indvar1_mid2_reg_1674[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \indvar1_reg_920_reg_n_8_[5]\,
      I1 => \indvar1_reg_920_reg_n_8_[1]\,
      I2 => indvar1_mid2_fu_1275_p3(2),
      I3 => indvar1_mid2_fu_1275_p3(0),
      I4 => indvar1_mid2_fu_1275_p3(3),
      I5 => indvar1_mid2_fu_1275_p3(4),
      O => indvar1_mid2_fu_1275_p3(5)
    );
\indvar1_mid2_reg_1674[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => indvar_flatten8_phi_fu_901_p4(1),
      I1 => indvar_flatten8_phi_fu_901_p4(4),
      I2 => \indvar1_mid2_reg_1674[5]_i_4_n_8\,
      I3 => \exitcond_flatten1_reg_1665[0]_i_3_n_8\,
      I4 => indvar_flatten8_phi_fu_901_p4(3),
      I5 => indvar_flatten8_phi_fu_901_p4(8),
      O => \indvar1_mid2_reg_1674[5]_i_3_n_8\
    );
\indvar1_mid2_reg_1674[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => indvar_flatten8_reg_897(7),
      I1 => \indvar_flatten_next9_reg_1669_reg__0\(7),
      I2 => indvar_flatten8_reg_897(0),
      I3 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(0),
      O => \indvar1_mid2_reg_1674[5]_i_4_n_8\
    );
\indvar1_mid2_reg_1674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => indvar1_mid2_fu_1275_p3(0),
      Q => indvar1_mid2_reg_1674(0),
      R => '0'
    );
\indvar1_mid2_reg_1674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => indvar1_mid2_fu_1275_p3(1),
      Q => indvar1_mid2_reg_1674(1),
      R => '0'
    );
\indvar1_mid2_reg_1674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => indvar1_mid2_fu_1275_p3(2),
      Q => indvar1_mid2_reg_1674(2),
      R => '0'
    );
\indvar1_mid2_reg_1674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => indvar1_mid2_fu_1275_p3(3),
      Q => indvar1_mid2_reg_1674(3),
      R => '0'
    );
\indvar1_mid2_reg_1674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => indvar1_mid2_fu_1275_p3(4),
      Q => indvar1_mid2_reg_1674(4),
      R => '0'
    );
\indvar1_mid2_reg_1674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter10,
      D => indvar1_mid2_fu_1275_p3(5),
      Q => indvar1_mid2_reg_1674(5),
      R => '0'
    );
\indvar1_reg_920[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar1_mid2_fu_1275_p3(0),
      O => indvar_next1_fu_1297_p2(0)
    );
\indvar1_reg_920[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA55A855AA55AA"
    )
        port map (
      I0 => \indvar1_reg_920_reg_n_8_[1]\,
      I1 => indvar1_mid2_fu_1275_p3(4),
      I2 => indvar1_mid2_fu_1275_p3(3),
      I3 => indvar1_mid2_fu_1275_p3(0),
      I4 => indvar1_mid2_fu_1275_p3(2),
      I5 => \indvar1_reg_920_reg_n_8_[5]\,
      O => \indvar1_reg_920[1]_i_1_n_8\
    );
\indvar1_reg_920[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar1_mid2_fu_1275_p3(2),
      I1 => \indvar1_reg_920_reg_n_8_[1]\,
      I2 => indvar1_mid2_fu_1275_p3(0),
      O => indvar_next1_fu_1297_p2(2)
    );
\indvar1_reg_920[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar1_mid2_fu_1275_p3(3),
      I1 => indvar1_mid2_fu_1275_p3(0),
      I2 => \indvar1_reg_920_reg_n_8_[1]\,
      I3 => indvar1_mid2_fu_1275_p3(2),
      O => indvar_next1_fu_1297_p2(3)
    );
\indvar1_reg_920[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar1_mid2_fu_1275_p3(4),
      I1 => indvar1_mid2_fu_1275_p3(2),
      I2 => \indvar1_reg_920_reg_n_8_[1]\,
      I3 => indvar1_mid2_fu_1275_p3(0),
      I4 => indvar1_mid2_fu_1275_p3(3),
      O => indvar_next1_fu_1297_p2(4)
    );
\indvar1_reg_920[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \indvar1_reg_920_reg_n_8_[5]\,
      I1 => indvar1_mid2_fu_1275_p3(3),
      I2 => indvar1_mid2_fu_1275_p3(0),
      I3 => \indvar1_reg_920_reg_n_8_[1]\,
      I4 => indvar1_mid2_fu_1275_p3(2),
      I5 => indvar1_mid2_fu_1275_p3(4),
      O => indvar_next1_fu_1297_p2(5)
    );
\indvar1_reg_920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_150,
      D => indvar_next1_fu_1297_p2(0),
      Q => indvar1_mid2_fu_1275_p3(0),
      R => indvar1_reg_920
    );
\indvar1_reg_920_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_150,
      D => \indvar1_reg_920[1]_i_1_n_8\,
      Q => \indvar1_reg_920_reg_n_8_[1]\,
      R => indvar1_reg_920
    );
\indvar1_reg_920_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_150,
      D => indvar_next1_fu_1297_p2(2),
      Q => indvar1_mid2_fu_1275_p3(2),
      R => indvar1_reg_920
    );
\indvar1_reg_920_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_150,
      D => indvar_next1_fu_1297_p2(3),
      Q => indvar1_mid2_fu_1275_p3(3),
      R => indvar1_reg_920
    );
\indvar1_reg_920_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_150,
      D => indvar_next1_fu_1297_p2(4),
      Q => indvar1_mid2_fu_1275_p3(4),
      R => indvar1_reg_920
    );
\indvar1_reg_920_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_150,
      D => indvar_next1_fu_1297_p2(5),
      Q => \indvar1_reg_920_reg_n_8_[5]\,
      R => indvar1_reg_920
    );
\indvar_flatten8_reg_897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \indvar_flatten_next9_reg_1669_reg__0\(0),
      Q => indvar_flatten8_reg_897(0),
      R => i4_reg_909
    );
\indvar_flatten8_reg_897_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \indvar_flatten_next9_reg_1669_reg__0\(1),
      Q => indvar_flatten8_reg_897(1),
      R => i4_reg_909
    );
\indvar_flatten8_reg_897_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \indvar_flatten_next9_reg_1669_reg__0\(2),
      Q => indvar_flatten8_reg_897(2),
      R => i4_reg_909
    );
\indvar_flatten8_reg_897_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \indvar_flatten_next9_reg_1669_reg__0\(3),
      Q => indvar_flatten8_reg_897(3),
      R => i4_reg_909
    );
\indvar_flatten8_reg_897_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \indvar_flatten_next9_reg_1669_reg__0\(4),
      Q => indvar_flatten8_reg_897(4),
      R => i4_reg_909
    );
\indvar_flatten8_reg_897_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \indvar_flatten_next9_reg_1669_reg__0\(5),
      Q => indvar_flatten8_reg_897(5),
      R => i4_reg_909
    );
\indvar_flatten8_reg_897_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \indvar_flatten_next9_reg_1669_reg__0\(6),
      Q => indvar_flatten8_reg_897(6),
      R => i4_reg_909
    );
\indvar_flatten8_reg_897_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \indvar_flatten_next9_reg_1669_reg__0\(7),
      Q => indvar_flatten8_reg_897(7),
      R => i4_reg_909
    );
\indvar_flatten8_reg_897_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \indvar_flatten_next9_reg_1669_reg__0\(8),
      Q => indvar_flatten8_reg_897(8),
      R => i4_reg_909
    );
\indvar_flatten8_reg_897_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_9090,
      D => \indvar_flatten_next9_reg_1669_reg__0\(9),
      Q => indvar_flatten8_reg_897(9),
      R => i4_reg_909
    );
\indvar_flatten_next9_reg_1669[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669_reg__0\(0),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      I4 => indvar_flatten8_reg_897(0),
      O => indvar_flatten_next9_fu_1263_p2(0)
    );
\indvar_flatten_next9_reg_1669[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => indvar_flatten8_reg_897(1),
      I1 => \indvar_flatten_next9_reg_1669_reg__0\(1),
      I2 => indvar_flatten8_reg_897(0),
      I3 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(0),
      O => indvar_flatten_next9_fu_1263_p2(1)
    );
\indvar_flatten_next9_reg_1669[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A955A5595955555"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669[2]_i_2_n_8\,
      I1 => \indvar_flatten_next9_reg_1669_reg__0\(0),
      I2 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I3 => indvar_flatten8_reg_897(0),
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(1),
      I5 => indvar_flatten8_reg_897(1),
      O => indvar_flatten_next9_fu_1263_p2(2)
    );
\indvar_flatten_next9_reg_1669[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669_reg__0\(2),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      I4 => indvar_flatten8_reg_897(2),
      O => \indvar_flatten_next9_reg_1669[2]_i_2_n_8\
    );
\indvar_flatten_next9_reg_1669[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D33D1CC2E00E2"
    )
        port map (
      I0 => indvar_flatten8_reg_897(2),
      I1 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I2 => \indvar_flatten_next9_reg_1669_reg__0\(2),
      I3 => \indvar_flatten_next9_reg_1669[3]_i_2_n_8\,
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(3),
      I5 => indvar_flatten8_reg_897(3),
      O => indvar_flatten_next9_fu_1263_p2(3)
    );
\indvar_flatten_next9_reg_1669[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => indvar_flatten8_reg_897(1),
      I1 => \indvar_flatten_next9_reg_1669_reg__0\(1),
      I2 => indvar_flatten8_reg_897(0),
      I3 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(0),
      O => \indvar_flatten_next9_reg_1669[3]_i_2_n_8\
    );
\indvar_flatten_next9_reg_1669[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten8_reg_897(4),
      I1 => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(4),
      I5 => \indvar_flatten_next9_reg_1669[4]_i_2_n_8\,
      O => indvar_flatten_next9_fu_1263_p2(4)
    );
\indvar_flatten_next9_reg_1669[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000A0A0C000000"
    )
        port map (
      I0 => indvar_flatten8_reg_897(3),
      I1 => \indvar_flatten_next9_reg_1669_reg__0\(3),
      I2 => \indvar_flatten_next9_reg_1669[3]_i_2_n_8\,
      I3 => \indvar_flatten_next9_reg_1669_reg__0\(2),
      I4 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I5 => indvar_flatten8_reg_897(2),
      O => \indvar_flatten_next9_reg_1669[4]_i_2_n_8\
    );
\indvar_flatten_next9_reg_1669[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten8_reg_897(5),
      I1 => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(5),
      I5 => \indvar_flatten_next9_reg_1669[9]_i_5_n_8\,
      O => \indvar_flatten_next9_reg_1669[5]_i_1_n_8\
    );
\indvar_flatten_next9_reg_1669[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAACCAACCAA"
    )
        port map (
      I0 => indvar_flatten8_reg_897(6),
      I1 => \indvar_flatten_next9_reg_1669_reg__0\(6),
      I2 => \indvar_flatten_next9_reg_1669_reg__0\(5),
      I3 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I4 => indvar_flatten8_reg_897(5),
      I5 => \indvar_flatten_next9_reg_1669[9]_i_5_n_8\,
      O => \indvar_flatten_next9_reg_1669[6]_i_1_n_8\
    );
\indvar_flatten_next9_reg_1669[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999AAA9AAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten8_phi_fu_901_p4(7),
      I1 => \indvar_flatten_next9_reg_1669[7]_i_2_n_8\,
      I2 => indvar_flatten8_reg_897(6),
      I3 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(6),
      I5 => \indvar_flatten_next9_reg_1669[9]_i_5_n_8\,
      O => indvar_flatten_next9_fu_1263_p2(7)
    );
\indvar_flatten_next9_reg_1669[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669_reg__0\(5),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      I4 => indvar_flatten8_reg_897(5),
      O => \indvar_flatten_next9_reg_1669[7]_i_2_n_8\
    );
\indvar_flatten_next9_reg_1669[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E21DE2E2E2E2E2"
    )
        port map (
      I0 => indvar_flatten8_reg_897(8),
      I1 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I2 => \indvar_flatten_next9_reg_1669_reg__0\(8),
      I3 => \indvar_flatten_next9_reg_1669[9]_i_5_n_8\,
      I4 => \indvar_flatten_next9_reg_1669[9]_i_4_n_8\,
      I5 => indvar_flatten8_phi_fu_901_p4(7),
      O => indvar_flatten_next9_fu_1263_p2(8)
    );
\indvar_flatten_next9_reg_1669[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59555555"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669[9]_i_3_n_8\,
      I1 => indvar_flatten8_phi_fu_901_p4(7),
      I2 => \indvar_flatten_next9_reg_1669[9]_i_4_n_8\,
      I3 => \indvar_flatten_next9_reg_1669[9]_i_5_n_8\,
      I4 => indvar_flatten8_phi_fu_901_p4(8),
      O => \indvar_flatten_next9_reg_1669[9]_i_2_n_8\
    );
\indvar_flatten_next9_reg_1669[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \indvar_flatten_next9_reg_1669_reg__0\(9),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      I4 => indvar_flatten8_reg_897(9),
      O => \indvar_flatten_next9_reg_1669[9]_i_3_n_8\
    );
\indvar_flatten_next9_reg_1669[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => indvar_flatten8_reg_897(5),
      I1 => \indvar_flatten_next9_reg_1669_reg__0\(5),
      I2 => indvar_flatten8_reg_897(6),
      I3 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(6),
      O => \indvar_flatten_next9_reg_1669[9]_i_4_n_8\
    );
\indvar_flatten_next9_reg_1669[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAA00000000"
    )
        port map (
      I0 => indvar_flatten8_reg_897(4),
      I1 => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \indvar_flatten_next9_reg_1669_reg__0\(4),
      I5 => \indvar_flatten_next9_reg_1669[4]_i_2_n_8\,
      O => \indvar_flatten_next9_reg_1669[9]_i_5_n_8\
    );
\indvar_flatten_next9_reg_1669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_149,
      D => indvar_flatten_next9_fu_1263_p2(0),
      Q => \indvar_flatten_next9_reg_1669_reg__0\(0),
      R => '0'
    );
\indvar_flatten_next9_reg_1669_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_149,
      D => indvar_flatten_next9_fu_1263_p2(1),
      Q => \indvar_flatten_next9_reg_1669_reg__0\(1),
      R => '0'
    );
\indvar_flatten_next9_reg_1669_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_149,
      D => indvar_flatten_next9_fu_1263_p2(2),
      Q => \indvar_flatten_next9_reg_1669_reg__0\(2),
      R => '0'
    );
\indvar_flatten_next9_reg_1669_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_149,
      D => indvar_flatten_next9_fu_1263_p2(3),
      Q => \indvar_flatten_next9_reg_1669_reg__0\(3),
      R => '0'
    );
\indvar_flatten_next9_reg_1669_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_149,
      D => indvar_flatten_next9_fu_1263_p2(4),
      Q => \indvar_flatten_next9_reg_1669_reg__0\(4),
      R => '0'
    );
\indvar_flatten_next9_reg_1669_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_149,
      D => \indvar_flatten_next9_reg_1669[5]_i_1_n_8\,
      Q => \indvar_flatten_next9_reg_1669_reg__0\(5),
      R => '0'
    );
\indvar_flatten_next9_reg_1669_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_149,
      D => \indvar_flatten_next9_reg_1669[6]_i_1_n_8\,
      Q => \indvar_flatten_next9_reg_1669_reg__0\(6),
      R => '0'
    );
\indvar_flatten_next9_reg_1669_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_149,
      D => indvar_flatten_next9_fu_1263_p2(7),
      Q => \indvar_flatten_next9_reg_1669_reg__0\(7),
      R => '0'
    );
\indvar_flatten_next9_reg_1669_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_149,
      D => indvar_flatten_next9_fu_1263_p2(8),
      Q => \indvar_flatten_next9_reg_1669_reg__0\(8),
      R => '0'
    );
\indvar_flatten_next9_reg_1669_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_149,
      D => \indvar_flatten_next9_reg_1669[9]_i_2_n_8\,
      Q => \indvar_flatten_next9_reg_1669_reg__0\(9),
      R => '0'
    );
\indvar_flatten_next_reg_1592[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592_reg__0\(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      I4 => indvar_flatten_reg_863(0),
      O => indvar_flatten_next_fu_1087_p2(0)
    );
\indvar_flatten_next_reg_1592[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => indvar_flatten_reg_863(1),
      I1 => \indvar_flatten_next_reg_1592_reg__0\(1),
      I2 => indvar_flatten_reg_863(0),
      I3 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I4 => \indvar_flatten_next_reg_1592_reg__0\(0),
      O => indvar_flatten_next_fu_1087_p2(1)
    );
\indvar_flatten_next_reg_1592[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A955A5595955555"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592[2]_i_2_n_8\,
      I1 => \indvar_flatten_next_reg_1592_reg__0\(0),
      I2 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I3 => indvar_flatten_reg_863(0),
      I4 => \indvar_flatten_next_reg_1592_reg__0\(1),
      I5 => indvar_flatten_reg_863(1),
      O => indvar_flatten_next_fu_1087_p2(2)
    );
\indvar_flatten_next_reg_1592[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592_reg__0\(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      I4 => indvar_flatten_reg_863(2),
      O => \indvar_flatten_next_reg_1592[2]_i_2_n_8\
    );
\indvar_flatten_next_reg_1592[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D33D1CC2E00E2"
    )
        port map (
      I0 => indvar_flatten_reg_863(2),
      I1 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I2 => \indvar_flatten_next_reg_1592_reg__0\(2),
      I3 => \indvar_flatten_next_reg_1592[3]_i_2_n_8\,
      I4 => \indvar_flatten_next_reg_1592_reg__0\(3),
      I5 => indvar_flatten_reg_863(3),
      O => indvar_flatten_next_fu_1087_p2(3)
    );
\indvar_flatten_next_reg_1592[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => indvar_flatten_reg_863(1),
      I1 => \indvar_flatten_next_reg_1592_reg__0\(1),
      I2 => indvar_flatten_reg_863(0),
      I3 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I4 => \indvar_flatten_next_reg_1592_reg__0\(0),
      O => \indvar_flatten_next_reg_1592[3]_i_2_n_8\
    );
\indvar_flatten_next_reg_1592[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten_reg_863(4),
      I1 => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \indvar_flatten_next_reg_1592_reg__0\(4),
      I5 => \indvar_flatten_next_reg_1592[4]_i_2_n_8\,
      O => indvar_flatten_next_fu_1087_p2(4)
    );
\indvar_flatten_next_reg_1592[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000A0A0C000000"
    )
        port map (
      I0 => indvar_flatten_reg_863(3),
      I1 => \indvar_flatten_next_reg_1592_reg__0\(3),
      I2 => \indvar_flatten_next_reg_1592[3]_i_2_n_8\,
      I3 => \indvar_flatten_next_reg_1592_reg__0\(2),
      I4 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I5 => indvar_flatten_reg_863(2),
      O => \indvar_flatten_next_reg_1592[4]_i_2_n_8\
    );
\indvar_flatten_next_reg_1592[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten_reg_863(5),
      I1 => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \indvar_flatten_next_reg_1592_reg__0\(5),
      I5 => \indvar_flatten_next_reg_1592[9]_i_5_n_8\,
      O => \indvar_flatten_next_reg_1592[5]_i_1_n_8\
    );
\indvar_flatten_next_reg_1592[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAACCAACCAA"
    )
        port map (
      I0 => indvar_flatten_reg_863(6),
      I1 => \indvar_flatten_next_reg_1592_reg__0\(6),
      I2 => \indvar_flatten_next_reg_1592_reg__0\(5),
      I3 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I4 => indvar_flatten_reg_863(5),
      I5 => \indvar_flatten_next_reg_1592[9]_i_5_n_8\,
      O => \indvar_flatten_next_reg_1592[6]_i_1_n_8\
    );
\indvar_flatten_next_reg_1592[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999AAA9AAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten_phi_fu_867_p4(7),
      I1 => \indvar_flatten_next_reg_1592[7]_i_2_n_8\,
      I2 => indvar_flatten_reg_863(6),
      I3 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I4 => \indvar_flatten_next_reg_1592_reg__0\(6),
      I5 => \indvar_flatten_next_reg_1592[9]_i_5_n_8\,
      O => indvar_flatten_next_fu_1087_p2(7)
    );
\indvar_flatten_next_reg_1592[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592_reg__0\(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      I4 => indvar_flatten_reg_863(5),
      O => \indvar_flatten_next_reg_1592[7]_i_2_n_8\
    );
\indvar_flatten_next_reg_1592[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E21DE2E2E2E2E2"
    )
        port map (
      I0 => indvar_flatten_reg_863(8),
      I1 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I2 => \indvar_flatten_next_reg_1592_reg__0\(8),
      I3 => \indvar_flatten_next_reg_1592[9]_i_5_n_8\,
      I4 => \indvar_flatten_next_reg_1592[9]_i_4_n_8\,
      I5 => indvar_flatten_phi_fu_867_p4(7),
      O => indvar_flatten_next_fu_1087_p2(8)
    );
\indvar_flatten_next_reg_1592[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59555555"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592[9]_i_3_n_8\,
      I1 => indvar_flatten_phi_fu_867_p4(7),
      I2 => \indvar_flatten_next_reg_1592[9]_i_4_n_8\,
      I3 => \indvar_flatten_next_reg_1592[9]_i_5_n_8\,
      I4 => indvar_flatten_phi_fu_867_p4(8),
      O => \indvar_flatten_next_reg_1592[9]_i_2_n_8\
    );
\indvar_flatten_next_reg_1592[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1592_reg__0\(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      I4 => indvar_flatten_reg_863(9),
      O => \indvar_flatten_next_reg_1592[9]_i_3_n_8\
    );
\indvar_flatten_next_reg_1592[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => indvar_flatten_reg_863(5),
      I1 => \indvar_flatten_next_reg_1592_reg__0\(5),
      I2 => indvar_flatten_reg_863(6),
      I3 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I4 => \indvar_flatten_next_reg_1592_reg__0\(6),
      O => \indvar_flatten_next_reg_1592[9]_i_4_n_8\
    );
\indvar_flatten_next_reg_1592[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAA00000000"
    )
        port map (
      I0 => indvar_flatten_reg_863(4),
      I1 => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \indvar_flatten_next_reg_1592_reg__0\(4),
      I5 => \indvar_flatten_next_reg_1592[4]_i_2_n_8\,
      O => \indvar_flatten_next_reg_1592[9]_i_5_n_8\
    );
\indvar_flatten_next_reg_1592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvar_flatten_next_fu_1087_p2(0),
      Q => \indvar_flatten_next_reg_1592_reg__0\(0),
      R => '0'
    );
\indvar_flatten_next_reg_1592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvar_flatten_next_fu_1087_p2(1),
      Q => \indvar_flatten_next_reg_1592_reg__0\(1),
      R => '0'
    );
\indvar_flatten_next_reg_1592_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvar_flatten_next_fu_1087_p2(2),
      Q => \indvar_flatten_next_reg_1592_reg__0\(2),
      R => '0'
    );
\indvar_flatten_next_reg_1592_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvar_flatten_next_fu_1087_p2(3),
      Q => \indvar_flatten_next_reg_1592_reg__0\(3),
      R => '0'
    );
\indvar_flatten_next_reg_1592_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvar_flatten_next_fu_1087_p2(4),
      Q => \indvar_flatten_next_reg_1592_reg__0\(4),
      R => '0'
    );
\indvar_flatten_next_reg_1592_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvar_flatten_next_reg_1592[5]_i_1_n_8\,
      Q => \indvar_flatten_next_reg_1592_reg__0\(5),
      R => '0'
    );
\indvar_flatten_next_reg_1592_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvar_flatten_next_reg_1592[6]_i_1_n_8\,
      Q => \indvar_flatten_next_reg_1592_reg__0\(6),
      R => '0'
    );
\indvar_flatten_next_reg_1592_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvar_flatten_next_fu_1087_p2(7),
      Q => \indvar_flatten_next_reg_1592_reg__0\(7),
      R => '0'
    );
\indvar_flatten_next_reg_1592_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvar_flatten_next_fu_1087_p2(8),
      Q => \indvar_flatten_next_reg_1592_reg__0\(8),
      R => '0'
    );
\indvar_flatten_next_reg_1592_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvar_flatten_next_reg_1592[9]_i_2_n_8\,
      Q => \indvar_flatten_next_reg_1592_reg__0\(9),
      R => '0'
    );
\indvar_flatten_reg_863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \indvar_flatten_next_reg_1592_reg__0\(0),
      Q => indvar_flatten_reg_863(0),
      R => i_reg_875
    );
\indvar_flatten_reg_863_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \indvar_flatten_next_reg_1592_reg__0\(1),
      Q => indvar_flatten_reg_863(1),
      R => i_reg_875
    );
\indvar_flatten_reg_863_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \indvar_flatten_next_reg_1592_reg__0\(2),
      Q => indvar_flatten_reg_863(2),
      R => i_reg_875
    );
\indvar_flatten_reg_863_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \indvar_flatten_next_reg_1592_reg__0\(3),
      Q => indvar_flatten_reg_863(3),
      R => i_reg_875
    );
\indvar_flatten_reg_863_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \indvar_flatten_next_reg_1592_reg__0\(4),
      Q => indvar_flatten_reg_863(4),
      R => i_reg_875
    );
\indvar_flatten_reg_863_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \indvar_flatten_next_reg_1592_reg__0\(5),
      Q => indvar_flatten_reg_863(5),
      R => i_reg_875
    );
\indvar_flatten_reg_863_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \indvar_flatten_next_reg_1592_reg__0\(6),
      Q => indvar_flatten_reg_863(6),
      R => i_reg_875
    );
\indvar_flatten_reg_863_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \indvar_flatten_next_reg_1592_reg__0\(7),
      Q => indvar_flatten_reg_863(7),
      R => i_reg_875
    );
\indvar_flatten_reg_863_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \indvar_flatten_next_reg_1592_reg__0\(8),
      Q => indvar_flatten_reg_863(8),
      R => i_reg_875
    );
\indvar_flatten_reg_863_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_8750,
      D => \indvar_flatten_next_reg_1592_reg__0\(9),
      Q => indvar_flatten_reg_863(9),
      R => i_reg_875
    );
\indvar_mid2_reg_1597[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \indvar_reg_886_reg_n_8_[1]\,
      I1 => indvar_mid2_fu_1099_p3(4),
      I2 => indvar_mid2_fu_1099_p3(3),
      I3 => indvar_mid2_fu_1099_p3(0),
      I4 => indvar_mid2_fu_1099_p3(2),
      I5 => \indvar_reg_886_reg_n_8_[5]\,
      O => indvar_mid2_fu_1099_p3(1)
    );
\indvar_mid2_reg_1597[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \indvar_reg_886_reg_n_8_[5]\,
      I1 => \indvar_reg_886_reg_n_8_[1]\,
      I2 => indvar_mid2_fu_1099_p3(2),
      I3 => indvar_mid2_fu_1099_p3(0),
      I4 => indvar_mid2_fu_1099_p3(3),
      I5 => indvar_mid2_fu_1099_p3(4),
      O => indvar_mid2_fu_1099_p3(5)
    );
\indvar_mid2_reg_1597[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => indvar_flatten_phi_fu_867_p4(1),
      I1 => indvar_flatten_phi_fu_867_p4(4),
      I2 => \indvar_mid2_reg_1597[5]_i_4_n_8\,
      I3 => \exitcond_flatten_reg_1588[0]_i_3_n_8\,
      I4 => indvar_flatten_phi_fu_867_p4(3),
      I5 => indvar_flatten_phi_fu_867_p4(8),
      O => \indvar_mid2_reg_1597[5]_i_3_n_8\
    );
\indvar_mid2_reg_1597[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => indvar_flatten_reg_863(7),
      I1 => \indvar_flatten_next_reg_1592_reg__0\(7),
      I2 => indvar_flatten_reg_863(0),
      I3 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I4 => \indvar_flatten_next_reg_1592_reg__0\(0),
      O => \indvar_mid2_reg_1597[5]_i_4_n_8\
    );
\indvar_mid2_reg_1597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => indvar_mid2_fu_1099_p3(0),
      Q => indvar_mid2_reg_1597(0),
      R => '0'
    );
\indvar_mid2_reg_1597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => indvar_mid2_fu_1099_p3(1),
      Q => indvar_mid2_reg_1597(1),
      R => '0'
    );
\indvar_mid2_reg_1597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => indvar_mid2_fu_1099_p3(2),
      Q => indvar_mid2_reg_1597(2),
      R => '0'
    );
\indvar_mid2_reg_1597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => indvar_mid2_fu_1099_p3(3),
      Q => indvar_mid2_reg_1597(3),
      R => '0'
    );
\indvar_mid2_reg_1597_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => indvar_mid2_fu_1099_p3(4),
      Q => indvar_mid2_reg_1597(4),
      R => '0'
    );
\indvar_mid2_reg_1597_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => indvar_mid2_fu_1099_p3(5),
      Q => indvar_mid2_reg_1597(5),
      R => '0'
    );
\indvar_reg_886[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_mid2_fu_1099_p3(0),
      O => indvar_next_fu_1121_p2(0)
    );
\indvar_reg_886[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA55A855AA55AA"
    )
        port map (
      I0 => \indvar_reg_886_reg_n_8_[1]\,
      I1 => indvar_mid2_fu_1099_p3(4),
      I2 => indvar_mid2_fu_1099_p3(3),
      I3 => indvar_mid2_fu_1099_p3(0),
      I4 => indvar_mid2_fu_1099_p3(2),
      I5 => \indvar_reg_886_reg_n_8_[5]\,
      O => \indvar_reg_886[1]_i_1_n_8\
    );
\indvar_reg_886[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_mid2_fu_1099_p3(2),
      I1 => \indvar_reg_886_reg_n_8_[1]\,
      I2 => indvar_mid2_fu_1099_p3(0),
      O => indvar_next_fu_1121_p2(2)
    );
\indvar_reg_886[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_mid2_fu_1099_p3(3),
      I1 => indvar_mid2_fu_1099_p3(0),
      I2 => \indvar_reg_886_reg_n_8_[1]\,
      I3 => indvar_mid2_fu_1099_p3(2),
      O => indvar_next_fu_1121_p2(3)
    );
\indvar_reg_886[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_mid2_fu_1099_p3(4),
      I1 => indvar_mid2_fu_1099_p3(2),
      I2 => \indvar_reg_886_reg_n_8_[1]\,
      I3 => indvar_mid2_fu_1099_p3(0),
      I4 => indvar_mid2_fu_1099_p3(3),
      O => indvar_next_fu_1121_p2(4)
    );
\indvar_reg_886[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \indvar_reg_886_reg_n_8_[5]\,
      I1 => indvar_mid2_fu_1099_p3(3),
      I2 => indvar_mid2_fu_1099_p3(0),
      I3 => \indvar_reg_886_reg_n_8_[1]\,
      I4 => indvar_mid2_fu_1099_p3(2),
      I5 => indvar_mid2_fu_1099_p3(4),
      O => indvar_next_fu_1121_p2(5)
    );
\indvar_reg_886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_143,
      D => indvar_next_fu_1121_p2(0),
      Q => indvar_mid2_fu_1099_p3(0),
      R => indvar_reg_886
    );
\indvar_reg_886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_143,
      D => \indvar_reg_886[1]_i_1_n_8\,
      Q => \indvar_reg_886_reg_n_8_[1]\,
      R => indvar_reg_886
    );
\indvar_reg_886_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_143,
      D => indvar_next_fu_1121_p2(2),
      Q => indvar_mid2_fu_1099_p3(2),
      R => indvar_reg_886
    );
\indvar_reg_886_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_143,
      D => indvar_next_fu_1121_p2(3),
      Q => indvar_mid2_fu_1099_p3(3),
      R => indvar_reg_886
    );
\indvar_reg_886_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_143,
      D => indvar_next_fu_1121_p2(4),
      Q => indvar_mid2_fu_1099_p3(4),
      R => indvar_reg_886
    );
\indvar_reg_886_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_143,
      D => indvar_next_fu_1121_p2(5),
      Q => \indvar_reg_886_reg_n_8_[5]\,
      R => indvar_reg_886
    );
normalized0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V
     port map (
      D(9 downto 0) => normalized0_V_load_reg_1782(9 downto 0),
      DIADI(4 downto 0) => grp_normalizeHisto0_fu_1019_normalized_V_d1(8 downto 4),
      Q(6) => \i_i_reg_943_reg_n_8_[6]\,
      Q(5) => \i_i_reg_943_reg_n_8_[5]\,
      Q(4) => \i_i_reg_943_reg_n_8_[4]\,
      Q(3) => \i_i_reg_943_reg_n_8_[3]\,
      Q(2) => \i_i_reg_943_reg_n_8_[2]\,
      Q(1) => \i_i_reg_943_reg_n_8_[1]\,
      Q(0) => \i_i_reg_943_reg_n_8_[0]\,
      WEA(0) => normalized0_V_we1,
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[6]\(6 downto 0) => grp_normalizeHisto0_fu_1019_normalized_V_address1(6 downto 0),
      \ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748_reg[0]\ => normalized1_V_U_n_18,
      normalized0_V_ce0 => normalized0_V_ce0
    );
normalized1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_normalized0_V_40
     port map (
      DIADI(4 downto 0) => grp_normalizeHisto1_fu_1026_normalized_V_d1(8 downto 4),
      Q(6) => \i_i_reg_943_reg_n_8_[6]\,
      Q(5) => \i_i_reg_943_reg_n_8_[5]\,
      Q(4) => \i_i_reg_943_reg_n_8_[4]\,
      Q(3) => \i_i_reg_943_reg_n_8_[3]\,
      Q(2) => \i_i_reg_943_reg_n_8_[2]\,
      Q(1) => \i_i_reg_943_reg_n_8_[1]\,
      Q(0) => \i_i_reg_943_reg_n_8_[0]\,
      WEA(0) => normalized1_V_we1,
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[6]\(6 downto 0) => grp_normalizeHisto1_fu_1026_normalized_V_address1(6 downto 0),
      ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748 => ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748,
      normalized0_V_ce0 => normalized0_V_ce0,
      r_V_1_reg_1822_reg(9 downto 0) => normalized1_V_load_reg_1792(9 downto 0),
      ram_reg => normalized1_V_U_n_18
    );
\offset_assign_cast_reg_1742_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter00,
      D => tmp_42_fu_1438_p4(10),
      Q => offset_assign_cast_reg_1742(10),
      R => '0'
    );
\offset_assign_cast_reg_1742_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter00,
      D => specs_q0(0),
      Q => offset_assign_cast_reg_1742(4),
      R => '0'
    );
\offset_assign_cast_reg_1742_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_39,
      Q => \offset_assign_cast_reg_1742_reg[4]_i_2_n_8\,
      R => '0'
    );
\offset_assign_cast_reg_1742_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter00,
      D => specs_q0(1),
      Q => offset_assign_cast_reg_1742(5),
      R => '0'
    );
\offset_assign_cast_reg_1742_reg[5]_i_2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => specs_ce0,
      Q => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      R => '0'
    );
\offset_assign_cast_reg_1742_reg[5]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_38,
      Q => \offset_assign_cast_reg_1742_reg[5]_i_3_n_8\,
      R => '0'
    );
\offset_assign_cast_reg_1742_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter00,
      D => tmp_42_fu_1438_p4(6),
      Q => offset_assign_cast_reg_1742(6),
      R => '0'
    );
\offset_assign_cast_reg_1742_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter00,
      D => tmp_42_fu_1438_p4(7),
      Q => offset_assign_cast_reg_1742(7),
      R => '0'
    );
\offset_assign_cast_reg_1742_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter00,
      D => tmp_42_fu_1438_p4(8),
      Q => offset_assign_cast_reg_1742(8),
      R => '0'
    );
\offset_assign_cast_reg_1742_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter00,
      D => tmp_42_fu_1438_p4(9),
      Q => offset_assign_cast_reg_1742(9),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(0),
      Q => p_sum1_cast_mid2_v_reg_1635(0),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(10),
      Q => p_sum1_cast_mid2_v_reg_1635(10),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(11),
      Q => p_sum1_cast_mid2_v_reg_1635(11),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(12),
      Q => p_sum1_cast_mid2_v_reg_1635(12),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(13),
      Q => p_sum1_cast_mid2_v_reg_1635(13),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(14),
      Q => p_sum1_cast_mid2_v_reg_1635(14),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(15),
      Q => p_sum1_cast_mid2_v_reg_1635(15),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(16),
      Q => p_sum1_cast_mid2_v_reg_1635(16),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(17),
      Q => p_sum1_cast_mid2_v_reg_1635(17),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(18),
      Q => p_sum1_cast_mid2_v_reg_1635(18),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(19),
      Q => p_sum1_cast_mid2_v_reg_1635(19),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(1),
      Q => p_sum1_cast_mid2_v_reg_1635(1),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(20),
      Q => p_sum1_cast_mid2_v_reg_1635(20),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(21),
      Q => p_sum1_cast_mid2_v_reg_1635(21),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(22),
      Q => p_sum1_cast_mid2_v_reg_1635(22),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(23),
      Q => p_sum1_cast_mid2_v_reg_1635(23),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(24),
      Q => p_sum1_cast_mid2_v_reg_1635(24),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(25),
      Q => p_sum1_cast_mid2_v_reg_1635(25),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(26),
      Q => p_sum1_cast_mid2_v_reg_1635(26),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(27),
      Q => p_sum1_cast_mid2_v_reg_1635(27),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(28),
      Q => p_sum1_cast_mid2_v_reg_1635(28),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(29),
      Q => p_sum1_cast_mid2_v_reg_1635(29),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(2),
      Q => p_sum1_cast_mid2_v_reg_1635(2),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(30),
      Q => p_sum1_cast_mid2_v_reg_1635(30),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(31),
      Q => p_sum1_cast_mid2_v_reg_1635(31),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(3),
      Q => p_sum1_cast_mid2_v_reg_1635(3),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(4),
      Q => p_sum1_cast_mid2_v_reg_1635(4),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(5),
      Q => p_sum1_cast_mid2_v_reg_1635(5),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(6),
      Q => p_sum1_cast_mid2_v_reg_1635(6),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(7),
      Q => p_sum1_cast_mid2_v_reg_1635(7),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(8),
      Q => p_sum1_cast_mid2_v_reg_1635(8),
      R => '0'
    );
\p_sum1_cast_mid2_v_reg_1635_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => p_sum1_cast_mid2_v_fu_1199_p2(9),
      Q => p_sum1_cast_mid2_v_reg_1635(9),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(0),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(0),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(10),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(10),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(11),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(11),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(12),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(12),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(13),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(13),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(14),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(14),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(15),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(15),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(16),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(16),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(17),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(17),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(18),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(18),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(19),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(19),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(1),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(1),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(20),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(20),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(21),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(21),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(22),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(22),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(23),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(23),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(24),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(24),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(25),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(25),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(26),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(26),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(27),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(27),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(28),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(28),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(29),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(29),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(2),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(2),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(30),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(30),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(31),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(31),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(3),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(3),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(4),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(4),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(5),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(5),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(6),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(6),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(7),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(7),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(8),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(8),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_2_reg_1712_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum2_cast_mid2_v_v_2_reg_17120,
      D => \hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg\(9),
      Q => p_sum2_cast_mid2_v_v_2_reg_1712(9),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_s_reg_1679[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656666666A666666"
    )
        port map (
      I0 => \p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2_n_8\,
      I1 => \i4_reg_909_reg_n_8_[0]\,
      I2 => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(0),
      O => \p_sum2_cast_mid2_v_v_s_reg_1679[0]_i_1_n_8\
    );
\p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2_n_8\,
      I1 => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(0),
      I2 => \i4_reg_909_reg_n_8_[0]\,
      I3 => \i4_reg_909_reg_n_8_[1]\,
      I4 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I5 => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(1),
      O => p_sum2_cast_mid2_v_v_s_fu_1289_p3(1)
    );
\p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => indvar1_mid2_fu_1275_p3(4),
      I1 => indvar1_mid2_fu_1275_p3(3),
      I2 => indvar1_mid2_fu_1275_p3(0),
      I3 => indvar1_mid2_fu_1275_p3(2),
      I4 => \indvar1_reg_920_reg_n_8_[1]\,
      I5 => \indvar1_reg_920_reg_n_8_[5]\,
      O => \p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2_n_8\
    );
\p_sum2_cast_mid2_v_v_s_reg_1679[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => \p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2_n_8\,
      I1 => \i4_reg_909_reg_n_8_[2]\,
      I2 => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(2),
      O => p_sum2_cast_mid2_v_v_s_fu_1289_p3(2)
    );
\p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(2),
      I1 => \i4_reg_909_reg_n_8_[2]\,
      I2 => \p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2_n_8\,
      I3 => \i4_reg_909_reg_n_8_[3]\,
      I4 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I5 => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(3),
      O => p_sum2_cast_mid2_v_v_s_fu_1289_p3(3)
    );
\p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FFFFFFF5FFF"
    )
        port map (
      I0 => \p_sum2_cast_mid2_v_v_s_reg_1679[1]_i_2_n_8\,
      I1 => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(0),
      I2 => \i4_reg_909_reg_n_8_[0]\,
      I3 => \i4_reg_909_reg_n_8_[1]\,
      I4 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I5 => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(1),
      O => \p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2_n_8\
    );
\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(3),
      I1 => \i4_reg_909_reg_n_8_[3]\,
      I2 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_2_n_8\,
      I3 => \i4_reg_909_reg_n_8_[4]\,
      I4 => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\,
      I5 => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(4),
      O => p_sum2_cast_mid2_v_v_s_fu_1289_p3(4)
    );
\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBFBBBBBB"
    )
        port map (
      I0 => \p_sum2_cast_mid2_v_v_s_reg_1679[3]_i_2_n_8\,
      I1 => \i4_reg_909_reg_n_8_[2]\,
      I2 => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(2),
      O => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_2_n_8\
    );
\p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \exitcond_flatten1_reg_1665_reg_n_8_[0]\,
      O => \p_sum2_cast_mid2_v_v_s_reg_1679[4]_i_3_n_8\
    );
\p_sum2_cast_mid2_v_v_s_reg_1679_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_150,
      D => \p_sum2_cast_mid2_v_v_s_reg_1679[0]_i_1_n_8\,
      Q => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(0),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_s_reg_1679_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_150,
      D => p_sum2_cast_mid2_v_v_s_fu_1289_p3(1),
      Q => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(1),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_s_reg_1679_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_150,
      D => p_sum2_cast_mid2_v_v_s_fu_1289_p3(2),
      Q => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(2),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_s_reg_1679_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_150,
      D => p_sum2_cast_mid2_v_v_s_fu_1289_p3(3),
      Q => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(3),
      R => '0'
    );
\p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_150,
      D => p_sum2_cast_mid2_v_v_s_fu_1289_p3(4),
      Q => \p_sum2_cast_mid2_v_v_s_reg_1679_reg__0\(4),
      R => '0'
    );
r_V_1_reg_1822_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(28) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(27) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(26) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(25) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(24) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(23) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(22) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(21) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(20) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(19) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(18) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(17) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(16) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(15) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(14) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(13) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(12) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(11) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(10) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(9) => hog_mul_10s_10s_2CeG_U59_n_8,
      A(8) => hog_mul_10s_10s_2CeG_U59_n_9,
      A(7) => hog_mul_10s_10s_2CeG_U59_n_10,
      A(6) => hog_mul_10s_10s_2CeG_U59_n_11,
      A(5) => hog_mul_10s_10s_2CeG_U59_n_12,
      A(4) => hog_mul_10s_10s_2CeG_U59_n_13,
      A(3) => hog_mul_10s_10s_2CeG_U59_n_14,
      A(2) => hog_mul_10s_10s_2CeG_U59_n_15,
      A(1) => hog_mul_10s_10s_2CeG_U59_n_16,
      A(0) => hog_mul_10s_10s_2CeG_U59_n_17,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_V_1_reg_1822_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => hog_mul_10s_10s_2CeG_U59_n_18,
      B(16) => hog_mul_10s_10s_2CeG_U59_n_18,
      B(15) => hog_mul_10s_10s_2CeG_U59_n_18,
      B(14) => hog_mul_10s_10s_2CeG_U59_n_18,
      B(13) => hog_mul_10s_10s_2CeG_U59_n_18,
      B(12) => hog_mul_10s_10s_2CeG_U59_n_18,
      B(11) => hog_mul_10s_10s_2CeG_U59_n_18,
      B(10) => hog_mul_10s_10s_2CeG_U59_n_18,
      B(9) => hog_mul_10s_10s_2CeG_U59_n_18,
      B(8) => hog_mul_10s_10s_2CeG_U59_n_19,
      B(7) => hog_mul_10s_10s_2CeG_U59_n_20,
      B(6) => hog_mul_10s_10s_2CeG_U59_n_21,
      B(5) => hog_mul_10s_10s_2CeG_U59_n_22,
      B(4) => hog_mul_10s_10s_2CeG_U59_n_23,
      B(3) => hog_mul_10s_10s_2CeG_U59_n_24,
      B(2) => hog_mul_10s_10s_2CeG_U59_n_25,
      B(1) => hog_mul_10s_10s_2CeG_U59_n_26,
      B(0) => hog_mul_10s_10s_2CeG_U59_n_27,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_V_1_reg_1822_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_V_1_reg_1822_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_V_1_reg_1822_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => p_0_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_V_1_reg_1822_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_V_1_reg_1822_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_r_V_1_reg_1822_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_r_V_1_reg_1822_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_V_1_reg_1822_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => r_V_1_reg_1822_reg_n_114,
      PCOUT(46) => r_V_1_reg_1822_reg_n_115,
      PCOUT(45) => r_V_1_reg_1822_reg_n_116,
      PCOUT(44) => r_V_1_reg_1822_reg_n_117,
      PCOUT(43) => r_V_1_reg_1822_reg_n_118,
      PCOUT(42) => r_V_1_reg_1822_reg_n_119,
      PCOUT(41) => r_V_1_reg_1822_reg_n_120,
      PCOUT(40) => r_V_1_reg_1822_reg_n_121,
      PCOUT(39) => r_V_1_reg_1822_reg_n_122,
      PCOUT(38) => r_V_1_reg_1822_reg_n_123,
      PCOUT(37) => r_V_1_reg_1822_reg_n_124,
      PCOUT(36) => r_V_1_reg_1822_reg_n_125,
      PCOUT(35) => r_V_1_reg_1822_reg_n_126,
      PCOUT(34) => r_V_1_reg_1822_reg_n_127,
      PCOUT(33) => r_V_1_reg_1822_reg_n_128,
      PCOUT(32) => r_V_1_reg_1822_reg_n_129,
      PCOUT(31) => r_V_1_reg_1822_reg_n_130,
      PCOUT(30) => r_V_1_reg_1822_reg_n_131,
      PCOUT(29) => r_V_1_reg_1822_reg_n_132,
      PCOUT(28) => r_V_1_reg_1822_reg_n_133,
      PCOUT(27) => r_V_1_reg_1822_reg_n_134,
      PCOUT(26) => r_V_1_reg_1822_reg_n_135,
      PCOUT(25) => r_V_1_reg_1822_reg_n_136,
      PCOUT(24) => r_V_1_reg_1822_reg_n_137,
      PCOUT(23) => r_V_1_reg_1822_reg_n_138,
      PCOUT(22) => r_V_1_reg_1822_reg_n_139,
      PCOUT(21) => r_V_1_reg_1822_reg_n_140,
      PCOUT(20) => r_V_1_reg_1822_reg_n_141,
      PCOUT(19) => r_V_1_reg_1822_reg_n_142,
      PCOUT(18) => r_V_1_reg_1822_reg_n_143,
      PCOUT(17) => r_V_1_reg_1822_reg_n_144,
      PCOUT(16) => r_V_1_reg_1822_reg_n_145,
      PCOUT(15) => r_V_1_reg_1822_reg_n_146,
      PCOUT(14) => r_V_1_reg_1822_reg_n_147,
      PCOUT(13) => r_V_1_reg_1822_reg_n_148,
      PCOUT(12) => r_V_1_reg_1822_reg_n_149,
      PCOUT(11) => r_V_1_reg_1822_reg_n_150,
      PCOUT(10) => r_V_1_reg_1822_reg_n_151,
      PCOUT(9) => r_V_1_reg_1822_reg_n_152,
      PCOUT(8) => r_V_1_reg_1822_reg_n_153,
      PCOUT(7) => r_V_1_reg_1822_reg_n_154,
      PCOUT(6) => r_V_1_reg_1822_reg_n_155,
      PCOUT(5) => r_V_1_reg_1822_reg_n_156,
      PCOUT(4) => r_V_1_reg_1822_reg_n_157,
      PCOUT(3) => r_V_1_reg_1822_reg_n_158,
      PCOUT(2) => r_V_1_reg_1822_reg_n_159,
      PCOUT(1) => r_V_1_reg_1822_reg_n_160,
      PCOUT(0) => r_V_1_reg_1822_reg_n_161,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_r_V_1_reg_1822_reg_UNDERFLOW_UNCONNECTED
    );
r_V_1_reg_1822_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748,
      O => p_0_in
    );
\rdata_reg[0]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_71,
      Q => \rdata_reg[0]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_61,
      Q => \rdata_reg[10]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_60,
      Q => \rdata_reg[11]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_59,
      Q => \rdata_reg[12]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[13]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_58,
      Q => \rdata_reg[13]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[14]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_57,
      Q => \rdata_reg[14]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[15]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_56,
      Q => \rdata_reg[15]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[16]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_55,
      Q => \rdata_reg[16]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[17]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_54,
      Q => \rdata_reg[17]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[18]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_53,
      Q => \rdata_reg[18]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[19]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_52,
      Q => \rdata_reg[19]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[1]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_70,
      Q => \rdata_reg[1]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[20]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_51,
      Q => \rdata_reg[20]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[21]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_50,
      Q => \rdata_reg[21]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[22]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_49,
      Q => \rdata_reg[22]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[23]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_48,
      Q => \rdata_reg[23]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[24]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_47,
      Q => \rdata_reg[24]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[25]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_46,
      Q => \rdata_reg[25]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[26]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_45,
      Q => \rdata_reg[26]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[27]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_44,
      Q => \rdata_reg[27]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[28]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_43,
      Q => \rdata_reg[28]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[29]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_42,
      Q => \rdata_reg[29]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[2]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_69,
      Q => \rdata_reg[2]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[30]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_41,
      Q => \rdata_reg[30]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[31]_i_3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_specs_ce1,
      Q => \rdata_reg[31]_i_3_n_8\,
      R => '0'
    );
\rdata_reg[31]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_40,
      Q => \rdata_reg[31]_i_4_n_8\,
      R => '0'
    );
\rdata_reg[3]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_68,
      Q => \rdata_reg[3]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_67,
      Q => \rdata_reg[4]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_66,
      Q => \rdata_reg[5]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_65,
      Q => \rdata_reg[6]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[7]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_64,
      Q => \rdata_reg[7]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[8]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_63,
      Q => \rdata_reg[8]_i_2_n_8\,
      R => '0'
    );
\rdata_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_3_n_8\,
      D => hog_SPECS_s_axi_U_n_62,
      Q => \rdata_reg[9]_i_2_n_8\,
      R => '0'
    );
\reg_1033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_RREADY,
      D => INPUT_IMAGE_RDATA(0),
      Q => reg_1033(0),
      R => '0'
    );
\reg_1033_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_RREADY,
      D => INPUT_IMAGE_RDATA(1),
      Q => reg_1033(1),
      R => '0'
    );
\reg_1033_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_RREADY,
      D => INPUT_IMAGE_RDATA(2),
      Q => reg_1033(2),
      R => '0'
    );
\reg_1033_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_RREADY,
      D => INPUT_IMAGE_RDATA(3),
      Q => reg_1033(3),
      R => '0'
    );
\reg_1033_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_RREADY,
      D => INPUT_IMAGE_RDATA(4),
      Q => reg_1033(4),
      R => '0'
    );
\reg_1033_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_RREADY,
      D => INPUT_IMAGE_RDATA(5),
      Q => reg_1033(5),
      R => '0'
    );
\reg_1033_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_RREADY,
      D => INPUT_IMAGE_RDATA(6),
      Q => reg_1033(6),
      R => '0'
    );
\reg_1033_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_RREADY,
      D => INPUT_IMAGE_RDATA(7),
      Q => reg_1033(7),
      R => '0'
    );
\specs_load_reg_1570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(0),
      Q => specs_load_reg_1570(0),
      R => '0'
    );
\specs_load_reg_1570_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(10),
      Q => specs_load_reg_1570(10),
      R => '0'
    );
\specs_load_reg_1570_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(11),
      Q => specs_load_reg_1570(11),
      R => '0'
    );
\specs_load_reg_1570_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(12),
      Q => specs_load_reg_1570(12),
      R => '0'
    );
\specs_load_reg_1570_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(13),
      Q => specs_load_reg_1570(13),
      R => '0'
    );
\specs_load_reg_1570_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(14),
      Q => specs_load_reg_1570(14),
      R => '0'
    );
\specs_load_reg_1570_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(15),
      Q => specs_load_reg_1570(15),
      R => '0'
    );
\specs_load_reg_1570_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(16),
      Q => specs_load_reg_1570(16),
      R => '0'
    );
\specs_load_reg_1570_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(17),
      Q => specs_load_reg_1570(17),
      R => '0'
    );
\specs_load_reg_1570_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(18),
      Q => specs_load_reg_1570(18),
      R => '0'
    );
\specs_load_reg_1570_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(19),
      Q => specs_load_reg_1570(19),
      R => '0'
    );
\specs_load_reg_1570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(1),
      Q => specs_load_reg_1570(1),
      R => '0'
    );
\specs_load_reg_1570_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(20),
      Q => specs_load_reg_1570(20),
      R => '0'
    );
\specs_load_reg_1570_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(21),
      Q => specs_load_reg_1570(21),
      R => '0'
    );
\specs_load_reg_1570_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(22),
      Q => specs_load_reg_1570(22),
      R => '0'
    );
\specs_load_reg_1570_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(23),
      Q => specs_load_reg_1570(23),
      R => '0'
    );
\specs_load_reg_1570_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(24),
      Q => specs_load_reg_1570(24),
      R => '0'
    );
\specs_load_reg_1570_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(25),
      Q => specs_load_reg_1570(25),
      R => '0'
    );
\specs_load_reg_1570_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(26),
      Q => specs_load_reg_1570(26),
      R => '0'
    );
\specs_load_reg_1570_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(27),
      Q => specs_load_reg_1570(27),
      R => '0'
    );
\specs_load_reg_1570_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(28),
      Q => specs_load_reg_1570(28),
      R => '0'
    );
\specs_load_reg_1570_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(29),
      Q => specs_load_reg_1570(29),
      R => '0'
    );
\specs_load_reg_1570_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(2),
      Q => specs_load_reg_1570(2),
      R => '0'
    );
\specs_load_reg_1570_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(30),
      Q => specs_load_reg_1570(30),
      R => '0'
    );
\specs_load_reg_1570_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(31),
      Q => specs_load_reg_1570(31),
      R => '0'
    );
\specs_load_reg_1570_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(3),
      Q => specs_load_reg_1570(3),
      R => '0'
    );
\specs_load_reg_1570_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(4),
      Q => specs_load_reg_1570(4),
      R => '0'
    );
\specs_load_reg_1570_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(5),
      Q => specs_load_reg_1570(5),
      R => '0'
    );
\specs_load_reg_1570_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(6),
      Q => specs_load_reg_1570(6),
      R => '0'
    );
\specs_load_reg_1570_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(7),
      Q => specs_load_reg_1570(7),
      R => '0'
    );
\specs_load_reg_1570_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(8),
      Q => specs_load_reg_1570(8),
      R => '0'
    );
\specs_load_reg_1570_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => specs_q0(9),
      Q => specs_load_reg_1570(9),
      R => '0'
    );
sum0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0
     port map (
      ADDRARDADDR(0) => sum0_address0,
      \ap_CS_fsm_reg[7]\(0) => sum0_we0,
      \ap_CS_fsm_reg[7]_0\(0) => sum0_ce1,
      ap_clk => ap_clk,
      sum0_ce0 => sum0_ce0,
      sum0_we1 => sum0_we1,
      sum_address1(0) => grp_computeHistogram0_fu_955_sum_address1,
      sum_d1(31 downto 0) => grp_computeHistogram0_fu_955_sum_d1(31 downto 0),
      sum_q0(31 downto 0) => sum0_q0(31 downto 0)
    );
sum1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_sum0_41
     port map (
      ADDRARDADDR(0) => sum1_address0,
      ADDRBWRADDR(0) => grp_computeHistogram1_fu_987_sum_address1,
      D(31 downto 0) => sum1_q0(31 downto 0),
      \ap_CS_fsm_reg[7]\(0) => sum1_we0,
      \ap_CS_fsm_reg[7]_0\(0) => sum1_ce1,
      ap_clk => ap_clk,
      sum1_ce0 => sum1_ce0,
      sum1_we1 => sum1_we1,
      sum_d1(31 downto 0) => grp_computeHistogram1_fu_987_sum_d1(31 downto 0)
    );
\tmp3_cast_reg_1660[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(0),
      O => tmp3_fu_1248_p2(0)
    );
\tmp3_cast_reg_1660[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(12),
      O => \tmp3_cast_reg_1660[12]_i_2_n_8\
    );
\tmp3_cast_reg_1660[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(11),
      O => \tmp3_cast_reg_1660[12]_i_3_n_8\
    );
\tmp3_cast_reg_1660[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(10),
      O => \tmp3_cast_reg_1660[12]_i_4_n_8\
    );
\tmp3_cast_reg_1660[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(9),
      O => \tmp3_cast_reg_1660[12]_i_5_n_8\
    );
\tmp3_cast_reg_1660[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(16),
      O => \tmp3_cast_reg_1660[16]_i_2_n_8\
    );
\tmp3_cast_reg_1660[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(15),
      O => \tmp3_cast_reg_1660[16]_i_3_n_8\
    );
\tmp3_cast_reg_1660[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(14),
      O => \tmp3_cast_reg_1660[16]_i_4_n_8\
    );
\tmp3_cast_reg_1660[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(13),
      O => \tmp3_cast_reg_1660[16]_i_5_n_8\
    );
\tmp3_cast_reg_1660[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(20),
      O => \tmp3_cast_reg_1660[20]_i_2_n_8\
    );
\tmp3_cast_reg_1660[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(19),
      O => \tmp3_cast_reg_1660[20]_i_3_n_8\
    );
\tmp3_cast_reg_1660[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(18),
      O => \tmp3_cast_reg_1660[20]_i_4_n_8\
    );
\tmp3_cast_reg_1660[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(17),
      O => \tmp3_cast_reg_1660[20]_i_5_n_8\
    );
\tmp3_cast_reg_1660[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(24),
      O => \tmp3_cast_reg_1660[24]_i_2_n_8\
    );
\tmp3_cast_reg_1660[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(23),
      O => \tmp3_cast_reg_1660[24]_i_3_n_8\
    );
\tmp3_cast_reg_1660[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(22),
      O => \tmp3_cast_reg_1660[24]_i_4_n_8\
    );
\tmp3_cast_reg_1660[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(21),
      O => \tmp3_cast_reg_1660[24]_i_5_n_8\
    );
\tmp3_cast_reg_1660[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(28),
      O => \tmp3_cast_reg_1660[28]_i_2_n_8\
    );
\tmp3_cast_reg_1660[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(27),
      O => \tmp3_cast_reg_1660[28]_i_3_n_8\
    );
\tmp3_cast_reg_1660[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(26),
      O => \tmp3_cast_reg_1660[28]_i_4_n_8\
    );
\tmp3_cast_reg_1660[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(25),
      O => \tmp3_cast_reg_1660[28]_i_5_n_8\
    );
\tmp3_cast_reg_1660[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(31),
      O => \tmp3_cast_reg_1660[31]_i_2_n_8\
    );
\tmp3_cast_reg_1660[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(30),
      O => \tmp3_cast_reg_1660[31]_i_3_n_8\
    );
\tmp3_cast_reg_1660[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(29),
      O => \tmp3_cast_reg_1660[31]_i_4_n_8\
    );
\tmp3_cast_reg_1660[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(4),
      O => \tmp3_cast_reg_1660[4]_i_2_n_8\
    );
\tmp3_cast_reg_1660[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(3),
      O => \tmp3_cast_reg_1660[4]_i_3_n_8\
    );
\tmp3_cast_reg_1660[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(2),
      O => \tmp3_cast_reg_1660[4]_i_4_n_8\
    );
\tmp3_cast_reg_1660[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(1),
      O => \tmp3_cast_reg_1660[4]_i_5_n_8\
    );
\tmp3_cast_reg_1660[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(8),
      O => \tmp3_cast_reg_1660[8]_i_2_n_8\
    );
\tmp3_cast_reg_1660[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(7),
      O => \tmp3_cast_reg_1660[8]_i_3_n_8\
    );
\tmp3_cast_reg_1660[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(6),
      O => \tmp3_cast_reg_1660[8]_i_4_n_8\
    );
\tmp3_cast_reg_1660[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_cast_reg_1582(5),
      O => \tmp3_cast_reg_1660[8]_i_5_n_8\
    );
\tmp3_cast_reg_1660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(0),
      Q => tmp3_cast_reg_1660(0),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(10),
      Q => tmp3_cast_reg_1660(10),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(11),
      Q => tmp3_cast_reg_1660(11),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(12),
      Q => tmp3_cast_reg_1660(12),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_cast_reg_1660_reg[8]_i_1_n_8\,
      CO(3) => \tmp3_cast_reg_1660_reg[12]_i_1_n_8\,
      CO(2) => \tmp3_cast_reg_1660_reg[12]_i_1_n_9\,
      CO(1) => \tmp3_cast_reg_1660_reg[12]_i_1_n_10\,
      CO(0) => \tmp3_cast_reg_1660_reg[12]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp3_fu_1248_p2(12 downto 9),
      S(3) => \tmp3_cast_reg_1660[12]_i_2_n_8\,
      S(2) => \tmp3_cast_reg_1660[12]_i_3_n_8\,
      S(1) => \tmp3_cast_reg_1660[12]_i_4_n_8\,
      S(0) => \tmp3_cast_reg_1660[12]_i_5_n_8\
    );
\tmp3_cast_reg_1660_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(13),
      Q => tmp3_cast_reg_1660(13),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(14),
      Q => tmp3_cast_reg_1660(14),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(15),
      Q => tmp3_cast_reg_1660(15),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(16),
      Q => tmp3_cast_reg_1660(16),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_cast_reg_1660_reg[12]_i_1_n_8\,
      CO(3) => \tmp3_cast_reg_1660_reg[16]_i_1_n_8\,
      CO(2) => \tmp3_cast_reg_1660_reg[16]_i_1_n_9\,
      CO(1) => \tmp3_cast_reg_1660_reg[16]_i_1_n_10\,
      CO(0) => \tmp3_cast_reg_1660_reg[16]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp3_fu_1248_p2(16 downto 13),
      S(3) => \tmp3_cast_reg_1660[16]_i_2_n_8\,
      S(2) => \tmp3_cast_reg_1660[16]_i_3_n_8\,
      S(1) => \tmp3_cast_reg_1660[16]_i_4_n_8\,
      S(0) => \tmp3_cast_reg_1660[16]_i_5_n_8\
    );
\tmp3_cast_reg_1660_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(17),
      Q => tmp3_cast_reg_1660(17),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(18),
      Q => tmp3_cast_reg_1660(18),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(19),
      Q => tmp3_cast_reg_1660(19),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(1),
      Q => tmp3_cast_reg_1660(1),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(20),
      Q => tmp3_cast_reg_1660(20),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_cast_reg_1660_reg[16]_i_1_n_8\,
      CO(3) => \tmp3_cast_reg_1660_reg[20]_i_1_n_8\,
      CO(2) => \tmp3_cast_reg_1660_reg[20]_i_1_n_9\,
      CO(1) => \tmp3_cast_reg_1660_reg[20]_i_1_n_10\,
      CO(0) => \tmp3_cast_reg_1660_reg[20]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp3_fu_1248_p2(20 downto 17),
      S(3) => \tmp3_cast_reg_1660[20]_i_2_n_8\,
      S(2) => \tmp3_cast_reg_1660[20]_i_3_n_8\,
      S(1) => \tmp3_cast_reg_1660[20]_i_4_n_8\,
      S(0) => \tmp3_cast_reg_1660[20]_i_5_n_8\
    );
\tmp3_cast_reg_1660_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(21),
      Q => tmp3_cast_reg_1660(21),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(22),
      Q => tmp3_cast_reg_1660(22),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(23),
      Q => tmp3_cast_reg_1660(23),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(24),
      Q => tmp3_cast_reg_1660(24),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_cast_reg_1660_reg[20]_i_1_n_8\,
      CO(3) => \tmp3_cast_reg_1660_reg[24]_i_1_n_8\,
      CO(2) => \tmp3_cast_reg_1660_reg[24]_i_1_n_9\,
      CO(1) => \tmp3_cast_reg_1660_reg[24]_i_1_n_10\,
      CO(0) => \tmp3_cast_reg_1660_reg[24]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp3_fu_1248_p2(24 downto 21),
      S(3) => \tmp3_cast_reg_1660[24]_i_2_n_8\,
      S(2) => \tmp3_cast_reg_1660[24]_i_3_n_8\,
      S(1) => \tmp3_cast_reg_1660[24]_i_4_n_8\,
      S(0) => \tmp3_cast_reg_1660[24]_i_5_n_8\
    );
\tmp3_cast_reg_1660_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(25),
      Q => tmp3_cast_reg_1660(25),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(26),
      Q => tmp3_cast_reg_1660(26),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(27),
      Q => tmp3_cast_reg_1660(27),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(28),
      Q => tmp3_cast_reg_1660(28),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_cast_reg_1660_reg[24]_i_1_n_8\,
      CO(3) => \tmp3_cast_reg_1660_reg[28]_i_1_n_8\,
      CO(2) => \tmp3_cast_reg_1660_reg[28]_i_1_n_9\,
      CO(1) => \tmp3_cast_reg_1660_reg[28]_i_1_n_10\,
      CO(0) => \tmp3_cast_reg_1660_reg[28]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp3_fu_1248_p2(28 downto 25),
      S(3) => \tmp3_cast_reg_1660[28]_i_2_n_8\,
      S(2) => \tmp3_cast_reg_1660[28]_i_3_n_8\,
      S(1) => \tmp3_cast_reg_1660[28]_i_4_n_8\,
      S(0) => \tmp3_cast_reg_1660[28]_i_5_n_8\
    );
\tmp3_cast_reg_1660_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(29),
      Q => tmp3_cast_reg_1660(29),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(2),
      Q => tmp3_cast_reg_1660(2),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(30),
      Q => tmp3_cast_reg_1660(30),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(31),
      Q => tmp3_cast_reg_1660(31),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_cast_reg_1660_reg[28]_i_1_n_8\,
      CO(3 downto 2) => \NLW_tmp3_cast_reg_1660_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp3_cast_reg_1660_reg[31]_i_1_n_10\,
      CO(0) => \tmp3_cast_reg_1660_reg[31]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp3_cast_reg_1660_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp3_fu_1248_p2(31 downto 29),
      S(3) => '0',
      S(2) => \tmp3_cast_reg_1660[31]_i_2_n_8\,
      S(1) => \tmp3_cast_reg_1660[31]_i_3_n_8\,
      S(0) => \tmp3_cast_reg_1660[31]_i_4_n_8\
    );
\tmp3_cast_reg_1660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(3),
      Q => tmp3_cast_reg_1660(3),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(4),
      Q => tmp3_cast_reg_1660(4),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_cast_reg_1660_reg[4]_i_1_n_8\,
      CO(2) => \tmp3_cast_reg_1660_reg[4]_i_1_n_9\,
      CO(1) => \tmp3_cast_reg_1660_reg[4]_i_1_n_10\,
      CO(0) => \tmp3_cast_reg_1660_reg[4]_i_1_n_11\,
      CYINIT => tmp_35_cast_reg_1582(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp3_fu_1248_p2(4 downto 1),
      S(3) => \tmp3_cast_reg_1660[4]_i_2_n_8\,
      S(2) => \tmp3_cast_reg_1660[4]_i_3_n_8\,
      S(1) => \tmp3_cast_reg_1660[4]_i_4_n_8\,
      S(0) => \tmp3_cast_reg_1660[4]_i_5_n_8\
    );
\tmp3_cast_reg_1660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(5),
      Q => tmp3_cast_reg_1660(5),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(6),
      Q => tmp3_cast_reg_1660(6),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(7),
      Q => tmp3_cast_reg_1660(7),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(8),
      Q => tmp3_cast_reg_1660(8),
      R => '0'
    );
\tmp3_cast_reg_1660_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_cast_reg_1660_reg[4]_i_1_n_8\,
      CO(3) => \tmp3_cast_reg_1660_reg[8]_i_1_n_8\,
      CO(2) => \tmp3_cast_reg_1660_reg[8]_i_1_n_9\,
      CO(1) => \tmp3_cast_reg_1660_reg[8]_i_1_n_10\,
      CO(0) => \tmp3_cast_reg_1660_reg[8]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_35_cast_reg_1582(5),
      O(3 downto 0) => tmp3_fu_1248_p2(8 downto 5),
      S(3) => \tmp3_cast_reg_1660[8]_i_2_n_8\,
      S(2) => \tmp3_cast_reg_1660[8]_i_3_n_8\,
      S(1) => \tmp3_cast_reg_1660[8]_i_4_n_8\,
      S(0) => \tmp3_cast_reg_1660[8]_i_5_n_8\
    );
\tmp3_cast_reg_1660_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => tmp3_fu_1248_p2(9),
      Q => tmp3_cast_reg_1660(9),
      R => '0'
    );
\tmp7_reg_1757[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \i_i_reg_943_reg_n_8_[0]\,
      I1 => tmp_i_reg_1748,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \i_3_reg_1752_reg__0\(0),
      O => i_i_cast_fu_1464_p1(0)
    );
\tmp7_reg_1757[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \i_3_reg_1752_reg__0\(1),
      I1 => tmp_i_reg_1748,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \i_i_reg_943_reg_n_8_[1]\,
      O => i_i_cast_fu_1464_p1(1)
    );
\tmp7_reg_1757[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \i_3_reg_1752_reg__0\(2),
      I1 => tmp_i_reg_1748,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \i_i_reg_943_reg_n_8_[2]\,
      O => i_i_cast_fu_1464_p1(2)
    );
\tmp7_reg_1757[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => \i_3_reg_1752_reg__0\(3),
      I1 => tmp_i_reg_1748,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \i_i_reg_943_reg_n_8_[3]\,
      O => tmp7_fu_1468_p2(3)
    );
\tmp7_reg_1757[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C553CAA"
    )
        port map (
      I0 => \i_i_reg_943_reg_n_8_[3]\,
      I1 => \i_3_reg_1752_reg__0\(3),
      I2 => \i_3_reg_1752_reg__0\(4),
      I3 => i_i_phi_fu_947_p41,
      I4 => \i_i_reg_943_reg_n_8_[4]\,
      O => \tmp7_reg_1757[4]_i_1_n_8\
    );
\tmp7_reg_1757[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847B88BB874B8B8"
    )
        port map (
      I0 => \i_3_reg_1752_reg__0\(5),
      I1 => i_i_phi_fu_947_p41,
      I2 => \i_i_reg_943_reg_n_8_[5]\,
      I3 => tmp7_fu_1468_p2(3),
      I4 => \i_3_reg_1752_reg__0\(4),
      I5 => \i_i_reg_943_reg_n_8_[4]\,
      O => tmp7_fu_1468_p2(5)
    );
\tmp7_reg_1757[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551555D5AAEAAA2A"
    )
        port map (
      I0 => \i_i_reg_943_reg_n_8_[6]\,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => tmp_i_reg_1748,
      I4 => \i_3_reg_1752_reg__0\(6),
      I5 => \tmp7_reg_1757[7]_i_3_n_8\,
      O => tmp7_fu_1468_p2(6)
    );
\tmp7_reg_1757[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => tmp_i_fu_1452_p2,
      O => ap_enable_reg_pp2_iter10
    );
\tmp7_reg_1757[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAA2AFFFFFFFF"
    )
        port map (
      I0 => \i_i_reg_943_reg_n_8_[6]\,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => tmp_i_reg_1748,
      I4 => \i_3_reg_1752_reg__0\(6),
      I5 => \tmp7_reg_1757[7]_i_3_n_8\,
      O => tmp7_fu_1468_p2(7)
    );
\tmp7_reg_1757[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F5FFFFFFF5FF"
    )
        port map (
      I0 => \i_i_reg_943_reg_n_8_[4]\,
      I1 => \i_3_reg_1752_reg__0\(4),
      I2 => tmp7_fu_1468_p2(3),
      I3 => \i_i_reg_943_reg_n_8_[5]\,
      I4 => i_i_phi_fu_947_p41,
      I5 => \i_3_reg_1752_reg__0\(5),
      O => \tmp7_reg_1757[7]_i_3_n_8\
    );
\tmp7_reg_1757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => i_i_cast_fu_1464_p1(0),
      Q => tmp7_reg_1757(0),
      R => '0'
    );
\tmp7_reg_1757_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => i_i_cast_fu_1464_p1(1),
      Q => tmp7_reg_1757(1),
      R => '0'
    );
\tmp7_reg_1757_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => i_i_cast_fu_1464_p1(2),
      Q => tmp7_reg_1757(2),
      R => '0'
    );
\tmp7_reg_1757_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => tmp7_fu_1468_p2(3),
      Q => tmp7_reg_1757(3),
      R => '0'
    );
\tmp7_reg_1757_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => \tmp7_reg_1757[4]_i_1_n_8\,
      Q => tmp7_reg_1757(4),
      R => '0'
    );
\tmp7_reg_1757_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => tmp7_fu_1468_p2(5),
      Q => tmp7_reg_1757(5),
      R => '0'
    );
\tmp7_reg_1757_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => tmp7_fu_1468_p2(6),
      Q => tmp7_reg_1757(6),
      R => '0'
    );
\tmp7_reg_1757_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp2_iter10,
      D => tmp7_fu_1468_p2(7),
      Q => tmp7_reg_1757(7),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(0),
      Q => tmp_35_cast_reg_1582(0),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(10),
      Q => tmp_35_cast_reg_1582(10),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_29,
      Q => \tmp_35_cast_reg_1582_reg[10]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(11),
      Q => tmp_35_cast_reg_1582(11),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_28,
      Q => \tmp_35_cast_reg_1582_reg[11]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(12),
      Q => tmp_35_cast_reg_1582(12),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_27,
      Q => \tmp_35_cast_reg_1582_reg[12]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(13),
      Q => tmp_35_cast_reg_1582(13),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[13]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_26,
      Q => \tmp_35_cast_reg_1582_reg[13]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(14),
      Q => tmp_35_cast_reg_1582(14),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[14]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_25,
      Q => \tmp_35_cast_reg_1582_reg[14]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(15),
      Q => tmp_35_cast_reg_1582(15),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[15]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_24,
      Q => \tmp_35_cast_reg_1582_reg[15]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(16),
      Q => tmp_35_cast_reg_1582(16),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[16]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_23,
      Q => \tmp_35_cast_reg_1582_reg[16]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(17),
      Q => tmp_35_cast_reg_1582(17),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[17]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_22,
      Q => \tmp_35_cast_reg_1582_reg[17]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(18),
      Q => tmp_35_cast_reg_1582(18),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[18]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_21,
      Q => \tmp_35_cast_reg_1582_reg[18]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(19),
      Q => tmp_35_cast_reg_1582(19),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[19]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_20,
      Q => \tmp_35_cast_reg_1582_reg[19]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(1),
      Q => tmp_35_cast_reg_1582(1),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(20),
      Q => tmp_35_cast_reg_1582(20),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[20]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_19,
      Q => \tmp_35_cast_reg_1582_reg[20]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(21),
      Q => tmp_35_cast_reg_1582(21),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[21]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_18,
      Q => \tmp_35_cast_reg_1582_reg[21]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(22),
      Q => tmp_35_cast_reg_1582(22),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[22]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_17,
      Q => \tmp_35_cast_reg_1582_reg[22]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(23),
      Q => tmp_35_cast_reg_1582(23),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[23]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_16,
      Q => \tmp_35_cast_reg_1582_reg[23]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(24),
      Q => tmp_35_cast_reg_1582(24),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[24]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_15,
      Q => \tmp_35_cast_reg_1582_reg[24]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(25),
      Q => tmp_35_cast_reg_1582(25),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[25]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_14,
      Q => \tmp_35_cast_reg_1582_reg[25]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(26),
      Q => tmp_35_cast_reg_1582(26),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[26]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_13,
      Q => \tmp_35_cast_reg_1582_reg[26]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(27),
      Q => tmp_35_cast_reg_1582(27),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[27]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_12,
      Q => \tmp_35_cast_reg_1582_reg[27]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(28),
      Q => tmp_35_cast_reg_1582(28),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[28]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_11,
      Q => \tmp_35_cast_reg_1582_reg[28]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(29),
      Q => tmp_35_cast_reg_1582(29),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[29]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_10,
      Q => \tmp_35_cast_reg_1582_reg[29]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(2),
      Q => tmp_35_cast_reg_1582(2),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[2]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_37,
      Q => \tmp_35_cast_reg_1582_reg[2]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(30),
      Q => tmp_35_cast_reg_1582(30),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[30]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_9,
      Q => \tmp_35_cast_reg_1582_reg[30]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(31),
      Q => tmp_35_cast_reg_1582(31),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[31]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_8,
      Q => \tmp_35_cast_reg_1582_reg[31]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(3),
      Q => tmp_35_cast_reg_1582(3),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[3]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_36,
      Q => \tmp_35_cast_reg_1582_reg[3]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(4),
      Q => tmp_35_cast_reg_1582(4),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_35,
      Q => \tmp_35_cast_reg_1582_reg[4]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(5),
      Q => tmp_35_cast_reg_1582(5),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_34,
      Q => \tmp_35_cast_reg_1582_reg[5]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(6),
      Q => tmp_35_cast_reg_1582(6),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_33,
      Q => \tmp_35_cast_reg_1582_reg[6]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(7),
      Q => tmp_35_cast_reg_1582(7),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[7]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_32,
      Q => \tmp_35_cast_reg_1582_reg[7]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(8),
      Q => tmp_35_cast_reg_1582(8),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[8]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_31,
      Q => \tmp_35_cast_reg_1582_reg[8]_i_2_n_8\,
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => specs_q0(9),
      Q => tmp_35_cast_reg_1582(9),
      R => '0'
    );
\tmp_35_cast_reg_1582_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \offset_assign_cast_reg_1742_reg[5]_i_2_n_8\,
      D => hog_SPECS_s_axi_U_n_30,
      Q => \tmp_35_cast_reg_1582_reg[9]_i_2_n_8\,
      R => '0'
    );
\tmp_38_reg_1615[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(2),
      I1 => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(3),
      O => \tmp_38_reg_1615[3]_i_2_n_8\
    );
\tmp_38_reg_1615[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(1),
      I1 => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(2),
      O => \tmp_38_reg_1615[3]_i_3_n_8\
    );
\tmp_38_reg_1615[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(0),
      I1 => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(1),
      O => \tmp_38_reg_1615[3]_i_4_n_8\
    );
\tmp_38_reg_1615[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(0),
      O => \tmp_38_reg_1615[3]_i_5_n_8\
    );
\tmp_38_reg_1615[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(2),
      O => \tmp_38_reg_1615[7]_i_2_n_8\
    );
\tmp_38_reg_1615[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(0),
      I1 => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(5),
      I2 => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(1),
      O => \tmp_38_reg_1615[7]_i_3_n_8\
    );
\tmp_38_reg_1615[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(5),
      I1 => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(0),
      I2 => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(4),
      O => \tmp_38_reg_1615[7]_i_4_n_8\
    );
\tmp_38_reg_1615[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(3),
      I1 => ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597(4),
      O => \tmp_38_reg_1615[7]_i_5_n_8\
    );
\tmp_38_reg_1615[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(4),
      O => \tmp_38_reg_1615[9]_i_3_n_8\
    );
\tmp_38_reg_1615[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(3),
      O => \tmp_38_reg_1615[9]_i_4_n_8\
    );
\tmp_38_reg_1615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => tmp_38_fu_1164_p2(0),
      Q => tmp_38_reg_1615(0),
      R => '0'
    );
\tmp_38_reg_1615_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => tmp_38_fu_1164_p2(1),
      Q => tmp_38_reg_1615(1),
      R => '0'
    );
\tmp_38_reg_1615_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => tmp_38_fu_1164_p2(2),
      Q => tmp_38_reg_1615(2),
      R => '0'
    );
\tmp_38_reg_1615_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => tmp_38_fu_1164_p2(3),
      Q => tmp_38_reg_1615(3),
      R => '0'
    );
\tmp_38_reg_1615_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_38_reg_1615_reg[3]_i_1_n_8\,
      CO(2) => \tmp_38_reg_1615_reg[3]_i_1_n_9\,
      CO(1) => \tmp_38_reg_1615_reg[3]_i_1_n_10\,
      CO(0) => \tmp_38_reg_1615_reg[3]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => tmp_38_fu_1164_p2(3 downto 0),
      S(3) => \tmp_38_reg_1615[3]_i_2_n_8\,
      S(2) => \tmp_38_reg_1615[3]_i_3_n_8\,
      S(1) => \tmp_38_reg_1615[3]_i_4_n_8\,
      S(0) => \tmp_38_reg_1615[3]_i_5_n_8\
    );
\tmp_38_reg_1615_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => tmp_38_fu_1164_p2(4),
      Q => tmp_38_reg_1615(4),
      R => '0'
    );
\tmp_38_reg_1615_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => tmp_38_fu_1164_p2(5),
      Q => tmp_38_reg_1615(5),
      R => '0'
    );
\tmp_38_reg_1615_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => tmp_38_fu_1164_p2(6),
      Q => tmp_38_reg_1615(6),
      R => '0'
    );
\tmp_38_reg_1615_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => tmp_38_fu_1164_p2(7),
      Q => tmp_38_reg_1615(7),
      R => '0'
    );
\tmp_38_reg_1615_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_38_reg_1615_reg[3]_i_1_n_8\,
      CO(3) => \tmp_38_reg_1615_reg[7]_i_1_n_8\,
      CO(2) => \tmp_38_reg_1615_reg[7]_i_1_n_9\,
      CO(1) => \tmp_38_reg_1615_reg[7]_i_1_n_10\,
      CO(0) => \tmp_38_reg_1615_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(1),
      DI(1 downto 0) => ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602(4 downto 3),
      O(3 downto 0) => tmp_38_fu_1164_p2(7 downto 4),
      S(3) => \tmp_38_reg_1615[7]_i_2_n_8\,
      S(2) => \tmp_38_reg_1615[7]_i_3_n_8\,
      S(1) => \tmp_38_reg_1615[7]_i_4_n_8\,
      S(0) => \tmp_38_reg_1615[7]_i_5_n_8\
    );
\tmp_38_reg_1615_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => tmp_38_fu_1164_p2(8),
      Q => tmp_38_reg_1615(8),
      R => '0'
    );
\tmp_38_reg_1615_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => tmp_38_fu_1164_p2(9),
      Q => tmp_38_reg_1615(9),
      R => '0'
    );
\tmp_38_reg_1615_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_38_reg_1615_reg[7]_i_1_n_8\,
      CO(3 downto 1) => \NLW_tmp_38_reg_1615_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_38_reg_1615_reg[9]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_38_reg_1615_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_38_fu_1164_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \tmp_38_reg_1615[9]_i_3_n_8\,
      S(0) => \tmp_38_reg_1615[9]_i_4_n_8\
    );
\tmp_40_reg_1655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => grp_fu_1181_p2(0),
      Q => tmp_40_reg_1655(0),
      R => '0'
    );
\tmp_40_reg_1655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => grp_fu_1181_p2(1),
      Q => tmp_40_reg_1655(1),
      R => '0'
    );
\tmp_40_reg_1655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => grp_fu_1181_p2(2),
      Q => tmp_40_reg_1655(2),
      R => '0'
    );
\tmp_40_reg_1655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => grp_fu_1181_p2(3),
      Q => tmp_40_reg_1655(3),
      R => '0'
    );
\tmp_40_reg_1655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => grp_fu_1181_p2(4),
      Q => tmp_40_reg_1655(4),
      R => '0'
    );
\tmp_40_reg_1655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => grp_fu_1181_p2(5),
      Q => tmp_40_reg_1655(5),
      R => '0'
    );
\tmp_43_reg_1697[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl6_cast_mid2_fu_1331_p1(3),
      I1 => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(3),
      O => \tmp_43_reg_1697[3]_i_2_n_8\
    );
\tmp_43_reg_1697[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl6_cast_mid2_fu_1331_p1(2),
      I1 => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(2),
      O => \tmp_43_reg_1697[3]_i_3_n_8\
    );
\tmp_43_reg_1697[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl6_cast_mid2_fu_1331_p1(1),
      I1 => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(1),
      O => \tmp_43_reg_1697[3]_i_4_n_8\
    );
\tmp_43_reg_1697[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(0),
      O => \tmp_43_reg_1697[3]_i_5_n_8\
    );
\tmp_43_reg_1697[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl6_cast_mid2_fu_1331_p1(3),
      O => \tmp_43_reg_1697[7]_i_2_n_8\
    );
\tmp_43_reg_1697[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_shl6_cast_mid2_fu_1331_p1(1),
      I1 => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(5),
      I2 => p_shl6_cast_mid2_fu_1331_p1(2),
      O => \tmp_43_reg_1697[7]_i_3_n_8\
    );
\tmp_43_reg_1697[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(5),
      I1 => p_shl6_cast_mid2_fu_1331_p1(1),
      I2 => p_shl6_cast_mid2_fu_1331_p1(5),
      O => \tmp_43_reg_1697[7]_i_4_n_8\
    );
\tmp_43_reg_1697[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl6_cast_mid2_fu_1331_p1(4),
      I1 => ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674(4),
      O => \tmp_43_reg_1697[7]_i_5_n_8\
    );
\tmp_43_reg_1697[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl6_cast_mid2_fu_1331_p1(5),
      O => \tmp_43_reg_1697[9]_i_3_n_8\
    );
\tmp_43_reg_1697[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl6_cast_mid2_fu_1331_p1(4),
      O => \tmp_43_reg_1697[9]_i_4_n_8\
    );
\tmp_43_reg_1697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => tmp_43_fu_1348_p2(0),
      Q => tmp_43_reg_1697(0),
      R => '0'
    );
\tmp_43_reg_1697_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => tmp_43_fu_1348_p2(1),
      Q => tmp_43_reg_1697(1),
      R => '0'
    );
\tmp_43_reg_1697_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => tmp_43_fu_1348_p2(2),
      Q => tmp_43_reg_1697(2),
      R => '0'
    );
\tmp_43_reg_1697_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => tmp_43_fu_1348_p2(3),
      Q => tmp_43_reg_1697(3),
      R => '0'
    );
\tmp_43_reg_1697_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_43_reg_1697_reg[3]_i_1_n_8\,
      CO(2) => \tmp_43_reg_1697_reg[3]_i_1_n_9\,
      CO(1) => \tmp_43_reg_1697_reg[3]_i_1_n_10\,
      CO(0) => \tmp_43_reg_1697_reg[3]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => p_shl6_cast_mid2_fu_1331_p1(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => tmp_43_fu_1348_p2(3 downto 0),
      S(3) => \tmp_43_reg_1697[3]_i_2_n_8\,
      S(2) => \tmp_43_reg_1697[3]_i_3_n_8\,
      S(1) => \tmp_43_reg_1697[3]_i_4_n_8\,
      S(0) => \tmp_43_reg_1697[3]_i_5_n_8\
    );
\tmp_43_reg_1697_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => tmp_43_fu_1348_p2(4),
      Q => tmp_43_reg_1697(4),
      R => '0'
    );
\tmp_43_reg_1697_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => tmp_43_fu_1348_p2(5),
      Q => tmp_43_reg_1697(5),
      R => '0'
    );
\tmp_43_reg_1697_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => tmp_43_fu_1348_p2(6),
      Q => tmp_43_reg_1697(6),
      R => '0'
    );
\tmp_43_reg_1697_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => tmp_43_fu_1348_p2(7),
      Q => tmp_43_reg_1697(7),
      R => '0'
    );
\tmp_43_reg_1697_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_43_reg_1697_reg[3]_i_1_n_8\,
      CO(3) => \tmp_43_reg_1697_reg[7]_i_1_n_8\,
      CO(2) => \tmp_43_reg_1697_reg[7]_i_1_n_9\,
      CO(1) => \tmp_43_reg_1697_reg[7]_i_1_n_10\,
      CO(0) => \tmp_43_reg_1697_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_shl6_cast_mid2_fu_1331_p1(2),
      DI(1 downto 0) => p_shl6_cast_mid2_fu_1331_p1(5 downto 4),
      O(3 downto 0) => tmp_43_fu_1348_p2(7 downto 4),
      S(3) => \tmp_43_reg_1697[7]_i_2_n_8\,
      S(2) => \tmp_43_reg_1697[7]_i_3_n_8\,
      S(1) => \tmp_43_reg_1697[7]_i_4_n_8\,
      S(0) => \tmp_43_reg_1697[7]_i_5_n_8\
    );
\tmp_43_reg_1697_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => tmp_43_fu_1348_p2(8),
      Q => tmp_43_reg_1697(8),
      R => '0'
    );
\tmp_43_reg_1697_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => tmp_43_fu_1348_p2(9),
      Q => tmp_43_reg_1697(9),
      R => '0'
    );
\tmp_43_reg_1697_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_43_reg_1697_reg[7]_i_1_n_8\,
      CO(3 downto 1) => \NLW_tmp_43_reg_1697_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_43_reg_1697_reg[9]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_43_reg_1697_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_43_fu_1348_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \tmp_43_reg_1697[9]_i_3_n_8\,
      S(0) => \tmp_43_reg_1697[9]_i_4_n_8\
    );
tmp_44_reg_1827_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_44_reg_1827_reg_i_12_n_8,
      A(28) => tmp_44_reg_1827_reg_i_12_n_8,
      A(27) => tmp_44_reg_1827_reg_i_12_n_8,
      A(26) => tmp_44_reg_1827_reg_i_12_n_8,
      A(25) => tmp_44_reg_1827_reg_i_12_n_8,
      A(24) => tmp_44_reg_1827_reg_i_12_n_8,
      A(23) => tmp_44_reg_1827_reg_i_12_n_8,
      A(22) => tmp_44_reg_1827_reg_i_12_n_8,
      A(21) => tmp_44_reg_1827_reg_i_12_n_8,
      A(20) => tmp_44_reg_1827_reg_i_12_n_8,
      A(19) => tmp_44_reg_1827_reg_i_12_n_8,
      A(18) => tmp_44_reg_1827_reg_i_12_n_8,
      A(17) => tmp_44_reg_1827_reg_i_12_n_8,
      A(16) => tmp_44_reg_1827_reg_i_12_n_8,
      A(15) => tmp_44_reg_1827_reg_i_12_n_8,
      A(14) => tmp_44_reg_1827_reg_i_12_n_8,
      A(13) => tmp_44_reg_1827_reg_i_12_n_8,
      A(12) => tmp_44_reg_1827_reg_i_12_n_8,
      A(11) => tmp_44_reg_1827_reg_i_12_n_8,
      A(10) => tmp_44_reg_1827_reg_i_12_n_8,
      A(9) => tmp_44_reg_1827_reg_i_12_n_8,
      A(8) => tmp_44_reg_1827_reg_i_13_n_8,
      A(7) => tmp_44_reg_1827_reg_i_14_n_8,
      A(6) => tmp_44_reg_1827_reg_i_15_n_8,
      A(5) => tmp_44_reg_1827_reg_i_16_n_8,
      A(4) => tmp_44_reg_1827_reg_i_17_n_8,
      A(3) => tmp_44_reg_1827_reg_i_18_n_8,
      A(2) => tmp_44_reg_1827_reg_i_19_n_8,
      A(1) => tmp_44_reg_1827_reg_i_20_n_8,
      A(0) => tmp_44_reg_1827_reg_i_21_n_8,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_44_reg_1827_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_44_reg_1827_reg_i_2_n_8,
      B(16) => tmp_44_reg_1827_reg_i_2_n_8,
      B(15) => tmp_44_reg_1827_reg_i_2_n_8,
      B(14) => tmp_44_reg_1827_reg_i_2_n_8,
      B(13) => tmp_44_reg_1827_reg_i_2_n_8,
      B(12) => tmp_44_reg_1827_reg_i_2_n_8,
      B(11) => tmp_44_reg_1827_reg_i_2_n_8,
      B(10) => tmp_44_reg_1827_reg_i_2_n_8,
      B(9) => tmp_44_reg_1827_reg_i_2_n_8,
      B(8) => tmp_44_reg_1827_reg_i_3_n_8,
      B(7) => tmp_44_reg_1827_reg_i_4_n_8,
      B(6) => tmp_44_reg_1827_reg_i_5_n_8,
      B(5) => tmp_44_reg_1827_reg_i_6_n_8,
      B(4) => tmp_44_reg_1827_reg_i_7_n_8,
      B(3) => tmp_44_reg_1827_reg_i_8_n_8,
      B(2) => tmp_44_reg_1827_reg_i_9_n_8,
      B(1) => tmp_44_reg_1827_reg_i_10_n_8,
      B(0) => tmp_44_reg_1827_reg_i_11_n_8,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_44_reg_1827_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_44_reg_1827_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_44_reg_1827_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => tmp_44_reg_18270,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_44_reg_1827_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp_44_reg_1827_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_tmp_44_reg_1827_reg_P_UNCONNECTED(47 downto 20),
      P(19) => tmp_44_reg_1827_reg_n_94,
      P(18) => tmp_44_reg_1827_reg_n_95,
      P(17) => tmp_44_reg_1827_reg_n_96,
      P(16) => tmp_44_reg_1827_reg_n_97,
      P(15) => tmp_44_reg_1827_reg_n_98,
      P(14) => tmp_44_reg_1827_reg_n_99,
      P(13) => tmp_44_reg_1827_reg_n_100,
      P(12) => tmp_44_reg_1827_reg_n_101,
      P(11) => tmp_44_reg_1827_reg_n_102,
      P(10) => tmp_44_reg_1827_reg_n_103,
      P(9) => tmp_44_reg_1827_reg_n_104,
      P(8) => tmp_44_reg_1827_reg_n_105,
      P(7) => tmp_44_reg_1827_reg_n_106,
      P(6) => tmp_44_reg_1827_reg_n_107,
      P(5) => tmp_44_reg_1827_reg_n_108,
      P(4) => tmp_44_reg_1827_reg_n_109,
      P(3) => tmp_44_reg_1827_reg_n_110,
      P(2) => tmp_44_reg_1827_reg_n_111,
      P(1) => tmp_44_reg_1827_reg_n_112,
      P(0) => tmp_44_reg_1827_reg_n_113,
      PATTERNBDETECT => NLW_tmp_44_reg_1827_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_44_reg_1827_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => r_V_1_reg_1822_reg_n_114,
      PCIN(46) => r_V_1_reg_1822_reg_n_115,
      PCIN(45) => r_V_1_reg_1822_reg_n_116,
      PCIN(44) => r_V_1_reg_1822_reg_n_117,
      PCIN(43) => r_V_1_reg_1822_reg_n_118,
      PCIN(42) => r_V_1_reg_1822_reg_n_119,
      PCIN(41) => r_V_1_reg_1822_reg_n_120,
      PCIN(40) => r_V_1_reg_1822_reg_n_121,
      PCIN(39) => r_V_1_reg_1822_reg_n_122,
      PCIN(38) => r_V_1_reg_1822_reg_n_123,
      PCIN(37) => r_V_1_reg_1822_reg_n_124,
      PCIN(36) => r_V_1_reg_1822_reg_n_125,
      PCIN(35) => r_V_1_reg_1822_reg_n_126,
      PCIN(34) => r_V_1_reg_1822_reg_n_127,
      PCIN(33) => r_V_1_reg_1822_reg_n_128,
      PCIN(32) => r_V_1_reg_1822_reg_n_129,
      PCIN(31) => r_V_1_reg_1822_reg_n_130,
      PCIN(30) => r_V_1_reg_1822_reg_n_131,
      PCIN(29) => r_V_1_reg_1822_reg_n_132,
      PCIN(28) => r_V_1_reg_1822_reg_n_133,
      PCIN(27) => r_V_1_reg_1822_reg_n_134,
      PCIN(26) => r_V_1_reg_1822_reg_n_135,
      PCIN(25) => r_V_1_reg_1822_reg_n_136,
      PCIN(24) => r_V_1_reg_1822_reg_n_137,
      PCIN(23) => r_V_1_reg_1822_reg_n_138,
      PCIN(22) => r_V_1_reg_1822_reg_n_139,
      PCIN(21) => r_V_1_reg_1822_reg_n_140,
      PCIN(20) => r_V_1_reg_1822_reg_n_141,
      PCIN(19) => r_V_1_reg_1822_reg_n_142,
      PCIN(18) => r_V_1_reg_1822_reg_n_143,
      PCIN(17) => r_V_1_reg_1822_reg_n_144,
      PCIN(16) => r_V_1_reg_1822_reg_n_145,
      PCIN(15) => r_V_1_reg_1822_reg_n_146,
      PCIN(14) => r_V_1_reg_1822_reg_n_147,
      PCIN(13) => r_V_1_reg_1822_reg_n_148,
      PCIN(12) => r_V_1_reg_1822_reg_n_149,
      PCIN(11) => r_V_1_reg_1822_reg_n_150,
      PCIN(10) => r_V_1_reg_1822_reg_n_151,
      PCIN(9) => r_V_1_reg_1822_reg_n_152,
      PCIN(8) => r_V_1_reg_1822_reg_n_153,
      PCIN(7) => r_V_1_reg_1822_reg_n_154,
      PCIN(6) => r_V_1_reg_1822_reg_n_155,
      PCIN(5) => r_V_1_reg_1822_reg_n_156,
      PCIN(4) => r_V_1_reg_1822_reg_n_157,
      PCIN(3) => r_V_1_reg_1822_reg_n_158,
      PCIN(2) => r_V_1_reg_1822_reg_n_159,
      PCIN(1) => r_V_1_reg_1822_reg_n_160,
      PCIN(0) => r_V_1_reg_1822_reg_n_161,
      PCOUT(47 downto 0) => NLW_tmp_44_reg_1827_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => ap_rst_n_inv,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => ap_rst_n_inv,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => ap_rst_n_inv,
      RSTP => '0',
      UNDERFLOW => NLW_tmp_44_reg_1827_reg_UNDERFLOW_UNCONNECTED
    );
tmp_44_reg_1827_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter6,
      I1 => ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748,
      O => tmp_44_reg_18270
    );
tmp_44_reg_1827_reg_i_10: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => normalized0_V_load_reg_1782(1),
      Q => tmp_44_reg_1827_reg_i_10_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_11: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => normalized0_V_load_reg_1782(0),
      Q => tmp_44_reg_1827_reg_i_11_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_12: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => weights_load_reg_1787(9),
      Q => tmp_44_reg_1827_reg_i_12_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_13: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => weights_load_reg_1787(8),
      Q => tmp_44_reg_1827_reg_i_13_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_14: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => weights_load_reg_1787(7),
      Q => tmp_44_reg_1827_reg_i_14_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_15: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => weights_load_reg_1787(6),
      Q => tmp_44_reg_1827_reg_i_15_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_16: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => weights_load_reg_1787(5),
      Q => tmp_44_reg_1827_reg_i_16_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_17: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => weights_load_reg_1787(4),
      Q => tmp_44_reg_1827_reg_i_17_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_18: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => weights_load_reg_1787(3),
      Q => tmp_44_reg_1827_reg_i_18_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_19: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => weights_load_reg_1787(2),
      Q => tmp_44_reg_1827_reg_i_19_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => normalized0_V_load_reg_1782(9),
      Q => tmp_44_reg_1827_reg_i_2_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_20: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => weights_load_reg_1787(1),
      Q => tmp_44_reg_1827_reg_i_20_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_21: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => weights_load_reg_1787(0),
      Q => tmp_44_reg_1827_reg_i_21_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => normalized0_V_load_reg_1782(8),
      Q => tmp_44_reg_1827_reg_i_3_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_4: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => normalized0_V_load_reg_1782(7),
      Q => tmp_44_reg_1827_reg_i_4_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_5: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => normalized0_V_load_reg_1782(6),
      Q => tmp_44_reg_1827_reg_i_5_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_6: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => normalized0_V_load_reg_1782(5),
      Q => tmp_44_reg_1827_reg_i_6_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_7: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => normalized0_V_load_reg_1782(4),
      Q => tmp_44_reg_1827_reg_i_7_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_8: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => normalized0_V_load_reg_1782(3),
      Q => tmp_44_reg_1827_reg_i_8_n_8,
      R => '0'
    );
tmp_44_reg_1827_reg_i_9: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => normalized0_V_load_reg_1782(2),
      Q => tmp_44_reg_1827_reg_i_9_n_8,
      R => '0'
    );
\tmp_45_reg_1651[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_reg_1640(6),
      I1 => tmp_reg_1640(9),
      I2 => tmp_reg_1640(4),
      I3 => tmp_reg_1640(7),
      I4 => \tmp_45_reg_1651[0]_i_3_n_8\,
      O => \tmp_45_reg_1651[0]_i_2_n_8\
    );
\tmp_45_reg_1651[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_reg_1640(3),
      I1 => tmp_reg_1640(1),
      I2 => tmp_reg_1640(5),
      I3 => tmp_reg_1640(8),
      I4 => tmp_reg_1640(0),
      I5 => tmp_reg_1640(2),
      O => \tmp_45_reg_1651[0]_i_3_n_8\
    );
\tmp_45_reg_1651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => hog_INPUT_IMAGE_m_axi_U_n_140,
      Q => \tmp_45_reg_1651_reg_n_8_[0]\,
      R => '0'
    );
\tmp_49_reg_1723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => grp_fu_1303_p2(0),
      Q => tmp_49_reg_1723(0),
      R => '0'
    );
\tmp_49_reg_1723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => grp_fu_1303_p2(1),
      Q => tmp_49_reg_1723(1),
      R => '0'
    );
\tmp_49_reg_1723_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => grp_fu_1303_p2(2),
      Q => tmp_49_reg_1723(2),
      R => '0'
    );
\tmp_49_reg_1723_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => grp_fu_1303_p2(3),
      Q => tmp_49_reg_1723(3),
      R => '0'
    );
\tmp_49_reg_1723_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => grp_fu_1303_p2(4),
      Q => tmp_49_reg_1723(4),
      R => '0'
    );
\tmp_49_reg_1723_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => grp_fu_1303_p2(5),
      Q => tmp_49_reg_1723(5),
      R => '0'
    );
\tmp_49_reg_1723_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => grp_fu_1303_p2(6),
      Q => tmp_49_reg_1723(6),
      R => '0'
    );
\tmp_49_reg_1723_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => grp_fu_1303_p2(7),
      Q => tmp_49_reg_1723(7),
      R => '0'
    );
\tmp_49_reg_1723_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => grp_fu_1303_p2(8),
      Q => tmp_49_reg_1723(8),
      R => '0'
    );
\tmp_49_reg_1723_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_IMAGE_addr_1_reg_17170,
      D => grp_fu_1303_p2(9),
      Q => tmp_49_reg_1723(9),
      R => '0'
    );
\tmp_50_reg_1728[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_49_reg_1723(7),
      I1 => tmp_49_reg_1723(4),
      I2 => tmp_49_reg_1723(9),
      I3 => tmp_49_reg_1723(6),
      O => \tmp_50_reg_1728[0]_i_2_n_8\
    );
\tmp_50_reg_1728[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_49_reg_1723(3),
      I1 => tmp_49_reg_1723(1),
      I2 => tmp_49_reg_1723(5),
      I3 => tmp_49_reg_1723(8),
      I4 => tmp_49_reg_1723(0),
      I5 => tmp_49_reg_1723(2),
      O => \tmp_50_reg_1728[0]_i_3_n_8\
    );
\tmp_50_reg_1728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => hog_INPUT_IMAGE_m_axi_U_n_98,
      Q => \tmp_50_reg_1728_reg_n_8_[0]\,
      R => '0'
    );
\tmp_cast_reg_1576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(0),
      Q => tmp_cast_reg_1576(0),
      R => '0'
    );
\tmp_cast_reg_1576_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(10),
      Q => tmp_cast_reg_1576(10),
      R => '0'
    );
\tmp_cast_reg_1576_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(11),
      Q => tmp_cast_reg_1576(11),
      R => '0'
    );
\tmp_cast_reg_1576_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(12),
      Q => tmp_cast_reg_1576(12),
      R => '0'
    );
\tmp_cast_reg_1576_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(13),
      Q => tmp_cast_reg_1576(13),
      R => '0'
    );
\tmp_cast_reg_1576_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(14),
      Q => tmp_cast_reg_1576(14),
      R => '0'
    );
\tmp_cast_reg_1576_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(15),
      Q => tmp_cast_reg_1576(15),
      R => '0'
    );
\tmp_cast_reg_1576_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(16),
      Q => tmp_cast_reg_1576(16),
      R => '0'
    );
\tmp_cast_reg_1576_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(17),
      Q => tmp_cast_reg_1576(17),
      R => '0'
    );
\tmp_cast_reg_1576_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(18),
      Q => tmp_cast_reg_1576(18),
      R => '0'
    );
\tmp_cast_reg_1576_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(19),
      Q => tmp_cast_reg_1576(19),
      R => '0'
    );
\tmp_cast_reg_1576_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(1),
      Q => tmp_cast_reg_1576(1),
      R => '0'
    );
\tmp_cast_reg_1576_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(20),
      Q => tmp_cast_reg_1576(20),
      R => '0'
    );
\tmp_cast_reg_1576_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(21),
      Q => tmp_cast_reg_1576(21),
      R => '0'
    );
\tmp_cast_reg_1576_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(22),
      Q => tmp_cast_reg_1576(22),
      R => '0'
    );
\tmp_cast_reg_1576_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(23),
      Q => tmp_cast_reg_1576(23),
      R => '0'
    );
\tmp_cast_reg_1576_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(24),
      Q => tmp_cast_reg_1576(24),
      R => '0'
    );
\tmp_cast_reg_1576_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(25),
      Q => tmp_cast_reg_1576(25),
      R => '0'
    );
\tmp_cast_reg_1576_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(26),
      Q => tmp_cast_reg_1576(26),
      R => '0'
    );
\tmp_cast_reg_1576_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(27),
      Q => tmp_cast_reg_1576(27),
      R => '0'
    );
\tmp_cast_reg_1576_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(28),
      Q => tmp_cast_reg_1576(28),
      R => '0'
    );
\tmp_cast_reg_1576_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(29),
      Q => tmp_cast_reg_1576(29),
      R => '0'
    );
\tmp_cast_reg_1576_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(2),
      Q => tmp_cast_reg_1576(2),
      R => '0'
    );
\tmp_cast_reg_1576_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(30),
      Q => tmp_cast_reg_1576(30),
      R => '0'
    );
\tmp_cast_reg_1576_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(31),
      Q => tmp_cast_reg_1576(31),
      R => '0'
    );
\tmp_cast_reg_1576_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(3),
      Q => tmp_cast_reg_1576(3),
      R => '0'
    );
\tmp_cast_reg_1576_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(4),
      Q => tmp_cast_reg_1576(4),
      R => '0'
    );
\tmp_cast_reg_1576_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(5),
      Q => tmp_cast_reg_1576(5),
      R => '0'
    );
\tmp_cast_reg_1576_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(6),
      Q => tmp_cast_reg_1576(6),
      R => '0'
    );
\tmp_cast_reg_1576_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(7),
      Q => tmp_cast_reg_1576(7),
      R => '0'
    );
\tmp_cast_reg_1576_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(8),
      Q => tmp_cast_reg_1576(8),
      R => '0'
    );
\tmp_cast_reg_1576_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => image0(9),
      Q => tmp_cast_reg_1576(9),
      R => '0'
    );
\tmp_i_reg_1748[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_i_fu_1452_p2,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => tmp_i_reg_1748,
      O => \tmp_i_reg_1748[0]_i_1_n_8\
    );
\tmp_i_reg_1748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_i_reg_1748[0]_i_1_n_8\,
      Q => tmp_i_reg_1748,
      R => '0'
    );
\tmp_mid2_v_v_reg_1602[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656666666A666666"
    )
        port map (
      I0 => \tmp_mid2_v_v_reg_1602[1]_i_2_n_8\,
      I1 => \i_reg_875_reg_n_8_[0]\,
      I2 => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \tmp_mid2_v_v_reg_1602_reg__0\(0),
      O => \tmp_mid2_v_v_reg_1602[0]_i_1_n_8\
    );
\tmp_mid2_v_v_reg_1602[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \tmp_mid2_v_v_reg_1602[1]_i_2_n_8\,
      I1 => \tmp_mid2_v_v_reg_1602_reg__0\(0),
      I2 => \i_reg_875_reg_n_8_[0]\,
      I3 => \i_reg_875_reg_n_8_[1]\,
      I4 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I5 => \tmp_mid2_v_v_reg_1602_reg__0\(1),
      O => tmp_mid2_v_v_fu_1113_p3(1)
    );
\tmp_mid2_v_v_reg_1602[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => indvar_mid2_fu_1099_p3(4),
      I1 => indvar_mid2_fu_1099_p3(3),
      I2 => indvar_mid2_fu_1099_p3(0),
      I3 => indvar_mid2_fu_1099_p3(2),
      I4 => \indvar_reg_886_reg_n_8_[1]\,
      I5 => \indvar_reg_886_reg_n_8_[5]\,
      O => \tmp_mid2_v_v_reg_1602[1]_i_2_n_8\
    );
\tmp_mid2_v_v_reg_1602[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => \tmp_mid2_v_v_reg_1602[3]_i_2_n_8\,
      I1 => \i_reg_875_reg_n_8_[2]\,
      I2 => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \tmp_mid2_v_v_reg_1602_reg__0\(2),
      O => tmp_mid2_v_v_fu_1113_p3(2)
    );
\tmp_mid2_v_v_reg_1602[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => \tmp_mid2_v_v_reg_1602_reg__0\(2),
      I1 => \i_reg_875_reg_n_8_[2]\,
      I2 => \tmp_mid2_v_v_reg_1602[3]_i_2_n_8\,
      I3 => \i_reg_875_reg_n_8_[3]\,
      I4 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I5 => \tmp_mid2_v_v_reg_1602_reg__0\(3),
      O => tmp_mid2_v_v_fu_1113_p3(3)
    );
\tmp_mid2_v_v_reg_1602[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FFFFFFF5FFF"
    )
        port map (
      I0 => \tmp_mid2_v_v_reg_1602[1]_i_2_n_8\,
      I1 => \tmp_mid2_v_v_reg_1602_reg__0\(0),
      I2 => \i_reg_875_reg_n_8_[0]\,
      I3 => \i_reg_875_reg_n_8_[1]\,
      I4 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I5 => \tmp_mid2_v_v_reg_1602_reg__0\(1),
      O => \tmp_mid2_v_v_reg_1602[3]_i_2_n_8\
    );
\tmp_mid2_v_v_reg_1602[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => \tmp_mid2_v_v_reg_1602_reg__0\(3),
      I1 => \i_reg_875_reg_n_8_[3]\,
      I2 => \tmp_mid2_v_v_reg_1602[4]_i_2_n_8\,
      I3 => \i_reg_875_reg_n_8_[4]\,
      I4 => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\,
      I5 => \tmp_mid2_v_v_reg_1602_reg__0\(4),
      O => tmp_mid2_v_v_fu_1113_p3(4)
    );
\tmp_mid2_v_v_reg_1602[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBFBBBBBB"
    )
        port map (
      I0 => \tmp_mid2_v_v_reg_1602[3]_i_2_n_8\,
      I1 => \i_reg_875_reg_n_8_[2]\,
      I2 => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \tmp_mid2_v_v_reg_1602_reg__0\(2),
      O => \tmp_mid2_v_v_reg_1602[4]_i_2_n_8\
    );
\tmp_mid2_v_v_reg_1602[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \exitcond_flatten_reg_1588_reg_n_8_[0]\,
      O => \tmp_mid2_v_v_reg_1602[4]_i_3_n_8\
    );
\tmp_mid2_v_v_reg_1602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_143,
      D => \tmp_mid2_v_v_reg_1602[0]_i_1_n_8\,
      Q => \tmp_mid2_v_v_reg_1602_reg__0\(0),
      R => '0'
    );
\tmp_mid2_v_v_reg_1602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_143,
      D => tmp_mid2_v_v_fu_1113_p3(1),
      Q => \tmp_mid2_v_v_reg_1602_reg__0\(1),
      R => '0'
    );
\tmp_mid2_v_v_reg_1602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_143,
      D => tmp_mid2_v_v_fu_1113_p3(2),
      Q => \tmp_mid2_v_v_reg_1602_reg__0\(2),
      R => '0'
    );
\tmp_mid2_v_v_reg_1602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_143,
      D => tmp_mid2_v_v_fu_1113_p3(3),
      Q => \tmp_mid2_v_v_reg_1602_reg__0\(3),
      R => '0'
    );
\tmp_mid2_v_v_reg_1602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hog_INPUT_IMAGE_m_axi_U_n_143,
      D => tmp_mid2_v_v_fu_1113_p3(4),
      Q => \tmp_mid2_v_v_reg_1602_reg__0\(4),
      R => '0'
    );
\tmp_reg_1640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => grp_fu_1127_p2(0),
      Q => tmp_reg_1640(0),
      R => '0'
    );
\tmp_reg_1640_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => grp_fu_1127_p2(1),
      Q => tmp_reg_1640(1),
      R => '0'
    );
\tmp_reg_1640_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => grp_fu_1127_p2(2),
      Q => tmp_reg_1640(2),
      R => '0'
    );
\tmp_reg_1640_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => grp_fu_1127_p2(3),
      Q => tmp_reg_1640(3),
      R => '0'
    );
\tmp_reg_1640_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => grp_fu_1127_p2(4),
      Q => tmp_reg_1640(4),
      R => '0'
    );
\tmp_reg_1640_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => grp_fu_1127_p2(5),
      Q => tmp_reg_1640(5),
      R => '0'
    );
\tmp_reg_1640_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => grp_fu_1127_p2(6),
      Q => tmp_reg_1640(6),
      R => '0'
    );
\tmp_reg_1640_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => grp_fu_1127_p2(7),
      Q => tmp_reg_1640(7),
      R => '0'
    );
\tmp_reg_1640_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => grp_fu_1127_p2(8),
      Q => tmp_reg_1640(8),
      R => '0'
    );
\tmp_reg_1640_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_sum1_cast_mid2_v_reg_16350,
      D => grp_fu_1127_p2(9),
      Q => tmp_reg_1640(9),
      R => '0'
    );
\tmp_s_reg_1732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => grp_fu_1357_p2(0),
      Q => tmp_s_reg_1732(0),
      R => '0'
    );
\tmp_s_reg_1732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => grp_fu_1357_p2(1),
      Q => tmp_s_reg_1732(1),
      R => '0'
    );
\tmp_s_reg_1732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => grp_fu_1357_p2(2),
      Q => tmp_s_reg_1732(2),
      R => '0'
    );
\tmp_s_reg_1732_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => grp_fu_1357_p2(3),
      Q => tmp_s_reg_1732(3),
      R => '0'
    );
\tmp_s_reg_1732_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => grp_fu_1357_p2(4),
      Q => tmp_s_reg_1732(4),
      R => '0'
    );
\tmp_s_reg_1732_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => grp_fu_1357_p2(5),
      Q => tmp_s_reg_1732(5),
      R => '0'
    );
weights_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog_weights
     port map (
      D(9 downto 0) => weights_load_reg_1787(9 downto 0),
      Q(6) => \i_i_reg_943_reg_n_8_[6]\,
      Q(5) => \i_i_reg_943_reg_n_8_[5]\,
      Q(4) => \i_i_reg_943_reg_n_8_[4]\,
      Q(3) => \i_i_reg_943_reg_n_8_[3]\,
      Q(2) => \i_i_reg_943_reg_n_8_[2]\,
      Q(1) => \i_i_reg_943_reg_n_8_[1]\,
      Q(0) => \i_i_reg_943_reg_n_8_[0]\,
      \ap_CS_fsm_reg[10]\(0) => ap_CS_fsm_pp2_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_enable_reg_pp2_iter2 => ap_enable_reg_pp2_iter2,
      ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748 => ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748,
      in0(9 downto 0) => weights_load_1_reg_1797(9 downto 0),
      normalized0_V_ce0 => normalized0_V_ce0,
      \offset_assign_cast_reg_1742_reg[10]\(6 downto 0) => offset_assign_cast_reg_1742(10 downto 4),
      \tmp7_reg_1757_reg[7]\(7 downto 0) => tmp7_reg_1757(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_SPECS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_SPECS_AWVALID : in STD_LOGIC;
    s_axi_SPECS_AWREADY : out STD_LOGIC;
    s_axi_SPECS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_SPECS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_SPECS_WVALID : in STD_LOGIC;
    s_axi_SPECS_WREADY : out STD_LOGIC;
    s_axi_SPECS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_SPECS_BVALID : out STD_LOGIC;
    s_axi_SPECS_BREADY : in STD_LOGIC;
    s_axi_SPECS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_SPECS_ARVALID : in STD_LOGIC;
    s_axi_SPECS_ARREADY : out STD_LOGIC;
    s_axi_SPECS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_SPECS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_SPECS_RVALID : out STD_LOGIC;
    s_axi_SPECS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_INPUT_IMAGE_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_IMAGE_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_IMAGE_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_IMAGE_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_IMAGE_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_AWVALID : out STD_LOGIC;
    m_axi_INPUT_IMAGE_AWREADY : in STD_LOGIC;
    m_axi_INPUT_IMAGE_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_IMAGE_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_WLAST : out STD_LOGIC;
    m_axi_INPUT_IMAGE_WVALID : out STD_LOGIC;
    m_axi_INPUT_IMAGE_WREADY : in STD_LOGIC;
    m_axi_INPUT_IMAGE_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_BVALID : in STD_LOGIC;
    m_axi_INPUT_IMAGE_BREADY : out STD_LOGIC;
    m_axi_INPUT_IMAGE_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_IMAGE_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_IMAGE_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_IMAGE_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_IMAGE_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_IMAGE_ARVALID : out STD_LOGIC;
    m_axi_INPUT_IMAGE_ARREADY : in STD_LOGIC;
    m_axi_INPUT_IMAGE_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_IMAGE_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_IMAGE_RLAST : in STD_LOGIC;
    m_axi_INPUT_IMAGE_RVALID : in STD_LOGIC;
    m_axi_INPUT_IMAGE_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_hog_0_4,hog,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "hog,Vivado 2016.4";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axi_INPUT_IMAGE_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_INPUT_IMAGE_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_INPUT_IMAGE_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_INPUT_IMAGE_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_INPUT_IMAGE_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_INPUT_IMAGE_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_IMAGE_ADDR_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMAGE_BUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMAGE_CACHE_VALUE : integer;
  attribute C_M_AXI_INPUT_IMAGE_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_INPUT_IMAGE_DATA_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_IMAGE_ID_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMAGE_PROT_VALUE : integer;
  attribute C_M_AXI_INPUT_IMAGE_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_INPUT_IMAGE_RUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMAGE_USER_VALUE : integer;
  attribute C_M_AXI_INPUT_IMAGE_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_INPUT_IMAGE_WSTRB_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_INPUT_IMAGE_WUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMAGE_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_SPECS_ADDR_WIDTH : integer;
  attribute C_S_AXI_SPECS_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_SPECS_DATA_WIDTH : integer;
  attribute C_S_AXI_SPECS_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_SPECS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_SPECS_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "12'b000000001000";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of inst : label is "12'b000000100000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of inst : label is "12'b010000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "12'b000000000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "12'b000000000010";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "12'b000000010000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "12'b000000000100";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of inst : label is "12'b000001000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of inst : label is "12'b000010000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of inst : label is "12'b000100000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of inst : label is "12'b001000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of inst : label is "12'b100000000000";
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of inst : label is 8;
  attribute ap_const_lv10_0 : string;
  attribute ap_const_lv10_0 of inst : label is "10'b0000000000";
  attribute ap_const_lv10_1 : string;
  attribute ap_const_lv10_1 of inst : label is "10'b0000000001";
  attribute ap_const_lv10_22 : string;
  attribute ap_const_lv10_22 of inst : label is "10'b0000100010";
  attribute ap_const_lv10_264 : string;
  attribute ap_const_lv10_264 of inst : label is "10'b1001100100";
  attribute ap_const_lv22_788 : string;
  attribute ap_const_lv22_788 of inst : label is "22'b0000000000011110001000";
  attribute ap_const_lv26_3FFFFF2 : string;
  attribute ap_const_lv26_3FFFFF2 of inst : label is "26'b11111111111111111111110010";
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of inst : label is "2'b00";
  attribute ap_const_lv32_0 : integer;
  attribute ap_const_lv32_0 of inst : label is 0;
  attribute ap_const_lv32_1 : integer;
  attribute ap_const_lv32_1 of inst : label is 1;
  attribute ap_const_lv32_10 : integer;
  attribute ap_const_lv32_10 of inst : label is 16;
  attribute ap_const_lv32_14 : integer;
  attribute ap_const_lv32_14 of inst : label is 20;
  attribute ap_const_lv32_1F : integer;
  attribute ap_const_lv32_1F of inst : label is 31;
  attribute ap_const_lv32_2 : integer;
  attribute ap_const_lv32_2 of inst : label is 2;
  attribute ap_const_lv32_22 : integer;
  attribute ap_const_lv32_22 of inst : label is 34;
  attribute ap_const_lv32_3 : integer;
  attribute ap_const_lv32_3 of inst : label is 3;
  attribute ap_const_lv32_4 : integer;
  attribute ap_const_lv32_4 of inst : label is 4;
  attribute ap_const_lv32_5 : integer;
  attribute ap_const_lv32_5 of inst : label is 5;
  attribute ap_const_lv32_6 : integer;
  attribute ap_const_lv32_6 of inst : label is 6;
  attribute ap_const_lv32_7 : integer;
  attribute ap_const_lv32_7 of inst : label is 7;
  attribute ap_const_lv32_8 : integer;
  attribute ap_const_lv32_8 of inst : label is 8;
  attribute ap_const_lv32_9 : integer;
  attribute ap_const_lv32_9 of inst : label is 9;
  attribute ap_const_lv32_A : integer;
  attribute ap_const_lv32_A of inst : label is 10;
  attribute ap_const_lv32_B : integer;
  attribute ap_const_lv32_B of inst : label is 11;
  attribute ap_const_lv33_21 : string;
  attribute ap_const_lv33_21 of inst : label is "33'b000000000000000000000000000100001";
  attribute ap_const_lv3_0 : string;
  attribute ap_const_lv3_0 of inst : label is "3'b000";
  attribute ap_const_lv4_0 : string;
  attribute ap_const_lv4_0 of inst : label is "4'b0000";
  attribute ap_const_lv5_0 : string;
  attribute ap_const_lv5_0 of inst : label is "5'b00000";
  attribute ap_const_lv5_1 : string;
  attribute ap_const_lv5_1 of inst : label is "5'b00001";
  attribute ap_const_lv5_10 : string;
  attribute ap_const_lv5_10 of inst : label is "5'b10000";
  attribute ap_const_lv5_2 : string;
  attribute ap_const_lv5_2 of inst : label is "5'b00010";
  attribute ap_const_lv5_3 : string;
  attribute ap_const_lv5_3 of inst : label is "5'b00011";
  attribute ap_const_lv5_4 : string;
  attribute ap_const_lv5_4 of inst : label is "5'b00100";
  attribute ap_const_lv5_5 : string;
  attribute ap_const_lv5_5 of inst : label is "5'b00101";
  attribute ap_const_lv5_6 : string;
  attribute ap_const_lv5_6 of inst : label is "5'b00110";
  attribute ap_const_lv5_7 : string;
  attribute ap_const_lv5_7 of inst : label is "5'b00111";
  attribute ap_const_lv5_8 : string;
  attribute ap_const_lv5_8 of inst : label is "5'b01000";
  attribute ap_const_lv5_9 : string;
  attribute ap_const_lv5_9 of inst : label is "5'b01001";
  attribute ap_const_lv5_A : string;
  attribute ap_const_lv5_A of inst : label is "5'b01010";
  attribute ap_const_lv5_B : string;
  attribute ap_const_lv5_B of inst : label is "5'b01011";
  attribute ap_const_lv5_C : string;
  attribute ap_const_lv5_C of inst : label is "5'b01100";
  attribute ap_const_lv5_D : string;
  attribute ap_const_lv5_D of inst : label is "5'b01101";
  attribute ap_const_lv5_E : string;
  attribute ap_const_lv5_E of inst : label is "5'b01110";
  attribute ap_const_lv5_F : string;
  attribute ap_const_lv5_F of inst : label is "5'b01111";
  attribute ap_const_lv64_0 : string;
  attribute ap_const_lv64_0 of inst : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_const_lv64_1 : string;
  attribute ap_const_lv64_1 of inst : label is "64'b0000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_const_lv64_2 : string;
  attribute ap_const_lv64_2 of inst : label is "64'b0000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_const_lv64_3 : string;
  attribute ap_const_lv64_3 of inst : label is "64'b0000000000000000000000000000000000000000000000000000000000000011";
  attribute ap_const_lv6_0 : string;
  attribute ap_const_lv6_0 of inst : label is "6'b000000";
  attribute ap_const_lv6_1 : string;
  attribute ap_const_lv6_1 of inst : label is "6'b000001";
  attribute ap_const_lv6_22 : string;
  attribute ap_const_lv6_22 of inst : label is "6'b100010";
  attribute ap_const_lv7_0 : string;
  attribute ap_const_lv7_0 of inst : label is "7'b0000000";
  attribute ap_const_lv7_1 : string;
  attribute ap_const_lv7_1 of inst : label is "7'b0000001";
  attribute ap_const_lv7_48 : string;
  attribute ap_const_lv7_48 of inst : label is "7'b1001000";
  attribute ap_const_lv8_0 : string;
  attribute ap_const_lv8_0 of inst : label is "8'b00000000";
  attribute ap_const_lv8_48 : string;
  attribute ap_const_lv8_48 of inst : label is "8'b01001000";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hog
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_INPUT_IMAGE_ARADDR(31 downto 0) => m_axi_INPUT_IMAGE_ARADDR(31 downto 0),
      m_axi_INPUT_IMAGE_ARBURST(1 downto 0) => m_axi_INPUT_IMAGE_ARBURST(1 downto 0),
      m_axi_INPUT_IMAGE_ARCACHE(3 downto 0) => m_axi_INPUT_IMAGE_ARCACHE(3 downto 0),
      m_axi_INPUT_IMAGE_ARID(0) => NLW_inst_m_axi_INPUT_IMAGE_ARID_UNCONNECTED(0),
      m_axi_INPUT_IMAGE_ARLEN(7 downto 0) => m_axi_INPUT_IMAGE_ARLEN(7 downto 0),
      m_axi_INPUT_IMAGE_ARLOCK(1 downto 0) => m_axi_INPUT_IMAGE_ARLOCK(1 downto 0),
      m_axi_INPUT_IMAGE_ARPROT(2 downto 0) => m_axi_INPUT_IMAGE_ARPROT(2 downto 0),
      m_axi_INPUT_IMAGE_ARQOS(3 downto 0) => m_axi_INPUT_IMAGE_ARQOS(3 downto 0),
      m_axi_INPUT_IMAGE_ARREADY => m_axi_INPUT_IMAGE_ARREADY,
      m_axi_INPUT_IMAGE_ARREGION(3 downto 0) => m_axi_INPUT_IMAGE_ARREGION(3 downto 0),
      m_axi_INPUT_IMAGE_ARSIZE(2 downto 0) => m_axi_INPUT_IMAGE_ARSIZE(2 downto 0),
      m_axi_INPUT_IMAGE_ARUSER(0) => NLW_inst_m_axi_INPUT_IMAGE_ARUSER_UNCONNECTED(0),
      m_axi_INPUT_IMAGE_ARVALID => m_axi_INPUT_IMAGE_ARVALID,
      m_axi_INPUT_IMAGE_AWADDR(31 downto 0) => m_axi_INPUT_IMAGE_AWADDR(31 downto 0),
      m_axi_INPUT_IMAGE_AWBURST(1 downto 0) => m_axi_INPUT_IMAGE_AWBURST(1 downto 0),
      m_axi_INPUT_IMAGE_AWCACHE(3 downto 0) => m_axi_INPUT_IMAGE_AWCACHE(3 downto 0),
      m_axi_INPUT_IMAGE_AWID(0) => NLW_inst_m_axi_INPUT_IMAGE_AWID_UNCONNECTED(0),
      m_axi_INPUT_IMAGE_AWLEN(7 downto 0) => m_axi_INPUT_IMAGE_AWLEN(7 downto 0),
      m_axi_INPUT_IMAGE_AWLOCK(1 downto 0) => m_axi_INPUT_IMAGE_AWLOCK(1 downto 0),
      m_axi_INPUT_IMAGE_AWPROT(2 downto 0) => m_axi_INPUT_IMAGE_AWPROT(2 downto 0),
      m_axi_INPUT_IMAGE_AWQOS(3 downto 0) => m_axi_INPUT_IMAGE_AWQOS(3 downto 0),
      m_axi_INPUT_IMAGE_AWREADY => m_axi_INPUT_IMAGE_AWREADY,
      m_axi_INPUT_IMAGE_AWREGION(3 downto 0) => m_axi_INPUT_IMAGE_AWREGION(3 downto 0),
      m_axi_INPUT_IMAGE_AWSIZE(2 downto 0) => m_axi_INPUT_IMAGE_AWSIZE(2 downto 0),
      m_axi_INPUT_IMAGE_AWUSER(0) => NLW_inst_m_axi_INPUT_IMAGE_AWUSER_UNCONNECTED(0),
      m_axi_INPUT_IMAGE_AWVALID => m_axi_INPUT_IMAGE_AWVALID,
      m_axi_INPUT_IMAGE_BID(0) => '0',
      m_axi_INPUT_IMAGE_BREADY => m_axi_INPUT_IMAGE_BREADY,
      m_axi_INPUT_IMAGE_BRESP(1 downto 0) => m_axi_INPUT_IMAGE_BRESP(1 downto 0),
      m_axi_INPUT_IMAGE_BUSER(0) => '0',
      m_axi_INPUT_IMAGE_BVALID => m_axi_INPUT_IMAGE_BVALID,
      m_axi_INPUT_IMAGE_RDATA(31 downto 0) => m_axi_INPUT_IMAGE_RDATA(31 downto 0),
      m_axi_INPUT_IMAGE_RID(0) => '0',
      m_axi_INPUT_IMAGE_RLAST => m_axi_INPUT_IMAGE_RLAST,
      m_axi_INPUT_IMAGE_RREADY => m_axi_INPUT_IMAGE_RREADY,
      m_axi_INPUT_IMAGE_RRESP(1 downto 0) => m_axi_INPUT_IMAGE_RRESP(1 downto 0),
      m_axi_INPUT_IMAGE_RUSER(0) => '0',
      m_axi_INPUT_IMAGE_RVALID => m_axi_INPUT_IMAGE_RVALID,
      m_axi_INPUT_IMAGE_WDATA(31 downto 0) => m_axi_INPUT_IMAGE_WDATA(31 downto 0),
      m_axi_INPUT_IMAGE_WID(0) => NLW_inst_m_axi_INPUT_IMAGE_WID_UNCONNECTED(0),
      m_axi_INPUT_IMAGE_WLAST => m_axi_INPUT_IMAGE_WLAST,
      m_axi_INPUT_IMAGE_WREADY => m_axi_INPUT_IMAGE_WREADY,
      m_axi_INPUT_IMAGE_WSTRB(3 downto 0) => m_axi_INPUT_IMAGE_WSTRB(3 downto 0),
      m_axi_INPUT_IMAGE_WUSER(0) => NLW_inst_m_axi_INPUT_IMAGE_WUSER_UNCONNECTED(0),
      m_axi_INPUT_IMAGE_WVALID => m_axi_INPUT_IMAGE_WVALID,
      s_axi_CONTROL_BUS_ARADDR(4 downto 0) => s_axi_CONTROL_BUS_ARADDR(4 downto 0),
      s_axi_CONTROL_BUS_ARREADY => s_axi_CONTROL_BUS_ARREADY,
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(4 downto 0) => s_axi_CONTROL_BUS_AWADDR(4 downto 0),
      s_axi_CONTROL_BUS_AWREADY => s_axi_CONTROL_BUS_AWREADY,
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BRESP(1 downto 0) => s_axi_CONTROL_BUS_BRESP(1 downto 0),
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RRESP(1 downto 0) => s_axi_CONTROL_BUS_RRESP(1 downto 0),
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WREADY => s_axi_CONTROL_BUS_WREADY,
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID,
      s_axi_SPECS_ARADDR(4 downto 0) => s_axi_SPECS_ARADDR(4 downto 0),
      s_axi_SPECS_ARREADY => s_axi_SPECS_ARREADY,
      s_axi_SPECS_ARVALID => s_axi_SPECS_ARVALID,
      s_axi_SPECS_AWADDR(4 downto 0) => s_axi_SPECS_AWADDR(4 downto 0),
      s_axi_SPECS_AWREADY => s_axi_SPECS_AWREADY,
      s_axi_SPECS_AWVALID => s_axi_SPECS_AWVALID,
      s_axi_SPECS_BREADY => s_axi_SPECS_BREADY,
      s_axi_SPECS_BRESP(1 downto 0) => s_axi_SPECS_BRESP(1 downto 0),
      s_axi_SPECS_BVALID => s_axi_SPECS_BVALID,
      s_axi_SPECS_RDATA(31 downto 0) => s_axi_SPECS_RDATA(31 downto 0),
      s_axi_SPECS_RREADY => s_axi_SPECS_RREADY,
      s_axi_SPECS_RRESP(1 downto 0) => s_axi_SPECS_RRESP(1 downto 0),
      s_axi_SPECS_RVALID => s_axi_SPECS_RVALID,
      s_axi_SPECS_WDATA(31 downto 0) => s_axi_SPECS_WDATA(31 downto 0),
      s_axi_SPECS_WREADY => s_axi_SPECS_WREADY,
      s_axi_SPECS_WSTRB(3 downto 0) => s_axi_SPECS_WSTRB(3 downto 0),
      s_axi_SPECS_WVALID => s_axi_SPECS_WVALID
    );
end STRUCTURE;
