# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TDC_vhdl.srcs/sources_1/new/edgeDetector.vhd" \
"../../../../TDC_vhdl.srcs/sim_1/new/edgeDetector_tb.vhd" \

# Do not sort compile order
nosort
