<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LimeSuite-UML: lime::FPGA_Mini Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LimeSuite-UML
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Classes</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="../../classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d5/d6c/namespacelime.html">lime</a></li><li class="navelem"><a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html">FPGA_Mini</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="../../da/da9/classlime_1_1FPGA__Mini-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">lime::FPGA_Mini Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d8/d8f/FPGA__Mini_8h_source.html">FPGA_Mini.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for lime::FPGA_Mini:</div>
<div class="dyncontent">
<div class="center"><img src="../../d0/d6e/classlime_1_1FPGA__Mini__inherit__graph.png" border="0" usemap="#lime_1_1FPGA__Mini_inherit__map" alt="Inheritance graph"/></div>
<map name="lime_1_1FPGA__Mini_inherit__map" id="lime_1_1FPGA__Mini_inherit__map">
<area shape="rect" id="node2" href="../../db/dcf/classlime_1_1FPGA.html" title="{lime::FPGA\n|# connection\l|+ FPGA()\l+ ~FPGA()\l+ SetConnection()\l+ GetConnection()\l+ StartStreaming()\l+ StopStreaming()\l+ ResetTimestamp()\l+ UploadWFM()\l+ SetInterfaceFreq()\l+ SetInterfaceFreq()\l+ DetectRefClk()\l+ FPGAPacketPayload2Samples()\l+ Samples2FPGAPacketPayload()\l# SetPllFrequency()\l# SetDirectClocking()\l&#45; ReadRawStreamData()\l&#45; SetPllClock()\l}" alt="" coords="5,5,229,317"/>
</map>
</div>
<div class="dynheader">
Collaboration diagram for lime::FPGA_Mini:</div>
<div class="dyncontent">
<div class="center"><img src="../../d0/d9f/classlime_1_1FPGA__Mini__coll__graph.png" border="0" usemap="#lime_1_1FPGA__Mini_coll__map" alt="Collaboration graph"/></div>
<map name="lime_1_1FPGA__Mini_coll__map" id="lime_1_1FPGA__Mini_coll__map">
<area shape="rect" id="node2" href="../../db/dcf/classlime_1_1FPGA.html" title="{lime::FPGA\n||+ FPGA()\l+ ~FPGA()\l+ SetConnection()\l+ GetConnection()\l+ StartStreaming()\l+ StopStreaming()\l+ ResetTimestamp()\l+ UploadWFM()\l+ SetInterfaceFreq()\l+ SetInterfaceFreq()\l+ DetectRefClk()\l+ FPGAPacketPayload2Samples()\l+ Samples2FPGAPacketPayload()\l# SetPllFrequency()\l# SetDirectClocking()\l&#45; ReadRawStreamData()\l&#45; SetPllClock()\l}" alt="" coords="5,971,229,1283"/>
<area shape="rect" id="node3" href="../../d2/de5/classlime_1_1IConnection.html" title="{lime::IConnection\n|# callback_logData\l|+ IConnection()\l+ ~IConnection()\l+ GetHandle()\l+ IsOpen()\l+ GetDeviceInfo()\l+ TransactSPI()\l+ WriteLMS7002MSPI()\l+ ReadLMS7002MSPI()\l+ WriteI2C()\l+ ReadI2C()\land 28 more...\l}" alt="" coords="37,684,198,908"/>
<area shape="rect" id="node4" href="../../d6/d37/classlime_1_1ConnectionHandle.html" title="{lime::ConnectionHandle\n|+ index\l|+ ConnectionHandle()\l+ ConnectionHandle()\l+ serialize()\l+ ToString()\l}" alt="" coords="37,500,198,621"/>
<area shape="rect" id="node5" title="STL class. " alt="" coords="77,301,157,379"/>
<area shape="rect" id="node7" title="STL class. " alt="" coords="54,5,181,97"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a44380fcef096ca57ef190b3152aa30cf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a44380fcef096ca57ef190b3152aa30cf">FPGA_Mini</a> ()</td></tr>
<tr class="separator:a44380fcef096ca57ef190b3152aa30cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd77aff9db5e1c37979e0bc8988a50b"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aedd77aff9db5e1c37979e0bc8988a50b">~FPGA_Mini</a> ()</td></tr>
<tr class="separator:aedd77aff9db5e1c37979e0bc8988a50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eda45a2c1e1d622b75a2a6aea63e797"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797">SetInterfaceFreq</a> (double f_Tx_Hz, double f_Rx_Hz, double txPhase, double rxPhase, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> ch=0) override</td></tr>
<tr class="memdesc:a5eda45a2c1e1d622b75a2a6aea63e797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency.  <a href="#a5eda45a2c1e1d622b75a2a6aea63e797">More...</a><br /></td></tr>
<tr class="separator:a5eda45a2c1e1d622b75a2a6aea63e797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf287398ba048ad7dd74a9e2ce15ae6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#accf287398ba048ad7dd74a9e2ce15ae6">SetInterfaceFreq</a> (double f_Tx_Hz, double f_Rx_Hz, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> ch=0) override</td></tr>
<tr class="memdesc:accf287398ba048ad7dd74a9e2ce15ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency.  <a href="#accf287398ba048ad7dd74a9e2ce15ae6">More...</a><br /></td></tr>
<tr class="separator:accf287398ba048ad7dd74a9e2ce15ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8037a854bd8b1e011d2bffa35f9c5dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#ac8037a854bd8b1e011d2bffa35f9c5dd">UploadWFM</a> (const <a class="el" href="../../db/d82/wglew_8h.html#aeea6e3dfae3acf232096f57d2d57f084">void</a> *const *<a class="el" href="../../d7/d92/rx__2ch_8m.html#a2fb40cd30885c423c71ec49523b86546">samples</a>, uint8_t <a class="el" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>, size_t <a class="el" href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a>, <a class="el" href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">StreamConfig::StreamDataFormat</a> <a class="el" href="../../d1/dd8/group__FN__STREAM.html#gaad9b08c92854f938d313c29fd0022e5d">format</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> epIndex) override</td></tr>
<tr class="separator:ac8037a854bd8b1e011d2bffa35f9c5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classlime_1_1FPGA"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classlime_1_1FPGA')"><img src="../../closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">lime::FPGA</a></td></tr>
<tr class="memitem:a6b7ea8599689900811091f5a5a25ac44 inherit pub_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a6b7ea8599689900811091f5a5a25ac44">FPGA</a> ()</td></tr>
<tr class="separator:a6b7ea8599689900811091f5a5a25ac44 inherit pub_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a3ebf6b032b292b0746bfb58b741b16 inherit pub_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a4a3ebf6b032b292b0746bfb58b741b16">~FPGA</a> ()</td></tr>
<tr class="separator:a4a3ebf6b032b292b0746bfb58b741b16 inherit pub_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a291f8d4f877e92f83c305465b7daf inherit pub_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#aeea6e3dfae3acf232096f57d2d57f084">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a68a291f8d4f877e92f83c305465b7daf">SetConnection</a> (<a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> *conn)</td></tr>
<tr class="separator:a68a291f8d4f877e92f83c305465b7daf inherit pub_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201c06faccfb5265ccad9fdb387baa4d inherit pub_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a201c06faccfb5265ccad9fdb387baa4d">GetConnection</a> () const </td></tr>
<tr class="separator:a201c06faccfb5265ccad9fdb387baa4d inherit pub_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04cb35a54c7eef0aacc9a1a019c4cfd inherit pub_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#ad04cb35a54c7eef0aacc9a1a019c4cfd">StartStreaming</a> ()</td></tr>
<tr class="separator:ad04cb35a54c7eef0aacc9a1a019c4cfd inherit pub_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecc385c80d18f662c4ad5575c932456 inherit pub_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#acecc385c80d18f662c4ad5575c932456">StopStreaming</a> ()</td></tr>
<tr class="separator:acecc385c80d18f662c4ad5575c932456 inherit pub_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692bdb4efdacfd7cefcaf58ebe9ec3ba inherit pub_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a692bdb4efdacfd7cefcaf58ebe9ec3ba">ResetTimestamp</a> ()</td></tr>
<tr class="separator:a692bdb4efdacfd7cefcaf58ebe9ec3ba inherit pub_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364e9ef0225dfd09a180c622e2f01e37 inherit pub_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a364e9ef0225dfd09a180c622e2f01e37">DetectRefClk</a> (double fx3Clk=100e6)</td></tr>
<tr class="separator:a364e9ef0225dfd09a180c622e2f01e37 inherit pub_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:aaad1bc75afbc99d7e579f98cbab3bb3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aaad1bc75afbc99d7e579f98cbab3bb3b">ReadRawStreamData</a> (char *<a class="el" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>, unsigned <a class="el" href="../../db/d82/wglew_8h.html#a74efbdef71b2e5711088ae39fc925d2d">length</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> epIndex, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> <a class="el" href="../../d1/dd8/group__FN__STREAM.html#ga99d39cc472ce807b89adc26e7deea42e">timeout_ms</a>) override</td></tr>
<tr class="separator:aaad1bc75afbc99d7e579f98cbab3bb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_methods_classlime_1_1FPGA"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classlime_1_1FPGA')"><img src="../../closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">lime::FPGA</a></td></tr>
<tr class="memitem:acbaf6c2d519b04e7e2409c58c3f26555 inherit pub_static_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#acbaf6c2d519b04e7e2409c58c3f26555">FPGAPacketPayload2Samples</a> (const uint8_t *<a class="el" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> bufLen, bool mimo, bool compressed, <a class="el" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a> **<a class="el" href="../../d7/d92/rx__2ch_8m.html#a2fb40cd30885c423c71ec49523b86546">samples</a>)</td></tr>
<tr class="memdesc:acbaf6c2d519b04e7e2409c58c3f26555 inherit pub_static_methods_classlime_1_1FPGA"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parses <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> packet payload into samples.  <a href="#acbaf6c2d519b04e7e2409c58c3f26555">More...</a><br /></td></tr>
<tr class="separator:acbaf6c2d519b04e7e2409c58c3f26555 inherit pub_static_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa382cea798f7648047f13c18a4fc965 inherit pub_static_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#aaa382cea798f7648047f13c18a4fc965">Samples2FPGAPacketPayload</a> (const <a class="el" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a> *const *<a class="el" href="../../d7/d92/rx__2ch_8m.html#a2fb40cd30885c423c71ec49523b86546">samples</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> samplesCount, bool mimo, bool compressed, uint8_t *<a class="el" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>)</td></tr>
<tr class="separator:aaa382cea798f7648047f13c18a4fc965 inherit pub_static_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classlime_1_1FPGA"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classlime_1_1FPGA')"><img src="../../closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">lime::FPGA</a></td></tr>
<tr class="memitem:af8856c51c4459b540d1884e6373f0d56 inherit pro_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">SetPllFrequency</a> (uint8_t pllIndex, double inputFreq, <a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a> *outputs, uint8_t clockCount)</td></tr>
<tr class="memdesc:af8856c51c4459b540d1884e6373f0d56 inherit pro_methods_classlime_1_1FPGA"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures board <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> clocks.  <a href="#af8856c51c4459b540d1884e6373f0d56">More...</a><br /></td></tr>
<tr class="separator:af8856c51c4459b540d1884e6373f0d56 inherit pro_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ff9b848c90ef45d6788d0f1537a973 inherit pro_methods_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#ab3ff9b848c90ef45d6788d0f1537a973">SetDirectClocking</a> (<a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> clockIndex)</td></tr>
<tr class="separator:ab3ff9b848c90ef45d6788d0f1537a973 inherit pro_methods_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classlime_1_1FPGA"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classlime_1_1FPGA')"><img src="../../closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">lime::FPGA</a></td></tr>
<tr class="memitem:a3f122b89459378fcf8e6808d2db6a5cd inherit pro_attribs_classlime_1_1FPGA"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a></td></tr>
<tr class="separator:a3f122b89459378fcf8e6808d2db6a5cd inherit pro_attribs_classlime_1_1FPGA"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../d8/d8f/FPGA__Mini_8h_source.html#l00015">15</a> of file <a class="el" href="../../d8/d8f/FPGA__Mini_8h_source.html">FPGA_Mini.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a44380fcef096ca57ef190b3152aa30cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">lime::FPGA_Mini::FPGA_Mini </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00013">13</a> of file <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html">FPGA_Mini.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="aedd77aff9db5e1c37979e0bc8988a50b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual lime::FPGA_Mini::~FPGA_Mini </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/FPGA__Mini_8h_source.html#l00019">19</a> of file <a class="el" href="../../d8/d8f/FPGA__Mini_8h_source.html">FPGA_Mini.h</a>.</p>

<p>References <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00997">buffer</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01204">chCount</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01204">format</a>, <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00161">ReadRawStreamData()</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01167">sample_count</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01167">samples</a>, <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">SetInterfaceFreq()</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01167">timeout_ms</a>, and <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00155">UploadWFM()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddc/classlime_1_1FPGA__Mini_aedd77aff9db5e1c37979e0bc8988a50b_cgraph.png" border="0" usemap="#d5/ddc/classlime_1_1FPGA__Mini_aedd77aff9db5e1c37979e0bc8988a50b_cgraph" alt=""/></div>
<map name="d5/ddc/classlime_1_1FPGA__Mini_aedd77aff9db5e1c37979e0bc8988a50b_cgraph" id="d5/ddc/classlime_1_1FPGA__Mini_aedd77aff9db5e1c37979e0bc8988a50b_cgraph">
<area shape="rect" id="node2" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aaad1bc75afbc99d7e579f98cbab3bb3b" title="lime::FPGA_Mini::ReadRaw\lStreamData" alt="" coords="277,1303,464,1345"/>
<area shape="rect" id="node14" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797" title="Configures FPGA PLLs to LimeLight interface frequency. " alt="" coords="257,1019,484,1045"/>
<area shape="rect" id="node45" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#ac8037a854bd8b1e011d2bffa35f9c5dd" title="lime::FPGA_Mini::UploadWFM" alt="" coords="269,1069,472,1096"/>
<area shape="rect" id="node3" href="../../db/dcf/classlime_1_1FPGA.html#acecc385c80d18f662c4ad5575c932456" title="lime::FPGA::StopStreaming" alt="" coords="537,1187,721,1213"/>
<area shape="rect" id="node4" href="../../d2/de5/classlime_1_1IConnection.html#a9be4843aa2121bac2d49eb60d0f45781" title="Read raw stream data from device streaming port. " alt="" coords="559,1238,700,1279"/>
<area shape="rect" id="node5" href="../../d2/de5/classlime_1_1IConnection.html#a039c7086b4261a12e5ee7a5f269e63ae" title="Write a single device register. " alt="" coords="563,1551,695,1593"/>
<area shape="rect" id="node9" href="../../db/dcf/classlime_1_1FPGA.html#ad04cb35a54c7eef0aacc9a1a019c4cfd" title="lime::FPGA::StartStreaming" alt="" coords="537,1435,722,1461"/>
<area shape="rect" id="node10" href="../../d2/de5/classlime_1_1IConnection.html#ac9ec0b2a4288d7732d7e2e03f5606401" title="lime::IConnection::\lBeginDataReading" alt="" coords="563,1486,695,1527"/>
<area shape="rect" id="node11" href="../../d2/de5/classlime_1_1IConnection.html#a5499673a78953387558d5d7ba3c19802" title="lime::IConnection::\lWaitForReading" alt="" coords="563,1121,695,1162"/>
<area shape="rect" id="node12" href="../../d2/de5/classlime_1_1IConnection.html#a900a18a24b131295005bd5bf88856840" title="lime::IConnection::\lFinishDataReading" alt="" coords="563,1303,696,1345"/>
<area shape="rect" id="node13" href="../../d2/de5/classlime_1_1IConnection.html#ae6bc7a7556e13862df14e98ccf4b9409" title="lime::IConnection::\lAbortReading" alt="" coords="563,1369,695,1410"/>
<area shape="rect" id="node6" href="../../d2/de5/classlime_1_1IConnection.html#a29486e2fa70f0a6005083660d5871454" title="Bulk write device registers. " alt="" coords="811,1335,943,1377"/>
<area shape="rect" id="node7" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48" title="lime::ReportError" alt="" coords="1057,1019,1178,1045"/>
<area shape="rect" id="node8" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp.html#ada38bf01d6d691de953ed69268ea6516" title="errToStr" alt="" coords="1261,1019,1331,1045"/>
<area shape="rect" id="node15" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56" title="Configures board FPGA clocks. " alt="" coords="532,867,727,893"/>
<area shape="rect" id="node44" href="../../db/dcf/classlime_1_1FPGA.html#ab3ff9b848c90ef45d6788d0f1537a973" title="lime::FPGA::SetDirectClocking" alt="" coords="775,1019,979,1045"/>
<area shape="rect" id="node16" href="../../d5/d6c/namespacelime.html#ab9de5f0d548dc93d20d3a0173e752fbd" title="Log a debug message with formatting. " alt="" coords="832,917,921,944"/>
<area shape="rect" id="node19" href="../../d4/d20/basicRX_8cpp.html#ad1a5ba420409525ff5ab1be86ac5e526" title="error" alt="" coords="853,765,901,792"/>
<area shape="rect" id="node21" href="../../d5/d6c/namespacelime.html#ae9d8b86234e3827271197852facdc649" title="Log an error message with formatting. " alt="" coords="1256,816,1336,843"/>
<area shape="rect" id="node39" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21" title="int" alt="" coords="1547,715,1585,741"/>
<area shape="rect" id="node43" href="../../d5/d6c/namespacelime.html#a3a1fa645a1d28f577ef2be92471421c2" title="lime::GetDeviceName" alt="" coords="801,867,952,893"/>
<area shape="rect" id="node17" href="../../d5/d6c/namespacelime.html#a6e854173a1d66443d7c96d8eabef993b" title="lime::GetLastErrorMessage" alt="" coords="1027,867,1208,893"/>
<area shape="rect" id="node18" href="../../d5/d6c/namespacelime.html#abec841ac666fc9321a10e1881cff2da0" title="Log a message with formatting and specified logging level. " alt="" coords="1394,867,1465,893"/>
<area shape="rect" id="node20" href="../../df/de1/lms7__api_8cpp.html#ae044945e05694db11b7427f16a58fa17" title="LMS_Close" alt="" coords="1072,765,1163,792"/>
<area shape="rect" id="node22" href="../../d4/d67/lms_8c.html#a0e01e477b1f10e0a63e54de2dd2f8240" title="lms" alt="" coords="1275,385,1317,412"/>
<area shape="rect" id="node23" href="../../d4/d67/lms_8c.html#a433227191fe883dcb8aa15d291bb29a1" title="Case1F" alt="" coords="1395,157,1463,184"/>
<area shape="rect" id="node24" href="../../d4/d67/lms_8c.html#ace0cd8bf61cb9b86b98f0cef03b5a9d9" title="Case2F" alt="" coords="1395,208,1463,235"/>
<area shape="rect" id="node25" href="../../d4/d67/lms_8c.html#a5f53b53ccc591e3643c4af2aee2e7f32" title="Case3F" alt="" coords="1395,259,1463,285"/>
<area shape="rect" id="node26" href="../../d4/d67/lms_8c.html#a5086763d5b258349bc13d6be7e7d0665" title="Case4F" alt="" coords="1395,309,1463,336"/>
<area shape="rect" id="node27" href="../../db/de5/recipes_8c.html#aee25e218394217a134e805ea09fb0fe9" title="free_ivector" alt="" coords="1384,360,1475,387"/>
<area shape="rect" id="node28" href="../../db/de5/recipes_8c.html#a3e0d121b098c19c0bdc2429e5b9f1625" title="free_matrix" alt="" coords="1386,411,1473,437"/>
<area shape="rect" id="node29" href="../../db/de5/recipes_8c.html#a8214a52d888e820222c0382648329c0c" title="free_vector" alt="" coords="1523,5,1609,32"/>
<area shape="rect" id="node30" href="../../d4/d67/lms_8c.html#ad1d6c875ff429888b51dd1155f0311ad" title="ivector" alt="" coords="1399,512,1460,539"/>
<area shape="rect" id="node31" href="../../db/de5/recipes_8c.html#a66ff65ad0355ec1f4a7722bcdafc8cd3" title="lubksb" alt="" coords="1399,563,1459,589"/>
<area shape="rect" id="node32" href="../../db/de5/recipes_8c.html#a623fec796d9d53e5e4a4d30226547da7" title="ludcmp" alt="" coords="1397,56,1461,83"/>
<area shape="rect" id="node35" href="../../d4/d67/lms_8c.html#a37bcb1539d76b53344102435e2ab9c91" title="matrix" alt="" coords="1400,613,1459,640"/>
<area shape="rect" id="node36" href="../../da/d66/soapysdr_2build_2docs_2html_2jquery_8js.html#a2335e57f79b6acfb6de59c235dc8a83e" title="p" alt="" coords="1410,664,1449,691"/>
<area shape="rect" id="node37" href="../../d8/d91/rounding_8c.html#aa8d7512cdf5bfbf811cef6a8a091c679" title="round2csd" alt="" coords="1388,765,1471,792"/>
<area shape="rect" id="node41" href="../../d8/d91/rounding_8c.html#aca2670cc0fbf948a6b9cb670047c9d5b" title="round2int" alt="" coords="1392,461,1467,488"/>
<area shape="rect" id="node42" href="../../d4/d67/lms_8c.html#ac81ca32708341eb34b25d515d00bc748" title="vector" alt="" coords="1400,107,1459,133"/>
<area shape="rect" id="node33" href="../../db/de5/recipes_8c.html#a208e98f19b2f252315399d02c0594a46" title="nrerror" alt="" coords="1657,81,1716,108"/>
<area shape="rect" id="node34" href="../../db/de5/recipes_8c.html#a5e6092211a5f7e2d6ae9282379d3c604" title="vector" alt="" coords="1537,107,1595,133"/>
<area shape="rect" id="node38" href="../../d8/d91/rounding_8c.html#a2cff6b77e73872659c44b0c99f6bd97f" title="csd2int" alt="" coords="1534,765,1598,792"/>
<area shape="rect" id="node40" href="../../d8/d91/rounding_8c.html#ab3a64ec72c5600bc114621e93309c8c3" title="int2csd" alt="" coords="1534,816,1598,843"/>
</map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="aaad1bc75afbc99d7e579f98cbab3bb3b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA_Mini::ReadRawStreamData </td>
          <td>(</td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>epIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>timeout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">private</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a673cc284c3b570e85ab0d5d5e16ca347">lime::FPGA</a>.</p>

<p>Definition at line <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00161">161</a> of file <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html">FPGA_Mini.cpp</a>.</p>

<p>References <a class="el" href="../../d3/d1e/IConnection_8h_source.html#l00175">lime::IConnection::AbortReading()</a>, <a class="el" href="../../dd/dfb/IConnection_8cpp_source.html#l00097">lime::IConnection::BeginDataReading()</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00056">lime::FPGA::connection</a>, <a class="el" href="../../dd/dfb/IConnection_8cpp_source.html#l00105">lime::IConnection::FinishDataReading()</a>, <a class="el" href="../../dd/dfb/IConnection_8cpp_source.html#l00127">lime::IConnection::ResetStreamBuffers()</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00044">lime::FPGA::StartStreaming()</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00055">lime::FPGA::StopStreaming()</a>, <a class="el" href="../../dd/dfb/IConnection_8cpp_source.html#l00101">lime::IConnection::WaitForReading()</a>, and <a class="el" href="../../dd/dfb/IConnection_8cpp_source.html#l00197">lime::IConnection::WriteRegister()</a>.</p>

<p>Referenced by <a class="el" href="../../d8/d8f/FPGA__Mini_8h_source.html#l00019">~FPGA_Mini()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddc/classlime_1_1FPGA__Mini_aaad1bc75afbc99d7e579f98cbab3bb3b_cgraph.png" border="0" usemap="#d5/ddc/classlime_1_1FPGA__Mini_aaad1bc75afbc99d7e579f98cbab3bb3b_cgraph" alt=""/></div>
<map name="d5/ddc/classlime_1_1FPGA__Mini_aaad1bc75afbc99d7e579f98cbab3bb3b_cgraph" id="d5/ddc/classlime_1_1FPGA__Mini_aaad1bc75afbc99d7e579f98cbab3bb3b_cgraph">
<area shape="rect" id="node2" href="../../d2/de5/classlime_1_1IConnection.html#ae6bc7a7556e13862df14e98ccf4b9409" title="lime::IConnection::\lAbortReading" alt="" coords="267,5,399,47"/>
<area shape="rect" id="node3" href="../../d2/de5/classlime_1_1IConnection.html#ac9ec0b2a4288d7732d7e2e03f5606401" title="lime::IConnection::\lBeginDataReading" alt="" coords="267,71,399,112"/>
<area shape="rect" id="node4" href="../../d2/de5/classlime_1_1IConnection.html#a900a18a24b131295005bd5bf88856840" title="lime::IConnection::\lFinishDataReading" alt="" coords="266,136,399,177"/>
<area shape="rect" id="node5" href="../../d2/de5/classlime_1_1IConnection.html#a9be4843aa2121bac2d49eb60d0f45781" title="Read raw stream data from device streaming port. " alt="" coords="262,201,403,243"/>
<area shape="rect" id="node6" href="../../db/dcf/classlime_1_1FPGA.html#ad04cb35a54c7eef0aacc9a1a019c4cfd" title="lime::FPGA::StartStreaming" alt="" coords="240,267,425,294"/>
<area shape="rect" id="node7" href="../../db/dcf/classlime_1_1FPGA.html#acecc385c80d18f662c4ad5575c932456" title="lime::FPGA::StopStreaming" alt="" coords="241,318,425,345"/>
<area shape="rect" id="node8" href="../../d2/de5/classlime_1_1IConnection.html#a5499673a78953387558d5d7ba3c19802" title="lime::IConnection::\lWaitForReading" alt="" coords="267,369,399,411"/>
<area shape="rect" id="node9" href="../../d2/de5/classlime_1_1IConnection.html#a039c7086b4261a12e5ee7a5f269e63ae" title="Write a single device register. " alt="" coords="267,435,399,476"/>
<area shape="rect" id="node10" href="../../d2/de5/classlime_1_1IConnection.html#a29486e2fa70f0a6005083660d5871454" title="Bulk write device registers. " alt="" coords="473,435,605,476"/>
<area shape="rect" id="node11" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48" title="lime::ReportError" alt="" coords="653,442,775,469"/>
<area shape="rect" id="node12" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp.html#ada38bf01d6d691de953ed69268ea6516" title="errToStr" alt="" coords="823,442,892,469"/>
</map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddc/classlime_1_1FPGA__Mini_aaad1bc75afbc99d7e579f98cbab3bb3b_icgraph.png" border="0" usemap="#d5/ddc/classlime_1_1FPGA__Mini_aaad1bc75afbc99d7e579f98cbab3bb3b_icgraph" alt=""/></div>
<map name="d5/ddc/classlime_1_1FPGA__Mini_aaad1bc75afbc99d7e579f98cbab3bb3b_icgraph" id="d5/ddc/classlime_1_1FPGA__Mini_aaad1bc75afbc99d7e579f98cbab3bb3b_icgraph">
<area shape="rect" id="node2" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aedd77aff9db5e1c37979e0bc8988a50b" title="lime::FPGA_Mini::~FPGA_Mini" alt="" coords="240,13,444,39"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a5eda45a2c1e1d622b75a2a6aea63e797"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA_Mini::SetInterfaceFreq </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Tx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Rx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>txPhase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>rxPhase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>ch</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency. </p>

<p>Reimplemented from <a class="el" href="../../db/dcf/classlime_1_1FPGA.html#acdb47b68575d5e7d5e9fafe6574f3f47">lime::FPGA</a>.</p>

<p>Definition at line <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">16</a> of file <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html">FPGA_Mini.cpp</a>.</p>

<p>References <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00042">lime::FPGA::FPGA_PLL_clock::bypass</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00043">lime::FPGA::FPGA_PLL_clock::findPhase</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00041">lime::FPGA::FPGA_PLL_clock::index</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00039">lime::FPGA::FPGA_PLL_clock::outFrequency</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00040">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00405">lime::FPGA::SetDirectClocking()</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00144">lime::FPGA::SetPllFrequency()</a>, and <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00057">SetInterfaceFreq()</a>, and <a class="el" href="../../d8/d8f/FPGA__Mini_8h_source.html#l00019">~FPGA_Mini()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddc/classlime_1_1FPGA__Mini_a5eda45a2c1e1d622b75a2a6aea63e797_cgraph.png" border="0" usemap="#d5/ddc/classlime_1_1FPGA__Mini_a5eda45a2c1e1d622b75a2a6aea63e797_cgraph" alt=""/></div>
<map name="d5/ddc/classlime_1_1FPGA__Mini_a5eda45a2c1e1d622b75a2a6aea63e797_cgraph" id="d5/ddc/classlime_1_1FPGA__Mini_a5eda45a2c1e1d622b75a2a6aea63e797_cgraph">
<area shape="rect" id="node2" href="../../db/dcf/classlime_1_1FPGA.html#ab3ff9b848c90ef45d6788d0f1537a973" title="lime::FPGA::SetDirectClocking" alt="" coords="280,31,484,57"/>
<area shape="rect" id="node5" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56" title="Configures board FPGA clocks. " alt="" coords="285,132,479,159"/>
<area shape="rect" id="node3" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48" title="lime::ReportError" alt="" coords="761,31,882,57"/>
<area shape="rect" id="node4" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp.html#ada38bf01d6d691de953ed69268ea6516" title="errToStr" alt="" coords="965,31,1035,57"/>
<area shape="rect" id="node6" href="../../d5/d6c/namespacelime.html#ab9de5f0d548dc93d20d3a0173e752fbd" title="Log a debug message with formatting. " alt="" coords="563,132,652,159"/>
<area shape="rect" id="node9" href="../../d4/d20/basicRX_8cpp.html#ad1a5ba420409525ff5ab1be86ac5e526" title="error" alt="" coords="583,233,631,260"/>
<area shape="rect" id="node11" href="../../d5/d6c/namespacelime.html#ae9d8b86234e3827271197852facdc649" title="Log an error message with formatting. " alt="" coords="960,183,1040,209"/>
<area shape="rect" id="node29" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21" title="int" alt="" coords="1251,765,1289,792"/>
<area shape="rect" id="node33" href="../../d5/d6c/namespacelime.html#a3a1fa645a1d28f577ef2be92471421c2" title="lime::GetDeviceName" alt="" coords="532,81,683,108"/>
<area shape="rect" id="node7" href="../../d5/d6c/namespacelime.html#a6e854173a1d66443d7c96d8eabef993b" title="lime::GetLastErrorMessage" alt="" coords="731,81,912,108"/>
<area shape="rect" id="node8" href="../../d5/d6c/namespacelime.html#abec841ac666fc9321a10e1881cff2da0" title="Log a message with formatting and specified logging level. " alt="" coords="1098,5,1169,32"/>
<area shape="rect" id="node10" href="../../df/de1/lms7__api_8cpp.html#ae044945e05694db11b7427f16a58fa17" title="LMS_Close" alt="" coords="776,233,867,260"/>
<area shape="rect" id="node12" href="../../d4/d67/lms_8c.html#a0e01e477b1f10e0a63e54de2dd2f8240" title="lms" alt="" coords="979,385,1021,412"/>
<area shape="rect" id="node13" href="../../d4/d67/lms_8c.html#a433227191fe883dcb8aa15d291bb29a1" title="Case1F" alt="" coords="1099,107,1167,133"/>
<area shape="rect" id="node14" href="../../d4/d67/lms_8c.html#ace0cd8bf61cb9b86b98f0cef03b5a9d9" title="Case2F" alt="" coords="1099,157,1167,184"/>
<area shape="rect" id="node15" href="../../d4/d67/lms_8c.html#a5f53b53ccc591e3643c4af2aee2e7f32" title="Case3F" alt="" coords="1099,208,1167,235"/>
<area shape="rect" id="node16" href="../../d4/d67/lms_8c.html#a5086763d5b258349bc13d6be7e7d0665" title="Case4F" alt="" coords="1099,259,1167,285"/>
<area shape="rect" id="node17" href="../../db/de5/recipes_8c.html#aee25e218394217a134e805ea09fb0fe9" title="free_ivector" alt="" coords="1088,309,1179,336"/>
<area shape="rect" id="node18" href="../../db/de5/recipes_8c.html#a3e0d121b098c19c0bdc2429e5b9f1625" title="free_matrix" alt="" coords="1090,360,1177,387"/>
<area shape="rect" id="node19" href="../../db/de5/recipes_8c.html#a8214a52d888e820222c0382648329c0c" title="free_vector" alt="" coords="1227,436,1313,463"/>
<area shape="rect" id="node20" href="../../d4/d67/lms_8c.html#ad1d6c875ff429888b51dd1155f0311ad" title="ivector" alt="" coords="1103,461,1164,488"/>
<area shape="rect" id="node21" href="../../db/de5/recipes_8c.html#a66ff65ad0355ec1f4a7722bcdafc8cd3" title="lubksb" alt="" coords="1103,512,1163,539"/>
<area shape="rect" id="node22" href="../../db/de5/recipes_8c.html#a623fec796d9d53e5e4a4d30226547da7" title="ludcmp" alt="" coords="1101,563,1165,589"/>
<area shape="rect" id="node25" href="../../d4/d67/lms_8c.html#a37bcb1539d76b53344102435e2ab9c91" title="matrix" alt="" coords="1104,613,1163,640"/>
<area shape="rect" id="node26" href="../../da/d66/soapysdr_2build_2docs_2html_2jquery_8js.html#a2335e57f79b6acfb6de59c235dc8a83e" title="p" alt="" coords="1114,664,1153,691"/>
<area shape="rect" id="node27" href="../../d8/d91/rounding_8c.html#aa8d7512cdf5bfbf811cef6a8a091c679" title="round2csd" alt="" coords="1092,715,1175,741"/>
<area shape="rect" id="node31" href="../../d8/d91/rounding_8c.html#aca2670cc0fbf948a6b9cb670047c9d5b" title="round2int" alt="" coords="1096,765,1171,792"/>
<area shape="rect" id="node32" href="../../d4/d67/lms_8c.html#ac81ca32708341eb34b25d515d00bc748" title="vector" alt="" coords="1104,56,1163,83"/>
<area shape="rect" id="node23" href="../../db/de5/recipes_8c.html#a208e98f19b2f252315399d02c0594a46" title="nrerror" alt="" coords="1361,563,1420,589"/>
<area shape="rect" id="node24" href="../../db/de5/recipes_8c.html#a5e6092211a5f7e2d6ae9282379d3c604" title="vector" alt="" coords="1241,588,1299,615"/>
<area shape="rect" id="node28" href="../../d8/d91/rounding_8c.html#a2cff6b77e73872659c44b0c99f6bd97f" title="csd2int" alt="" coords="1238,664,1302,691"/>
<area shape="rect" id="node30" href="../../d8/d91/rounding_8c.html#ab3a64ec72c5600bc114621e93309c8c3" title="int2csd" alt="" coords="1238,715,1302,741"/>
</map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddc/classlime_1_1FPGA__Mini_a5eda45a2c1e1d622b75a2a6aea63e797_icgraph.png" border="0" usemap="#d5/ddc/classlime_1_1FPGA__Mini_a5eda45a2c1e1d622b75a2a6aea63e797_icgraph" alt=""/></div>
<map name="d5/ddc/classlime_1_1FPGA__Mini_a5eda45a2c1e1d622b75a2a6aea63e797_icgraph" id="d5/ddc/classlime_1_1FPGA__Mini_a5eda45a2c1e1d622b75a2a6aea63e797_icgraph">
<area shape="rect" id="node2" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#accf287398ba048ad7dd74a9e2ce15ae6" title="Configures FPGA PLLs to LimeLight interface frequency. " alt="" coords="280,5,507,32"/>
<area shape="rect" id="node3" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aedd77aff9db5e1c37979e0bc8988a50b" title="lime::FPGA_Mini::~FPGA_Mini" alt="" coords="291,56,495,83"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="accf287398ba048ad7dd74a9e2ce15ae6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA_Mini::SetInterfaceFreq </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Tx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Rx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>ch</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency. </p>

<p>Reimplemented from <a class="el" href="../../db/dcf/classlime_1_1FPGA.html#ad2f6a2577174abb7f137d525e963eeb8">lime::FPGA</a>.</p>

<p>Definition at line <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00057">57</a> of file <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html">FPGA_Mini.cpp</a>.</p>

<p>References <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00056">lime::FPGA::connection</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00043">lime::FPGA::FPGA_PLL_clock::findPhase</a>, <a class="el" href="../../d1/df4/rx_8m_source.html#l00020">i</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00041">lime::FPGA::FPGA_PLL_clock::index</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00039">lime::FPGA::FPGA_PLL_clock::outFrequency</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00040">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a>, <a class="el" href="../../d2/de5/classlime_1_1IConnection.html#a19573cf864645415907886dd71f8d020">lime::IConnection::ReadLMS7002MSPI()</a>, <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">SetInterfaceFreq()</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00144">lime::FPGA::SetPllFrequency()</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>, <a class="el" href="../../d2/de5/classlime_1_1IConnection.html#ad2f9f69f344e4c9acea10392f7fb500d">lime::IConnection::WriteLMS7002MSPI()</a>, and <a class="el" href="../../dd/dfb/IConnection_8cpp_source.html#l00197">lime::IConnection::WriteRegister()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddc/classlime_1_1FPGA__Mini_accf287398ba048ad7dd74a9e2ce15ae6_cgraph.png" border="0" usemap="#d5/ddc/classlime_1_1FPGA__Mini_accf287398ba048ad7dd74a9e2ce15ae6_cgraph" alt=""/></div>
<map name="d5/ddc/classlime_1_1FPGA__Mini_accf287398ba048ad7dd74a9e2ce15ae6_cgraph" id="d5/ddc/classlime_1_1FPGA__Mini_accf287398ba048ad7dd74a9e2ce15ae6_cgraph">
<area shape="rect" id="node2" href="../../d2/de5/classlime_1_1IConnection.html#a19573cf864645415907886dd71f8d020" title="lime::IConnection::\lReadLMS7002MSPI" alt="" coords="323,5,464,47"/>
<area shape="rect" id="node3" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797" title="Configures FPGA PLLs to LimeLight interface frequency. " alt="" coords="280,137,507,163"/>
<area shape="rect" id="node7" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56" title="Configures board FPGA clocks. " alt="" coords="559,234,754,261"/>
<area shape="rect" id="node36" href="../../d2/de5/classlime_1_1IConnection.html#ad2f9f69f344e4c9acea10392f7fb500d" title="lime::IConnection::\lWriteLMS7002MSPI" alt="" coords="323,239,464,280"/>
<area shape="rect" id="node37" href="../../d2/de5/classlime_1_1IConnection.html#a039c7086b4261a12e5ee7a5f269e63ae" title="Write a single device register. " alt="" coords="327,71,459,112"/>
<area shape="rect" id="node4" href="../../db/dcf/classlime_1_1FPGA.html#ab3ff9b848c90ef45d6788d0f1537a973" title="lime::FPGA::SetDirectClocking" alt="" coords="555,125,759,151"/>
<area shape="rect" id="node5" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48" title="lime::ReportError" alt="" coords="1035,87,1157,114"/>
<area shape="rect" id="node6" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp.html#ada38bf01d6d691de953ed69268ea6516" title="errToStr" alt="" coords="1240,87,1309,114"/>
<area shape="rect" id="node8" href="../../d5/d6c/namespacelime.html#ab9de5f0d548dc93d20d3a0173e752fbd" title="Log a debug message with formatting. " alt="" coords="837,189,927,215"/>
<area shape="rect" id="node11" href="../../d4/d20/basicRX_8cpp.html#ad1a5ba420409525ff5ab1be86ac5e526" title="error" alt="" coords="858,341,906,367"/>
<area shape="rect" id="node13" href="../../d5/d6c/namespacelime.html#ae9d8b86234e3827271197852facdc649" title="Log an error message with formatting. " alt="" coords="1235,239,1315,266"/>
<area shape="rect" id="node31" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21" title="int" alt="" coords="1525,645,1564,671"/>
<area shape="rect" id="node35" href="../../d5/d6c/namespacelime.html#a3a1fa645a1d28f577ef2be92471421c2" title="lime::GetDeviceName" alt="" coords="807,290,957,317"/>
<area shape="rect" id="node9" href="../../d5/d6c/namespacelime.html#a6e854173a1d66443d7c96d8eabef993b" title="lime::GetLastErrorMessage" alt="" coords="1005,138,1187,165"/>
<area shape="rect" id="node10" href="../../d5/d6c/namespacelime.html#abec841ac666fc9321a10e1881cff2da0" title="Log a message with formatting and specified logging level. " alt="" coords="1373,87,1443,114"/>
<area shape="rect" id="node12" href="../../df/de1/lms7__api_8cpp.html#ae044945e05694db11b7427f16a58fa17" title="LMS_Close" alt="" coords="1051,341,1141,367"/>
<area shape="rect" id="node14" href="../../d4/d67/lms_8c.html#a0e01e477b1f10e0a63e54de2dd2f8240" title="lms" alt="" coords="1253,467,1296,494"/>
<area shape="rect" id="node15" href="../../d4/d67/lms_8c.html#a433227191fe883dcb8aa15d291bb29a1" title="Case1F" alt="" coords="1374,290,1442,317"/>
<area shape="rect" id="node16" href="../../d4/d67/lms_8c.html#ace0cd8bf61cb9b86b98f0cef03b5a9d9" title="Case2F" alt="" coords="1374,341,1442,367"/>
<area shape="rect" id="node17" href="../../d4/d67/lms_8c.html#a5f53b53ccc591e3643c4af2aee2e7f32" title="Case3F" alt="" coords="1374,391,1442,418"/>
<area shape="rect" id="node18" href="../../d4/d67/lms_8c.html#a5086763d5b258349bc13d6be7e7d0665" title="Case4F" alt="" coords="1374,442,1442,469"/>
<area shape="rect" id="node19" href="../../db/de5/recipes_8c.html#aee25e218394217a134e805ea09fb0fe9" title="free_ivector" alt="" coords="1363,493,1453,519"/>
<area shape="rect" id="node20" href="../../db/de5/recipes_8c.html#a3e0d121b098c19c0bdc2429e5b9f1625" title="free_matrix" alt="" coords="1365,543,1451,570"/>
<area shape="rect" id="node21" href="../../db/de5/recipes_8c.html#a8214a52d888e820222c0382648329c0c" title="free_vector" alt="" coords="1501,138,1588,165"/>
<area shape="rect" id="node22" href="../../d4/d67/lms_8c.html#ad1d6c875ff429888b51dd1155f0311ad" title="ivector" alt="" coords="1377,695,1439,722"/>
<area shape="rect" id="node23" href="../../db/de5/recipes_8c.html#a66ff65ad0355ec1f4a7722bcdafc8cd3" title="lubksb" alt="" coords="1378,746,1438,773"/>
<area shape="rect" id="node24" href="../../db/de5/recipes_8c.html#a623fec796d9d53e5e4a4d30226547da7" title="ludcmp" alt="" coords="1376,189,1440,215"/>
<area shape="rect" id="node27" href="../../d4/d67/lms_8c.html#a37bcb1539d76b53344102435e2ab9c91" title="matrix" alt="" coords="1379,797,1437,823"/>
<area shape="rect" id="node28" href="../../da/d66/soapysdr_2build_2docs_2html_2jquery_8js.html#a2335e57f79b6acfb6de59c235dc8a83e" title="p" alt="" coords="1389,847,1427,874"/>
<area shape="rect" id="node29" href="../../d8/d91/rounding_8c.html#aa8d7512cdf5bfbf811cef6a8a091c679" title="round2csd" alt="" coords="1367,594,1449,621"/>
<area shape="rect" id="node33" href="../../d8/d91/rounding_8c.html#aca2670cc0fbf948a6b9cb670047c9d5b" title="round2int" alt="" coords="1371,645,1445,671"/>
<area shape="rect" id="node34" href="../../d4/d67/lms_8c.html#ac81ca32708341eb34b25d515d00bc748" title="vector" alt="" coords="1379,239,1437,266"/>
<area shape="rect" id="node25" href="../../db/de5/recipes_8c.html#a208e98f19b2f252315399d02c0594a46" title="nrerror" alt="" coords="1636,214,1695,241"/>
<area shape="rect" id="node26" href="../../db/de5/recipes_8c.html#a5e6092211a5f7e2d6ae9282379d3c604" title="vector" alt="" coords="1515,189,1574,215"/>
<area shape="rect" id="node30" href="../../d8/d91/rounding_8c.html#a2cff6b77e73872659c44b0c99f6bd97f" title="csd2int" alt="" coords="1513,594,1577,621"/>
<area shape="rect" id="node32" href="../../d8/d91/rounding_8c.html#ab3a64ec72c5600bc114621e93309c8c3" title="int2csd" alt="" coords="1513,543,1577,570"/>
<area shape="rect" id="node38" href="../../d2/de5/classlime_1_1IConnection.html#a29486e2fa70f0a6005083660d5871454" title="Bulk write device registers. " alt="" coords="591,36,723,77"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac8037a854bd8b1e011d2bffa35f9c5dd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA_Mini::UploadWFM </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../db/d82/wglew_8h.html#aeea6e3dfae3acf232096f57d2d57f084">void</a> *const *&#160;</td>
          <td class="paramname"><em>samples</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>chCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>sample_count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">StreamConfig::StreamDataFormat</a>&#160;</td>
          <td class="paramname"><em>format</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>epIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="../../db/dcf/classlime_1_1FPGA.html#aca5222f70ee503928de003a2810ddcc5">lime::FPGA</a>.</p>

<p>Definition at line <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00155">155</a> of file <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html">FPGA_Mini.cpp</a>.</p>

<p>References <a class="el" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp_source.html#l00048">lime::ReportError()</a>.</p>

<p>Referenced by <a class="el" href="../../d8/d8f/FPGA__Mini_8h_source.html#l00019">~FPGA_Mini()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddc/classlime_1_1FPGA__Mini_ac8037a854bd8b1e011d2bffa35f9c5dd_cgraph.png" border="0" usemap="#d5/ddc/classlime_1_1FPGA__Mini_ac8037a854bd8b1e011d2bffa35f9c5dd_cgraph" alt=""/></div>
<map name="d5/ddc/classlime_1_1FPGA__Mini_ac8037a854bd8b1e011d2bffa35f9c5dd_cgraph" id="d5/ddc/classlime_1_1FPGA__Mini_ac8037a854bd8b1e011d2bffa35f9c5dd_cgraph">
<area shape="rect" id="node2" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48" title="lime::ReportError" alt="" coords="256,5,377,32"/>
<area shape="rect" id="node3" href="../../d5/dcc/limesuite-dev_2src_2Logger_8cpp.html#ada38bf01d6d691de953ed69268ea6516" title="errToStr" alt="" coords="425,5,495,32"/>
</map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddc/classlime_1_1FPGA__Mini_ac8037a854bd8b1e011d2bffa35f9c5dd_icgraph.png" border="0" usemap="#d5/ddc/classlime_1_1FPGA__Mini_ac8037a854bd8b1e011d2bffa35f9c5dd_icgraph" alt=""/></div>
<map name="d5/ddc/classlime_1_1FPGA__Mini_ac8037a854bd8b1e011d2bffa35f9c5dd_icgraph" id="d5/ddc/classlime_1_1FPGA__Mini_ac8037a854bd8b1e011d2bffa35f9c5dd_icgraph">
<area shape="rect" id="node2" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aedd77aff9db5e1c37979e0bc8988a50b" title="lime::FPGA_Mini::~FPGA_Mini" alt="" coords="256,5,460,32"/>
</map>
</div>
</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>/home/erik/prefix/default/src/limesuite-dev/src/FPGA_common/<a class="el" href="../../d8/d8f/FPGA__Mini_8h_source.html">FPGA_Mini.h</a></li>
<li>/home/erik/prefix/default/src/limesuite-dev/src/FPGA_common/<a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html">FPGA_Mini.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 23 2018 14:09:23 for LimeSuite-UML by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
