{
  "HMMA.16816.F16":
    {"registers":
      [
        {
          "type": "f16",
          "count": 4
        },
        {
          "type": "f16",
          "count": 8
        },
        {
          "type": "f16",
          "count": 4
        },
        {
          "type": "f16",
          "count": 4
        }
      ],
      "description": "Half-precision matrix multiply accumulate into half-precision accumulator"
    },
  "HMMA.16816.F32":
    {"registers":
      [
        {
          "type": "f32",
          "count": 4
        },
        {
          "type": "f16",
          "count": 8
        },
        {
          "type": "f16",
          "count": 4
        },
        {
          "type": "f32",
          "count": 4
        }
      ],
      "description": "Half-precision matrix multiply accumulate into single-precision accumulator"
    },
"HMMA.16816.F32.BF16":
  {"registers":
    [
      {
        "type": "f32",
        "count": 4
      },
      {
        "type": "bf16",
        "count": 8
      },
      {
        "type": "bf16",
        "count": 4
      },
      {
        "type": "f32",
        "count": 4
      }
    ],
    "description": "bf16 matrix multiply accumulate into single-precision accumulator"
  },
  "HMMA.1684.F32.TF32":
  {"registers":
    [
      {
        "type": "f32",
        "count": 4
      },
      {
        "type": "f32",
        "count": 2
      },
      {
        "type": "f32",
        "count": 1
      },
      {
        "type": "f32",
        "count": 4
      }
    ],
    "description": ""
  },
  "DMMA.884":
  {"registers":
    [
      {
        "type": "f64",
        "count": 2
      },
      {
        "type": "f64",
        "count": 1
      },
      {
        "type": "f64",
        "count": 1
      },
      {
        "type": "f64",
        "count": 2
      }
    ],
    "description": ""
  },
  "DMMA.8x8x4":
  {"registers":
    [
      {
        "type": "f64",
        "count": 2
      },
      {
        "type": "f64",
        "count": 1
      },
      {
        "type": "f64",
        "count": 1
      },
      {
        "type": "f64",
        "count": 2
      }
    ],
    "description": ""
  },
  "(H(ADD|MUL)2(?:\\.FTZ)?(?:\\.SAT)?)":
  {"registers":
    [
      {
        "type": "f16",
        "count": 2
      },
      {
        "type": "f16",
        "count": 2
      },
      {
        "type": "f16",
        "count": 2
      }
    ],
    "description": "Half-precision add with optional FTZ and saturation"
  },
  "(HFMA2(?:\\.FTZ)?(?:\\.SAT)?)":
  {"registers":
    [
      {
        "type": "f16",
        "count": 2
      },
      {
        "type": "f16",
        "count": 2
      },
      {
        "type": "f16",
        "count": 2
      },
      {
        "type": "f16",
        "count": 2
      }
    ],
    "description": "Half-precision multiply-accumulate with optional FTZ and saturation"
  },
  "(F(ADD|MUL)(?:\\.FTZ)?(?:\\.(RP|RM|RZ))?(?:\\.SAT)?)":
  {"registers":
    [
      {
        "type": "f32",
        "count": 1
      },
      {
        "type": "f32",
        "count": 1
      },
      {
        "type": "f32",
        "count": 1
      }
    ],
    "description": "Single-precision add or multiply with optional FTZ, rounding mode, and saturation"
  },
  "(MUFU.(COS|SIN|EX2|LG2|SQRT|TANH))":
  {"registers":
    [
      {
        "type": "f32",
        "count": 1
      },
      {
        "type": "f32",
        "count": 1
      }
    ],
    "description": "MUFU instructions"
  },
  "(MUFU.(RSQ|RCP))":
  {"registers":
    [
      {
        "type": "f32",
        "count": 1
      },
      {
        "type": "f32",
        "count": 1,
        "div0": true
      }
    ],
    "description": "MUFU reciprocal and reciprocal square root instructions"

  },
  "(D(ADD|MUL)(?:\\.(RP|RM|RZ))?)":
  {"registers":
    [
      {
        "type": "f64",
        "count": 1
      },
      {
        "type": "f64",
        "count": 1
      },
      {
        "type": "f64",
        "count": 1
      }
    ],
    "description": "Double-precision add or multiply with optional FTZ, rounding mode, and saturation"
  },
  "(DFMA(?:\\.(RP|RM|RZ))?)":
  {"registers":
    [
      {
        "type": "f64",
        "count": 1
      },
      {
        "type": "f64",
        "count": 1
      },
      {
        "type": "f64",
        "count": 1
      },
      {
        "type": "f64",
        "count": 1
      }
    ],
    "description": "Double-precision fused multiply-add with optional FTZ and saturation"
  },
    "(FFMA(?:\\.FTZ)?(?:\\.(RP|RM|RZ))?(?:\\.SAT)?)":
  {"registers":
    [
      {
        "type": "f32",
        "count": 1
      },
      {
        "type": "f32",
        "count": 1
      },
      {
        "type": "f32",
        "count": 1
      },
      {
        "type": "f32",
        "count": 1
      }
    ],
    "description": ""
  },
  "FSEL":
  {"registers":
    [
      {
        "type": "f32",
        "count": 1
      },
      {
        "type": "f32",
        "count": 1
      },
      {
        "type": "f32",
        "count": 1
      }
    ],
    "description": "Floating-point select"
  }
}