INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/project_getting_started/project_getting_started.srcs/sources_1/new/switchToLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchToLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/project_getting_started/project_getting_started.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
