;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; ControlRegDisp
ControlRegDisp_Sync_ctrl_reg__0__MASK EQU 0x01
ControlRegDisp_Sync_ctrl_reg__0__POS EQU 0
ControlRegDisp_Sync_ctrl_reg__1__MASK EQU 0x02
ControlRegDisp_Sync_ctrl_reg__1__POS EQU 1
ControlRegDisp_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
ControlRegDisp_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
ControlRegDisp_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
ControlRegDisp_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
ControlRegDisp_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
ControlRegDisp_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
ControlRegDisp_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
ControlRegDisp_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
ControlRegDisp_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
ControlRegDisp_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
ControlRegDisp_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
ControlRegDisp_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
ControlRegDisp_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
ControlRegDisp_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
ControlRegDisp_Sync_ctrl_reg__MASK EQU 0x03
ControlRegDisp_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
ControlRegDisp_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
ControlRegDisp_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

; LED1
LED1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
LED1__0__MASK EQU 0x02
LED1__0__PC EQU CYREG_PRT12_PC1
LED1__0__PORT EQU 12
LED1__0__SHIFT EQU 1
LED1__AG EQU CYREG_PRT12_AG
LED1__BIE EQU CYREG_PRT12_BIE
LED1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED1__BYP EQU CYREG_PRT12_BYP
LED1__DM0 EQU CYREG_PRT12_DM0
LED1__DM1 EQU CYREG_PRT12_DM1
LED1__DM2 EQU CYREG_PRT12_DM2
LED1__DR EQU CYREG_PRT12_DR
LED1__INP_DIS EQU CYREG_PRT12_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED1__MASK EQU 0x02
LED1__PORT EQU 12
LED1__PRT EQU CYREG_PRT12_PRT
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED1__PS EQU CYREG_PRT12_PS
LED1__SHIFT EQU 1
LED1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED1__SLW EQU CYREG_PRT12_SLW

; LED2
LED2__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
LED2__0__MASK EQU 0x04
LED2__0__PC EQU CYREG_PRT12_PC2
LED2__0__PORT EQU 12
LED2__0__SHIFT EQU 2
LED2__AG EQU CYREG_PRT12_AG
LED2__BIE EQU CYREG_PRT12_BIE
LED2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED2__BYP EQU CYREG_PRT12_BYP
LED2__DM0 EQU CYREG_PRT12_DM0
LED2__DM1 EQU CYREG_PRT12_DM1
LED2__DM2 EQU CYREG_PRT12_DM2
LED2__DR EQU CYREG_PRT12_DR
LED2__INP_DIS EQU CYREG_PRT12_INP_DIS
LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED2__MASK EQU 0x04
LED2__PORT EQU 12
LED2__PRT EQU CYREG_PRT12_PRT
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED2__PS EQU CYREG_PRT12_PS
LED2__SHIFT EQU 2
LED2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED2__SLW EQU CYREG_PRT12_SLW

; LEDS
LEDS_Sync_ctrl_reg__0__MASK EQU 0x01
LEDS_Sync_ctrl_reg__0__POS EQU 0
LEDS_Sync_ctrl_reg__1__MASK EQU 0x02
LEDS_Sync_ctrl_reg__1__POS EQU 1
LEDS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
LEDS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
LEDS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
LEDS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
LEDS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
LEDS_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
LEDS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
LEDS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
LEDS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
LEDS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
LEDS_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
LEDS_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
LEDS_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
LEDS_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
LEDS_Sync_ctrl_reg__MASK EQU 0x03
LEDS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LEDS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
LEDS_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; MISO1
MISO1__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
MISO1__0__MASK EQU 0x08
MISO1__0__PC EQU CYREG_PRT6_PC3
MISO1__0__PORT EQU 6
MISO1__0__SHIFT EQU 3
MISO1__AG EQU CYREG_PRT6_AG
MISO1__AMUX EQU CYREG_PRT6_AMUX
MISO1__BIE EQU CYREG_PRT6_BIE
MISO1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MISO1__BYP EQU CYREG_PRT6_BYP
MISO1__CTL EQU CYREG_PRT6_CTL
MISO1__DM0 EQU CYREG_PRT6_DM0
MISO1__DM1 EQU CYREG_PRT6_DM1
MISO1__DM2 EQU CYREG_PRT6_DM2
MISO1__DR EQU CYREG_PRT6_DR
MISO1__INP_DIS EQU CYREG_PRT6_INP_DIS
MISO1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
MISO1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MISO1__LCD_EN EQU CYREG_PRT6_LCD_EN
MISO1__MASK EQU 0x08
MISO1__PORT EQU 6
MISO1__PRT EQU CYREG_PRT6_PRT
MISO1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MISO1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MISO1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MISO1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MISO1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MISO1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MISO1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MISO1__PS EQU CYREG_PRT6_PS
MISO1__SHIFT EQU 3
MISO1__SLW EQU CYREG_PRT6_SLW

; MOSI1
MOSI1__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
MOSI1__0__MASK EQU 0x10
MOSI1__0__PC EQU CYREG_IO_PC_PRT15_PC4
MOSI1__0__PORT EQU 15
MOSI1__0__SHIFT EQU 4
MOSI1__AG EQU CYREG_PRT15_AG
MOSI1__AMUX EQU CYREG_PRT15_AMUX
MOSI1__BIE EQU CYREG_PRT15_BIE
MOSI1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MOSI1__BYP EQU CYREG_PRT15_BYP
MOSI1__CTL EQU CYREG_PRT15_CTL
MOSI1__DM0 EQU CYREG_PRT15_DM0
MOSI1__DM1 EQU CYREG_PRT15_DM1
MOSI1__DM2 EQU CYREG_PRT15_DM2
MOSI1__DR EQU CYREG_PRT15_DR
MOSI1__INP_DIS EQU CYREG_PRT15_INP_DIS
MOSI1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MOSI1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MOSI1__LCD_EN EQU CYREG_PRT15_LCD_EN
MOSI1__MASK EQU 0x10
MOSI1__PORT EQU 15
MOSI1__PRT EQU CYREG_PRT15_PRT
MOSI1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MOSI1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MOSI1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MOSI1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MOSI1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MOSI1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MOSI1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MOSI1__PS EQU CYREG_PRT15_PS
MOSI1__SHIFT EQU 4
MOSI1__SLW EQU CYREG_PRT15_SLW

; P1
P1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
P1__0__MASK EQU 0x08
P1__0__PC EQU CYREG_PRT12_PC3
P1__0__PORT EQU 12
P1__0__SHIFT EQU 3
P1__AG EQU CYREG_PRT12_AG
P1__BIE EQU CYREG_PRT12_BIE
P1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1__BYP EQU CYREG_PRT12_BYP
P1__DM0 EQU CYREG_PRT12_DM0
P1__DM1 EQU CYREG_PRT12_DM1
P1__DM2 EQU CYREG_PRT12_DM2
P1__DR EQU CYREG_PRT12_DR
P1__INP_DIS EQU CYREG_PRT12_INP_DIS
P1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1__MASK EQU 0x08
P1__PORT EQU 12
P1__PRT EQU CYREG_PRT12_PRT
P1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1__PS EQU CYREG_PRT12_PS
P1__SHIFT EQU 3
P1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1__SLW EQU CYREG_PRT12_SLW

; P2
P2__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
P2__0__MASK EQU 0x40
P2__0__PC EQU CYREG_PRT12_PC6
P2__0__PORT EQU 12
P2__0__SHIFT EQU 6
P2__AG EQU CYREG_PRT12_AG
P2__BIE EQU CYREG_PRT12_BIE
P2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P2__BYP EQU CYREG_PRT12_BYP
P2__DM0 EQU CYREG_PRT12_DM0
P2__DM1 EQU CYREG_PRT12_DM1
P2__DM2 EQU CYREG_PRT12_DM2
P2__DR EQU CYREG_PRT12_DR
P2__INP_DIS EQU CYREG_PRT12_INP_DIS
P2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P2__MASK EQU 0x40
P2__PORT EQU 12
P2__PRT EQU CYREG_PRT12_PRT
P2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P2__PS EQU CYREG_PRT12_PS
P2__SHIFT EQU 6
P2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P2__SLW EQU CYREG_PRT12_SLW

; P3
P3__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
P3__0__MASK EQU 0x80
P3__0__PC EQU CYREG_PRT12_PC7
P3__0__PORT EQU 12
P3__0__SHIFT EQU 7
P3__AG EQU CYREG_PRT12_AG
P3__BIE EQU CYREG_PRT12_BIE
P3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P3__BYP EQU CYREG_PRT12_BYP
P3__DM0 EQU CYREG_PRT12_DM0
P3__DM1 EQU CYREG_PRT12_DM1
P3__DM2 EQU CYREG_PRT12_DM2
P3__DR EQU CYREG_PRT12_DR
P3__INP_DIS EQU CYREG_PRT12_INP_DIS
P3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P3__MASK EQU 0x80
P3__PORT EQU 12
P3__PRT EQU CYREG_PRT12_PRT
P3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P3__PS EQU CYREG_PRT12_PS
P3__SHIFT EQU 7
P3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P3__SLW EQU CYREG_PRT12_SLW

; P4
P4__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
P4__0__MASK EQU 0x01
P4__0__PC EQU CYREG_PRT12_PC0
P4__0__PORT EQU 12
P4__0__SHIFT EQU 0
P4__AG EQU CYREG_PRT12_AG
P4__BIE EQU CYREG_PRT12_BIE
P4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P4__BYP EQU CYREG_PRT12_BYP
P4__DM0 EQU CYREG_PRT12_DM0
P4__DM1 EQU CYREG_PRT12_DM1
P4__DM2 EQU CYREG_PRT12_DM2
P4__DR EQU CYREG_PRT12_DR
P4__INP_DIS EQU CYREG_PRT12_INP_DIS
P4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P4__MASK EQU 0x01
P4__PORT EQU 12
P4__PRT EQU CYREG_PRT12_PRT
P4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P4__PS EQU CYREG_PRT12_PS
P4__SHIFT EQU 0
P4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P4__SLW EQU CYREG_PRT12_SLW

; RXD
RXD__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
RXD__0__MASK EQU 0x01
RXD__0__PC EQU CYREG_PRT2_PC0
RXD__0__PORT EQU 2
RXD__0__SHIFT EQU 0
RXD__AG EQU CYREG_PRT2_AG
RXD__AMUX EQU CYREG_PRT2_AMUX
RXD__BIE EQU CYREG_PRT2_BIE
RXD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RXD__BYP EQU CYREG_PRT2_BYP
RXD__CTL EQU CYREG_PRT2_CTL
RXD__DM0 EQU CYREG_PRT2_DM0
RXD__DM1 EQU CYREG_PRT2_DM1
RXD__DM2 EQU CYREG_PRT2_DM2
RXD__DR EQU CYREG_PRT2_DR
RXD__INP_DIS EQU CYREG_PRT2_INP_DIS
RXD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RXD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RXD__LCD_EN EQU CYREG_PRT2_LCD_EN
RXD__MASK EQU 0x01
RXD__PORT EQU 2
RXD__PRT EQU CYREG_PRT2_PRT
RXD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RXD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RXD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RXD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RXD__PS EQU CYREG_PRT2_PS
RXD__SHIFT EQU 0
RXD__SLW EQU CYREG_PRT2_SLW

; SCLK1
SCLK1__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
SCLK1__0__MASK EQU 0x04
SCLK1__0__PC EQU CYREG_PRT6_PC2
SCLK1__0__PORT EQU 6
SCLK1__0__SHIFT EQU 2
SCLK1__AG EQU CYREG_PRT6_AG
SCLK1__AMUX EQU CYREG_PRT6_AMUX
SCLK1__BIE EQU CYREG_PRT6_BIE
SCLK1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SCLK1__BYP EQU CYREG_PRT6_BYP
SCLK1__CTL EQU CYREG_PRT6_CTL
SCLK1__DM0 EQU CYREG_PRT6_DM0
SCLK1__DM1 EQU CYREG_PRT6_DM1
SCLK1__DM2 EQU CYREG_PRT6_DM2
SCLK1__DR EQU CYREG_PRT6_DR
SCLK1__INP_DIS EQU CYREG_PRT6_INP_DIS
SCLK1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SCLK1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SCLK1__LCD_EN EQU CYREG_PRT6_LCD_EN
SCLK1__MASK EQU 0x04
SCLK1__PORT EQU 6
SCLK1__PRT EQU CYREG_PRT6_PRT
SCLK1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SCLK1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SCLK1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SCLK1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SCLK1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SCLK1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SCLK1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SCLK1__PS EQU CYREG_PRT6_PS
SCLK1__SHIFT EQU 2
SCLK1__SLW EQU CYREG_PRT6_SLW

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
SPIM_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB08_A0
SPIM_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB08_A1
SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
SPIM_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB08_D0
SPIM_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB08_D1
SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
SPIM_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB08_F0
SPIM_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB08_F1
SPIM_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
SPIM_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB09_A0
SPIM_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB09_A1
SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
SPIM_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB09_D0
SPIM_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB09_D1
SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
SPIM_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB09_F0
SPIM_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB09_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB09_ST

; SPIM_IntClock
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__INDEX EQU 0x00
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x01
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x01

; SS11
SS11__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
SS11__0__MASK EQU 0x08
SS11__0__PC EQU CYREG_IO_PC_PRT15_PC3
SS11__0__PORT EQU 15
SS11__0__SHIFT EQU 3
SS11__AG EQU CYREG_PRT15_AG
SS11__AMUX EQU CYREG_PRT15_AMUX
SS11__BIE EQU CYREG_PRT15_BIE
SS11__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SS11__BYP EQU CYREG_PRT15_BYP
SS11__CTL EQU CYREG_PRT15_CTL
SS11__DM0 EQU CYREG_PRT15_DM0
SS11__DM1 EQU CYREG_PRT15_DM1
SS11__DM2 EQU CYREG_PRT15_DM2
SS11__DR EQU CYREG_PRT15_DR
SS11__INP_DIS EQU CYREG_PRT15_INP_DIS
SS11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SS11__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SS11__LCD_EN EQU CYREG_PRT15_LCD_EN
SS11__MASK EQU 0x08
SS11__PORT EQU 15
SS11__PRT EQU CYREG_PRT15_PRT
SS11__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SS11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SS11__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SS11__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SS11__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SS11__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SS11__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SS11__PS EQU CYREG_PRT15_PS
SS11__SHIFT EQU 3
SS11__SLW EQU CYREG_PRT15_SLW

; SS12
SS12__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
SS12__0__MASK EQU 0x04
SS12__0__PC EQU CYREG_IO_PC_PRT15_PC2
SS12__0__PORT EQU 15
SS12__0__SHIFT EQU 2
SS12__AG EQU CYREG_PRT15_AG
SS12__AMUX EQU CYREG_PRT15_AMUX
SS12__BIE EQU CYREG_PRT15_BIE
SS12__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SS12__BYP EQU CYREG_PRT15_BYP
SS12__CTL EQU CYREG_PRT15_CTL
SS12__DM0 EQU CYREG_PRT15_DM0
SS12__DM1 EQU CYREG_PRT15_DM1
SS12__DM2 EQU CYREG_PRT15_DM2
SS12__DR EQU CYREG_PRT15_DR
SS12__INP_DIS EQU CYREG_PRT15_INP_DIS
SS12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SS12__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SS12__LCD_EN EQU CYREG_PRT15_LCD_EN
SS12__MASK EQU 0x04
SS12__PORT EQU 15
SS12__PRT EQU CYREG_PRT15_PRT
SS12__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SS12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SS12__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SS12__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SS12__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SS12__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SS12__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SS12__PS EQU CYREG_PRT15_PS
SS12__SHIFT EQU 2
SS12__SLW EQU CYREG_PRT15_SLW

; SS13
SS13__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
SS13__0__MASK EQU 0x40
SS13__0__PC EQU CYREG_PRT2_PC6
SS13__0__PORT EQU 2
SS13__0__SHIFT EQU 6
SS13__AG EQU CYREG_PRT2_AG
SS13__AMUX EQU CYREG_PRT2_AMUX
SS13__BIE EQU CYREG_PRT2_BIE
SS13__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SS13__BYP EQU CYREG_PRT2_BYP
SS13__CTL EQU CYREG_PRT2_CTL
SS13__DM0 EQU CYREG_PRT2_DM0
SS13__DM1 EQU CYREG_PRT2_DM1
SS13__DM2 EQU CYREG_PRT2_DM2
SS13__DR EQU CYREG_PRT2_DR
SS13__INP_DIS EQU CYREG_PRT2_INP_DIS
SS13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SS13__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SS13__LCD_EN EQU CYREG_PRT2_LCD_EN
SS13__MASK EQU 0x40
SS13__PORT EQU 2
SS13__PRT EQU CYREG_PRT2_PRT
SS13__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SS13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SS13__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SS13__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SS13__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SS13__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SS13__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SS13__PS EQU CYREG_PRT2_PS
SS13__SHIFT EQU 6
SS13__SLW EQU CYREG_PRT2_SLW

; SS14
SS14__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
SS14__0__MASK EQU 0x20
SS14__0__PC EQU CYREG_IO_PC_PRT15_PC5
SS14__0__PORT EQU 15
SS14__0__SHIFT EQU 5
SS14__AG EQU CYREG_PRT15_AG
SS14__AMUX EQU CYREG_PRT15_AMUX
SS14__BIE EQU CYREG_PRT15_BIE
SS14__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SS14__BYP EQU CYREG_PRT15_BYP
SS14__CTL EQU CYREG_PRT15_CTL
SS14__DM0 EQU CYREG_PRT15_DM0
SS14__DM1 EQU CYREG_PRT15_DM1
SS14__DM2 EQU CYREG_PRT15_DM2
SS14__DR EQU CYREG_PRT15_DR
SS14__INP_DIS EQU CYREG_PRT15_INP_DIS
SS14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SS14__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SS14__LCD_EN EQU CYREG_PRT15_LCD_EN
SS14__MASK EQU 0x20
SS14__PORT EQU 15
SS14__PRT EQU CYREG_PRT15_PRT
SS14__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SS14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SS14__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SS14__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SS14__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SS14__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SS14__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SS14__PS EQU CYREG_PRT15_PS
SS14__SHIFT EQU 5
SS14__SLW EQU CYREG_PRT15_SLW

; SW1
SW1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
SW1__0__MASK EQU 0x02
SW1__0__PC EQU CYREG_PRT6_PC1
SW1__0__PORT EQU 6
SW1__0__SHIFT EQU 1
SW1__AG EQU CYREG_PRT6_AG
SW1__AMUX EQU CYREG_PRT6_AMUX
SW1__BIE EQU CYREG_PRT6_BIE
SW1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SW1__BYP EQU CYREG_PRT6_BYP
SW1__CTL EQU CYREG_PRT6_CTL
SW1__DM0 EQU CYREG_PRT6_DM0
SW1__DM1 EQU CYREG_PRT6_DM1
SW1__DM2 EQU CYREG_PRT6_DM2
SW1__DR EQU CYREG_PRT6_DR
SW1__INP_DIS EQU CYREG_PRT6_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SW1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SW1__LCD_EN EQU CYREG_PRT6_LCD_EN
SW1__MASK EQU 0x02
SW1__PORT EQU 6
SW1__PRT EQU CYREG_PRT6_PRT
SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SW1__PS EQU CYREG_PRT6_PS
SW1__SHIFT EQU 1
SW1__SLW EQU CYREG_PRT6_SLW

; SW2
SW2__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
SW2__0__MASK EQU 0x01
SW2__0__PC EQU CYREG_PRT6_PC0
SW2__0__PORT EQU 6
SW2__0__SHIFT EQU 0
SW2__AG EQU CYREG_PRT6_AG
SW2__AMUX EQU CYREG_PRT6_AMUX
SW2__BIE EQU CYREG_PRT6_BIE
SW2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SW2__BYP EQU CYREG_PRT6_BYP
SW2__CTL EQU CYREG_PRT6_CTL
SW2__DM0 EQU CYREG_PRT6_DM0
SW2__DM1 EQU CYREG_PRT6_DM1
SW2__DM2 EQU CYREG_PRT6_DM2
SW2__DR EQU CYREG_PRT6_DR
SW2__INP_DIS EQU CYREG_PRT6_INP_DIS
SW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SW2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SW2__LCD_EN EQU CYREG_PRT6_LCD_EN
SW2__MASK EQU 0x01
SW2__PORT EQU 6
SW2__PRT EQU CYREG_PRT6_PRT
SW2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SW2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SW2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SW2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SW2__PS EQU CYREG_PRT6_PS
SW2__SHIFT EQU 0
SW2__SLW EQU CYREG_PRT6_SLW

; SWITCHES
SWITCHES_sts_sts_reg__0__MASK EQU 0x01
SWITCHES_sts_sts_reg__0__POS EQU 0
SWITCHES_sts_sts_reg__1__MASK EQU 0x02
SWITCHES_sts_sts_reg__1__POS EQU 1
SWITCHES_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SWITCHES_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
SWITCHES_sts_sts_reg__MASK EQU 0x03
SWITCHES_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB14_MSK
SWITCHES_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
SWITCHES_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
SWITCHES_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SWITCHES_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
SWITCHES_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
SWITCHES_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB14_ST

; TXD
TXD__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
TXD__0__MASK EQU 0x02
TXD__0__PC EQU CYREG_PRT2_PC1
TXD__0__PORT EQU 2
TXD__0__SHIFT EQU 1
TXD__AG EQU CYREG_PRT2_AG
TXD__AMUX EQU CYREG_PRT2_AMUX
TXD__BIE EQU CYREG_PRT2_BIE
TXD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TXD__BYP EQU CYREG_PRT2_BYP
TXD__CTL EQU CYREG_PRT2_CTL
TXD__DM0 EQU CYREG_PRT2_DM0
TXD__DM1 EQU CYREG_PRT2_DM1
TXD__DM2 EQU CYREG_PRT2_DM2
TXD__DR EQU CYREG_PRT2_DR
TXD__INP_DIS EQU CYREG_PRT2_INP_DIS
TXD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TXD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TXD__LCD_EN EQU CYREG_PRT2_LCD_EN
TXD__MASK EQU 0x02
TXD__PORT EQU 2
TXD__PRT EQU CYREG_PRT2_PRT
TXD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TXD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TXD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TXD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TXD__PS EQU CYREG_PRT2_PS
TXD__SHIFT EQU 1
TXD__SLW EQU CYREG_PRT2_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB15_ST

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
