// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dut,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.473000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=26,HLS_SYN_DSP=28,HLS_SYN_FF=8669,HLS_SYN_LUT=39810}" *)

module dut (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        strm_in_V_V_dout,
        strm_in_V_V_empty_n,
        strm_in_V_V_read,
        strm_out_V_V_din,
        strm_out_V_V_full_n,
        strm_out_V_V_write
);

parameter    ap_ST_st1_fsm_0 = 52'b1;
parameter    ap_ST_st2_fsm_1 = 52'b10;
parameter    ap_ST_st3_fsm_2 = 52'b100;
parameter    ap_ST_st4_fsm_3 = 52'b1000;
parameter    ap_ST_st5_fsm_4 = 52'b10000;
parameter    ap_ST_st6_fsm_5 = 52'b100000;
parameter    ap_ST_st7_fsm_6 = 52'b1000000;
parameter    ap_ST_st8_fsm_7 = 52'b10000000;
parameter    ap_ST_st9_fsm_8 = 52'b100000000;
parameter    ap_ST_st10_fsm_9 = 52'b1000000000;
parameter    ap_ST_st11_fsm_10 = 52'b10000000000;
parameter    ap_ST_st12_fsm_11 = 52'b100000000000;
parameter    ap_ST_st13_fsm_12 = 52'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 52'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 52'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 52'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 52'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 52'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 52'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 52'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 52'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 52'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 52'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 52'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 52'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 52'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 52'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 52'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 52'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 52'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 52'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 52'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 52'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 52'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 52'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 52'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 52'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 52'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 52'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 52'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 52'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 52'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 52'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 52'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 52'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 52'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 52'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 52'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 52'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 52'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 52'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 52'b1000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv7_10 = 7'b10000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv6_8 = 6'b1000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv6_12 = 6'b10010;
parameter    ap_const_lv6_A = 6'b1010;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_C4000000 = 32'b11000100000000000000000000000000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_40000000 = 32'b1000000000000000000000000000000;
parameter    ap_const_lv32_3D800000 = 32'b111101100000000000000000000000;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv10_200 = 10'b1000000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv5_2 = 5'b10;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] strm_in_V_V_dout;
input   strm_in_V_V_empty_n;
output   strm_in_V_V_read;
output  [31:0] strm_out_V_V_din;
input   strm_out_V_V_full_n;
output   strm_out_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg strm_in_V_V_read;
reg strm_out_V_V_write;

(* fsm_encoding = "none" *) reg   [51:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_67;
wire   [7:0] threshold1_V_0_q0;
wire   [7:0] threshold1_V_1_q0;
wire   [7:0] threshold2_V_0_q0;
wire   [7:0] threshold2_V_1_q0;
wire   [16:0] w_fc1_address0;
reg    w_fc1_ce0;
wire   [0:0] w_fc1_q0;
wire   [7:0] b_fc1_address0;
reg    b_fc1_ce0;
wire   [31:0] b_fc1_q0;
reg    strm_in_V_V_blk_n;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_134;
wire   [0:0] exitcond1_fu_442_p2;
reg    strm_out_V_V_blk_n;
reg    ap_sig_cseq_ST_st51_fsm_50;
reg    ap_sig_146;
wire   [0:0] exitcond_i_fu_626_p2;
wire   [31:0] grp_fu_416_p2;
reg   [31:0] reg_431;
reg    ap_sig_cseq_ST_st33_fsm_32;
reg    ap_sig_159;
reg    ap_sig_cseq_ST_st42_fsm_41;
reg    ap_sig_166;
wire   [31:0] grp_fu_410_p2;
reg   [31:0] reg_436;
reg    ap_sig_cseq_ST_st38_fsm_37;
reg    ap_sig_176;
reg    ap_sig_cseq_ST_st47_fsm_46;
reg    ap_sig_183;
wire   [3:0] i_2_fu_448_p2;
reg   [3:0] i_2_reg_653;
reg    ap_sig_190;
reg   [31:0] tmp_V_1_reg_658;
wire   [7:0] tmp_s_fu_458_p3;
reg   [7:0] tmp_s_reg_663;
wire   [5:0] j_fu_480_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_205;
wire   [16:0] n_i_cast9_fu_504_p1;
reg   [16:0] n_i_cast9_reg_676;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_214;
wire   [8:0] n_fu_514_p2;
reg   [8:0] n_reg_684;
wire   [9:0] m_fu_526_p2;
reg   [9:0] m_reg_692;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_225;
wire   [0:0] exitcond_i1_fu_520_p2;
wire   [0:0] tmp_15_i_fu_565_p2;
reg   [0:0] tmp_15_i_reg_707;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_241;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_250;
wire   [31:0] grp_fu_423_p1;
reg   [31:0] tmp_17_i_reg_717;
reg    ap_sig_cseq_ST_st25_fsm_24;
reg    ap_sig_259;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_267;
wire   [63:0] tmp_12_i_fu_575_p1;
reg   [63:0] tmp_12_i_reg_727;
reg    ap_sig_cseq_ST_st41_fsm_40;
reg    ap_sig_276;
reg   [31:0] b_fc1_load_reg_737;
wire   [0:0] tmp_5_fu_616_p2;
reg   [0:0] tmp_5_reg_742;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_288;
wire   [31:0] max_id_V_cast4_fu_622_p1;
reg   [31:0] max_id_V_cast4_reg_747;
reg    ap_sig_294;
wire   [3:0] i_3_fu_637_p2;
reg   [3:0] i_3_reg_760;
wire   [31:0] phitmp_i_fu_643_p3;
reg    ap_sig_cseq_ST_st52_fsm_51;
reg    ap_sig_309;
reg   [11:0] mem_conv1_0_address0;
reg    mem_conv1_0_ce0;
reg    mem_conv1_0_we0;
reg   [0:0] mem_conv1_0_d0;
wire   [0:0] mem_conv1_0_q0;
reg   [11:0] mem_conv1_0_address1;
reg    mem_conv1_0_ce1;
reg    mem_conv1_0_we1;
reg   [0:0] mem_conv1_0_d1;
wire   [0:0] mem_conv1_0_q1;
reg   [11:0] mem_conv1_1_address0;
reg    mem_conv1_1_ce0;
reg    mem_conv1_1_we0;
reg   [0:0] mem_conv1_1_d0;
wire   [0:0] mem_conv1_1_q0;
reg   [11:0] mem_conv1_1_address1;
reg    mem_conv1_1_ce1;
reg    mem_conv1_1_we1;
wire   [0:0] mem_conv1_1_q1;
reg   [11:0] mem_conv2_0_address0;
reg    mem_conv2_0_ce0;
reg    mem_conv2_0_we0;
reg   [0:0] mem_conv2_0_d0;
wire   [0:0] mem_conv2_0_q0;
reg   [11:0] mem_conv2_0_address1;
reg    mem_conv2_0_ce1;
reg    mem_conv2_0_we1;
wire   [0:0] mem_conv2_0_q1;
reg   [11:0] mem_conv2_1_address0;
reg    mem_conv2_1_ce0;
reg    mem_conv2_1_we0;
reg   [0:0] mem_conv2_1_d0;
wire   [0:0] mem_conv2_1_q0;
reg   [11:0] mem_conv2_1_address1;
reg    mem_conv2_1_ce1;
reg    mem_conv2_1_we1;
wire   [0:0] mem_conv2_1_q1;
reg   [11:0] input_0_address0;
reg    input_0_ce0;
reg    input_0_we0;
wire   [0:0] input_0_d0;
wire   [0:0] input_0_q0;
wire   [0:0] input_1_q0;
wire    grp_dut_max_pool_fu_336_ap_start;
wire    grp_dut_max_pool_fu_336_ap_done;
wire    grp_dut_max_pool_fu_336_ap_idle;
wire    grp_dut_max_pool_fu_336_ap_ready;
wire   [11:0] grp_dut_max_pool_fu_336_input_0_address0;
wire    grp_dut_max_pool_fu_336_input_0_ce0;
reg   [0:0] grp_dut_max_pool_fu_336_input_0_q0;
wire   [11:0] grp_dut_max_pool_fu_336_input_0_address1;
wire    grp_dut_max_pool_fu_336_input_0_ce1;
reg   [0:0] grp_dut_max_pool_fu_336_input_0_q1;
wire   [11:0] grp_dut_max_pool_fu_336_input_1_address0;
wire    grp_dut_max_pool_fu_336_input_1_ce0;
reg   [0:0] grp_dut_max_pool_fu_336_input_1_q0;
wire   [11:0] grp_dut_max_pool_fu_336_input_1_address1;
wire    grp_dut_max_pool_fu_336_input_1_ce1;
reg   [0:0] grp_dut_max_pool_fu_336_input_1_q1;
wire   [11:0] grp_dut_max_pool_fu_336_output_0_address0;
wire    grp_dut_max_pool_fu_336_output_0_ce0;
wire    grp_dut_max_pool_fu_336_output_0_we0;
wire   [0:0] grp_dut_max_pool_fu_336_output_0_d0;
wire   [11:0] grp_dut_max_pool_fu_336_output_0_address1;
wire    grp_dut_max_pool_fu_336_output_0_ce1;
wire    grp_dut_max_pool_fu_336_output_0_we1;
wire   [0:0] grp_dut_max_pool_fu_336_output_0_d1;
wire   [11:0] grp_dut_max_pool_fu_336_output_1_address0;
wire    grp_dut_max_pool_fu_336_output_1_ce0;
wire    grp_dut_max_pool_fu_336_output_1_we0;
wire   [0:0] grp_dut_max_pool_fu_336_output_1_d0;
wire   [11:0] grp_dut_max_pool_fu_336_output_1_address1;
wire    grp_dut_max_pool_fu_336_output_1_ce1;
wire    grp_dut_max_pool_fu_336_output_1_we1;
wire   [0:0] grp_dut_max_pool_fu_336_output_1_d1;
reg   [6:0] grp_dut_max_pool_fu_336_M;
reg   [5:0] grp_dut_max_pool_fu_336_I;
wire    grp_dut_reshape_fu_350_ap_start;
wire    grp_dut_reshape_fu_350_ap_done;
wire    grp_dut_reshape_fu_350_ap_idle;
wire    grp_dut_reshape_fu_350_ap_ready;
wire   [11:0] grp_dut_reshape_fu_350_input_0_address0;
wire    grp_dut_reshape_fu_350_input_0_ce0;
wire   [11:0] grp_dut_reshape_fu_350_input_0_address1;
wire    grp_dut_reshape_fu_350_input_0_ce1;
wire   [11:0] grp_dut_reshape_fu_350_output_0_address0;
wire    grp_dut_reshape_fu_350_output_0_ce0;
wire    grp_dut_reshape_fu_350_output_0_we0;
wire   [0:0] grp_dut_reshape_fu_350_output_0_d0;
wire   [11:0] grp_dut_reshape_fu_350_output_0_address1;
wire    grp_dut_reshape_fu_350_output_0_ce1;
wire    grp_dut_reshape_fu_350_output_0_we1;
wire   [0:0] grp_dut_reshape_fu_350_output_0_d1;
wire    grp_dut_conv_fu_356_ap_start;
wire    grp_dut_conv_fu_356_ap_done;
wire    grp_dut_conv_fu_356_ap_idle;
wire    grp_dut_conv_fu_356_ap_ready;
wire   [11:0] grp_dut_conv_fu_356_input_0_address0;
wire    grp_dut_conv_fu_356_input_0_ce0;
reg   [0:0] grp_dut_conv_fu_356_input_0_q0;
wire   [11:0] grp_dut_conv_fu_356_input_1_address0;
wire    grp_dut_conv_fu_356_input_1_ce0;
reg   [0:0] grp_dut_conv_fu_356_input_1_q0;
wire   [11:0] grp_dut_conv_fu_356_output_0_address0;
wire    grp_dut_conv_fu_356_output_0_ce0;
wire    grp_dut_conv_fu_356_output_0_we0;
wire   [0:0] grp_dut_conv_fu_356_output_0_d0;
wire   [11:0] grp_dut_conv_fu_356_output_1_address0;
wire    grp_dut_conv_fu_356_output_1_ce0;
wire    grp_dut_conv_fu_356_output_1_we0;
wire   [0:0] grp_dut_conv_fu_356_output_1_d0;
wire   [11:0] grp_dut_conv_fu_356_threshold_0_V_address0;
wire    grp_dut_conv_fu_356_threshold_0_V_ce0;
reg   [7:0] grp_dut_conv_fu_356_threshold_0_V_q0;
wire   [11:0] grp_dut_conv_fu_356_threshold_1_V_address0;
wire    grp_dut_conv_fu_356_threshold_1_V_ce0;
reg   [7:0] grp_dut_conv_fu_356_threshold_1_V_q0;
reg   [6:0] grp_dut_conv_fu_356_M;
reg   [6:0] grp_dut_conv_fu_356_N;
reg   [5:0] grp_dut_conv_fu_356_I;
reg   [0:0] grp_dut_conv_fu_356_L;
wire    grp_dut_dense_fu_386_ap_start;
wire    grp_dut_dense_fu_386_ap_done;
wire    grp_dut_dense_fu_386_ap_idle;
wire    grp_dut_dense_fu_386_ap_ready;
wire   [11:0] grp_dut_dense_fu_386_input_0_address0;
wire    grp_dut_dense_fu_386_input_0_ce0;
wire   [11:0] grp_dut_dense_fu_386_output_0_address0;
wire    grp_dut_dense_fu_386_output_0_ce0;
wire    grp_dut_dense_fu_386_output_0_we0;
wire   [0:0] grp_dut_dense_fu_386_output_0_d0;
wire    grp_dut_pad_fu_396_ap_start;
wire    grp_dut_pad_fu_396_ap_done;
wire    grp_dut_pad_fu_396_ap_idle;
wire    grp_dut_pad_fu_396_ap_ready;
wire   [11:0] grp_dut_pad_fu_396_input_0_address0;
wire    grp_dut_pad_fu_396_input_0_ce0;
reg   [0:0] grp_dut_pad_fu_396_input_0_q0;
wire   [11:0] grp_dut_pad_fu_396_input_1_address0;
wire    grp_dut_pad_fu_396_input_1_ce0;
reg   [0:0] grp_dut_pad_fu_396_input_1_q0;
wire   [11:0] grp_dut_pad_fu_396_output_0_address0;
wire    grp_dut_pad_fu_396_output_0_ce0;
wire    grp_dut_pad_fu_396_output_0_we0;
wire   [0:0] grp_dut_pad_fu_396_output_0_d0;
wire   [11:0] grp_dut_pad_fu_396_output_1_address0;
wire    grp_dut_pad_fu_396_output_1_ce0;
wire    grp_dut_pad_fu_396_output_1_we0;
wire   [0:0] grp_dut_pad_fu_396_output_1_d0;
reg   [6:0] grp_dut_pad_fu_396_M;
reg   [5:0] grp_dut_pad_fu_396_I;
reg   [3:0] i_reg_255;
wire   [0:0] exitcond_fu_474_p2;
reg   [5:0] Hi_assign_reg_266;
reg   [8:0] n_i_reg_277;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_529;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_539;
reg   [31:0] one_out_i_reg_289;
wire   [0:0] exitcond1_i_fu_508_p2;
reg   [9:0] m_i_reg_301;
reg   [31:0] output_V_reg_312;
reg    ap_sig_cseq_ST_st50_fsm_49;
reg    ap_sig_556;
reg   [3:0] max_id_V_reg_325;
reg    ap_reg_grp_dut_max_pool_fu_336_ap_start;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_571;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_578;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_586;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_593;
reg    ap_reg_grp_dut_reshape_fu_350_ap_start;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_606;
reg    ap_reg_grp_dut_conv_fu_356_ap_start;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_615;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_622;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_630;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_637;
reg    ap_reg_grp_dut_dense_fu_386_ap_start;
reg    ap_reg_grp_dut_pad_fu_396_ap_start;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_688;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_696;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_703;
wire   [63:0] newIndex1_fu_499_p1;
wire   [63:0] newIndex3_i_fu_549_p1;
wire   [63:0] tmp_14_i_fu_554_p1;
wire   [63:0] newIndex18_i_fu_632_p1;
reg   [31:0] grp_fu_410_p0;
reg   [31:0] grp_fu_410_p1;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_727;
reg    ap_sig_cseq_ST_st34_fsm_33;
reg    ap_sig_734;
reg    ap_sig_cseq_ST_st43_fsm_42;
reg    ap_sig_741;
reg   [31:0] grp_fu_416_p0;
reg   [31:0] grp_fu_416_p1;
reg    ap_sig_cseq_ST_st39_fsm_38;
reg    ap_sig_753;
wire   [31:0] grp_fu_423_p0;
wire   [2:0] tmp_12_fu_454_p1;
wire   [31:0] Hi_assign_cast1_fu_470_p1;
wire   [7:0] Hi_assign_cast_fu_466_p1;
wire   [7:0] tmp_7_fu_494_p2;
wire   [8:0] tmp_15_fu_532_p1;
wire   [16:0] tmp_9_i_fu_536_p3;
wire   [16:0] w_index_fu_544_p2;
wire   [0:0] tmp_fu_559_p2;
wire   [31:0] biased_i_to_int_fu_580_p1;
wire   [7:0] tmp_1_fu_584_p4;
wire   [22:0] tmp_14_fu_594_p1;
wire   [0:0] notrhs_fu_604_p2;
wire   [0:0] notlhs_fu_598_p2;
wire   [0:0] tmp_3_fu_610_p2;
wire   [0:0] tmp_4_fu_426_p2;
reg   [51:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 52'b1;
#0 ap_reg_grp_dut_max_pool_fu_336_ap_start = 1'b0;
#0 ap_reg_grp_dut_reshape_fu_350_ap_start = 1'b0;
#0 ap_reg_grp_dut_conv_fu_356_ap_start = 1'b0;
#0 ap_reg_grp_dut_dense_fu_386_ap_start = 1'b0;
#0 ap_reg_grp_dut_pad_fu_396_ap_start = 1'b0;
end

dut_threshold1_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
threshold1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_356_threshold_0_V_address0),
    .ce0(grp_dut_conv_fu_356_threshold_0_V_ce0),
    .q0(threshold1_V_0_q0)
);

dut_threshold1_V_1 #(
    .DataWidth( 8 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
threshold1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_356_threshold_1_V_address0),
    .ce0(grp_dut_conv_fu_356_threshold_1_V_ce0),
    .q0(threshold1_V_1_q0)
);

dut_threshold2_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
threshold2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_356_threshold_0_V_address0),
    .ce0(grp_dut_conv_fu_356_threshold_0_V_ce0),
    .q0(threshold2_V_0_q0)
);

dut_threshold2_V_1 #(
    .DataWidth( 8 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
threshold2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_356_threshold_1_V_address0),
    .ce0(grp_dut_conv_fu_356_threshold_1_V_ce0),
    .q0(threshold2_V_1_q0)
);

dut_w_fc1 #(
    .DataWidth( 1 ),
    .AddressRange( 131072 ),
    .AddressWidth( 17 ))
w_fc1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_fc1_address0),
    .ce0(w_fc1_ce0),
    .q0(w_fc1_q0)
);

dut_b_fc1 #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
b_fc1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_fc1_address0),
    .ce0(b_fc1_ce0),
    .q0(b_fc1_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
mem_conv1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_0_address0),
    .ce0(mem_conv1_0_ce0),
    .we0(mem_conv1_0_we0),
    .d0(mem_conv1_0_d0),
    .q0(mem_conv1_0_q0),
    .address1(mem_conv1_0_address1),
    .ce1(mem_conv1_0_ce1),
    .we1(mem_conv1_0_we1),
    .d1(mem_conv1_0_d1),
    .q1(mem_conv1_0_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
mem_conv1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_1_address0),
    .ce0(mem_conv1_1_ce0),
    .we0(mem_conv1_1_we0),
    .d0(mem_conv1_1_d0),
    .q0(mem_conv1_1_q0),
    .address1(mem_conv1_1_address1),
    .ce1(mem_conv1_1_ce1),
    .we1(mem_conv1_1_we1),
    .d1(grp_dut_max_pool_fu_336_output_1_d1),
    .q1(mem_conv1_1_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
mem_conv2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_0_address0),
    .ce0(mem_conv2_0_ce0),
    .we0(mem_conv2_0_we0),
    .d0(mem_conv2_0_d0),
    .q0(mem_conv2_0_q0),
    .address1(mem_conv2_0_address1),
    .ce1(mem_conv2_0_ce1),
    .we1(mem_conv2_0_we1),
    .d1(grp_dut_max_pool_fu_336_output_0_d1),
    .q1(mem_conv2_0_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
mem_conv2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_1_address0),
    .ce0(mem_conv2_1_ce0),
    .we0(mem_conv2_1_we0),
    .d0(mem_conv2_1_d0),
    .q0(mem_conv2_1_q0),
    .address1(mem_conv2_1_address1),
    .ce1(mem_conv2_1_ce1),
    .we1(mem_conv2_1_we1),
    .d1(grp_dut_max_pool_fu_336_output_1_d1),
    .q1(mem_conv2_1_q1)
);

dut_input_0 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
input_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_0_address0),
    .ce0(input_0_ce0),
    .we0(input_0_we0),
    .d0(input_0_d0),
    .q0(input_0_q0)
);

dut_input_1 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
input_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_pad_fu_396_input_1_address0),
    .ce0(grp_dut_pad_fu_396_input_1_ce0),
    .q0(input_1_q0)
);

dut_max_pool grp_dut_max_pool_fu_336(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_max_pool_fu_336_ap_start),
    .ap_done(grp_dut_max_pool_fu_336_ap_done),
    .ap_idle(grp_dut_max_pool_fu_336_ap_idle),
    .ap_ready(grp_dut_max_pool_fu_336_ap_ready),
    .input_0_address0(grp_dut_max_pool_fu_336_input_0_address0),
    .input_0_ce0(grp_dut_max_pool_fu_336_input_0_ce0),
    .input_0_q0(grp_dut_max_pool_fu_336_input_0_q0),
    .input_0_address1(grp_dut_max_pool_fu_336_input_0_address1),
    .input_0_ce1(grp_dut_max_pool_fu_336_input_0_ce1),
    .input_0_q1(grp_dut_max_pool_fu_336_input_0_q1),
    .input_1_address0(grp_dut_max_pool_fu_336_input_1_address0),
    .input_1_ce0(grp_dut_max_pool_fu_336_input_1_ce0),
    .input_1_q0(grp_dut_max_pool_fu_336_input_1_q0),
    .input_1_address1(grp_dut_max_pool_fu_336_input_1_address1),
    .input_1_ce1(grp_dut_max_pool_fu_336_input_1_ce1),
    .input_1_q1(grp_dut_max_pool_fu_336_input_1_q1),
    .output_0_address0(grp_dut_max_pool_fu_336_output_0_address0),
    .output_0_ce0(grp_dut_max_pool_fu_336_output_0_ce0),
    .output_0_we0(grp_dut_max_pool_fu_336_output_0_we0),
    .output_0_d0(grp_dut_max_pool_fu_336_output_0_d0),
    .output_0_address1(grp_dut_max_pool_fu_336_output_0_address1),
    .output_0_ce1(grp_dut_max_pool_fu_336_output_0_ce1),
    .output_0_we1(grp_dut_max_pool_fu_336_output_0_we1),
    .output_0_d1(grp_dut_max_pool_fu_336_output_0_d1),
    .output_1_address0(grp_dut_max_pool_fu_336_output_1_address0),
    .output_1_ce0(grp_dut_max_pool_fu_336_output_1_ce0),
    .output_1_we0(grp_dut_max_pool_fu_336_output_1_we0),
    .output_1_d0(grp_dut_max_pool_fu_336_output_1_d0),
    .output_1_address1(grp_dut_max_pool_fu_336_output_1_address1),
    .output_1_ce1(grp_dut_max_pool_fu_336_output_1_ce1),
    .output_1_we1(grp_dut_max_pool_fu_336_output_1_we1),
    .output_1_d1(grp_dut_max_pool_fu_336_output_1_d1),
    .M(grp_dut_max_pool_fu_336_M),
    .I(grp_dut_max_pool_fu_336_I)
);

dut_reshape grp_dut_reshape_fu_350(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_reshape_fu_350_ap_start),
    .ap_done(grp_dut_reshape_fu_350_ap_done),
    .ap_idle(grp_dut_reshape_fu_350_ap_idle),
    .ap_ready(grp_dut_reshape_fu_350_ap_ready),
    .input_0_address0(grp_dut_reshape_fu_350_input_0_address0),
    .input_0_ce0(grp_dut_reshape_fu_350_input_0_ce0),
    .input_0_q0(mem_conv2_0_q0),
    .input_0_address1(grp_dut_reshape_fu_350_input_0_address1),
    .input_0_ce1(grp_dut_reshape_fu_350_input_0_ce1),
    .input_0_q1(mem_conv2_0_q1),
    .output_0_address0(grp_dut_reshape_fu_350_output_0_address0),
    .output_0_ce0(grp_dut_reshape_fu_350_output_0_ce0),
    .output_0_we0(grp_dut_reshape_fu_350_output_0_we0),
    .output_0_d0(grp_dut_reshape_fu_350_output_0_d0),
    .output_0_address1(grp_dut_reshape_fu_350_output_0_address1),
    .output_0_ce1(grp_dut_reshape_fu_350_output_0_ce1),
    .output_0_we1(grp_dut_reshape_fu_350_output_0_we1),
    .output_0_d1(grp_dut_reshape_fu_350_output_0_d1)
);

dut_conv grp_dut_conv_fu_356(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_conv_fu_356_ap_start),
    .ap_done(grp_dut_conv_fu_356_ap_done),
    .ap_idle(grp_dut_conv_fu_356_ap_idle),
    .ap_ready(grp_dut_conv_fu_356_ap_ready),
    .input_0_address0(grp_dut_conv_fu_356_input_0_address0),
    .input_0_ce0(grp_dut_conv_fu_356_input_0_ce0),
    .input_0_q0(grp_dut_conv_fu_356_input_0_q0),
    .input_1_address0(grp_dut_conv_fu_356_input_1_address0),
    .input_1_ce0(grp_dut_conv_fu_356_input_1_ce0),
    .input_1_q0(grp_dut_conv_fu_356_input_1_q0),
    .output_0_address0(grp_dut_conv_fu_356_output_0_address0),
    .output_0_ce0(grp_dut_conv_fu_356_output_0_ce0),
    .output_0_we0(grp_dut_conv_fu_356_output_0_we0),
    .output_0_d0(grp_dut_conv_fu_356_output_0_d0),
    .output_1_address0(grp_dut_conv_fu_356_output_1_address0),
    .output_1_ce0(grp_dut_conv_fu_356_output_1_ce0),
    .output_1_we0(grp_dut_conv_fu_356_output_1_we0),
    .output_1_d0(grp_dut_conv_fu_356_output_1_d0),
    .threshold_0_V_address0(grp_dut_conv_fu_356_threshold_0_V_address0),
    .threshold_0_V_ce0(grp_dut_conv_fu_356_threshold_0_V_ce0),
    .threshold_0_V_q0(grp_dut_conv_fu_356_threshold_0_V_q0),
    .threshold_1_V_address0(grp_dut_conv_fu_356_threshold_1_V_address0),
    .threshold_1_V_ce0(grp_dut_conv_fu_356_threshold_1_V_ce0),
    .threshold_1_V_q0(grp_dut_conv_fu_356_threshold_1_V_q0),
    .M(grp_dut_conv_fu_356_M),
    .N(grp_dut_conv_fu_356_N),
    .I(grp_dut_conv_fu_356_I),
    .L(grp_dut_conv_fu_356_L)
);

dut_dense grp_dut_dense_fu_386(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_dense_fu_386_ap_start),
    .ap_done(grp_dut_dense_fu_386_ap_done),
    .ap_idle(grp_dut_dense_fu_386_ap_idle),
    .ap_ready(grp_dut_dense_fu_386_ap_ready),
    .input_0_address0(grp_dut_dense_fu_386_input_0_address0),
    .input_0_ce0(grp_dut_dense_fu_386_input_0_ce0),
    .input_0_q0(mem_conv2_0_q0),
    .output_0_address0(grp_dut_dense_fu_386_output_0_address0),
    .output_0_ce0(grp_dut_dense_fu_386_output_0_ce0),
    .output_0_we0(grp_dut_dense_fu_386_output_0_we0),
    .output_0_d0(grp_dut_dense_fu_386_output_0_d0)
);

dut_pad grp_dut_pad_fu_396(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_pad_fu_396_ap_start),
    .ap_done(grp_dut_pad_fu_396_ap_done),
    .ap_idle(grp_dut_pad_fu_396_ap_idle),
    .ap_ready(grp_dut_pad_fu_396_ap_ready),
    .input_0_address0(grp_dut_pad_fu_396_input_0_address0),
    .input_0_ce0(grp_dut_pad_fu_396_input_0_ce0),
    .input_0_q0(grp_dut_pad_fu_396_input_0_q0),
    .input_1_address0(grp_dut_pad_fu_396_input_1_address0),
    .input_1_ce0(grp_dut_pad_fu_396_input_1_ce0),
    .input_1_q0(grp_dut_pad_fu_396_input_1_q0),
    .output_0_address0(grp_dut_pad_fu_396_output_0_address0),
    .output_0_ce0(grp_dut_pad_fu_396_output_0_ce0),
    .output_0_we0(grp_dut_pad_fu_396_output_0_we0),
    .output_0_d0(grp_dut_pad_fu_396_output_0_d0),
    .output_1_address0(grp_dut_pad_fu_396_output_1_address0),
    .output_1_ce0(grp_dut_pad_fu_396_output_1_ce0),
    .output_1_we0(grp_dut_pad_fu_396_output_1_we0),
    .output_1_d0(grp_dut_pad_fu_396_output_1_d0),
    .M(grp_dut_pad_fu_396_M),
    .I(grp_dut_pad_fu_396_I)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_410_p0),
    .din1(grp_fu_410_p1),
    .ce(1'b1),
    .dout(grp_fu_410_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_416_p0),
    .din1(grp_fu_416_p1),
    .ce(1'b1),
    .dout(grp_fu_416_p2)
);

dut_sitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_sitofp_32ns_32_6_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_423_p0),
    .ce(1'b1),
    .dout(grp_fu_423_p1)
);

dut_fcmp_32ns_32ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_fcmp_32ns_32ns_1_1_U53(
    .din0(reg_436),
    .din1(ap_const_lv32_0),
    .opcode(ap_const_lv5_2),
    .dout(tmp_4_fu_426_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_conv_fu_356_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10))) begin
            ap_reg_grp_dut_conv_fu_356_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_conv_fu_356_ap_ready)) begin
            ap_reg_grp_dut_conv_fu_356_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_dense_fu_386_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(1'b0 == exitcond1_i_fu_508_p2))) begin
            ap_reg_grp_dut_dense_fu_386_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_dense_fu_386_ap_ready)) begin
            ap_reg_grp_dut_dense_fu_386_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_max_pool_fu_336_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12))) begin
            ap_reg_grp_dut_max_pool_fu_336_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_max_pool_fu_336_ap_ready)) begin
            ap_reg_grp_dut_max_pool_fu_336_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_pad_fu_396_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_190 & ~(exitcond1_fu_442_p2 == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8))) begin
            ap_reg_grp_dut_pad_fu_396_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_pad_fu_396_ap_ready)) begin
            ap_reg_grp_dut_pad_fu_396_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_reshape_fu_350_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
            ap_reg_grp_dut_reshape_fu_350_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_reshape_fu_350_ap_ready)) begin
            ap_reg_grp_dut_reshape_fu_350_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_474_p2))) begin
        Hi_assign_reg_266 <= j_fu_480_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_442_p2 == 1'b0) & ~ap_sig_190)) begin
        Hi_assign_reg_266 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond_fu_474_p2))) begin
        i_reg_255 <= i_2_reg_653;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_255 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st30_fsm_29)) begin
        m_i_reg_301 <= m_reg_692;
    end else if (((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & (1'b0 == exitcond1_i_fu_508_p2))) begin
        m_i_reg_301 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st52_fsm_51)) begin
        max_id_V_reg_325 <= i_3_reg_760;
    end else if (((1'b1 == ap_sig_cseq_ST_st50_fsm_49) & ~(1'b0 == grp_dut_dense_fu_386_ap_done))) begin
        max_id_V_reg_325 <= ap_const_lv4_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        n_i_reg_277 <= n_reg_684;
    end else if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~(1'b0 == grp_dut_reshape_fu_350_ap_done))) begin
        n_i_reg_277 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st30_fsm_29)) begin
        one_out_i_reg_289 <= grp_fu_410_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & (1'b0 == exitcond1_i_fu_508_p2))) begin
        one_out_i_reg_289 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st52_fsm_51)) begin
        output_V_reg_312 <= phitmp_i_fu_643_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st50_fsm_49) & ~(1'b0 == grp_dut_dense_fu_386_ap_done))) begin
        output_V_reg_312 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        b_fc1_load_reg_737 <= b_fc1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_190)) begin
        i_2_reg_653 <= i_2_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & (1'b0 == exitcond_i_fu_626_p2) & ~ap_sig_294)) begin
        i_3_reg_760 <= i_3_fu_637_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        m_reg_692 <= m_fu_526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~ap_sig_294)) begin
        max_id_V_cast4_reg_747[3 : 0] <= max_id_V_cast4_fu_622_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        n_i_cast9_reg_676[8 : 0] <= n_i_cast9_fu_504_p1[8 : 0];
        n_reg_684 <= n_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41))) begin
        reg_431 <= grp_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46))) begin
        reg_436 <= grp_fu_410_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st41_fsm_40)) begin
        tmp_12_i_reg_727[8 : 0] <= tmp_12_i_fu_575_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        tmp_15_i_reg_707 <= tmp_15_i_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        tmp_17_i_reg_717 <= grp_fu_423_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        tmp_5_reg_742 <= tmp_5_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_442_p2 == 1'b0) & ~ap_sig_190)) begin
        tmp_V_1_reg_658 <= strm_in_V_V_dout;
        tmp_s_reg_663[7 : 5] <= tmp_s_fu_458_p3[7 : 5];
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~(1'b0 == exitcond_i_fu_626_p2) & ~ap_sig_294)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~(1'b0 == exitcond_i_fu_626_p2) & ~ap_sig_294)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_703) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_622) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_637) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_578) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_593) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_606) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_529) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_214) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_225) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_241) begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_67) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_250) begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_259) begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_727) begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_134) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_267) begin
        ap_sig_cseq_ST_st30_fsm_29 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_159) begin
        ap_sig_cseq_ST_st33_fsm_32 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st33_fsm_32 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_734) begin
        ap_sig_cseq_ST_st34_fsm_33 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st34_fsm_33 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_176) begin
        ap_sig_cseq_ST_st38_fsm_37 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st38_fsm_37 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_753) begin
        ap_sig_cseq_ST_st39_fsm_38 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_38 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_205) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_276) begin
        ap_sig_cseq_ST_st41_fsm_40 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_40 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_166) begin
        ap_sig_cseq_ST_st42_fsm_41 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st42_fsm_41 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_741) begin
        ap_sig_cseq_ST_st43_fsm_42 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st43_fsm_42 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_183) begin
        ap_sig_cseq_ST_st47_fsm_46 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_46 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_288) begin
        ap_sig_cseq_ST_st48_fsm_47 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_539) begin
        ap_sig_cseq_ST_st49_fsm_48 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_696) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_556) begin
        ap_sig_cseq_ST_st50_fsm_49 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st50_fsm_49 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_146) begin
        ap_sig_cseq_ST_st51_fsm_50 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_50 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_309) begin
        ap_sig_cseq_ST_st52_fsm_51 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_51 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_615) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_630) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_571) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_586) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_688) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st41_fsm_40)) begin
        b_fc1_ce0 = 1'b1;
    end else begin
        b_fc1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_356_I = ap_const_lv6_A;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_356_I = ap_const_lv6_12;
    end else begin
        grp_dut_conv_fu_356_I = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_356_L = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_356_L = 1'b0;
    end else begin
        grp_dut_conv_fu_356_L = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_356_M = ap_const_lv7_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_356_M = ap_const_lv7_1;
    end else begin
        grp_dut_conv_fu_356_M = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_356_N = ap_const_lv7_20;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_356_N = ap_const_lv7_10;
    end else begin
        grp_dut_conv_fu_356_N = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_356_input_0_q0 = mem_conv2_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_356_input_0_q0 = mem_conv1_0_q0;
    end else begin
        grp_dut_conv_fu_356_input_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_356_input_1_q0 = mem_conv2_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_356_input_1_q0 = mem_conv1_1_q0;
    end else begin
        grp_dut_conv_fu_356_input_1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_356_threshold_0_V_q0 = threshold2_V_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_356_threshold_0_V_q0 = threshold1_V_0_q0;
    end else begin
        grp_dut_conv_fu_356_threshold_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_356_threshold_1_V_q0 = threshold2_V_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_356_threshold_1_V_q0 = threshold1_V_1_q0;
    end else begin
        grp_dut_conv_fu_356_threshold_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_336_I = ap_const_lv6_8;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_336_I = ap_const_lv6_10;
    end else begin
        grp_dut_max_pool_fu_336_I = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_336_M = ap_const_lv7_20;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_336_M = ap_const_lv7_10;
    end else begin
        grp_dut_max_pool_fu_336_M = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_336_input_0_q0 = mem_conv1_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_336_input_0_q0 = mem_conv2_0_q0;
    end else begin
        grp_dut_max_pool_fu_336_input_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_336_input_0_q1 = mem_conv1_0_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_336_input_0_q1 = mem_conv2_0_q1;
    end else begin
        grp_dut_max_pool_fu_336_input_0_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_336_input_1_q0 = mem_conv1_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_336_input_1_q0 = mem_conv2_1_q0;
    end else begin
        grp_dut_max_pool_fu_336_input_1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_336_input_1_q1 = mem_conv1_1_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_336_input_1_q1 = mem_conv2_1_q1;
    end else begin
        grp_dut_max_pool_fu_336_input_1_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_396_I = ap_const_lv6_8;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_396_I = ap_const_lv6_10;
    end else begin
        grp_dut_pad_fu_396_I = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_396_M = ap_const_lv7_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_396_M = ap_const_lv7_1;
    end else begin
        grp_dut_pad_fu_396_M = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_396_input_0_q0 = mem_conv1_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_396_input_0_q0 = input_0_q0;
    end else begin
        grp_dut_pad_fu_396_input_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_396_input_1_q0 = mem_conv1_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_396_input_1_q0 = input_1_q0;
    end else begin
        grp_dut_pad_fu_396_input_1_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st34_fsm_33) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42))) begin
        grp_fu_410_p0 = reg_431;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        grp_fu_410_p0 = one_out_i_reg_289;
    end else begin
        grp_fu_410_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st43_fsm_42)) begin
        grp_fu_410_p1 = b_fc1_load_reg_737;
    end else if ((1'b1 == ap_sig_cseq_ST_st34_fsm_33)) begin
        grp_fu_410_p1 = ap_const_lv32_C4000000;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        grp_fu_410_p1 = tmp_17_i_reg_717;
    end else begin
        grp_fu_410_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_38)) begin
        grp_fu_416_p0 = reg_436;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        grp_fu_416_p0 = one_out_i_reg_289;
    end else begin
        grp_fu_416_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_38)) begin
        grp_fu_416_p1 = ap_const_lv32_3D800000;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        grp_fu_416_p1 = ap_const_lv32_40000000;
    end else begin
        grp_fu_416_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        input_0_address0 = newIndex1_fu_499_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        input_0_address0 = grp_dut_pad_fu_396_input_0_address0;
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        input_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        input_0_ce0 = grp_dut_pad_fu_396_input_0_ce0;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_474_p2))) begin
        input_0_we0 = 1'b1;
    end else begin
        input_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st51_fsm_50)) begin
        mem_conv1_0_address0 = newIndex18_i_fu_632_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        mem_conv1_0_address0 = newIndex3_i_fu_549_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_address0 = grp_dut_pad_fu_396_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_0_address0 = grp_dut_pad_fu_396_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        mem_conv1_0_address0 = grp_dut_dense_fu_386_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_address0 = grp_dut_conv_fu_356_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_0_address0 = grp_dut_conv_fu_356_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_address0 = grp_dut_reshape_fu_350_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_address0 = grp_dut_max_pool_fu_336_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_address0 = grp_dut_max_pool_fu_336_input_0_address0;
    end else begin
        mem_conv1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_address1 = grp_dut_reshape_fu_350_output_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_address1 = grp_dut_max_pool_fu_336_output_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_address1 = grp_dut_max_pool_fu_336_input_0_address1;
    end else begin
        mem_conv1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) | ((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~ap_sig_294))) begin
        mem_conv1_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_ce0 = grp_dut_pad_fu_396_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_0_ce0 = grp_dut_pad_fu_396_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        mem_conv1_0_ce0 = grp_dut_dense_fu_386_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_ce0 = grp_dut_conv_fu_356_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_0_ce0 = grp_dut_conv_fu_356_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_ce0 = grp_dut_reshape_fu_350_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_ce0 = grp_dut_max_pool_fu_336_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_ce0 = grp_dut_max_pool_fu_336_input_0_ce0;
    end else begin
        mem_conv1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_ce1 = grp_dut_reshape_fu_350_output_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_ce1 = grp_dut_max_pool_fu_336_output_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_ce1 = grp_dut_max_pool_fu_336_input_0_ce1;
    end else begin
        mem_conv1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_d0 = grp_dut_pad_fu_396_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        mem_conv1_0_d0 = grp_dut_dense_fu_386_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_d0 = grp_dut_conv_fu_356_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_d0 = grp_dut_reshape_fu_350_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_d0 = grp_dut_max_pool_fu_336_output_0_d0;
    end else begin
        mem_conv1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_d1 = grp_dut_reshape_fu_350_output_0_d1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_d1 = grp_dut_max_pool_fu_336_output_0_d1;
    end else begin
        mem_conv1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_we0 = grp_dut_pad_fu_396_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        mem_conv1_0_we0 = grp_dut_dense_fu_386_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_we0 = grp_dut_conv_fu_356_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_we0 = grp_dut_reshape_fu_350_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_we0 = grp_dut_max_pool_fu_336_output_0_we0;
    end else begin
        mem_conv1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_we1 = grp_dut_reshape_fu_350_output_0_we1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_we1 = grp_dut_max_pool_fu_336_output_0_we1;
    end else begin
        mem_conv1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_address0 = grp_dut_pad_fu_396_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_1_address0 = grp_dut_pad_fu_396_input_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_address0 = grp_dut_conv_fu_356_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_1_address0 = grp_dut_conv_fu_356_input_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_address0 = grp_dut_max_pool_fu_336_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_address0 = grp_dut_max_pool_fu_336_input_1_address0;
    end else begin
        mem_conv1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_address1 = grp_dut_max_pool_fu_336_output_1_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_address1 = grp_dut_max_pool_fu_336_input_1_address1;
    end else begin
        mem_conv1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_ce0 = grp_dut_pad_fu_396_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_1_ce0 = grp_dut_pad_fu_396_input_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_ce0 = grp_dut_conv_fu_356_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_1_ce0 = grp_dut_conv_fu_356_input_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_ce0 = grp_dut_max_pool_fu_336_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_ce0 = grp_dut_max_pool_fu_336_input_1_ce0;
    end else begin
        mem_conv1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_ce1 = grp_dut_max_pool_fu_336_output_1_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_ce1 = grp_dut_max_pool_fu_336_input_1_ce1;
    end else begin
        mem_conv1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_d0 = grp_dut_pad_fu_396_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_d0 = grp_dut_conv_fu_356_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_d0 = grp_dut_max_pool_fu_336_output_1_d0;
    end else begin
        mem_conv1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_we0 = grp_dut_pad_fu_396_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_we0 = grp_dut_conv_fu_356_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_we0 = grp_dut_max_pool_fu_336_output_1_we0;
    end else begin
        mem_conv1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_we1 = grp_dut_max_pool_fu_336_output_1_we1;
    end else begin
        mem_conv1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        mem_conv2_0_address0 = tmp_12_i_reg_727;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_address0 = grp_dut_pad_fu_396_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        mem_conv2_0_address0 = grp_dut_dense_fu_386_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_address0 = grp_dut_conv_fu_356_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_address0 = grp_dut_conv_fu_356_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_address0 = grp_dut_reshape_fu_350_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_address0 = grp_dut_max_pool_fu_336_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_address0 = grp_dut_max_pool_fu_336_input_0_address0;
    end else begin
        mem_conv2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_address1 = grp_dut_reshape_fu_350_input_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_address1 = grp_dut_max_pool_fu_336_output_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_address1 = grp_dut_max_pool_fu_336_input_0_address1;
    end else begin
        mem_conv2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        mem_conv2_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_ce0 = grp_dut_pad_fu_396_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        mem_conv2_0_ce0 = grp_dut_dense_fu_386_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_ce0 = grp_dut_conv_fu_356_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_ce0 = grp_dut_conv_fu_356_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_ce0 = grp_dut_reshape_fu_350_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_ce0 = grp_dut_max_pool_fu_336_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_ce0 = grp_dut_max_pool_fu_336_input_0_ce0;
    end else begin
        mem_conv2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_ce1 = grp_dut_reshape_fu_350_input_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_ce1 = grp_dut_max_pool_fu_336_output_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_ce1 = grp_dut_max_pool_fu_336_input_0_ce1;
    end else begin
        mem_conv2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        mem_conv2_0_d0 = tmp_5_reg_742;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_d0 = grp_dut_pad_fu_396_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_d0 = grp_dut_conv_fu_356_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_d0 = grp_dut_max_pool_fu_336_output_0_d0;
    end else begin
        mem_conv2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        mem_conv2_0_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_we0 = grp_dut_pad_fu_396_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_we0 = grp_dut_conv_fu_356_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_we0 = grp_dut_max_pool_fu_336_output_0_we0;
    end else begin
        mem_conv2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_we1 = grp_dut_max_pool_fu_336_output_0_we1;
    end else begin
        mem_conv2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_address0 = grp_dut_pad_fu_396_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_address0 = grp_dut_conv_fu_356_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_1_address0 = grp_dut_conv_fu_356_input_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_address0 = grp_dut_max_pool_fu_336_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_address0 = grp_dut_max_pool_fu_336_input_1_address0;
    end else begin
        mem_conv2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_address1 = grp_dut_max_pool_fu_336_output_1_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_address1 = grp_dut_max_pool_fu_336_input_1_address1;
    end else begin
        mem_conv2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_ce0 = grp_dut_pad_fu_396_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_ce0 = grp_dut_conv_fu_356_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_1_ce0 = grp_dut_conv_fu_356_input_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_ce0 = grp_dut_max_pool_fu_336_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_ce0 = grp_dut_max_pool_fu_336_input_1_ce0;
    end else begin
        mem_conv2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_ce1 = grp_dut_max_pool_fu_336_output_1_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_ce1 = grp_dut_max_pool_fu_336_input_1_ce1;
    end else begin
        mem_conv2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_d0 = grp_dut_pad_fu_396_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_d0 = grp_dut_conv_fu_356_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_d0 = grp_dut_max_pool_fu_336_output_1_d0;
    end else begin
        mem_conv2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_we0 = grp_dut_pad_fu_396_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_we0 = grp_dut_conv_fu_356_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_we0 = grp_dut_max_pool_fu_336_output_1_we0;
    end else begin
        mem_conv2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_we1 = grp_dut_max_pool_fu_336_output_1_we1;
    end else begin
        mem_conv2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_442_p2 == 1'b0))) begin
        strm_in_V_V_blk_n = strm_in_V_V_empty_n;
    end else begin
        strm_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_442_p2 == 1'b0) & ~ap_sig_190)) begin
        strm_in_V_V_read = 1'b1;
    end else begin
        strm_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~(1'b0 == exitcond_i_fu_626_p2))) begin
        strm_out_V_V_blk_n = strm_out_V_V_full_n;
    end else begin
        strm_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~(1'b0 == exitcond_i_fu_626_p2) & ~ap_sig_294)) begin
        strm_out_V_V_write = 1'b1;
    end else begin
        strm_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        w_fc1_ce0 = 1'b1;
    end else begin
        w_fc1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (((exitcond1_fu_442_p2 == 1'b0) & ~ap_sig_190)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if ((~ap_sig_190 & ~(exitcond1_fu_442_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if ((1'b0 == exitcond_fu_474_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == grp_dut_pad_fu_396_ap_done)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            if (~(1'b0 == grp_dut_conv_fu_356_ap_done)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            if (~(1'b0 == grp_dut_max_pool_fu_336_ap_done)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            if (~(1'b0 == grp_dut_pad_fu_396_ap_done)) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            if (~(1'b0 == grp_dut_conv_fu_356_ap_done)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            if (~(1'b0 == grp_dut_max_pool_fu_336_ap_done)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            if (~(1'b0 == grp_dut_reshape_fu_350_ap_done)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st17_fsm_16 : begin
            if ((1'b0 == exitcond1_i_fu_508_p2)) begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st50_fsm_49;
            end
        end
        ap_ST_st18_fsm_17 : begin
            if (~(1'b0 == exitcond_i1_fu_520_p2)) begin
                ap_NS_fsm = ap_ST_st31_fsm_30;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end
        end
        ap_ST_st19_fsm_18 : begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st31_fsm_30 : begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st50_fsm_49 : begin
            if (~(1'b0 == grp_dut_dense_fu_386_ap_done)) begin
                ap_NS_fsm = ap_ST_st51_fsm_50;
            end else begin
                ap_NS_fsm = ap_ST_st50_fsm_49;
            end
        end
        ap_ST_st51_fsm_50 : begin
            if ((~(1'b0 == exitcond_i_fu_626_p2) & ~ap_sig_294)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if (((1'b0 == exitcond_i_fu_626_p2) & ~ap_sig_294)) begin
                ap_NS_fsm = ap_ST_st52_fsm_51;
            end else begin
                ap_NS_fsm = ap_ST_st51_fsm_50;
            end
        end
        ap_ST_st52_fsm_51 : begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_cast1_fu_470_p1 = Hi_assign_reg_266;

assign Hi_assign_cast_fu_466_p1 = Hi_assign_reg_266;

always @ (*) begin
    ap_sig_134 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_146 = (1'b1 == ap_CS_fsm[ap_const_lv32_32]);
end

always @ (*) begin
    ap_sig_159 = (1'b1 == ap_CS_fsm[ap_const_lv32_20]);
end

always @ (*) begin
    ap_sig_166 = (1'b1 == ap_CS_fsm[ap_const_lv32_29]);
end

always @ (*) begin
    ap_sig_176 = (1'b1 == ap_CS_fsm[ap_const_lv32_25]);
end

always @ (*) begin
    ap_sig_183 = (1'b1 == ap_CS_fsm[ap_const_lv32_2E]);
end

always @ (*) begin
    ap_sig_190 = ((exitcond1_fu_442_p2 == 1'b0) & (strm_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_205 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_214 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_225 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_241 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_250 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_259 = (1'b1 == ap_CS_fsm[ap_const_lv32_18]);
end

always @ (*) begin
    ap_sig_267 = (1'b1 == ap_CS_fsm[ap_const_lv32_1D]);
end

always @ (*) begin
    ap_sig_276 = (1'b1 == ap_CS_fsm[ap_const_lv32_28]);
end

always @ (*) begin
    ap_sig_288 = (1'b1 == ap_CS_fsm[ap_const_lv32_2F]);
end

always @ (*) begin
    ap_sig_294 = (~(1'b0 == exitcond_i_fu_626_p2) & (strm_out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_309 = (1'b1 == ap_CS_fsm[ap_const_lv32_33]);
end

always @ (*) begin
    ap_sig_529 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_539 = (1'b1 == ap_CS_fsm[ap_const_lv32_30]);
end

always @ (*) begin
    ap_sig_556 = (1'b1 == ap_CS_fsm[ap_const_lv32_31]);
end

always @ (*) begin
    ap_sig_571 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_578 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_586 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_593 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_606 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_615 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_622 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_630 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_637 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_67 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_688 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_696 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_703 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_727 = (1'b1 == ap_CS_fsm[ap_const_lv32_19]);
end

always @ (*) begin
    ap_sig_734 = (1'b1 == ap_CS_fsm[ap_const_lv32_21]);
end

always @ (*) begin
    ap_sig_741 = (1'b1 == ap_CS_fsm[ap_const_lv32_2A]);
end

always @ (*) begin
    ap_sig_753 = (1'b1 == ap_CS_fsm[ap_const_lv32_26]);
end

assign b_fc1_address0 = tmp_12_i_fu_575_p1;

assign biased_i_to_int_fu_580_p1 = reg_436;

assign exitcond1_fu_442_p2 = ((i_reg_255 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond1_i_fu_508_p2 = ((n_i_reg_277 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_474_p2 = ((Hi_assign_reg_266 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond_i1_fu_520_p2 = ((m_i_reg_301 == ap_const_lv10_200) ? 1'b1 : 1'b0);

assign exitcond_i_fu_626_p2 = ((max_id_V_reg_325 == ap_const_lv4_A) ? 1'b1 : 1'b0);

assign grp_dut_conv_fu_356_ap_start = ap_reg_grp_dut_conv_fu_356_ap_start;

assign grp_dut_dense_fu_386_ap_start = ap_reg_grp_dut_dense_fu_386_ap_start;

assign grp_dut_max_pool_fu_336_ap_start = ap_reg_grp_dut_max_pool_fu_336_ap_start;

assign grp_dut_pad_fu_396_ap_start = ap_reg_grp_dut_pad_fu_396_ap_start;

assign grp_dut_reshape_fu_350_ap_start = ap_reg_grp_dut_reshape_fu_350_ap_start;

assign grp_fu_423_p0 = tmp_15_i_reg_707;

assign i_2_fu_448_p2 = (i_reg_255 + ap_const_lv4_1);

assign i_3_fu_637_p2 = (max_id_V_reg_325 + ap_const_lv4_1);

assign input_0_d0 = tmp_V_1_reg_658[Hi_assign_cast1_fu_470_p1];

assign j_fu_480_p2 = (Hi_assign_reg_266 + ap_const_lv6_1);

assign m_fu_526_p2 = (m_i_reg_301 + ap_const_lv10_1);

assign max_id_V_cast4_fu_622_p1 = max_id_V_reg_325;

assign n_fu_514_p2 = (n_i_reg_277 + ap_const_lv9_1);

assign n_i_cast9_fu_504_p1 = n_i_reg_277;

assign newIndex18_i_fu_632_p1 = max_id_V_reg_325;

assign newIndex1_fu_499_p1 = tmp_7_fu_494_p2;

assign newIndex3_i_fu_549_p1 = m_i_reg_301;

assign notlhs_fu_598_p2 = ((tmp_1_fu_584_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notrhs_fu_604_p2 = ((tmp_14_fu_594_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign phitmp_i_fu_643_p3 = ((mem_conv1_0_q0[0:0] === 1'b1) ? max_id_V_cast4_reg_747 : output_V_reg_312);

assign strm_out_V_V_din = output_V_reg_312;

assign tmp_12_fu_454_p1 = i_reg_255[2:0];

assign tmp_12_i_fu_575_p1 = n_i_reg_277;

assign tmp_14_fu_594_p1 = biased_i_to_int_fu_580_p1[22:0];

assign tmp_14_i_fu_554_p1 = w_index_fu_544_p2;

assign tmp_15_fu_532_p1 = m_i_reg_301[8:0];

assign tmp_15_i_fu_565_p2 = (mem_conv1_0_q0 ^ tmp_fu_559_p2);

assign tmp_1_fu_584_p4 = {{biased_i_to_int_fu_580_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_3_fu_610_p2 = (notrhs_fu_604_p2 | notlhs_fu_598_p2);

assign tmp_5_fu_616_p2 = (tmp_3_fu_610_p2 & tmp_4_fu_426_p2);

assign tmp_7_fu_494_p2 = (tmp_s_reg_663 + Hi_assign_cast_fu_466_p1);

assign tmp_9_i_fu_536_p3 = {{tmp_15_fu_532_p1}, {ap_const_lv8_0}};

assign tmp_fu_559_p2 = (w_fc1_q0 ^ 1'b1);

assign tmp_s_fu_458_p3 = {{tmp_12_fu_454_p1}, {ap_const_lv5_0}};

assign w_fc1_address0 = tmp_14_i_fu_554_p1;

assign w_index_fu_544_p2 = (n_i_cast9_reg_676 + tmp_9_i_fu_536_p3);

always @ (posedge ap_clk) begin
    tmp_s_reg_663[4:0] <= 5'b00000;
    n_i_cast9_reg_676[16:9] <= 8'b00000000;
    tmp_12_i_reg_727[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    max_id_V_cast4_reg_747[31:4] <= 28'b0000000000000000000000000000;
end

endmodule //dut
