// Seed: 3473848799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8, id_9, id_10;
  assign module_1.id_1 = 0;
  always id_4 = 1;
  wire id_11;
  wire id_12;
  supply1 id_13 = id_3;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri id_2,
    output supply0 id_3,
    output tri0 id_4,
    output logic id_5,
    output tri0 id_6,
    input wand id_7,
    input supply1 id_8,
    output tri0 id_9
    , id_13,
    input wor id_10,
    input tri1 id_11
);
  always id_5 <= 1;
  initial begin : LABEL_0
    id_9 = id_10;
  end
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14
  );
endmodule
