<stg><name>FFT_stage_spatial_unroll<4></name>


<trans_list>

<trans id="610" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten286 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten286"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %m287 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m287"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %k288 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k288"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32">
<![CDATA[
entry:3 %add_ln368290 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln368290"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:36 %store_ln0 = store i9 16, i9 %add_ln368290

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:37 %store_ln0 = store i4 0, i4 %k288

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:38 %store_ln0 = store i9 0, i9 %m287

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:39 %store_ln0 = store i5 0, i5 %indvar_flatten286

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
entry:40 %br_ln0 = br void %for.inc116.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc116.i:0 %icmp_ln371289 = phi i1 1, void %entry, i1 %xor_ln371, void %fpga_resource_hint.for.inc113.55

]]></Node>
<StgValue><ssdm name="icmp_ln371289"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc116.i:1 %indvar_flatten286_load = load i5 %indvar_flatten286

]]></Node>
<StgValue><ssdm name="indvar_flatten286_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc116.i:2 %m287_load = load i9 %m287

]]></Node>
<StgValue><ssdm name="m287_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc116.i:3 %k288_load = load i4 %k288

]]></Node>
<StgValue><ssdm name="k288_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc116.i:4 %add_ln368290_load = load i9 %add_ln368290

]]></Node>
<StgValue><ssdm name="add_ln368290_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc116.i:5 %add_ln368_4 = add i5 %indvar_flatten286_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln368_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc116.i:9 %select_ln368 = select i1 %icmp_ln371289, i4 %k288_load, i4 0

]]></Node>
<StgValue><ssdm name="select_ln368"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc116.i:10 %m = select i1 %icmp_ln371289, i9 %m287_load, i9 %add_ln368290_load

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc116.i:12 %empty = icmp_eq  i4 %select_ln368, i4 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="4">
<![CDATA[
for.inc116.i:15 %trunc_ln378 = trunc i4 %select_ln368

]]></Node>
<StgValue><ssdm name="trunc_ln378"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc116.i:16 %tmp = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %m, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc116.i:17 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln368, i32 2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="5">
<![CDATA[
for.inc116.i:20 %zext_ln381_1 = zext i5 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln381_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc116.i:21 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %m, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc116.i:24 %lshr_ln7_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_s, i1 1

]]></Node>
<StgValue><ssdm name="lshr_ln7_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="5">
<![CDATA[
for.inc116.i:25 %zext_ln7_1 = zext i5 %lshr_ln7_1

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:26 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:27 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:28 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:29 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:30 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:31 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:32 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:33 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:36 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:37 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:38 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:39 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:41 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:42 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:43 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:44 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:45 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:46 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:47 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:48 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:50 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:51 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:52 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:53 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:30 %tmp_226 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln368, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.inc113.55:31 %or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp_226, i1 1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:33 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:34 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:35 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:36 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:37 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:38 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:39 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.inc113.55:44 %trunc_ln378_1 = trunc i4 %select_ln368

]]></Node>
<StgValue><ssdm name="trunc_ln378_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:46 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:47 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:48 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:49 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:50 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:51 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:52 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:53 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:64 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:65 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:66 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:67 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:68 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:69 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:70 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:71 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:72 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:73 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:74 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:75 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.inc113.55:76 %icmp_ln10_1 = icmp_eq  i3 %or_ln, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln10_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:78 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:79 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:80 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:81 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:83 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:84 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:85 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:86 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:89 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:90 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:91 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:92 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:94 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:95 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:96 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:97 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:100 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:101 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:102 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:103 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:105 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:106 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:107 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:108 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:110 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:111 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:112 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:113 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:147 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:148 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:149 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:150 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:152 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:153 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:154 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:155 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:189 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:190 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:191 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:192 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:194 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:195 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:196 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:197 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc113.55:295 %k = add i4 %select_ln368, i4 4

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:296 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %k, i32 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.inc113.55:297 %xor_ln371 = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln371"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc113.55:298 %add_ln368 = add i9 %m, i9 16

]]></Node>
<StgValue><ssdm name="add_ln368"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:299 %icmp_ln368 = icmp_eq  i5 %indvar_flatten286_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln368"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:300 %store_ln368 = store i9 %add_ln368, i9 %add_ln368290

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:301 %store_ln371 = store i4 %k, i4 %k288

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:302 %store_ln368 = store i9 %m, i9 %m287

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:303 %store_ln368 = store i5 %add_ln368_4, i5 %indvar_flatten286

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:304 %br_ln368 = br i1 %icmp_ln368, void %for.inc116.i, void %FFT_stage_spatial_unroll<4>.exit

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="181" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc116.i:13 %c = select i1 %empty, i32 6.12323e-17, i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc116.i:14 %d = select i1 %empty, i32 -1, i32 -0

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:31 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:33 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc116.i:34 %icmp_ln10 = icmp_ne  i3 %trunc_ln378, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc116.i:35 %d0_real = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load

]]></Node>
<StgValue><ssdm name="d0_real"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:37 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:39 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc116.i:40 %d0_imag = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load

]]></Node>
<StgValue><ssdm name="d0_imag"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:46 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:48 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc116.i:49 %a = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:51 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
for.inc116.i:53 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc116.i:54 %d1_real_13 = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1

]]></Node>
<StgValue><ssdm name="d1_real_13"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
for.inc116.i:55 %switch_ln13 = switch i3 %trunc_ln378, void %fpga_resource_hint.if.then4.i.57, i3 4, void %if.then.i.i, i3 0, void %fpga_resource_hint.for.inc113.55

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc113.55:45 %or_ln378_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_5, i1 1, i1 %trunc_ln378_1

]]></Node>
<StgValue><ssdm name="or_ln378_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:58 %tw_46_i = select i1 %empty, i32 -0.382683, i32 0.92388

]]></Node>
<StgValue><ssdm name="tw_46_i"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:59 %tw_48_i = select i1 %empty, i32 -0.707107, i32 0.707107

]]></Node>
<StgValue><ssdm name="tw_48_i"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:60 %tw = select i1 %empty, i32 -0.92388, i32 0.382683

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:61 %tw_47_i = select i1 %empty, i32 -0.92388, i32 -0.382683

]]></Node>
<StgValue><ssdm name="tw_47_i"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:62 %tw_21 = select i1 %empty, i32 -0.382683, i32 -0.92388

]]></Node>
<StgValue><ssdm name="tw_21"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
fpga_resource_hint.for.inc113.55:63 %or_ln378_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_5, i2 3

]]></Node>
<StgValue><ssdm name="or_ln378_2"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:73 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:75 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:77 %select_ln10 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:79 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:81 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:82 %select_ln11 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:84 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:86 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.inc113.55:87 %icmp_ln10_2 = icmp_eq  i3 %or_ln378_1, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln10_2"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:88 %select_ln10_2 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load

]]></Node>
<StgValue><ssdm name="select_ln10_2"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:90 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:92 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:93 %select_ln11_2 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1

]]></Node>
<StgValue><ssdm name="select_ln11_2"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:95 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:97 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.inc113.55:98 %icmp_ln10_3 = icmp_eq  i3 %or_ln378_2, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln10_3"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:99 %select_ln10_3 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load

]]></Node>
<StgValue><ssdm name="select_ln10_3"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:101 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:103 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:104 %d1 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:106 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:108 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:109 %select_ln10_4 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load

]]></Node>
<StgValue><ssdm name="select_ln10_4"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:111 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:113 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:114 %select_ln11_4 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln11_4"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:148 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:150 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:151 %select_ln10_5 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load

]]></Node>
<StgValue><ssdm name="select_ln10_5"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:153 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:155 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:156 %select_ln11_5 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1

]]></Node>
<StgValue><ssdm name="select_ln11_5"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:190 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:192 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:193 %select_ln10_6 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load

]]></Node>
<StgValue><ssdm name="select_ln10_6"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:195 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.55:197 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:198 %d1_22 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1

]]></Node>
<StgValue><ssdm name="d1_22"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:0 %muxLogicI0_to_bd = muxlogic i32 %d1_real_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:1 %muxLogicI1_to_bd = muxlogic i32 %d

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:2 %bd = fmul i32 %d1_real_13, i32 %d

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:3 %muxLogicI0_to_bc = muxlogic i32 %d1_real_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:4 %muxLogicI1_to_bc = muxlogic i32 %c

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:5 %bc = fmul i32 %d1_real_13, i32 %c

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:115 %muxLogicI0_to_bd_13_i = muxlogic i32 %select_ln11_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_13_i"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:116 %muxLogicI1_to_bd_13_i = muxlogic i32 %tw_47_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_13_i"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:117 %bd_13_i = fmul i32 %select_ln11_4, i32 %tw_47_i

]]></Node>
<StgValue><ssdm name="bd_13_i"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:118 %muxLogicI0_to_bc_13_i = muxlogic i32 %select_ln11_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_13_i"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:119 %muxLogicI1_to_bc_13_i = muxlogic i32 %tw_46_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_13_i"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:120 %bc_13_i = fmul i32 %select_ln11_4, i32 %tw_46_i

]]></Node>
<StgValue><ssdm name="bc_13_i"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:157 %muxLogicI0_to_bd_2_i = muxlogic i32 %select_ln11_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_2_i"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:158 %muxLogicI1_to_bd_2_i = muxlogic i32 -0.707107

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_2_i"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:159 %bd_2_i = fmul i32 %select_ln11_5, i32 -0.707107

]]></Node>
<StgValue><ssdm name="bd_2_i"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:160 %muxLogicI0_to_bc_2_i = muxlogic i32 %select_ln11_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_2_i"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:161 %muxLogicI1_to_bc_2_i = muxlogic i32 %tw_48_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_2_i"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:162 %bc_2_i = fmul i32 %select_ln11_5, i32 %tw_48_i

]]></Node>
<StgValue><ssdm name="bc_2_i"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:199 %muxLogicI0_to_bd_5 = muxlogic i32 %d1_22

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_5"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:200 %muxLogicI1_to_bd_5 = muxlogic i32 %tw_21

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_5"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:201 %bd_5 = fmul i32 %d1_22, i32 %tw_21

]]></Node>
<StgValue><ssdm name="bd_5"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:202 %muxLogicI0_to_bc_5 = muxlogic i32 %d1_22

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_5"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:203 %muxLogicI1_to_bc_5 = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_5"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:204 %bc_5 = fmul i32 %d1_22, i32 %tw

]]></Node>
<StgValue><ssdm name="bc_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="266" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:7 %muxLogicI0_to_d1_real = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:8 %muxLogicI1_to_d1_real = muxlogic i32 %c

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:9 %muxLogicI2_to_d1_real = muxlogic i32 %bd

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:14 %muxLogicI0_to_d1_imag = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:15 %muxLogicI1_to_d1_imag = muxlogic i32 %d

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:16 %muxLogicI2_to_d1_imag = muxlogic i32 %bc

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:121 %muxLogicI0_to_d1_real_22_i = muxlogic i32 %select_ln11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_22_i"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:122 %muxLogicI1_to_d1_real_22_i = muxlogic i32 %tw_46_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_22_i"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:123 %muxLogicI2_to_d1_real_22_i = muxlogic i32 %bd_13_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_22_i"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:126 %muxLogicI0_to_d1_imag_22_i = muxlogic i32 %select_ln11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_22_i"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:127 %muxLogicI1_to_d1_imag_22_i = muxlogic i32 %tw_47_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_22_i"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:128 %muxLogicI2_to_d1_imag_22_i = muxlogic i32 %bc_13_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_22_i"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:163 %muxLogicI0_to_d1_real_3_i = muxlogic i32 %select_ln11_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:164 %muxLogicI1_to_d1_real_3_i = muxlogic i32 %tw_48_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:165 %muxLogicI2_to_d1_real_3_i = muxlogic i32 %bd_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:168 %muxLogicI0_to_d1_imag_3_i = muxlogic i32 %select_ln11_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:169 %muxLogicI1_to_d1_imag_3_i = muxlogic i32 -0.707107

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:170 %muxLogicI2_to_d1_imag_3_i = muxlogic i32 %bc_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:206 %muxLogicI0_to_d1_real_15 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_15"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:207 %muxLogicI1_to_d1_real_15 = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_15"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:208 %muxLogicI2_to_d1_real_15 = muxlogic i32 %bd_5

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_15"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:213 %muxLogicI0_to_d1_imag_15 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_15"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:214 %muxLogicI1_to_d1_imag_15 = muxlogic i32 %tw_21

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_15"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:215 %muxLogicI2_to_d1_imag_15 = muxlogic i32 %bc_5

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:0 %bitcast_ln16 = bitcast i32 %a

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then.i.i:1 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln16, i32 31

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i.i:2 %xor_ln16 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="32">
<![CDATA[
if.then.i.i:3 %trunc_ln16 = trunc i32 %bitcast_ln16

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
if.then.i.i:4 %xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln16, i31 %trunc_ln16

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:5 %d1_imag_13 = bitcast i32 %xor_ln

]]></Node>
<StgValue><ssdm name="d1_imag_13"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i:6 %br_ln17 = br void %fpga_resource_hint.for.inc113.55

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:7 %muxLogicI0_to_d1_real = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:8 %muxLogicI1_to_d1_real = muxlogic i32 %c

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:9 %muxLogicI2_to_d1_real = muxlogic i32 %bd

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:10 %d1_real = fmsub i32 @_ssdm_op_FMSUB, i32 %a, i32 %c, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then4.i.57:11 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:14 %muxLogicI0_to_d1_imag = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:15 %muxLogicI1_to_d1_imag = muxlogic i32 %d

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:16 %muxLogicI2_to_d1_imag = muxlogic i32 %bc

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:17 %d1_imag = fmadd i32 @_ssdm_op_FMADD, i32 %a, i32 %d, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then4.i.57:18 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:121 %muxLogicI0_to_d1_real_22_i = muxlogic i32 %select_ln11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_22_i"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:122 %muxLogicI1_to_d1_real_22_i = muxlogic i32 %tw_46_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_22_i"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:123 %muxLogicI2_to_d1_real_22_i = muxlogic i32 %bd_13_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_22_i"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:124 %d1_real_22_i = fmsub i32 @_ssdm_op_FMSUB, i32 %select_ln11, i32 %tw_46_i, i32 %bd_13_i

]]></Node>
<StgValue><ssdm name="d1_real_22_i"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:125 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_22_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:126 %muxLogicI0_to_d1_imag_22_i = muxlogic i32 %select_ln11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_22_i"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:127 %muxLogicI1_to_d1_imag_22_i = muxlogic i32 %tw_47_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_22_i"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:128 %muxLogicI2_to_d1_imag_22_i = muxlogic i32 %bc_13_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_22_i"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:129 %d1_imag_22_i = fmadd i32 @_ssdm_op_FMADD, i32 %select_ln11, i32 %tw_47_i, i32 %bc_13_i

]]></Node>
<StgValue><ssdm name="d1_imag_22_i"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:130 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_22_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:163 %muxLogicI0_to_d1_real_3_i = muxlogic i32 %select_ln11_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:164 %muxLogicI1_to_d1_real_3_i = muxlogic i32 %tw_48_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:165 %muxLogicI2_to_d1_real_3_i = muxlogic i32 %bd_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_3_i"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:166 %d1_real_3_i = fmsub i32 @_ssdm_op_FMSUB, i32 %select_ln11_2, i32 %tw_48_i, i32 %bd_2_i

]]></Node>
<StgValue><ssdm name="d1_real_3_i"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:167 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_3_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:168 %muxLogicI0_to_d1_imag_3_i = muxlogic i32 %select_ln11_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:169 %muxLogicI1_to_d1_imag_3_i = muxlogic i32 -0.707107

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:170 %muxLogicI2_to_d1_imag_3_i = muxlogic i32 %bc_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_3_i"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:171 %d1_imag_3_i = fmadd i32 @_ssdm_op_FMADD, i32 %select_ln11_2, i32 -0.707107, i32 %bc_2_i

]]></Node>
<StgValue><ssdm name="d1_imag_3_i"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:172 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_3_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:206 %muxLogicI0_to_d1_real_15 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_15"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:207 %muxLogicI1_to_d1_real_15 = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_15"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:208 %muxLogicI2_to_d1_real_15 = muxlogic i32 %bd_5

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_15"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:209 %d1_real_15 = fmsub i32 @_ssdm_op_FMSUB, i32 %d1, i32 %tw, i32 %bd_5

]]></Node>
<StgValue><ssdm name="d1_real_15"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:210 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_15, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:213 %muxLogicI0_to_d1_imag_15 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_15"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:214 %muxLogicI1_to_d1_imag_15 = muxlogic i32 %tw_21

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_15"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:215 %muxLogicI2_to_d1_imag_15 = muxlogic i32 %bc_5

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_15"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:216 %d1_imag_15 = fmadd i32 @_ssdm_op_FMADD, i32 %d1, i32 %tw_21, i32 %bc_5

]]></Node>
<StgValue><ssdm name="d1_imag_15"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:217 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_15, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.57:6 %rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin21_i"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:12 %rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin21_i

]]></Node>
<StgValue><ssdm name="rend22_i"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.57:13 %rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin19_i"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.57:19 %rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin19_i

]]></Node>
<StgValue><ssdm name="rend20_i"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln378" val="!4"/>
<literal name="trunc_ln378" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.57:20 %br_ln30 = br void %fpga_resource_hint.for.inc113.55

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:0 %d1_real_14 = phi i32 %d1_real_13, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.57, i32 %a, void %for.inc116.i

]]></Node>
<StgValue><ssdm name="d1_real_14"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:1 %d1_imag_14 = phi i32 %d1_imag_13, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.57, i32 %d1_real_13, void %for.inc116.i

]]></Node>
<StgValue><ssdm name="d1_imag_14"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:3 %muxLogicI0_to_d2_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:4 %muxLogicI1_to_d2_real = muxlogic i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:9 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:10 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:15 %muxLogicI0_to_d3_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:16 %muxLogicI1_to_d3_real = muxlogic i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:21 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:22 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:131 %muxLogicI0_to_d2_real_13_i = muxlogic i32 %select_ln10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_13_i"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:132 %muxLogicI1_to_d2_real_13_i = muxlogic i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_13_i"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:135 %muxLogicI0_to_d2_imag_13_i = muxlogic i32 %select_ln10_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_13_i"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:136 %muxLogicI1_to_d2_imag_13_i = muxlogic i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_13_i"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:139 %muxLogicI0_to_d3_real_13_i = muxlogic i32 %select_ln10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_13_i"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:140 %muxLogicI1_to_d3_real_13_i = muxlogic i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_13_i"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:143 %muxLogicI0_to_d3_imag_13_i = muxlogic i32 %select_ln10_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_13_i"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:144 %muxLogicI1_to_d3_imag_13_i = muxlogic i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_13_i"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:173 %muxLogicI0_to_d2_real_2_i = muxlogic i32 %select_ln10_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_2_i"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:174 %muxLogicI1_to_d2_real_2_i = muxlogic i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_2_i"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:177 %muxLogicI0_to_d2_imag_2_i = muxlogic i32 %select_ln10_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_2_i"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:178 %muxLogicI1_to_d2_imag_2_i = muxlogic i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_2_i"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:181 %muxLogicI0_to_d3_real_2_i = muxlogic i32 %select_ln10_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_2_i"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:182 %muxLogicI1_to_d3_real_2_i = muxlogic i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_2_i"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:185 %muxLogicI0_to_d3_imag_2_i = muxlogic i32 %select_ln10_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_2_i"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:186 %muxLogicI1_to_d3_imag_2_i = muxlogic i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_2_i"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:220 %muxLogicI0_to_d2_real_5 = muxlogic i32 %select_ln10_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_5"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:221 %muxLogicI1_to_d2_real_5 = muxlogic i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_5"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:226 %muxLogicI0_to_d2_imag_5 = muxlogic i32 %select_ln10_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_5"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:227 %muxLogicI1_to_d2_imag_5 = muxlogic i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_5"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:232 %muxLogicI0_to_d3_real_5 = muxlogic i32 %select_ln10_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_5"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:233 %muxLogicI1_to_d3_real_5 = muxlogic i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_5"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:238 %muxLogicI0_to_d3_imag_5 = muxlogic i32 %select_ln10_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_5"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:239 %muxLogicI1_to_d3_imag_5 = muxlogic i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="376" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:3 %muxLogicI0_to_d2_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:4 %muxLogicI1_to_d2_real = muxlogic i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:9 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:10 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:15 %muxLogicI0_to_d3_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:16 %muxLogicI1_to_d3_real = muxlogic i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:21 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:22 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:131 %muxLogicI0_to_d2_real_13_i = muxlogic i32 %select_ln10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_13_i"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:132 %muxLogicI1_to_d2_real_13_i = muxlogic i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_13_i"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:133 %d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="d2_real_13_i"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:135 %muxLogicI0_to_d2_imag_13_i = muxlogic i32 %select_ln10_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_13_i"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:136 %muxLogicI1_to_d2_imag_13_i = muxlogic i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_13_i"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:137 %d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="d2_imag_13_i"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:139 %muxLogicI0_to_d3_real_13_i = muxlogic i32 %select_ln10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_13_i"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:140 %muxLogicI1_to_d3_real_13_i = muxlogic i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_13_i"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:141 %d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="d3_real_13_i"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:143 %muxLogicI0_to_d3_imag_13_i = muxlogic i32 %select_ln10_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_13_i"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:144 %muxLogicI1_to_d3_imag_13_i = muxlogic i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_13_i"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:145 %d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="d3_imag_13_i"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:173 %muxLogicI0_to_d2_real_2_i = muxlogic i32 %select_ln10_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_2_i"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:174 %muxLogicI1_to_d2_real_2_i = muxlogic i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_2_i"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:175 %d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d2_real_2_i"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:177 %muxLogicI0_to_d2_imag_2_i = muxlogic i32 %select_ln10_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_2_i"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:178 %muxLogicI1_to_d2_imag_2_i = muxlogic i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_2_i"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:179 %d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d2_imag_2_i"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:181 %muxLogicI0_to_d3_real_2_i = muxlogic i32 %select_ln10_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_2_i"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:182 %muxLogicI1_to_d3_real_2_i = muxlogic i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_2_i"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:183 %d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d3_real_2_i"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:185 %muxLogicI0_to_d3_imag_2_i = muxlogic i32 %select_ln10_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_2_i"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:186 %muxLogicI1_to_d3_imag_2_i = muxlogic i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_2_i"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:187 %d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d3_imag_2_i"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:220 %muxLogicI0_to_d2_real_5 = muxlogic i32 %select_ln10_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_5"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:221 %muxLogicI1_to_d2_real_5 = muxlogic i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_5"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:222 %d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="d2_real_5"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:226 %muxLogicI0_to_d2_imag_5 = muxlogic i32 %select_ln10_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_5"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:227 %muxLogicI1_to_d2_imag_5 = muxlogic i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_5"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:228 %d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="d2_imag_5"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:232 %muxLogicI0_to_d3_real_5 = muxlogic i32 %select_ln10_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_5"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:233 %muxLogicI1_to_d3_real_5 = muxlogic i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_5"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:234 %d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="d3_real_5"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:238 %muxLogicI0_to_d3_imag_5 = muxlogic i32 %select_ln10_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_5"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:239 %muxLogicI1_to_d3_imag_5 = muxlogic i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_5"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:240 %d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="d3_imag_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="424" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:133 %d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="d2_real_13_i"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:137 %d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="d2_imag_13_i"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:141 %d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="d3_real_13_i"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:145 %d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="d3_imag_13_i"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:175 %d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d2_real_2_i"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:179 %d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d2_imag_2_i"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:183 %d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d3_real_2_i"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:187 %d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d3_imag_2_i"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:222 %d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="d2_real_5"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:228 %d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="d2_imag_5"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:234 %d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="d3_real_5"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:240 %d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="d3_imag_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="440" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:133 %d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="d2_real_13_i"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:137 %d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="d2_imag_13_i"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:141 %d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="d3_real_13_i"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:145 %d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="d3_imag_13_i"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:175 %d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d2_real_2_i"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:179 %d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d2_imag_2_i"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:183 %d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d3_real_2_i"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:187 %d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d3_imag_2_i"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:222 %d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="d2_real_5"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:228 %d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="d2_imag_5"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:234 %d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="d3_real_5"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:240 %d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="d3_imag_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc116.i:18 %lshr_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="6">
<![CDATA[
for.inc116.i:19 %zext_ln381 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln381"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:6 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:12 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_14

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:18 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:24 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:26 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:27 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:40 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:41 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:54 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:55 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:133 %d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="d2_real_13_i"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:134 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_13_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:137 %d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="d2_imag_13_i"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:138 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_13_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:141 %d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i

]]></Node>
<StgValue><ssdm name="d3_real_13_i"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:142 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_13_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:145 %d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i

]]></Node>
<StgValue><ssdm name="d3_imag_13_i"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:146 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_13_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:175 %d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d2_real_2_i"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:176 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_2_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:179 %d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d2_imag_2_i"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:180 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_2_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:183 %d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i

]]></Node>
<StgValue><ssdm name="d3_real_2_i"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:184 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_2_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:187 %d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i

]]></Node>
<StgValue><ssdm name="d3_imag_2_i"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:188 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_2_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:222 %d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="d2_real_5"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:223 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_5, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:228 %d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="d2_imag_5"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:229 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_5, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:234 %d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15

]]></Node>
<StgValue><ssdm name="d3_real_5"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:235 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_5, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:240 %d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15

]]></Node>
<StgValue><ssdm name="d3_imag_5"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:241 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_5, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:243 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:244 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:247 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:248 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:249 %store_ln46 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:253 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:254 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:255 %store_ln46 = store i32 %d2_real_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:259 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_2_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:260 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:261 %store_ln46 = store i32 %d2_real_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:265 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:266 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:267 %store_ln46 = store i32 %d2_real_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:271 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:272 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:273 %store_ln46 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:277 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:278 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:279 %store_ln46 = store i32 %d2_imag_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:283 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_2_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:284 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:285 %store_ln46 = store i32 %d2_imag_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:289 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:290 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:291 %store_ln46 = store i32 %d2_imag_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc116.i:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @R_Pair_loop_R_Group_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc116.i:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc116.i:8 %specperformance_ln369 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln369"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc116.i:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="1" op_3_bw="1">
<![CDATA[
for.inc116.i:22 %lshr_ln7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1, i4 %tmp_s, i1 1, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="6">
<![CDATA[
for.inc116.i:23 %zext_ln7 = zext i6 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:2 %rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin17_i"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:7 %rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin17_i

]]></Node>
<StgValue><ssdm name="rend18_i"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:8 %rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin15_i"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:13 %rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin15_i

]]></Node>
<StgValue><ssdm name="rend16_i"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:14 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:19 %rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend14_i"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:20 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:25 %rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend12_i"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:28 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:29 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:42 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:43 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:56 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:57 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:205 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:211 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:212 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:218 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:219 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:224 %rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend6_i"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:225 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:230 %rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend4_i"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:231 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:236 %rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend2_i"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:237 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:242 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:245 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.55:246 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:250 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:251 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:252 %store_ln47 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:256 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:257 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:258 %store_ln47 = store i32 %d3_real_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:262 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_2_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:263 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:264 %store_ln47 = store i32 %d3_real_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:268 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:269 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:270 %store_ln47 = store i32 %d3_real_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:274 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:275 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:276 %store_ln47 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:280 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:281 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:282 %store_ln47 = store i32 %d3_imag_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:286 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_2_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:287 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="576" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:288 %store_ln47 = store i32 %d3_imag_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.55:292 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.55:293 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.55:294 %store_ln47 = store i32 %d3_imag_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0">
<![CDATA[
FFT_stage_spatial_unroll<4>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
