

================================================================
== Vitis HLS Report for 'krnl_stream_vmult_Pipeline_vmult'
================================================================
* Date:           Thu Jan 27 05:29:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        krnl_stream_vmult
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|        ?|  24.000 ns|         ?|    6|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- vmult   |        4|        ?|         5|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln32_2_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln32_2"   --->   Operation 9 'read' 'trunc_ln32_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln32_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln32"   --->   Operation 10 'read' 'sext_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln32_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln32_1"   --->   Operation 11 'read' 'sext_ln32_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln32_cast = sext i62 %sext_ln32_read"   --->   Operation 12 'sext' 'sext_ln32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln32_1_cast = sext i62 %sext_ln32_1_read"   --->   Operation 13 'sext' 'sext_ln32_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in2_V_last_V, i4 %in2_V_strb_V, i4 %in2_V_keep_V, i32 %in2_V_data_V, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_eq  i31 %i_1, i31 %trunc_ln32_2_read" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 19 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%add_ln32 = add i31 %i_1, i31 1" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 20 'add' 'add_ln32' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split, void %._crit_edge.loopexit.exitStub" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 21 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_20 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in2_V_data_V, i4 %in2_V_keep_V, i4 %in2_V_strb_V, i1 %in2_V_last_V"   --->   Operation 22 'read' 'empty_20' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v2 = extractvalue i41 %empty_20"   --->   Operation 23 'extractvalue' 'v2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln32 = store i31 %add_ln32, i31 %i" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 24 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln32_cast" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 25 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35]   --->   Operation 26 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln32)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 27 [2/2] (2.29ns)   --->   "%mul_ln35 = mul i32 %v2, i32 %gmem_addr_1_read" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35]   --->   Operation 27 'mul' 'mul_ln35' <Predicate = (!icmp_ln32)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln32_1_cast" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (2.29ns)   --->   "%mul_ln35 = mul i32 %v2, i32 %gmem_addr_1_read" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35]   --->   Operation 30 'mul' 'mul_ln35' <Predicate = (!icmp_ln32)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 31 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 32 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (2.92ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln35, i4 15" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35]   --->   Operation 33 'write' 'write_ln35' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.26ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32) on local variable 'i' [20]  (0 ns)
	'add' operation ('add_ln32', /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32) [25]  (0.874 ns)
	'store' operation ('store_ln32', /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32) of variable 'add_ln32', /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32 on local variable 'i' [35]  (0.387 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32) [22]  (0 ns)
	bus read operation ('i_op', /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35) on port 'gmem' (/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35) [32]  (2.92 ns)

 <State 3>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln35', /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35) [33]  (2.29 ns)

 <State 4>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln35', /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35) [33]  (2.29 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus write operation ('write_ln35', /home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35) on port 'gmem' (/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35) [34]  (2.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
