{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_conv_rx_new.vhd " "Source file: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_conv_rx_new.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1623761460534 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1623761460534 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_conv_rx_new.vhd " "Source file: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_conv_rx_new.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1623761460655 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1623761460655 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_conv_rx_new.vhd " "Source file: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_conv_rx_new.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1623761460775 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1623761460775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623761462110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623761462111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 15 14:51:01 2021 " "Processing started: Tue Jun 15 14:51:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623761462111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761462111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1-SOC-342x9 -c 1_1_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1-SOC-342x9 -c 1_1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761462111 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "soc_system/synthesis/soc_system.qip " "Tcl Script File soc_system/synthesis/soc_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip " "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1623761462264 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1623761462264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623761462908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623761462908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_conv_rx_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_conv_rx_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_conv_rx_new-rtl " "Found design unit 1: mod_conv_rx_new-rtl" {  } { { "../../vhdl_code/RX/mod_conv_rx_new.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_conv_rx_new.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476108 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_conv_rx_new " "Found entity 1: mod_conv_rx_new" {  } { { "../../vhdl_code/RX/mod_conv_rx_new.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_conv_rx_new.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_convolution-rtl " "Found design unit 1: mod_convolution-rtl" {  } { { "../../vhdl_code/TX/mod_conv_new.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476110 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_convolution " "Found entity 1: mod_convolution" {  } { { "../../vhdl_code/TX/mod_conv_new.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_modulation_top-rtl " "Found design unit 1: RX_modulation_top-rtl" {  } { { "../../vhdl_code/RX/RX_modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476111 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_modulation_top " "Found entity 1: RX_modulation_top" {  } { { "../../vhdl_code/RX/RX_modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mod_interface_RX-rtl " "Found design unit 1: Mod_interface_RX-rtl" {  } { { "../../vhdl_code/RX/MOD_interface_rx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476113 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mod_interface_RX " "Found entity 1: Mod_interface_RX" {  } { { "../../vhdl_code/RX/MOD_interface_rx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_deshaper-rtl " "Found design unit 1: mod_deshaper-rtl" {  } { { "../../vhdl_code/RX/mod_deshaper.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476114 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_deshaper " "Found entity 1: mod_deshaper" {  } { { "../../vhdl_code/RX/mod_deshaper.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX_modulation_top-rtl " "Found design unit 1: TX_modulation_top-rtl" {  } { { "../../vhdl_code/TX/TX_modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476116 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX_modulation_top " "Found entity 1: TX_modulation_top" {  } { { "../../vhdl_code/TX/TX_modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_shaper-rtl " "Found design unit 1: mod_shaper-rtl" {  } { { "../../vhdl_code/TX/mod_shaper.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476117 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_shaper " "Found entity 1: mod_shaper" {  } { { "../../vhdl_code/TX/mod_shaper.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mod_interface_TX-rtl " "Found design unit 1: Mod_interface_TX-rtl" {  } { { "../../vhdl_code/TX/Mod_interface_TX.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476119 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mod_interface_TX " "Found entity 1: Mod_interface_TX" {  } { { "../../vhdl_code/TX/Mod_interface_TX.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-arch " "Found design unit 1: sync-arch" {  } { { "../hdl/sync.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476120 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../hdl/sync.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_gen-rtl " "Found design unit 1: sin_gen-rtl" {  } { { "../hdl/sin_gen.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476122 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_gen " "Found entity 1: sin_gen" {  } { { "../hdl/sin_gen.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sender-loopback_arch " "Found design unit 1: sender-loopback_arch" {  } { { "../hdl/sender.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476123 ""} { "Info" "ISGN_ENTITY_NAME" "1 sender " "Found entity 1: sender" {  } { { "../hdl/sender.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sender_top-arch " "Found design unit 1: sender_top-arch" {  } { { "../hdl/sender_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476125 ""} { "Info" "ISGN_ENTITY_NAME" "1 sender_top " "Found entity 1: sender_top" {  } { { "../hdl/sender_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reciever_top-loopback_arch " "Found design unit 1: reciever_top-loopback_arch" {  } { { "../hdl/reciever_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476126 ""} { "Info" "ISGN_ENTITY_NAME" "1 reciever_top " "Found entity 1: reciever_top" {  } { { "../hdl/reciever_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reciever-loopback_arch " "Found design unit 1: reciever-loopback_arch" {  } { { "../hdl/reciever.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476128 ""} { "Info" "ISGN_ENTITY_NAME" "1 reciever " "Found entity 1: reciever" {  } { { "../hdl/reciever.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulator-arch " "Found design unit 1: modulator-arch" {  } { { "../hdl/modulator.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476129 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Found entity 1: modulator" {  } { { "../hdl/modulator.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demodulator-arch " "Found design unit 1: demodulator-arch" {  } { { "../hdl/demodulator.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476131 ""} { "Info" "ISGN_ENTITY_NAME" "1 demodulator " "Found entity 1: demodulator" {  } { { "../hdl/demodulator.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_gen-rtl " "Found design unit 1: cos_gen-rtl" {  } { { "../hdl/cos_gen.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476133 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_gen " "Found entity 1: cos_gen" {  } { { "../hdl/cos_gen.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_tx-arch " "Found design unit 1: buffer_tx-arch" {  } { { "../hdl/buffer_tx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476134 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_tx " "Found entity 1: buffer_tx" {  } { { "../hdl/buffer_tx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_rx-arch " "Found design unit 1: buffer_rx-arch" {  } { { "../hdl/buffer_rx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476136 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_rx " "Found entity 1: buffer_rx" {  } { { "../hdl/buffer_rx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476136 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/framing_top.vhd " "Can't analyze file -- file ../hdl/framing_top.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623761476139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo8_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo8_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo8_8-SYN " "Found design unit 1: fifo8_8-SYN" {  } { { "fifo8_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo8_8.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476140 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo8_8 " "Found entity 1: fifo8_8" {  } { { "fifo8_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo8_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_ReferenceTop-reference_arch " "Found design unit 1: DE1_SoC_ReferenceTop-reference_arch" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476142 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_ReferenceTop " "Found entity 1: DE1_SoC_ReferenceTop" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_top-fpga_arch " "Found design unit 1: fpga_top-fpga_arch" {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476144 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_convert_avalon_to_classic-to_classic_arch " "Found design unit 1: fifo_convert_avalon_to_classic-to_classic_arch" {  } { { "../hdl/fifoconverter.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476145 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo_convert_classic_to_avalon-to_avalon_arch " "Found design unit 2: fifo_convert_classic_to_avalon-to_avalon_arch" {  } { { "../hdl/fifoconverter.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476145 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_convert_avalon_to_classic " "Found entity 1: fifo_convert_avalon_to_classic" {  } { { "../hdl/fifoconverter.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476145 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_convert_classic_to_avalon " "Found entity 2: fifo_convert_classic_to_avalon" {  } { { "../hdl/fifoconverter.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulation_top-loopback_arch " "Found design unit 1: modulation_top-loopback_arch" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476148 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulation_top " "Found entity 1: modulation_top" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo32_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo32_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo32_8-SYN " "Found design unit 1: fifo32_8-SYN" {  } { { "fifo32_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo32_8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476150 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo32_8 " "Found entity 1: fifo32_8" {  } { { "fifo32_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo32_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/control_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/control_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_control_manager-manager_arch " "Found design unit 1: status_control_manager-manager_arch" {  } { { "../hdl/control_manager.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/control_manager.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476152 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_control_manager " "Found entity 1: status_control_manager" {  } { { "../hdl/control_manager.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/control_manager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo24_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo24_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo24_8-SYN " "Found design unit 1: fifo24_8-SYN" {  } { { "fifo24_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo24_8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476153 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo24_8 " "Found entity 1: fifo24_8" {  } { { "fifo24_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo24_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_pll-rtl " "Found design unit 1: ip_pll-rtl" {  } { { "ip_pll.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476154 ""} { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "ip_pll.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll/ip_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll/ip_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_0002 " "Found entity 1: ip_pll_0002" {  } { { "ip_pll/ip_pll_0002.v" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll/ip_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623761476156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476156 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_ReferenceTop " "Elaborating entity \"DE1_SoC_ReferenceTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623761476262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_top fpga_top:fpga_top_inst " "Elaborating entity \"fpga_top\" for hierarchy \"fpga_top:fpga_top_inst\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "fpga_top_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476267 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9\] fpga_top.vhd(12) " "Using initial value X (don't care) for net \"LEDR\[9\]\" at fpga_top.vhd(12)" {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476268 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[6..3\] fpga_top.vhd(12) " "Using initial value X (don't care) for net \"LEDR\[6..3\]\" at fpga_top.vhd(12)" {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476268 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulation_top fpga_top:fpga_top_inst\|modulation_top:modulation_inst " "Elaborating entity \"modulation_top\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\"" {  } { { "../hdl/fpga_top.vhd" "modulation_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sender_write modulation_top.vhd(56) " "Verilog HDL or VHDL warning at modulation_top.vhd(56): object \"sender_write\" assigned a value but never read" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623761476270 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|ip_pll:pll_inst " "Elaborating entity \"ip_pll\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|ip_pll:pll_inst\"" {  } { { "../hdl/modulation_top.vhd" "pll_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll_0002 fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|ip_pll:pll_inst\|ip_pll_0002:ip_pll_inst " "Elaborating entity \"ip_pll_0002\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|ip_pll:pll_inst\|ip_pll_0002:ip_pll_inst\"" {  } { { "ip_pll.vhd" "ip_pll_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|ip_pll:pll_inst\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|ip_pll:pll_inst\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip_pll/ip_pll_0002.v" "altera_pll_i" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll/ip_pll_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1623761476310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|ip_pll:pll_inst\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|ip_pll:pll_inst\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip_pll/ip_pll_0002.v" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll/ip_pll_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|ip_pll:pll_inst\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|ip_pll:pll_inst\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 125.000000 MHz " "Parameter \"output_clock_frequency1\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 3000 ps " "Parameter \"phase_shift1\" = \"3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 65.217391 MHz " "Parameter \"output_clock_frequency2\" = \"65.217391 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623761476311 ""}  } { { "ip_pll/ip_pll_0002.v" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll/ip_pll_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623761476311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender_top fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst " "Elaborating entity \"sender_top\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\"" {  } { { "../hdl/modulation_top.vhd" "sender_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_tx fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|buffer_tx:buff_inst " "Elaborating entity \"buffer_tx\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|buffer_tx:buff_inst\"" {  } { { "../hdl/sender_top.vhd" "buff_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|modulator:mod_inst " "Elaborating entity \"modulator\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|modulator:mod_inst\"" {  } { { "../hdl/sender_top.vhd" "mod_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl modulator.vhd(38) " "Verilog HDL or VHDL warning at modulator.vhd(38): object \"ctrl\" assigned a value but never read" {  } { { "../hdl/modulator.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623761476319 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_modulation_top fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|modulator:mod_inst\|TX_modulation_top:tx_mod_inst " "Elaborating entity \"TX_modulation_top\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|modulator:mod_inst\|TX_modulation_top:tx_mod_inst\"" {  } { { "../hdl/modulator.vhd" "tx_mod_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_convolution fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|modulator:mod_inst\|TX_modulation_top:tx_mod_inst\|mod_convolution:re_shaper " "Elaborating entity \"mod_convolution\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|modulator:mod_inst\|TX_modulation_top:tx_mod_inst\|mod_convolution:re_shaper\"" {  } { { "../../vhdl_code/TX/TX_modulation_top.vhd" "re_shaper" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_interface_TX fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|modulator:mod_inst\|TX_modulation_top:tx_mod_inst\|Mod_interface_TX:u_mod_interface " "Elaborating entity \"Mod_interface_TX\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|modulator:mod_inst\|TX_modulation_top:tx_mod_inst\|Mod_interface_TX:u_mod_interface\"" {  } { { "../../vhdl_code/TX/TX_modulation_top.vhd" "u_mod_interface" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_gen fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|sin_gen:sin_inst " "Elaborating entity \"sin_gen\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|sin_gen:sin_inst\"" {  } { { "../hdl/sender_top.vhd" "sin_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cos_gen fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|cos_gen:cos_inst " "Elaborating entity \"cos_gen\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|sender_top:sender_inst\|cos_gen:cos_inst\"" {  } { { "../hdl/sender_top.vhd" "cos_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciever_top fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst " "Elaborating entity \"reciever_top\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\"" {  } { { "../hdl/modulation_top.vhd" "reciever_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_rx fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|buffer_rx:buff_inst " "Elaborating entity \"buffer_rx\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|buffer_rx:buff_inst\"" {  } { { "../hdl/reciever_top.vhd" "buff_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demodulator fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|demodulator:demod_inst " "Elaborating entity \"demodulator\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|demodulator:demod_inst\"" {  } { { "../hdl/reciever_top.vhd" "demod_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl demodulator.vhd(15) " "Verilog HDL or VHDL warning at demodulator.vhd(15): object \"ctrl\" assigned a value but never read" {  } { { "../hdl/demodulator.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623761476353 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_modulation_top fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|demodulator:demod_inst\|RX_modulation_top:mod_inst " "Elaborating entity \"RX_modulation_top\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|demodulator:demod_inst\|RX_modulation_top:mod_inst\"" {  } { { "../hdl/demodulator.vhd" "mod_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_conv_rx_new fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|demodulator:demod_inst\|RX_modulation_top:mod_inst\|mod_conv_rx_new:re_deconv " "Elaborating entity \"mod_conv_rx_new\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|demodulator:demod_inst\|RX_modulation_top:mod_inst\|mod_conv_rx_new:re_deconv\"" {  } { { "../../vhdl_code/RX/RX_modulation_top.vhd" "re_deconv" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476355 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pulse mod_conv_rx_new.vhd(126) " "VHDL Process Statement warning at mod_conv_rx_new.vhd(126): signal \"s_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../vhdl_code/RX/mod_conv_rx_new.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_conv_rx_new.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623761476366 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_interface_RX fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|demodulator:demod_inst\|RX_modulation_top:mod_inst\|Mod_interface_RX:u_mod_interface " "Elaborating entity \"Mod_interface_RX\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|demodulator:demod_inst\|RX_modulation_top:mod_inst\|Mod_interface_RX:u_mod_interface\"" {  } { { "../../vhdl_code/RX/RX_modulation_top.vhd" "u_mod_interface" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|sync:sync_inst " "Elaborating entity \"sync\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|sync:sync_inst\"" {  } { { "../hdl/reciever_top.vhd" "sync_inst" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciever fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|reciever:receiv_ins " "Elaborating entity \"reciever\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\|reciever_top:reciever_inst\|reciever:receiv_ins\"" {  } { { "../hdl/reciever_top.vhd" "receiv_ins" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623761476434 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "re_deshaper mod_deconv " "Node instance \"re_deshaper\" instantiates undefined entity \"mod_deconv\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../vhdl_code/RX/RX_modulation_top.vhd" "re_deshaper" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd" 86 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1623761476437 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "im_deshaper mod_deconv " "Node instance \"im_deshaper\" instantiates undefined entity \"mod_deconv\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../vhdl_code/RX/RX_modulation_top.vhd" "im_deshaper" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd" 94 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1623761476437 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623761476757 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 15 14:51:16 2021 " "Processing ended: Tue Jun 15 14:51:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623761476757 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623761476757 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623761476757 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476757 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623761476935 ""}
