# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {top_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L secureip -lib xil_defaultlib xil_defaultlib.top_tb xil_defaultlib.glbl 
# Start time: 15:42:23 on Jun 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.top_tb(fast)
# Loading work.top_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.IBUF(fast)
# Loading work.top(fast)
# Loading work.top_Con_Encoder_0_0(fast)
# Loading work.top_Con_Encoder_0_0_Con_Encoder(fast)
# Loading work.top_Con_Encoder_0_0_Convolutional_Encoder2(fast)
# Loading unisims_ver.FDCE(fast)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT1(fast)
# Loading work.top_DataSource_Scrambler_0_1(fast)
# Loading work.top_DataSource_Scrambler_0_1_DataSource_Scrambler(fast)
# Loading work.top_DataSource_Scrambler_0_1_CLKdivide(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT5(fast__10)
# Loading work.top_DataSource_Scrambler_0_1_Detect_Rise_Positive(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__3)
# Loading work.top_DataSource_Scrambler_0_1_Detect_Rise_Positive_block(fast)
# Loading work.top_DataSource_Scrambler_0_1_Detect_Rise_Positive1(fast)
# Loading work.top_DataSource_Scrambler_0_1_HeaderProcess(fast)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.CARRY4(fast)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT5(fast__16)
# Loading work.top_DataSource_Scrambler_0_1_myScrambler(fast)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.FDPE(fast)
# Loading unisims_ver.LUT3(fast__5)
# Loading work.top_DataSource_Scrambler_0_1_sigSource(fast)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.MUXF8(fast)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT4(fast__13)
# Loading work.top_DataSource_Scrambler_0_1_RS_Gen(fast)
# Loading work.top_DataSource_Scrambler_0_1_MATLAB_Function(fast)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading work.top_Interleaver_0_0(fast)
# Loading work.top_Interleaver_0_0_Interleaver(fast)
# Loading work.top_Interleaver_0_0_Con_Interleaver(fast)
# Loading work.top_Interleaver_0_0_Convolutional_Interleaver(fast)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.SRLC32E(fast)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT5(fast__29)
# Loading unisims_ver.LUT5(fast__30)
# Loading unisims_ver.LUT5(fast__31)
# Loading unisims_ver.LUT5(fast__32)
# Loading unisims_ver.LUT5(fast__33)
# Loading unisims_ver.LUT5(fast__34)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT4(fast__19)
# Loading work.top_PolarityShift_0_0(fast)
# Loading work.top_PolarityShift_0_0_PolarityShift(fast)
# Loading work.top_PolarityShift_1_0(fast)
# Loading work.top_PolarityShift_1_0_PolarityShift(fast)
# Loading work.top_RS_Enc_0_0(fast)
# Loading work.top_RS_Enc_0_0_RS_Enc(fast)
# Loading work.top_RS_Enc_0_0_RS(fast)
# Loading unisims_ver.LUT4(fast__20)
# Loading work.top_RS_Enc_0_0_Integer_Input_RS_Encoder_HDL_Optimized(fast)
# Loading unisims_ver.LUT5(fast__35)
# Loading unisims_ver.LUT5(fast__36)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT5(fast__37)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.RAMB18E1(fast)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast)
# Loading unisims_ver.RAMB18E1(fast__1)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__1)
# Loading unisims_ver.RAMB18E1(fast__2)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__2)
# Loading unisims_ver.RAMB18E1(fast__3)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__3)
# Loading unisims_ver.RAMB18E1(fast__4)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__4)
# Loading unisims_ver.RAMB18E1(fast__5)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__5)
# Loading unisims_ver.RAMB18E1(fast__6)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__6)
# Loading unisims_ver.RAMB18E1(fast__7)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__7)
# Loading unisims_ver.RAMB18E1(fast__8)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__8)
# Loading unisims_ver.RAMB18E1(fast__9)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__9)
# Loading unisims_ver.RAMB18E1(fast__10)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__10)
# Loading unisims_ver.RAMB18E1(fast__11)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__11)
# Loading unisims_ver.RAMB18E1(fast__12)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__12)
# Loading unisims_ver.RAMB18E1(fast__13)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__13)
# Loading unisims_ver.RAMB18E1(fast__14)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__14)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT5(fast__38)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__39)
# Loading unisims_ver.LUT3(fast__13)
# Loading work.top_c_addsub_0_0(fast)
# Loading unisims_ver.DSP48E1(fast)
# Loading work.top_dds_compiler_0_0(fast)
# Loading unisims_ver.LUT2(fast__8)
# Loading unisims_ver.RAMB18E1(fast__15)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__15)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.LUT5(fast__40)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT4(fast__28)
# Loading unisims_ver.LUT4(fast__29)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT4(fast__30)
# Loading unisims_ver.LUT5(fast__41)
# Loading work.top_dds_compiler_0_1(fast)
# Loading work.top_dec2bin_0_3(fast)
# Loading work.top_dec2bin_0_3_dec2bin(fast)
# Loading unisims_ver.LUT4(fast__31)
# Loading unisims_ver.LUT5(fast__42)
# Loading unisims_ver.LUT3(fast__17)
# Loading unisims_ver.LUT4(fast__32)
# Loading unisims_ver.LUT5(fast__43)
# Loading unisims_ver.LUT3(fast__18)
# Loading unisims_ver.LUT4(fast__33)
# Loading unisims_ver.LUT5(fast__44)
# Loading work.top_fir_compiler_0_0(fast)
# Loading unisims_ver.DSP48E1(fast__1)
# Loading unisims_ver.LUT3(fast__19)
# Loading unisims_ver.LUT4(fast__34)
# Loading unisims_ver.LUT5(fast__45)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.LUT4(fast__35)
# Loading unisims_ver.LUT4(fast__36)
# Loading unisims_ver.LUT4(fast__37)
# Loading work.top_fir_compiler_0_2(fast)
# Loading work.top_mult_gen_0_0(fast)
# Loading unisims_ver.DSP48E1(fast__2)
# Loading work.top_mult_gen_0_1(fast)
# Loading work.top_terminal_0_0(fast)
# Loading work.top_terminal_0_0_terminal(fast)
# Loading work.top_util_ds_buf_0_0(fast)
# Loading work.top_util_ds_buf_0_0_util_ds_buf(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/top_tb/u_top_wrapper/top_i/DataSource_Scrambler_0/ScramblerOut
add wave -position end  sim:/top_tb/u_top_wrapper/top_i/DataSource_Scrambler_0/simStart
add wave -position end  sim:/top_tb/u_top_wrapper/top_i/DataSource_Scrambler_0/simEnd
add wave -position end  sim:/top_tb/u_top_wrapper/top_i/DataSource_Scrambler_0/simEN
add wave -position end  sim:/top_tb/u_top_wrapper/top_i/RS_Enc_0/RS_Out
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.top_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.IBUF(fast)
# Loading work.top(fast)
# Loading work.top_Con_Encoder_0_0(fast)
# Loading work.top_Con_Encoder_0_0_Con_Encoder(fast)
# Loading work.top_Con_Encoder_0_0_Convolutional_Encoder2(fast)
# Loading unisims_ver.FDCE(fast)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT1(fast)
# Loading work.top_DataSource_Scrambler_0_1(fast)
# Loading work.top_DataSource_Scrambler_0_1_DataSource_Scrambler(fast)
# Loading work.top_DataSource_Scrambler_0_1_CLKdivide(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT5(fast__10)
# Loading work.top_DataSource_Scrambler_0_1_Detect_Rise_Positive(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__3)
# Loading work.top_DataSource_Scrambler_0_1_Detect_Rise_Positive_block(fast)
# Loading work.top_DataSource_Scrambler_0_1_Detect_Rise_Positive1(fast)
# Loading work.top_DataSource_Scrambler_0_1_HeaderProcess(fast)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.CARRY4(fast)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT5(fast__16)
# Loading work.top_DataSource_Scrambler_0_1_myScrambler(fast)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.FDPE(fast)
# Loading unisims_ver.LUT3(fast__5)
# Loading work.top_DataSource_Scrambler_0_1_sigSource(fast)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.MUXF8(fast)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT4(fast__13)
# Loading work.top_DataSource_Scrambler_0_1_RS_Gen(fast)
# Loading work.top_DataSource_Scrambler_0_1_MATLAB_Function(fast)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading work.top_Interleaver_0_0(fast)
# Loading work.top_Interleaver_0_0_Interleaver(fast)
# Loading work.top_Interleaver_0_0_Con_Interleaver(fast)
# Loading work.top_Interleaver_0_0_Convolutional_Interleaver(fast)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.SRLC32E(fast)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT5(fast__29)
# Loading unisims_ver.LUT5(fast__30)
# Loading unisims_ver.LUT5(fast__31)
# Loading unisims_ver.LUT5(fast__32)
# Loading unisims_ver.LUT5(fast__33)
# Loading unisims_ver.LUT5(fast__34)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT4(fast__19)
# Loading work.top_PolarityShift_0_0(fast)
# Loading work.top_PolarityShift_0_0_PolarityShift(fast)
# Loading work.top_PolarityShift_1_0(fast)
# Loading work.top_PolarityShift_1_0_PolarityShift(fast)
# Loading work.top_RS_Enc_0_0(fast)
# Loading work.top_RS_Enc_0_0_RS_Enc(fast)
# Loading work.top_RS_Enc_0_0_RS(fast)
# Loading unisims_ver.LUT4(fast__20)
# Loading work.top_RS_Enc_0_0_Integer_Input_RS_Encoder_HDL_Optimized(fast)
# Loading unisims_ver.LUT5(fast__35)
# Loading unisims_ver.LUT5(fast__36)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT5(fast__37)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.RAMB18E1(fast)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast)
# Loading unisims_ver.RAMB18E1(fast__1)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__1)
# Loading unisims_ver.RAMB18E1(fast__2)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__2)
# Loading unisims_ver.RAMB18E1(fast__3)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__3)
# Loading unisims_ver.RAMB18E1(fast__4)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__4)
# Loading unisims_ver.RAMB18E1(fast__5)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__5)
# Loading unisims_ver.RAMB18E1(fast__6)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__6)
# Loading unisims_ver.RAMB18E1(fast__7)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__7)
# Loading unisims_ver.RAMB18E1(fast__8)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__8)
# Loading unisims_ver.RAMB18E1(fast__9)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__9)
# Loading unisims_ver.RAMB18E1(fast__10)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__10)
# Loading unisims_ver.RAMB18E1(fast__11)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__11)
# Loading unisims_ver.RAMB18E1(fast__12)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__12)
# Loading unisims_ver.RAMB18E1(fast__13)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__13)
# Loading unisims_ver.RAMB18E1(fast__14)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__14)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT5(fast__38)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__39)
# Loading unisims_ver.LUT3(fast__13)
# Loading work.top_c_addsub_0_0(fast)
# Loading unisims_ver.DSP48E1(fast)
# Loading work.top_dds_compiler_0_0(fast)
# Loading unisims_ver.LUT2(fast__8)
# Loading unisims_ver.RAMB18E1(fast__15)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__15)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.LUT5(fast__40)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT4(fast__28)
# Loading unisims_ver.LUT4(fast__29)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT4(fast__30)
# Loading unisims_ver.LUT5(fast__41)
# Loading work.top_dds_compiler_0_1(fast)
# Loading work.top_dec2bin_0_3(fast)
# Loading work.top_dec2bin_0_3_dec2bin(fast)
# Loading unisims_ver.LUT4(fast__31)
# Loading unisims_ver.LUT5(fast__42)
# Loading unisims_ver.LUT3(fast__17)
# Loading unisims_ver.LUT4(fast__32)
# Loading unisims_ver.LUT5(fast__43)
# Loading unisims_ver.LUT3(fast__18)
# Loading unisims_ver.LUT4(fast__33)
# Loading unisims_ver.LUT5(fast__44)
# Loading work.top_fir_compiler_0_0(fast)
# Loading unisims_ver.DSP48E1(fast__1)
# Loading unisims_ver.LUT3(fast__19)
# Loading unisims_ver.LUT4(fast__34)
# Loading unisims_ver.LUT5(fast__45)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.LUT4(fast__35)
# Loading unisims_ver.LUT4(fast__36)
# Loading unisims_ver.LUT4(fast__37)
# Loading work.top_fir_compiler_0_2(fast)
# Loading work.top_mult_gen_0_0(fast)
# Loading unisims_ver.DSP48E1(fast__2)
# Loading work.top_mult_gen_0_1(fast)
# Loading work.top_terminal_0_0(fast)
# Loading work.top_terminal_0_0_terminal(fast)
# Loading work.top_util_ds_buf_0_0(fast)
# Loading work.top_util_ds_buf_0_0_util_ds_buf(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading work.glbl(fast)
run
run
run
add list \
sim:/top_tb/u_top_wrapper/top_i/DataSource_Scrambler_0/ScramblerOut \
sim:/top_tb/u_top_wrapper/top_i/RS_Enc_0/RS_Out 
write list -window .main_pane.list.interior.cs.body F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.sim/SIMDATA
write list -window .main_pane.list.interior.cs.body F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.sim/SIMDATA.lst
# End time: 18:29:48 on Jun 06,2024, Elapsed time: 2:47:25
# Errors: 0, Warnings: 0
