INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB1/Problem1/Problem1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB1/Problem1/Problem1.srcs/sim_1/new/Tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tester
