#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Dec  8 14:00:39 2022
# Process ID: 30400
# Current directory: C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30184 C:\Users\supad\Desktop\CPU V3\RISCV_dmsolomon\RISCV_dmsolomon.xpr
# Log file: C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/vivado.log
# Journal file: C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon\vivado.jou
# Running On: DrewXPS15, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 34076 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.xpr}
update_compile_order -fileset sources_1
launch_simulation
source tb_top.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_top/uut/ram0/inst/\native_mem_module.blk_mem_gen_v8_4_5_inst /memory}} 
relaunch_sim
close_sim
launch_simulation
source tb_top.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_top/uut/ram0/inst/\native_mem_module.blk_mem_gen_v8_4_5_inst /memory}} 
relaunch_sim
close_sim
launch_simulation
source tb_top.tcl
current_wave_config {Untitled 3}
add_wave {{/tb_top/uut/ram0/inst/\native_mem_module.blk_mem_gen_v8_4_5_inst /memory}} 
relaunch_sim
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {20} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {20} CONFIG.MMCM_CLKOUT0_DIVIDE_F {50.000} CONFIG.MMCM_CLKOUT1_DIVIDE {50} CONFIG.MMCM_CLKOUT2_DIVIDE {50} CONFIG.CLKOUT1_JITTER {183.243} CONFIG.CLKOUT2_JITTER {183.243} CONFIG.CLKOUT3_JITTER {183.243}] [get_ips clk_wiz_0]
generate_target all [get_files  {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
export_simulation -of_objects [get_files {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files} -ipstatic_source_dir {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/modelsim} {questa=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/questa} {riviera=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/riviera} {activehdl=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIM_IN_FREQ {20} CONFIG.CLKIN1_JITTER_PS {500.0} CONFIG.MMCM_CLKFBOUT_MULT_F {50.000} CONFIG.MMCM_CLKIN1_PERIOD {50.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {382.942} CONFIG.CLKOUT1_PHASE_ERROR {301.005} CONFIG.CLKOUT2_JITTER {382.942} CONFIG.CLKOUT2_PHASE_ERROR {301.005} CONFIG.CLKOUT3_JITTER {382.942} CONFIG.CLKOUT3_PHASE_ERROR {301.005}] [get_ips clk_wiz_0]
generate_target all [get_files  {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs clk_wiz_0_synth_1 -jobs 6
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files} -ipstatic_source_dir {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/modelsim} {questa=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/questa} {riviera=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/riviera} {activehdl=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_sim
launch_simulation
source tb_top.tcl
refresh_design
report_timing -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.RESET_BOARD_INTERFACE {Custom}] [get_ips clk_wiz_0]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
launch_simulation
source tb_top.tcl
current_wave_config {Untitled 5}
add_wave {{/tb_top/uut/ram0/inst/\native_mem_module.blk_mem_gen_v8_4_5_inst /memory}} 
relaunch_sim
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.PRIM_IN_FREQ {100} CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {183.243} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {183.243} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {183.243} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 6
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files} -ipstatic_source_dir {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/modelsim} {questa=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/questa} {riviera=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/riviera} {activehdl=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.PRIM_IN_FREQ {20} CONFIG.CLKIN1_JITTER_PS {500.0} CONFIG.MMCM_CLKFBOUT_MULT_F {50.000} CONFIG.MMCM_CLKIN1_PERIOD {50.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {382.942} CONFIG.CLKOUT1_PHASE_ERROR {301.005} CONFIG.CLKOUT2_JITTER {382.942} CONFIG.CLKOUT2_PHASE_ERROR {301.005} CONFIG.CLKOUT3_JITTER {382.942} CONFIG.CLKOUT3_PHASE_ERROR {301.005}] [get_ips clk_wiz_0]
generate_target all [get_files  {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
export_simulation -of_objects [get_files {{C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files} -ipstatic_source_dir {C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/modelsim} {questa=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/questa} {riviera=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/riviera} {activehdl=C:/Users/supad/Desktop/CPU V3/RISCV_dmsolomon/RISCV_dmsolomon.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
