

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_227_17'
================================================================
* Date:           Sat May 11 11:31:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.755 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.168 us|  0.168 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_227_17  |       19|       19|         3|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body630.0.split"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_9 = load i7 %i" [receiver.cpp:227]   --->   Operation 9 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lshr_ln813_8 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_9, i32 2, i32 6"   --->   Operation 10 'partselect' 'lshr_ln813_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i5 %lshr_ln813_8"   --->   Operation 11 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_5_I_V_addr = getelementptr i28 %arr_5_I_V, i64 0, i64 %zext_ln813"   --->   Operation 12 'getelementptr' 'arr_5_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%lhs_V = load i5 %arr_5_I_V_addr"   --->   Operation 13 'load' 'lhs_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_5_I_V_1_addr = getelementptr i28 %arr_5_I_V_1, i64 0, i64 %zext_ln813"   --->   Operation 14 'getelementptr' 'arr_5_I_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%rhs = load i5 %arr_5_I_V_1_addr"   --->   Operation 15 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_5_Q_V_addr = getelementptr i28 %arr_5_Q_V, i64 0, i64 %zext_ln813"   --->   Operation 16 'getelementptr' 'arr_5_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%lhs_V_4 = load i5 %arr_5_Q_V_addr"   --->   Operation 17 'load' 'lhs_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_5_Q_V_1_addr = getelementptr i28 %arr_5_Q_V_1, i64 0, i64 %zext_ln813"   --->   Operation 18 'getelementptr' 'arr_5_Q_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%rhs_4 = load i5 %arr_5_Q_V_1_addr"   --->   Operation 19 'load' 'rhs_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln227)   --->   "%or_ln227 = or i7 %i_9, i7 2" [receiver.cpp:227]   --->   Operation 20 'or' 'or_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.48ns) (out node of the LUT)   --->   "%icmp_ln227 = icmp_ult  i7 %or_ln227, i7 70" [receiver.cpp:227]   --->   Operation 21 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %for.end651.exitStub, void %for.body630.1" [receiver.cpp:227]   --->   Operation 22 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_5_I_V_2_addr = getelementptr i28 %arr_5_I_V_2, i64 0, i64 %zext_ln813"   --->   Operation 23 'getelementptr' 'arr_5_I_V_2_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%lhs_V_5 = load i5 %arr_5_I_V_2_addr"   --->   Operation 24 'load' 'lhs_V_5' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arr_5_I_V_3_addr = getelementptr i28 %arr_5_I_V_3, i64 0, i64 %zext_ln813"   --->   Operation 25 'getelementptr' 'arr_5_I_V_3_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%rhs_5 = load i5 %arr_5_I_V_3_addr"   --->   Operation 26 'load' 'rhs_5' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_5_Q_V_2_addr = getelementptr i28 %arr_5_Q_V_2, i64 0, i64 %zext_ln813"   --->   Operation 27 'getelementptr' 'arr_5_Q_V_2_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%lhs_V_6 = load i5 %arr_5_Q_V_2_addr"   --->   Operation 28 'load' 'lhs_V_6' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_5_Q_V_3_addr = getelementptr i28 %arr_5_Q_V_3, i64 0, i64 %zext_ln813"   --->   Operation 29 'getelementptr' 'arr_5_Q_V_3_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%rhs_6 = load i5 %arr_5_Q_V_3_addr"   --->   Operation 30 'load' 'rhs_6' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln227 = add i7 %i_9, i7 4" [receiver.cpp:227]   --->   Operation 31 'add' 'add_ln227' <Predicate = (icmp_ln227)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln227 = store i7 %add_ln227, i7 %i" [receiver.cpp:227]   --->   Operation 32 'store' 'store_ln227' <Predicate = (icmp_ln227)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.75>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%lhs_V = load i5 %arr_5_I_V_addr"   --->   Operation 33 'load' 'lhs_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i28 %lhs_V"   --->   Operation 34 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%rhs = load i5 %arr_5_I_V_1_addr"   --->   Operation 35 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i28 %rhs"   --->   Operation 36 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.43ns)   --->   "%ret_V = add i29 %sext_ln813_10, i29 %sext_ln813"   --->   Operation 37 'add' 'ret_V' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (2.32ns)   --->   "%lhs_V_4 = load i5 %arr_5_Q_V_addr"   --->   Operation 38 'load' 'lhs_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i28 %lhs_V_4"   --->   Operation 39 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%rhs_4 = load i5 %arr_5_Q_V_1_addr"   --->   Operation 40 'load' 'rhs_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i28 %rhs_4"   --->   Operation 41 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.43ns)   --->   "%ret_V_35 = add i29 %sext_ln813_12, i29 %sext_ln813_11"   --->   Operation 42 'add' 'ret_V_35' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%lhs_V_5 = load i5 %arr_5_I_V_2_addr"   --->   Operation 43 'load' 'lhs_V_5' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i28 %lhs_V_5"   --->   Operation 44 'sext' 'sext_ln813_13' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%rhs_5 = load i5 %arr_5_I_V_3_addr"   --->   Operation 45 'load' 'rhs_5' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i28 %rhs_5"   --->   Operation 46 'sext' 'sext_ln813_14' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.43ns)   --->   "%ret_V_36 = add i29 %sext_ln813_14, i29 %sext_ln813_13"   --->   Operation 47 'add' 'ret_V_36' <Predicate = (icmp_ln227)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%lhs_V_6 = load i5 %arr_5_Q_V_2_addr"   --->   Operation 48 'load' 'lhs_V_6' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i28 %lhs_V_6"   --->   Operation 49 'sext' 'sext_ln813_15' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%rhs_6 = load i5 %arr_5_Q_V_3_addr"   --->   Operation 50 'load' 'rhs_6' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i28 %rhs_6"   --->   Operation 51 'sext' 'sext_ln813_16' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.43ns)   --->   "%ret_V_37 = add i29 %sext_ln813_16, i29 %sext_ln813_15"   --->   Operation 52 'add' 'ret_V_37' <Predicate = (icmp_ln227)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln227 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [receiver.cpp:227]   --->   Operation 54 'specloopname' 'specloopname_ln227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%arr_6_I_V_addr = getelementptr i29 %arr_6_I_V, i64 0, i64 %zext_ln813" [receiver.cpp:229]   --->   Operation 55 'getelementptr' 'arr_6_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln229 = store i29 %ret_V, i5 %arr_6_I_V_addr" [receiver.cpp:229]   --->   Operation 56 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%arr_6_Q_V_addr = getelementptr i29 %arr_6_Q_V, i64 0, i64 %zext_ln813" [receiver.cpp:230]   --->   Operation 57 'getelementptr' 'arr_6_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln230 = store i29 %ret_V_35, i5 %arr_6_Q_V_addr" [receiver.cpp:230]   --->   Operation 58 'store' 'store_ln230' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%arr_6_I_V_2_addr = getelementptr i29 %arr_6_I_V_2, i64 0, i64 %zext_ln813" [receiver.cpp:229]   --->   Operation 60 'getelementptr' 'arr_6_I_V_2_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln229 = store i29 %ret_V_36, i5 %arr_6_I_V_2_addr" [receiver.cpp:229]   --->   Operation 61 'store' 'store_ln229' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%arr_6_Q_V_2_addr = getelementptr i29 %arr_6_Q_V_2, i64 0, i64 %zext_ln813" [receiver.cpp:230]   --->   Operation 62 'getelementptr' 'arr_6_Q_V_2_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln230 = store i29 %ret_V_37, i5 %arr_6_Q_V_2_addr" [receiver.cpp:230]   --->   Operation 63 'store' 'store_ln230' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln227 = br void %for.body630.0.split" [receiver.cpp:227]   --->   Operation 64 'br' 'br_ln227' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (!icmp_ln227)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 2.16ns.

 <State 1>: 3.46ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0 ns)
	'load' operation ('i', receiver.cpp:227) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln227', receiver.cpp:227) [63]  (1.87 ns)
	'store' operation ('store_ln227', receiver.cpp:227) of variable 'add_ln227', receiver.cpp:227 on local variable 'i' [64]  (1.59 ns)

 <State 2>: 4.76ns
The critical path consists of the following:
	'load' operation ('lhs.V') on array 'arr_5_I_V_2' [46]  (2.32 ns)
	'add' operation ('ret.V') [51]  (2.43 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('arr_6_I_V_2_addr', receiver.cpp:229) [52]  (0 ns)
	'store' operation ('store_ln229', receiver.cpp:229) of variable 'ret.V' on array 'arr_6_I_V_2' [53]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
