$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # dataa [7:0] $end
  $var wire 8 $ datab [7:0] $end
  $var wire 1 % add_sub $end
  $var wire 1 & clk $end
  $var wire 9 ' result [8:0] $end
  $scope module addsub $end
   $var wire 8 ( dataa [7:0] $end
   $var wire 8 ) datab [7:0] $end
   $var wire 1 * add_sub $end
   $var wire 1 + clk $end
   $var wire 9 , result [8:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b00000000 $
0%
1&
b000000000 '
b00000000 (
b00000000 )
0*
1+
b000000000 ,
#1000
b00010100 #
b00110101 $
1%
0&
b00010100 (
b00110101 )
1*
0+
#2000
1&
b001001001 '
1+
b001001001 ,
#3000
b00110010 #
b10101110 $
0&
b00110010 (
b10101110 )
0+
#4000
1&
b011100000 '
1+
b011100000 ,
#5000
b00011010 #
b11111011 $
0&
b00011010 (
b11111011 )
0+
#6000
1&
b100010101 '
1+
b100010101 ,
#7000
b10000111 #
b00110110 $
0%
0&
b10000111 (
b00110110 )
0*
0+
#8000
1&
b001010001 '
1+
b001010001 ,
#9000
b01001100 #
b01110101 $
0&
b01001100 (
b01110101 )
0+
#10000
1&
b111010111 '
1+
b111010111 ,
#11000
b10111101 #
b01100011 $
0&
b10111101 (
b01100011 )
0+
#12000
1&
b001011010 '
1+
b001011010 ,
#13000
b00100100 #
b00001001 $
0&
b00100100 (
b00001001 )
0+
#14000
1&
b000011011 '
1+
b000011011 ,
#15000
b00100101 #
b11101100 $
1%
0&
b00100101 (
b11101100 )
1*
0+
#16000
1&
b100010001 '
1+
b100010001 ,
#17000
b00010100 #
b00011101 $
0&
b00010100 (
b00011101 )
0+
#18000
1&
b000110001 '
1+
b000110001 ,
#19000
b00111100 #
b10100001 $
0%
0&
b00111100 (
b10100001 )
0*
0+
#20000
#20001
