// Seed: 811287962
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wire id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wand id_5,
    input wor id_6,
    output supply0 id_7,
    output tri0 id_8,
    output wire id_9,
    output wire id_10
);
  assign id_7 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd48
) (
    input wor id_0,
    output wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wire _id_4,
    input supply1 id_5
);
  logic [-1 : id_4  -  1] id_7;
  ;
  bufif0 primCall (id_3, id_0, id_2);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_5,
      id_3,
      id_3,
      id_1,
      id_3
  );
endmodule
