Conversion instructions latency and throughput



Throughput: mov r8h,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4831       5499      20210      20110       5021       5031          0 
      4469       5089      20210      20110       5026       5032          0 
      4475       5089      20210      20110       5026       5032          0 
      4443       5055      20210      20110       5028       5031          0 
      4439       5054      20210      20110       5028       5031          0 
      4434       5053      20210      20110       5028       5031          0 
      4433       5053      20210      20110       5028       5031          0 
      4431       5055      20210      20110       5028       5031          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4847       5530      20210      20110          0          0       5033 
      4461       5088      20210      20110          0          0       5033 
      4427       5053      20210      20110          0          0       5033 
      4423       5054      20210      20110          0          0       5033 
      4425       5056      20210      20110          0          0       5033 
      4421       5055      20210      20110          0          0       5033 
      4421       5053      20210      20110          0          0       5033 
      4427       5053      20210      20110          0          0       5033 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4976       5501      20210      20110       5048          0      20157 
      4609       5093      20210      20110       5043          0      20154 
      4613       5091      20210      20110       5045          0      20157 
      4581       5053      20210      20110       5032          0      20139 
      4582       5052      20210      20110       5032          0      20139 
      4587       5054      20210      20110       5032          0      20139 
      4590       5055      20210      20110       5032          0      20139 
      4589       5053      20210      20110       5032          0      20139 


Throughput: mov r8, r8h

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17836      20364      20210      20110       4937       4967          0 
     17503      19990      20210      20110       4939       4964          0 
     17537      19988      20210      20110       4941       4959          0 
     17564      19988      20210      20110       4941       4957          0 
     17533      19990      20210      20110       4936       4961          0 
     17497      19992      20210      20110       4936       4961          0 
     17515      19989      20210      20110       4941       4957          0 
     17551      19990      20210      20110       4936       4961          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18423      20300      20210      20110          0          0       5008 
     18135      19991      20210      20110          0          0       5011 
     18094      19988      20210      20110          0          0       5011 
     18086      19988      20210      20110          0          0       5008 
     18127      19987      20210      20110          0          0       5007 
     18146      19988      20210      20110          0          0       5018 
     18118      19989      20210      20110          0          0       5007 
     18082      19989      20210      20110          0          0       5018 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18937      20167      20210      20110       5199          0      20142 
     18752      19991      20210      20110       5195          0      20141 
     18714      19988      20210      20110       5195          0      20138 
     18712      19988      20210      20110       5182          0      20114 
     18756      19988      20210      20110       5182          0      20114 
     18768      19989      20210      20110       5182          0      20114 
     18730      19991      20210      20110       5188          0      20114 
     18706      19990      20210      20110       5188          0      20114 


Latency: mov r8h, r8 / mov r8, r8h

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     20311      22380      20210      20142      20110       4872          0 
     18098      19986      20210      20134      20110       4839          0 
     18074      19985      20210      20143      20110       4846          0 
     18115      19991      20210      20143      20110       4862          0 
     18140      19986      20210      20114      20110       4873          0 
     18118      19986      20210      20114      20110       4873          0 
     18080      19986      20210      20114      20110       4873          0 
     18090      19986      20210      20114      20110       4873          0 


Throughput: mov r8h,r8h

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4845       5522      20210      20110       5026       5029          0 
      4472       5095      20210      20110       5025       5031          0 
      4473       5096      20210      20110       5026       5031          0 
      4481       5097      20210      20110       5026       5032          0 
      4483       5100      20210      20110       5026       5032          0 
      4439       5055      20210      20110       5029       5032          0 
      4439       5055      20210      20110       5029       5032          0 
      4435       5056      20210      20110       5029       5032          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4822       5505      20210      20110          0          0       5032 
      4470       5097      20210      20110          0          0       5031 
      4472       5099      20210      20110          0          0       5033 
      4473       5101      20210      20110          0          0       5033 
      4475       5097      20210      20110          0          0       5033 
      4441       5057      20210      20110          0          0       5032 
      4445       5055      20210      20110          0          0       5032 
      4447       5058      20210      20110          0          0       5032 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4839       5533      20210      20110       5049          0      20174 
      4486       5122      20210      20110       5053          0      20182 
      4432       5056      20210      20110       5032          0      20151 
      4435       5056      20210      20110       5032          0      20151 
      4435       5056      20210      20110       5032          0      20151 
      4437       5055      20210      20110       5032          0      20151 
      4441       5059      20210      20110       5032          0      20151 
      4442       5056      20210      20110       5032          0      20151 


Latency: mov r8h,r8h

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17059      20099      20210      20131      20114       5021          0 
     18816      22206      20210      20620      20252       5181          0 
     20705      24440      20210      21100      20393       5177          0 
     17034      20105      20210      20125      20112       4949          0 
     17259      20333      20210      20198      20135       5403          0 
     18835      22207      20210      20614      20260       5184          0 
     18695      22634      20210      20627      20263       5216          0 
     19058      22479      20210      20676      20279       5110          0 


Throughput: mov r8h, r8h

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4680       5516      20210      20110       5026       5029          0 
      4326       5098      20210      20110       5026       5032          0 
      4331       5098      20210      20110       5026       5032          0 
      4299       5056      20210      20110       5028       5031          0 
      4295       5055      20210      20110       5028       5031          0 
      4307       5059      20210      20110       5028       5031          0 
      4303       5056      20210      20110       5028       5031          0 
      4309       5056      20210      20110       5028       5031          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4998       5518      20210      20110          0          0       5032 
      4617       5100      20210      20110          0          0       5033 
      4574       5057      20210      20110          0          0       5032 
      4572       5057      20210      20110          0          0       5032 
      4573       5056      20210      20110          0          0       5032 
      4579       5059      20210      20110          0          0       5032 
      4578       5057      20210      20110          0          0       5032 
      4583       5057      20210      20110          0          0       5032 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4875       5559      20210      20110       5048          0      20173 
      4465       5097      20210      20110       5045          0      20168 
      4469       5100      20210      20110       5047          0      20175 
      4463       5099      20210      20110       5047          0      20175 
      4425       5059      20210      20110       5033          0      20155 
      4425       5056      20210      20110       5033          0      20155 
      4428       5057      20210      20110       5033          0      20155 
      4429       5056      20210      20110       5033          0      20155 


Latency: mov r8h, r8h

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18190      20769      20210      20147      20110       4935          0 
     17509      19988      20210      20140      20110       4940          0 
     17544      19990      20210      20136      20110       4939          0 
     17562      19988      20210      20141      20110       4936          0 
     17528      19989      20210      20145      20110       4938          0 
     17496      19988      20210      20118      20110       4938          0 
     17522      19991      20210      20114      20110       4935          0 
     17553      19988      20210      20118      20110       4938          0 


Latency: mov r8h, r8h / mov r8h, r8h

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17846      20373      20210      20141      20110       4853          0 
     17547      19990      20210      20143      20110       4862          0 
     17553      19988      20210      20119      20110       4867          0 
     17519      19988      20210      20119      20110       4867          0 
     17493      19990      20210      20119      20110       4867          0 
     17525      19990      20210      20119      20110       4867          0 
     17556      19990      20210      20119      20110       4867          0 
     17544      19988      20210      20119      20110       4867          0 


Throughput: mov m8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16860      20459      20210      40110          0          1       6650 
     16452      20001      20210      40110          0          1       6648 
     16453      20001      20210      40110          0          1       6645 
     16483      20000      20210      40110          0          1       6650 
     16507      19998      20210      40110          0          1       6650 
     16478      19997      20210      40110          0          1       6648 
     16450      20000      20210      40110          0          1       6650 
     16455      20001      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17894      20445      20210      40110       6675      20000          0 
     17542      20001      20210      40110       6675      20000          0 
     17576      20002      20210      40110       6678      20000          0 
     17548      20003      20210      40110       6679      20000          0 
     17513      20001      20210      40110       6680      20000          0 
     17517      20000      20210      40110       6676      20000          0 
     17554      20001      20210      40110       6676      20000          0 
     17568      20000      20210      40110       6679      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17914      20439      20210      40110        110       6680      20144 
     17505      20003      20210      40110        110       6679      20145 
     17535      19999      20210      40110        100       6677      20114 
     17567      20000      20210      40110        100       6675      20114 
     17555      20001      20210      40110        100       6676      20114 
     17519      20001      20210      40110        100       6676      20114 
     17509      19998      20210      40110        100       6675      20114 
     17551      20003      20210      40110        100       6676      20114 


Throughput: mov r8, m8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9212      10507      20210      40110       4784       4804      10003 
      8909      10151      20210      40110       4777       4816      10013 
      8908      10139      20210      40110       4788       4824      10006 
      8899      10128      20210      40110       4802       4829      10000 
      8873      10111      20210      40110       4799       4820      10004 
      8865      10111      20210      40110       4799       4820      10004 
      8853      10115      20210      40110       4799       4820      10004 
      8842      10104      20210      40110       4783       4808      10003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9520      10492      20210      40110      10005          0       5176 
      9155      10104      20210      40110      10006          0       5167 
      9151      10113      20210      40110      10004          0       5163 
      9161      10129      20210      40110      10000          0       5153 
      9157      10118      20210      40110      10002          0       5155 
      9157      10105      20210      40110      10004          0       5146 
      9171      10109      20210      40110      10004          0       5146 
      9171      10101      20210      40110      10004          0       5161 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9564      10555      20210      40110       5343          0      20154 
      9183      10121      20210      40110       5350          0      20156 
      9189      10115      20210      40110       5342          0      20152 
      9175      10110      20210      40110       5333          0      20150 
      9169      10115      20210      40110       5354          0      20123 
      9153      10112      20210      40110       5354          0      20123 
      9143      10112      20210      40110       5354          0      20123 
      9159      10120      20210      40110       5339          0      20123 


Latency: mov m8, r8 / mov r8, m8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     45009      52996      20210      20127      40110       2385          0 
     43989      51785      20210      20125      40110       2354          0 
     44062      51858      20210      20110      40110       2350          0 
     43988      51800      20210      20110      40110       2349          0 
     44064      51846      20210      20110      40110       2364          0 
     43995      51825      20210      20110      40110       2348          0 
     44063      51828      20210      20110      40110       2348          0 
     43987      51825      20210      20110      40110       2348          0 


Throughput: mov m8,r8h

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17303      20399      20210      40110          0          1       6601 
     16976      20006      20210      40110          0          1       6600 
     17005      20003      20210      40110          0          1       6599 
     17023      20001      20210      40110          0          1       6599 
     16992      20000      20210      40110          0          1       6598 
     16962      20002      20210      40110          0          1       6599 
     16974      20003      20210      40110          0          1       6599 
     17011      20003      20210      40110          0          1       6599 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17891      20441      20210      40110       6663      20000          0 
     17540      20003      20210      40110       6665      20000          0 
     17578      20003      20210      40110       6666      20000          0 
     17556      20003      20210      40110       6665      20000          0 
     17516      20000      20210      40110       6665      20000          0 
     17516      20002      20210      40110       6664      20000          0 
     17554      20003      20210      40110       6665      20000          0 
     17576      20003      20210      40110       6662      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17888      20440      20210      40110        110       6741      20144 
     17544      20003      20210      40110        110       6740      20145 
     17570      19998      20210      40110        100       6737      20114 
     17549      20001      20210      40110        100       6737      20114 
     17513      20000      20210      40110        100       6737      20114 
     17516      20001      20210      40110        100       6736      20114 
     17549      20000      20210      40110        100       6737      20114 
     17567      20001      20210      40110        100       6737      20114 


Throughput: mov r8h, m8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8941      10522      20210      20110          0          1      10000 
      8515      10036      20210      20110          0          1      10000 
      8508      10037      20210      20110          0          1      10000 
      8513      10040      20210      20110          0          1      10000 
      8505      10018      20210      20110          0          1      10000 
      8515      10019      20210      20110          0          1      10000 
      8523      10018      20210      20110          0          1      10000 
      8530      10019      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9641      10271      20210      20110      10000          0          0 
      9420      10046      20210      20110      10000          0          0 
      9399      10038      20210      20110      10000          0          0 
      9396      10042      20210      20110      10000          0          0 
      9375      10016      20210      20110      10000          0          0 
      9389      10020      20210      20110      10000          0          0 
      9395      10018      20210      20110      10000          0          0 
      9404      10017      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9506      10470      20210      20110        115          0      20167 
      9093      10033      20210      20110        110          0      20148 
      9090      10037      20210      20110        110          0      20153 
      9060      10019      20210      20110        100          0      20118 
      9060      10018      20210      20110        100          0      20122 
      9072      10019      20210      20110        100          0      20122 
      9081      10018      20210      20110        100          0      20118 
      9094      10018      20210      20110        100          0      20118 


Latency: mov m8, r8h / mov r8h, m8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     39213      44660      20210      20458      30118          0          0 
     38652      44130      20210      20153      30110          0          0 
     38726      44116      20210      20114      30110          0          0 
     39074      44596      20210      20114      30110          0          0 
     38909      44341      20210      20110      30110          0          0 
     39177      44692      20210      20110      30110          0          0 
     38685      44117      20210      20114      30110          0          0 
     39120      44596      20210      20114      30110          0          0 


Throughput: mov r8h,m8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9165      10464      20210      20110          0          1      10000 
      8794      10028      20210      20110          0          1      10000 
      8794      10019      20210      20110          0          1      10000 
      8808      10020      20210      20110          0          1      10000 
      8800      10023      20210      20110          0          1      10000 
      8791      10019      20210      20110          0          1      10000 
      8782      10019      20210      20110          0          1      10000 
      8772      10017      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9117      10415      20210      20110      10000          0          0 
      8793      10037      20210      20110      10000          0          0 
      8806      10042      20210      20110      10000          0          0 
      8795      10019      20210      20110      10000          0          0 
      8805      10019      20210      20110      10000          0          0 
      8803      10019      20210      20110      10000          0          0 
      8795      10023      20210      20110      10000          0          0 
      8782      10019      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     22755      14096      20211      20325        176          3      20394 
     10854      12808      20210      20122        124          2      20155 
     10977      12932      20210      20118        118          3      20152 
     10850      12800      20210      20122        121          2      20158 
     11262      13327      20210      20120        105          0      20152 
     10919      12867      20210      20122        128          3      20144 
     11383      13404      20210      20160        139          2      20202 
     10927      12861      20210      20122        107          0      20133 


Throughput: mov m8, r8h

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17948      20431      20210      40110          0          1       6599 
     17553      20004      20210      40110          0          1       6600 
     17515      20003      20210      40110          0          1       6599 
     17515      20002      20210      40110          0          1       6599 
     17549      20001      20210      40110          0          1       6599 
     17569      20002      20210      40110          0          1       6599 
     17539      20000      20210      40110          0          1       6599 
     17501      20001      20210      40110          0          1       6599 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16847      20467      20210      40110       6662      20000          0 
     16504      20005      20210      40110       6664      20000          0 
     16512      20004      20210      40110       6666      20000          0 
     16474      20002      20210      40110       6664      20000          0 
     16445      20000      20210      40110       6664      20000          0 
     16466      20000      20210      40110       6665      20000          0 
     16502      20001      20210      40110       6662      20000          0 
     16504      20000      20210      40110       6664      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17896      20447      20210      40110        110       6739      20144 
     17535      20006      20210      40110        110       6738      20142 
     17570      20004      20210      40110        110       6738      20142 
     17556      20006      20210      40110        110       6736      20145 
     17517      20003      20210      40110        100       6739      20114 
     17509      20002      20210      40110        100       6737      20114 
     17546      20001      20210      40110        100       6737      20114 
     17574      20003      20210      40110        100       6736      20114 


Latency: mov r8h, m8 / mov m8, r8h

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36854      44700      20210      20140      30110          0          0 
     36775      44675      20210      20138      30110          0          0 
     36550      44375      20210      20138      30110          0          0 
     36813      44668      20210      20141      30110          0          0 
     36492      44352      20210      20149      30110          0          0 
     36537      44296      20210      20114      30110          0          0 
     36505      44379      20210      20110      30110          0          0 
     36573      44347      20210      20122      30110          0          0 


Throughput: mov m16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16679      20225      20210      40110          0          1       6649 
     16495      20004      20210      40110          0          1       6646 
     16461      20002      20210      40110          0          1       6646 
     21278      20792      20211      40311         54         57       6663 
     16477      20004      20210      40110          0          1       6647 
     16504      20005      20210      40110          0          1       6648 
     16488      20005      20210      40110          0          1       6648 
     16454      20004      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17765      20251      20210      40110       6676      20000          0 
     17513      20005      20210      40110       6680      20000          0 
     17514      20002      20210      40110       6679      20000          0 
     17549      20002      20210      40110       6676      20000          0 
     17567      20001      20210      40110       6678      20000          0 
     17535      20004      20210      40110       6678      20000          0 
     17505      20004      20210      40110       6678      20000          0 
     17531      20005      20210      40110       6678      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17888      20366      20210      40110        105       6677      20129 
     17555      20004      20210      40110        100       6675      20114 
     17521      20006      20210      40110        110       6676      20142 
     17514      20005      20210      40110        110       6679      20142 
     17553      20006      20210      40110        110       6680      20145 
     17577      20007      20210      40110        110       6680      20145 
     17543      20003      20210      40110        100       6677      20116 
     17509      20004      20210      40110        100       6677      20114 


Throughput: mov r16, m16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8531      10376      20210      40110       4789       4811      10005 
      8340      10143      20210      40110       4806       4834      10008 
      8330      10124      20210      40110       4793       4813      10005 
      8327      10111      20210      40110       4792       4814      10004 
      8339      10115      20210      40110       4788       4805      10004 
      8336      10098      20210      40110       4796       4824      10005 
      8340      10109      20210      40110       4785       4816      10005 
      8325      10102      20210      40110       4794       4811      10003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9131      10404      20210      40110      10005          0       5162 
      8878      10124      20210      40110      10001          0       5167 
      8878      10135      20210      40110      10005          0       5169 
      8866      10135      20210      40110      10004          0       5155 
      8860      10122      20210      40110      10004          0       5167 
      8848      10094      20210      40110      10004          0       5150 
      8890      10132      20210      40110      10004          0       5155 
      8903      10135      20210      40110      10004          0       5155 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8514      10346      20210      40110       5350          0      20142 
      8342      10146      20210      40110       5341          0      20165 
      8307      10107      20210      40110       5343          0      20152 
      8354      10150      20210      40110       5346          0      20156 
      8332      10115      20210      40110       5338          0      20124 
      8346      10122      20210      40110       5353          0      20122 
      8331      10095      20210      40110       5349          0      20124 
      8362      10138      20210      40110       5337          0      20124 


Latency: mov m16, r16 / mov r16, m16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44122      51981      20210      20124      40110       2357          0 
     44064      51828      20210      20123      40110       2372          0 
     43967      51810      20210      20126      40110       2365          0 
     44052      51811      20210      20127      40110       2348          0 
     43961      51810      20210      20113      40110       2353          0 
     44054      51807      20210      20113      40110       2350          0 
     43983      51837      20210      20112      40110       2352          0 
     44078      51831      20210      20112      40110       2361          0 


Throughput: mov m32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17382      20456      20210      40110          0          1       6650 
     16960      20000      20210      40110          0          1       6644 
     16974      20002      20210      40110          0          1       6642 
     17014      20007      20210      40110          0          1       6650 
     17022      19998      20210      40110          0          1       6646 
     16988      19999      20210      40110          0          1       6648 
     16958      20001      20210      40110          0          1       6650 
     16982      20001      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     19087      20365      20210      40110       6677      20000          0 
     18711      20002      20210      40110       6681      20000          0 
     18743      20001      20210      40110       6681      20000          0 
     18780      20002      20210      40110       6679      20000          0 
     18762      20004      20210      40110       6678      20000          0 
     18714      20000      20210      40110       6679      20000          0 
     18726      19999      20210      40110       6679      20000          0 
     18768      20002      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17345      20421      20210      40110        110       6681      20144 
     17027      20001      20210      40110        110       6678      20141 
     17008      20000      20210      40110        110       6677      20142 
     16976      20004      20210      40110        110       6679      20142 
     16964      20002      20210      40110        110       6678      20145 
     16996      20002      20210      40110        100       6677      20114 
     17025      19999      20210      40110        100       6676      20114 
     17000      19998      20210      40110        100       6675      20114 


Throughput: mov r32, m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8904      10481      20210      20110          0          1      10000 
      8534      10034      20210      20110          0          1      10000 
      8546      10040      20210      20110          0          1      10000 
      8524      10017      20210      20110          0          1      10000 
      8515      10017      20210      20110          0          1      10000 
      8506      10017      20210      20110          0          1      10000 
      8500      10016      20210      20110          0          1      10000 
      8496      10020      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8899      10483      20210      20110      10000          0          0 
      8503      10032      20210      20110      10000          0          0 
      8513      10037      20210      20110      10000          0          0 
      8503      10016      20210      20110      10000          0          0 
      8515      10018      20210      20110      10000          0          0 
      8523      10016      20210      20110      10000          0          0 
      8528      10016      20210      20110      10000          0          0 
      8519      10016      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8923      10484      20210      20110        110          0      20152 
      8539      10040      20210      20110        110          0      20151 
      8515      10017      20210      20110        100          0      20122 
      8509      10016      20210      20110        100          0      20118 
      8497      10017      20210      20110        100          0      20122 
      8493      10020      20210      20110        100          0      20122 
      8497      10017      20210      20110        100          0      20118 
      8507      10017      20210      20110        100          0      20122 


Latency: mov m32, r32 / mov r32, m32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     39042      44567      20210      20140      30110          0          0 
     38749      44136      20210      20139      30110          0          0 
     38903      44425      20210      20141      30110          0          0 
     39024      44444      20210      20118      30110          0          0 
     39157      44708      20210      20110      30110          0          0 
     39034      44464      20210      20110      30110          0          0 
     39013      44536      20210      20110      30110          0          0 
     39122      44575      20210      20114      30110          0          0 


Throughput: mov m64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18286      20206      20210      40110          0          1       6649 
     18094      20000      20210      40110          0          1       6647 
     18140      20010      20210      40110          0          1       6646 
     18157      20005      20210      40110          0          1       6647 
     18122      20004      20210      40110          0          1       6651 
     18088      20001      20210      40110          0          1       6647 
     18112      20001      20210      40110          0          1       6651 
     18155      20005      20210      40110          0          1       6647 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17757      20219      20210      40110       6674      20000          0 
     17535      20006      20210      40110       6680      20000          0 
     17505      20002      20210      40110       6676      20000          0 
     17533      20004      20210      40110       6678      20000          0 
     17567      20003      20210      40110       6676      20000          0 
     17557      20003      20210      40110       6678      20000          0 
     17521      20002      20210      40110       6676      20000          0 
     17509      20003      20210      40110       6678      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17701      20227      20210      40110        110       6679      20143 
     17531      20007      20210      40110        110       6678      20142 
     17569      20006      20210      40110        110       6680      20145 
     17561      20004      20210      40110        100       6677      20116 
     17523      20001      20210      40110        100       6677      20114 
     17511      20002      20210      40110        100       6677      20116 
     17539      20003      20210      40110        100       6677      20114 
     17570      20001      20210      40110        100       6677      20116 


Throughput: mov r64, m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8820      10079      20210      20110          1          1      10000 
      8799      10042      20210      20110          1          1      10000 
      8808      10044      20210      20110          1          1      10000 
      8801      10029      20210      20110          1          1      10000 
      8810      10025      20210      20110          1          1      10000 
      8807      10025      20210      20110          1          1      10000 
      8794      10023      20210      20110          1          1      10000 
      8784      10024      20210      20110          1          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9017      10264      20210      20110      10000          0          0 
      8812      10038      20210      20110      10000          0          0 
      8803      10038      20210      20110      10000          0          0 
      8776      10021      20210      20110      10000          0          0 
      8764      10020      20210      20110      10000          0          0 
      8770      10021      20210      20110      10000          0          0 
      8777      10021      20210      20110      10000          0          0 
      8790      10022      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9005      10269      20210      20110        110          0      20152 
      8816      10037      20210      20110        110          0      20151 
      8822      10042      20210      20110        110          0      20152 
      8792      10021      20210      20110        100          0      20124 
      8786      10021      20210      20110        100          0      20118 
      8776      10021      20210      20110        100          0      20124 
      8769      10020      20210      20110        100          0      20124 
      8777      10022      20210      20110        100          0      20118 


Latency: mov m64, r64 / mov r64, m64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     39060      44502      20210      20221      30112          0          0 
     38569      44038      20210      20139      30110          0          0 
     38823      44224      20210      20140      30110          0          0 
     38832      44344      20210      20144      30110          0          0 
     39026      44453      20210      20112      30110          0          0 
     38717      44207      20210      20116      30110          0          0 
     39125      44575      20210      20112      30110          0          0 
     38888      44378      20210      20116      30110          0          0 


Throughput: movq m64,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17767      20245      20210      40110          0          1       6644 
     17521      20001      20210      40110          0          1       6649 
     17503      20000      20210      40110          0          1       6650 
     17545      20002      20210      40110          0          1       6650 
     17573      20001      20210      40110          0          1       6648 
     17541      20001      20210      40110          0          1       6650 
     17507      20000      20210      40110          0          1       6648 
     17519      20001      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17792      20252      20210      40110       6678      20000          0 
     17542      20004      20210      40110       6678      20000          0 
     17505      20004      20210      40110       6676      20000          0 
     17529      20005      20210      40110       6675      20000          0 
     17562      20001      20210      40110       6676      20000          0 
     17564      20000      20210      40110       6679      20000          0 
     17527      20006      20210      40110       6676      20000          0 
     17503      20001      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17644      20120      20210      40110        101       6681      20117 
     17511      20003      20210      40110        110       6679      20142 
     17529      20006      20210      40110        110       6679      20145 
     17561      20000      20210      40110        100       6677      20114 
     17563      20002      20210      40110        100       6675      20114 
     17529      20000      20210      40110        100       6676      20114 
     17507      19999      20210      40110        100       6675      20114 
     17535      20000      20210      40110        100       6676      20114 


Throughput: movq xmm, m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9018      10283      20210      20110          0          1      10000 
      8812      10038      20210      20110          0          1      10000 
      8818      10035      20210      20110          0          1      10000 
      8810      10037      20210      20110          0          1      10000 
      8785      10019      20210      20110          0          1      10000 
      8776      10018      20210      20110          0          1      10000 
      8766      10018      20210      20110          0          1      10000 
      8766      10018      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8929      10511      20210      20110      10000          0          0 
      8537      10037      20210      20110      10000          0          0 
      8543      10039      20210      20110      10000          0          0 
      8537      10039      20210      20110      10000          0          0 
      8508      10018      20210      20110      10000          0          0 
      8501      10017      20210      20110      10000          0          0 
      8496      10021      20210      20110      10000          0          0 
      8493      10018      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9289      10242      20210      20110        105          0      20137 
      9090      10036      20210      20110        110          0      20150 
      9079      10037      20210      20110        110          0      20150 
      9081      10039      20210      20110        110          0      20153 
      9072      10019      20210      20110        100          0      20118 
      9084      10018      20210      20110        100          0      20122 
      9090      10017      20210      20110        100          0      20122 
      9097      10019      20210      20110        100          0      20118 


Latency: movq m64, xmm / movq xmm, m64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42723      51276      20210      20128      30110          0          0 
     42457      50018      20210      20138      30110          0          0 
     42524      50018      20210      20141      30110          0          0 
     42446      50005      20210      20141      30110          0          0 
     42516      50006      20210      20110      30110          0          0 
     42439      50000      20210      20110      30110          0          0 
     42508      49998      20210      20110      30110          0          0 
     42439      50000      20210      20110      30110          0          0 


Throughput: movdqa m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17234      20249      20210      40110          0          1       6646 
     16996      20006      20210      40110          0          1       6646 
     16966      20005      20210      40110          0          1       6649 
     16972      20000      20210      40110          0          1       6646 
     17012      20003      20210      40110          0          1       6650 
     17023      20003      20210      40110          0          1       6648 
     16992      20004      20210      40110          0          1       6650 
     16960      20001      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17199      20252      20210      40110       6675      20000          0 
     17022      20005      20210      40110       6678      20000          0 
     17014      20002      20210      40110       6678      20000          0 
     16981      20000      20210      40110       6677      20000          0 
     16961      20004      20210      40110       6676      20000          0 
     16995      20003      20210      40110       6676      20000          0 
     17023      20002      20210      40110       6679      20000          0 
     17008      20002      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17783      20270      20210      40110        105       6678      20129 
     17575      20005      20210      40110        110       6679      20142 
     17541      20008      20210      40110        110       6679      20145 
     17505      20005      20210      40110        110       6679      20145 
     17531      20001      20210      40110        100       6676      20114 
     17565      20003      20210      40110        100       6676      20114 
     17561      20001      20210      40110        100       6675      20114 
     17531      20005      20210      40110        100       6676      20114 


Throughput: movdqa xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8974      10249      20210      20110          0          1      10000 
      8801      10035      20210      20110          0          1      10000 
      8810      10035      20210      20110          0          1      10000 
      8820      10037      20210      20110          0          1      10000 
      8808      10018      20210      20110          0          1      10000 
      8795      10017      20210      20110          0          1      10000 
      8786      10017      20210      20110          0          1      10000 
      8776      10017      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9311      10258      20210      20110      10000          0          0 
      9095      10034      20210      20110      10000          0          0 
      9082      10034      20210      20110      10000          0          0 
      9082      10041      20210      20110      10000          0          0 
      9056      10018      20210      20110      10000          0          0 
      9064      10019      20210      20110      10000          0          0 
      9076      10018      20210      20110      10000          0          0 
      9087      10020      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9016      10265      20210      20110        105          0      20137 
      8806      10038      20210      20110        110          0      20150 
      8796      10037      20210      20110        110          0      20150 
      8789      10038      20210      20110        110          0      20153 
      8767      10017      20210      20110        100          0      20122 
      8776      10020      20210      20110        100          0      20122 
      8786      10018      20210      20110        100          0      20122 
      8796      10018      20210      20110        100          0      20118 


Latency: movdqa m128, xmm / movdqa xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44066      50195      20210      20133      30110          0          0 
     43803      50006      20210      20146      30110          0          0 
     43898      50000      20210      20138      30110          0          0 
     43804      50012      20210      20149      30110          0          0 
     43911      50021      20210      20141      30110          0          0 
     43792      49996      20210      20110      30110          0          0 
     43899      50011      20210      20110      30110          0          0 
     43802      49999      20210      20110      30110          0          0 


Throughput: movdqu m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17719      20235      20210      40110          0          1       6650 
     17553      20005      20210      40110          0          1       6648 
     17576      20003      20210      40110          0          1       6644 
     17541      20003      20210      40110          0          1       6650 
     17509      20004      20210      40110          0          1       6648 
     17527      20005      20210      40110          0          1       6650 
     17560      20002      20210      40110          0          1       6648 
     17566      20003      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17739      20222      20210      40110       6676      20000          0 
     17572      20002      20210      40110       6679      20000          0 
     17539      20003      20210      40110       6678      20000          0 
     17507      19999      20210      40110       6676      20000          0 
     17525      20002      20210      40110       6679      20000          0 
     17563      20001      20210      40110       6676      20000          0 
     17563      19998      20210      40110       6679      20000          0 
     17525      19999      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17213      20259      20210      40110        105       6678      20129 
     17024      20004      20210      40110        110       6678      20142 
     17003      20006      20210      40110        110       6679      20145 
     16967      20000      20210      40110        100       6677      20114 
     16971      20003      20210      40110        100       6675      20114 
     17003      20003      20210      40110        100       6676      20114 
     17024      20002      20210      40110        100       6675      20114 
     16991      20000      20210      40110        100       6676      20114 


Throughput: movdqu xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9288      10257      20210      20110          0          1      10000 
      9097      10035      20210      20110          0          1      10000 
      9112      10038      20210      20110          0          1      10000 
      9113      10039      20210      20110          0          1      10000 
      9086      10018      20210      20110          0          1      10000 
      9078      10018      20210      20110          0          1      10000 
      9069      10019      20210      20110          0          1      10000 
      9059      10020      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9023      10269      20210      20110      10000          0          0 
      8808      10035      20210      20110      10000          0          0 
      8798      10035      20210      20110      10000          0          0 
      8776      10021      20210      20110      10000          0          0 
      8788      10042      20210      20110      10000          0          0 
      8767      10018      20210      20110      10000          0          0 
      8779      10018      20210      20110      10000          0          0 
      8790      10020      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8728      10280      20210      20110        110          0      20148 
      8510      10040      20210      20110        110          0      20150 
      8513      10039      20210      20110        110          0      20153 
      8506      10018      20210      20110        100          0      20122 
      8516      10018      20210      20110        100          0      20122 
      8524      10019      20210      20110        100          0      20118 
      8528      10020      20210      20110        100          0      20122 
      8520      10018      20210      20110        100          0      20122 


Latency: movdqu m128, xmm / movdqu xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     43111      50690      20210      20129      30110          0          0 
     42441      50018      20210      20138      30110          0          0 
     42530      50009      20210      20145      30110          0          0 
     42426      50000      20210      20110      30110          0          0 
     42522      50000      20210      20110      30110          0          0 
     42438      50020      20210      20110      30110          0          0 
     42520      50000      20210      20110      30110          0          0 
     42423      50001      20210      20110      30110          0          0 


Throughput: movaps m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17190      20237      20210      40110          0          1       6651 
     17031      20017      20210      40110          0          1       6635 
     17001      20005      20210      40110          0          1       6646 
     16966      20001      20210      40110          0          1       6647 
     16964      20005      20210      40110          0          1       6648 
     16996      20004      20210      40110          0          1       6648 
     17022      20004      20210      40110          0          1       6648 
     16996      20004      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18341      20243      20210      40110       6675      20000          0 
     18158      20002      20210      40110       6679      20000          0 
     52307      22614      20210      40477       6696      20042         89 
     17545      20007      20210      40110       6677      20000          0 
     17569      20006      20210      40110       6680      20000          0 
     17537      20002      20210      40110       6679      20000          0 
     17505      20006      20210      40110       6678      20000          0 
     17515      20003      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18326      20242      20210      40110        110       6679      20144 
     18094      20006      20210      40110        110       6681      20145 
     18129      20004      20210      40110        110       6679      20145 
     18158      20004      20210      40110        100       6677      20114 
     18131      20005      20210      40110        100       6677      20116 
     18095      20002      20210      40110        100       6677      20114 
     18113      20003      20210      40110        100       6677      20116 
     18148      20004      20210      40110        100       6677      20114 


Throughput: movaps xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8902      10489      20210      20110          0          1      10000 
      8529      10042      20210      20110          0          1      10000 
      8521      10021      20210      20110          0          1      10000 
      8527      10019      20210      20110          0          1      10000 
      8529      10020      20210      20110          0          1      10000 
      8521      10018      20210      20110          0          1      10000 
      8513      10020      20210      20110          0          1      10000 
      8501      10018      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8993      10263      20210      20110      10000          0          0 
      8792      10046      20210      20110      10000          0          0 
      8764      10019      20210      20110      10000          0          0 
      8776      10023      20210      20110      10000          0          0 
      8781      10018      20210      20110      10000          0          0 
      8792      10020      20210      20110      10000          0          0 
      8798      10018      20210      20110      10000          0          0 
      8802      10024      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8736      10272      20210      20110        105          0      20138 
      8547      10039      20210      20110        110          0      20150 
      8545      10039      20210      20110        110          0      20150 
      8536      10041      20210      20110        110          0      20153 
      8512      10020      20210      20110        100          0      20126 
      8500      10020      20210      20110        100          0      20118 
      8496      10020      20210      20110        100          0      20118 
      8506      10021      20210      20110        100          0      20126 


Latency: movaps m128, xmm / movaps xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42683      50186      20210      20136      30110          0          0 
     42427      50005      20210      20128      30110          0          0 
     42613      50106      20210      20112      30110          0          0 
     42421      49999      20210      20112      30110          0          0 
     42532      50006      20210      20112      30110          0          0 
     42422      49999      20210      20112      30110          0          0 
     42530      50005      20210      20112      30110          0          0 
     42433      50011      20210      20112      30110          0          0 


Throughput: movd mmx,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17685      20179      20210      20110          0          1          0 
     17557      19990      20210      20110          0          1          0 
     17543      19990      20210      20110          0          1          0 
     17506      19990      20210      20110          0          1          0 
     17497      19989      20210      20110          0          1          0 
     17532      19989      20210      20110          0          1          0 
     17561      19989      20210      20110          0          1          0 
     17533      19989      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18247      20173      20210      20110          0          0      20000 
     18094      19990      20210      20110          0          0      20000 
     18136      19991      20210      20110          0          0      20000 
     18132      19990      20210      20110          0          0      20000 
     18096      19990      20210      20110          0          0      20000 
     18080      19989      20210      20110          0          0      20000 
     18113      19989      20210      20110          0          0      20000 
     18143      19988      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17697      20176      20210      20110        110          0      20137 
     17557      19989      20210      20110        109          0      20142 
     17529      19989      20210      20110        109          0      20142 
     17495      19988      20210      20110        100          0      20120 
     17515      19990      20210      20110        100          0      20120 
     17549      19989      20210      20110        100          0      20120 
     17553      19990      20210      20110        100          0      20120 
     17517      19989      20210      20110        100          0      20120 


Throughput: movd r32, mmx

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17733      20185      20210      20110      20000          1          0 
     17529      19989      20210      20110      20000          1          0 
     17497      19989      20210      20110      20000          1          0 
     17516      19989      20210      20110      20000          1          0 
     17551      19989      20210      20110      20000          1          0 
     17555      19989      20210      20110      20000          1          0 
     17517      19989      20210      20110      20000          1          0 
     17495      19990      20210      20110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18100      21291      20210      20110          0          0          0 
     16962      19992      20210      20110          0          0          0 
     16956      19992      20210      20110          0          0          0 
     16988      19992      20210      20110          0          0          0 
     17012      19992      20210      20110          0          0          0 
     16986      19991      20210      20110          0          0          0 
     16954      19993      20210      20110          0          0          0 
     16959      19991      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18304      20165      20210      20110        110          0      20136 
     18116      19989      20210      20110        110          0      20141 
     18084      19992      20210      20110        109          0      20136 
     18090      19991      20210      20110        100          0      20120 
     18133      19990      20210      20110        100          0      20120 
     18139      19989      20210      20110        100          0      20120 
     18100      19989      20210      20110        100          0      20120 
     18078      19991      20210      20110        100          0      20120 


Latency: movd mmx, r32 / movd r32, mmx

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34140      40162      20210      20121      20110      10000          0 
     33923      39988      20210      20127      20110      10000          0 
     34021      39989      20210      20127      20110      10000          0 
     33934      39989      20210      20124      20110      10000          0 
     33978      39988      20210      20112      20110      10000          0 
     33988      39988      20210      20112      20110      10000          0 
     33926      39987      20210      20112      20110      10000          0 
     34019      39990      20210      20112      20110      10000          0 


Throughput: movq mmx,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18909      20169      20210      20110          0          1          0 
     18774      19987      20210      20110          0          1          0 
     18742      19989      20210      20110          0          1          0 
     18706      19990      20210      20110          0          1          0 
     18724      19989      20210      20110          0          1          0 
     18768      19989      20210      20110          0          1          0 
     18754      19989      20210      20110          0          1          0 
     18712      19991      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17728      20178      20210      20110          0          0      20000 
     17544      19987      20210      20110          0          0      20000 
     17505      19987      20210      20110          0          0      20000 
     17504      19992      20210      20110          0          0      20000 
     17539      19989      20210      20110          0          0      20000 
     17565      19989      20210      20110          0          0      20000 
     17530      19989      20210      20110          0          0      20000 
     17500      19991      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16961      19988      20210      20110        105          0      20131 
     16951      19988      20210      20110        109          0      20134 
     16987      19988      20210      20110        110          0      20143 
     17013      19991      20210      20110        110          0      20145 
     16991      19989      20210      20110        100          0      20114 
     16959      19989      20210      20110        100          0      20114 
     16957      19989      20210      20110        100          0      20114 
     16993      19988      20210      20110        100          0      20114 


Throughput: movq r64, mmx

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17664      20178      20210      20110      20000          1          0 
     17503      19988      20210      20110      20000          1          0 
     17539      19989      20210      20110      20000          1          0 
     17557      19991      20210      20110      20000          1          0 
     17527      19991      20210      20110      20000          1          0 
     17493      19991      20210      20110      20000          1          0 
     17515      19990      20210      20110      20000          1          0 
     17550      19990      20210      20110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17110      20163      20210      20110          0          0          0 
     16954      19990      20210      20110          0          0          0 
     16988      19990      20210      20110          0          0          0 
     17011      19990      20210      20110          0          0          0 
     16990      19991      20210      20110          0          0          0 
     16956      19990      20210      20110          0          0          0 
     16960      19990      20210      20110          0          0          0 
     16991      19990      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17670      20183      20210      20110        105          0      20131 
     17507      19989      20210      20110        109          0      20138 
     17547      19990      20210      20110        110          0      20145 
     17558      19992      20210      20110        110          0      20143 
     17523      19989      20210      20110        100          0      20118 
     17495      19990      20210      20110        100          0      20118 
     17523      19989      20210      20110        100          0      20118 
     17557      19989      20210      20110        100          0      20118 


Latency: movq mmx, r64 / movq r64, mmx

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     37599      40136      20210      20119      20110      10000          0 
     37487      39987      20210      20122      20110      10000          0 
     37498      39988      20210      20122      20110      10000          0 
     37449      39987      20210      20129      20110      10000          0 
     37522      39987      20210      20114      20110      10000          0 
     37434      39987      20210      20114      20110      10000          0 
     37532      39989      20210      20114      20110      10000          0 
     37436      39988      20210      20114      20110      10000          0 


Throughput: movd xmm,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17725      20176      20210      20110          0          1          0 
     17531      19989      20210      20110          0          1          0 
     17496      19988      20210      20110          0          1          0 
     17509      19988      20210      20110          0          1          0 
     17548      19988      20210      20110          0          1          0 
     17554      19988      20210      20110          0          1          0 
     17517      19988      20210      20110          0          1          0 
     17496      19988      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17720      20174      20210      20110          0          0      20000 
     17546      19989      20210      20110          0          0      20000 
     17509      19989      20210      20110          0          0      20000 
     17497      19989      20210      20110          0          0      20000 
     17533      19988      20210      20110          0          0      20000 
     17561      19990      20210      20110          0          0      20000 
     17535      19989      20210      20110          0          0      20000 
     17498      19989      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18553      21124      20210      20110        105          0      20127 
     17522      19988      20210      20110        109          0      20138 
     17494      19989      20210      20110        107          0      20138 
     17522      19989      20210      20110        110          0      20141 
     17556      19989      20210      20110        100          0      20114 
     17544      19989      20210      20110        100          0      20114 
     17510      19990      20210      20110        100          0      20114 
     17498      19990      20210      20110        100          0      20114 


Throughput: movd r32, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17141      20190      20210      20110      20000          1          0 
     16945      19990      20210      20110      20000          1          0 
     16975      19991      20210      20110      20000          1          0 
     17009      19990      20210      20110      20000          1          0 
     16999      19989      20210      20110      20000          1          0 
     16967      19992      20210      20110      20000          1          0 
     16949      19990      20210      20110      20000          1          0 
     16977      19990      20210      20110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17704      20180      20210      20110          0          0          0 
     17560      19990      20210      20110          0          0          0 
     17529      19989      20210      20110          0          0          0 
     17495      19989      20210      20110          0          0          0 
     17515      19990      20210      20110          0          0          0 
     17551      19992      20210      20110          0          0          0 
     17553      19990      20210      20110          0          0          0 
     17519      19990      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18939      20169      20210      20110        105          0      20127 
     18746      19990      20210      20110        109          0      20140 
     18710      19991      20210      20110        110          0      20145 
     18721      19989      20210      20110        100          0      20118 
     18762      19991      20210      20110        100          0      20118 
     18764      19990      20210      20110        100          0      20118 
     18722      19989      20210      20110        100          0      20118 
     18708      19990      20210      20110        100          0      20118 


Latency: movd xmm, r32 / movd r32, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35259      40182      20210      20119      20110      10000          0 
     35026      39988      20210      20124      20110      10000          0 
     35117      39988      20210      20129      20110      10000          0 
     35019      39988      20210      20114      20110      10000          0 
     35098      39989      20210      20114      20110      10000          0 
     35062      39987      20210      20114      20110      10000          0 
     35042      39987      20210      20114      20110      10000          0 
     35110      39987      20210      20114      20110      10000          0 


Throughput: movq xmm,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17190      20276      20210      20110          0          1          0 
     16950      19990      20210      20110          0          1          0 
     16980      19989      20210      20110          0          1          0 
     17012      19992      20210      20110          0          1          0 
     16991      19991      20210      20110          0          1          0 
     16956      19989      20210      20110          0          1          0 
     16956      19989      20210      20110          0          1          0 
     16986      19989      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     20408      20449      20210      20114          0          0      20002 
     20213      20067      20210      20110          0          0      20011 
     20166      20064      20210      20110          1          0      20011 
     20120      20049      20210      20110         -1          0      20016 
     20164      20035      20210      20110          0          0      20014 
     20214      20064      20210      20112         -1          0      20007 
     20144      20026      20210      20110          1          0      20005 
     20108      20006      20210      20110          1          0      20006 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17035      20638      20210      20112        118          0      20126 
     16531      20075      20210      20110        119         -1      20115 
     16480      20032      20210      20110        126         -1      20114 
     16506      20063      20210      20110        122          0      20130 
     16497      20016      20210      20110        110          0      20114 
     16771      20331      20210      20133        141          0      20203 
     17241      20898      20210      20152        135         -2      20288 
     16494      20043      20210      20110        118          1      20114 


Throughput: movq r64, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17517      20879      20210      20110      20000          1          0 
     17010      19994      20210      20110      20000          1          0 
     16999      19991      20210      20110      20000          1          0 
     16969      19990      20210      20110      20000          1          0 
     16947      19991      20210      20110      20000          1          0 
     16983      19990      20210      20110      20000          1          0 
     17013      19993      20210      20110      20000          1          0 
     16997      19992      20210      20110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17885      20415      20210      20110          0          0          0 
     17495      19990      20210      20110          0          0          0 
     17528      19989      20210      20110          0          0          0 
     17560      19990      20210      20110          0          0          0 
     17538      19990      20210      20110          0          0          0 
     17502      19991      20210      20110          0          0          0 
     17506      19990      20210      20110          0          0          0 
     17538      19990      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17753      20273      20210      20110        105          0      20125 
     17505      19990      20210      20110        109          0      20140 
     17539      19991      20210      20110        110          0      20145 
     17565      19991      20210      20110        109          0      20142 
     17527      19990      20210      20110        100          0      20120 
     17494      19991      20210      20110        100          0      20118 
     17515      19990      20210      20110        100          0      20120 
     17551      19991      20210      20110        100          0      20118 


Latency: movq xmm, r64 / movq r64, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35219      40217      20210      20125      20110      10000          0 
     35082      39988      20210      20128      20110      10000          0 
     35070      39988      20210      20129      20110      10000          0 
     35026      39988      20210      20133      20110      10000          0 
     35108      39990      20210      20110      20110      10000          0 
     35012      39989      20210      20110      20110      10000          0 
     35099      39989      20210      20110      20110      10000          0 
     35044      39987      20210      20110      20110      10000          0 


Throughput: movd xmm,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9011      10260      20210      20110          0          1      10000 
      8806      10036      20210      20110          0          1      10000 
      8794      10039      20210      20110          0          1      10000 
      8788      10041      20210      20110          0          1      10000 
      8767      10018      20210      20110          0          1      10000 
      8775      10018      20210      20110          0          1      10000 
      8786      10018      20210      20110          0          1      10000 
      8796      10021      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9020      10267      20210      20110      10000          0          0 
      8810      10035      20210      20110      10000          0          0 
      8795      10037      20210      20110      10000          0          0 
      8771      10017      20210      20110      10000          0          0 
      8768      10021      20210      20110      10000          0          0 
      8770      10017      20210      20110      10000          0          0 
      8784      10017      20210      20110      10000          0          0 
      8789      10017      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8907      10500      20210      20110        105          0      20137 
      8519      10036      20210      20110        110          0      20150 
      8535      10044      20210      20110        110          0      20153 
      8538      10038      20210      20110        110          0      20153 
      8524      10017      20210      20110        100          0      20122 
      8519      10019      20210      20110        100          0      20122 
      8509      10022      20210      20110        100          0      20122 
      8503      10019      20210      20110        100          0      20118 


Throughput: movd m32, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17166      20243      20210      40110          0          1       6644 
     16978      20003      20210      40110          0          1       6648 
     17011      20006      20210      40110          0          1       6649 
     17020      20001      20210      40110          0          1       6646 
     16982      19999      20210      40110          0          1       6648 
     16958      20000      20210      40110          0          1       6650 
     16980      19999      20210      40110          0          1       6648 
     17019      20002      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18082      20620      20210      40110       6677      20000          0 
     17511      20006      20210      40110       6678      20000          0 
     17529      20003      20210      40110       6676      20000          0 
     17568      20006      20210      40110       6677      20000          0 
     17562      20002      20210      40110       6676      20000          0 
     17529      20005      20210      40110       6676      20000          0 
     17505      20001      20210      40110       6679      20000          0 
     17539      20002      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17731      20441      20210      40110        105       6679      20129 
     17562      20000      20210      40110        110       6679      20142 
     17562      20004      20210      40110        110       6677      20142 
     17530      20007      20210      40110        110       6679      20145 
     17509      20003      20210      40110        110       6679      20145 
     17537      19999      20210      40110        100       6676      20114 
     17570      20001      20210      40110        100       6676      20114 
     17548      20002      20210      40110        100       6676      20114 


Latency: movd xmm, m32 / movd m32, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42704      50225      20210      20125      30110          0          0 
     42439      50005      20210      20145      30110          0          0 
     42518      50004      20210      20141      30110          0          0 
     42546      50130      20210      20380      30118          0          0 
     42518      50005      20210      20118      30110          0          0 
     42452      50021      20210      20110      30110          0          0 
     42524      50015      20210      20110      30110          0          0 
     42431      49996      20210      20118      30110          0          0 


Throughput: movq xmm,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8710      10256      20210      20110          0          1      10000 
      8535      10035      20210      20110          0          1      10000 
      8544      10039      20210      20110          0          1      10000 
      8546      10039      20210      20110          0          1      10000 
      8516      10018      20210      20110          0          1      10000 
      8508      10018      20210      20110          0          1      10000 
      8504      10023      20210      20110          0          1      10000 
      8498      10019      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9016      10266      20210      20110      10000          0          0 
      8808      10041      20210      20110      10000          0          0 
      8794      10037      20210      20110      10000          0          0 
      8769      10018      20210      20110      10000          0          0 
      8769      10018      20210      20110      10000          0          0 
      8780      10019      20210      20110      10000          0          0 
      8788      10019      20210      20110      10000          0          0 
      8799      10018      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8988      10266      20210      20110        105          0      20137 
      8795      10037      20210      20110        110          0      20153 
      8795      10019      20210      20110        100          0      20122 
      8803      10019      20210      20110        100          0      20122 
      8806      10018      20210      20110        100          0      20118 
      8793      10018      20210      20110        100          0      20118 
      8787      10018      20210      20110        100          0      20118 
      8776      10019      20210      20110        100          0      20118 


Throughput: movq m64, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17740      20241      20210      40110          0          1       6648 
     17566      20005      20210      40110          0          1       6648 
     17560      20004      20210      40110          0          1       6650 
     17524      20002      20210      40110          0          1       6648 
     17508      20004      20210      40110          0          1       6650 
     17542      20001      20210      40110          0          1       6648 
     17572      20004      20210      40110          0          1       6650 
     17548      20001      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17769      20252      20210      40110       6675      20000          0 
     17519      20005      20210      40110       6678      20000          0 
     17523      20006      20210      40110       6676      20000          0 
     17556      20002      20210      40110       6678      20000          0 
     17572      20002      20210      40110       6676      20000          0 
     17537      20001      20210      40110       6679      20000          0 
     17511      20007      20210      40110       6676      20000          0 
     17533      20002      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17767      20227      20210      40110        105       6677      20129 
     17551      20003      20210      40110        110       6678      20142 
     17523      20003      20210      40110        110       6681      20145 
     17510      19999      20210      40110        100       6675      20114 
     17547      20000      20210      40110        100       6676      20114 
     17567      19999      20210      40110        100       6675      20114 
     17539      20002      20210      40110        100       6676      20114 
     17509      20003      20210      40110        100       6675      20114 


Latency: movq xmm, m64 / movq m64, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44065      50197      20210      20125      30110          1          0 
     43918      50142      20210      20410      30118          1          0 
     43947      50061      20210      20142      30110          1          0 
     43814      50025      20210      20141      30110          1          0 
     43910      50020      20210      20141      30110          1          0 
     43801      50010      20210      20118      30110          1          0 
     43900      50009      20210      20118      30110          1          0 
     43802      50009      20210      20118      30110          1          0 


Throughput: movdq2q mmx,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17739      20243      20210      40110      19998          1          0 
     17566      20006      20210      40110      19994          1          0 
     17564      20004      20210      40110      19994          1          0 
     17531      20006      20210      40110      19994          1          0 
     17511      20008      20210      40110      19994          1          0 
     17543      20004      20210      40110      19998          1          0 
     17576      20004      20210      40110      19998          1          0 
     17552      20004      20210      40110      19998          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17220      20232      20210      40110          0          0      20002 
     16990      20004      20210      40110          0          0      20006 
     16961      20004      20210      40110          0          0      20006 
     16987      20010      20210      40110          0          0      20002 
     17019      20007      20210      40110          0          0      20002 
     17017      20005      20210      40110          0          0      20002 
     16983      20005      20210      40110          0          0      20002 
     16961      20004      20210      40110          0          0      20002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17765      20220      20210      40110        101          0      40127 
     17539      20002      20210      40110        110          0      40151 
     17513      20004      20210      40110        110          0      40150 
     17536      20006      20210      40110        100          0      40125 
     17572      20009      20210      40110        100          0      40125 
     17564      20006      20210      40110        100          0      40125 
     17531      20005      20210      40110        100          0      40125 
     17511      20006      20210      40110        100          0      40125 


Throughput: movq2dq xmm, mmx

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18312      20230      20210      40110      20001      10183          0 
     18148      20009      20210      40110      20001      10138          0 
     18157      20007      20210      40110      20001      10113          0 
     18118      20007      20210      40110      20001      10101          0 
     18094      20007      20210      40110      20001      10101          0 
     18132      20009      20210      40110      20001      10101          0 
     18163      20007      20210      40110      20001      10101          0 
     18138      20007      20210      40110      20001      10101          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17495      20639      20210      40110          0          0       9824 
     16982      20006      20210      40110          0          0       9856 
     17022      20008      20210      40110          0          0       9885 
     17025      20011      20210      40110          0          0       9896 
     16986      20009      20210      40110          0          0       9896 
     16966      20007      20210      40110          0          0       9897 
     16990      20007      20210      40110          0          0       9896 
     17028      20008      20210      40110          0          0       9897 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17699      20218      20210      40110        101          0      40131 
     17531      20007      20210      40110        110          0      40151 
     17567      20005      20210      40110        110          0      40145 
     17569      20007      20210      40110        110          0      40152 
     17538      20010      20210      40110        100          0      40125 
     17512      20011      20210      40110        100          0      40125 
     17545      20009      20210      40110        100          0      40125 
     17581      20009      20210      40110        100          0      40125 


Latency: movdq2q mmx, xmm / movq2dq xmm, mmx

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34126      40193      20210      40124      40110      11677          0 
     34014      39990      20210      40138      40110      11664          0 
     33926      39992      20210      40141      40110      11658          0 
     34017      39992      20210      40145      40110      11660          0 
     33960      39991      20210      40110      40110      11630          0 
     33961      39991      20210      40110      40110      11630          0 
     34015      39993      20210      40110      40110      11630          0 
     33926      39991      20210      40110      40110      11630          0 


Throughput: pmovmskb r32,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17157      20164      20210      20110      20000          1          0 
     16980      19992      20210      20110      20000          1          0 
     16946      19990      20210      20110      20000          1          0 
     16968      19990      20210      20110      20000          1          0 
     17001      19990      20210      20110      20000          1          0 
     17006      19989      20210      20110      20000          1          0 
     16974      19990      20210      20110      20000          1          0 
     16946      19990      20210      20110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18312      20174      20210      20110          0          0          0 
     18114      19989      20210      20110          0          0          0 
     18082      19988      20210      20110          0          0          0 
     18102      19988      20210      20110          0          0          0 
     18140      19993      20210      20110          0          0          0 
     18133      19990      20210      20110          0          0          0 
     18095      19990      20210      20110          0          0          0 
     18082      19990      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17168      20179      20210      20110        105          0      20131 
     16996      19989      20210      20110        109          0      20136 
     16964      19989      20210      20110        109          0      20136 
     16950      19990      20210      20110        110          0      20145 
     16980      19991      20210      20110        100          0      20118 
     17012      19991      20210      20110        100          0      20118 
     16990      19991      20210      20110        100          0      20118 
     16960      19991      20210      20110        100          0      20118 


Throughput: movd xmm, r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17724      20178      20210      20110          0          1          0 
     17523      19988      20210      20110          0          1          0 
     17495      19990      20210      20110          0          1          0 
     17513      19989      20210      20110          0          1          0 
     17551      19989      20210      20110          0          1          0 
     17549      19989      20210      20110          0          1          0 
     17511      19990      20210      20110          0          1          0 
     17495      19990      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17665      20180      20210      20110          0          0      20000 
     17537      19988      20210      20110          0          0      20000 
     17559      19990      20210      20110          0          0      20000 
     17529      19991      20210      20110          0          0      20000 
     17497      19993      20210      20110          0          0      20000 
     17511      19991      20210      20110          0          0      20000 
     17547      19989      20210      20110          0          0      20000 
     17551      19989      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17705      20173      20210      20110        105          0      20127 
     17507      19986      20210      20110        109          0      20136 
     17502      19989      20210      20110        110          0      20143 
     17533      19988      20210      20110        110          0      20145 
     17559      19987      20210      20110        100          0      20114 
     17535      19989      20210      20110        100          0      20114 
     17497      19988      20210      20110        100          0      20114 
     17507      19988      20210      20110        100          0      20114 


Latency: pmovmskb r32, xmm / movd xmm, r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35016      41197      20210      20121      20110      10000          0 
     33968      39988      20210      20124      20110      10000          0 
     33930      39988      20210      20126      20110      10000          0 
     34013      39989      20210      20132      20110      10000          0 
     33920      39988      20210      20110      20110      10000          0 
     33995      39988      20210      20110      20110      10000          0 
     33965      39988      20210      20110      20110      10000          0 
     33932      39988      20210      20110      20110      10000          0 


Throughput: pextrb r32,xmm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18112      20687      20210      40110      20000          1          0 
     17547      20003      20210      40110      20000          1          0 
     17577      20003      20210      40110      20000          1          0 
     17551      20005      20210      40110      20000          1          0 
     17511      20001      20210      40110      20000          1          0 
     17523      20001      20210      40110      20000          1          0 
     17556      20001      20210      40110      20000          1          0 
     17572      20004      20210      40110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17973      20515      20210      40110          0          0      20000 
     17503      19999      20210      40110          0          0      20000 
     17539      20001      20210      40110          0          0      20000 
     17573      20005      20210      40110          0          0      20000 
     17547      20004      20210      40110          0          0      20000 
     17511      20002      20210      40110          0          0      20000 
     17517      20001      20210      40110          0          0      20000 
     17547      20001      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17569      20676      20210      40110        101          0      40124 
     17022      20001      20210      40110        110          0      40147 
     16994      20002      20210      40110        110          0      40152 
     16961      20001      20210      40110        110          0      40150 
     16975      20005      20210      40110        100          0      40125 
     17003      20004      20210      40110        100          0      40125 
     17023      20002      20210      40110        100          0      40125 
     16992      20001      20210      40110        100          0      40125 


Throughput: movd xmm, r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16896      22052      20210      20114         21         -1          1 
     15622      20155      20210      20120         11         11          0 
     15802      20379      20210      20126         14         14          3 
     15899      20486      20210      20124         24         19          1 
     15608      20121      20210      20114          3          8          2 
     15715      20293      20210      20118         11          6          0 
     16090      20745      20210      20159         22         14          1 
     17844      22953      20210      20300         27         35          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16638      20179      20210      20110          0          0      20000 
     16451      19988      20210      20110          0          0      20000 
     16436      19990      20210      20110          0          0      20000 
     16459      19989      20210      20110          0          0      20000 
     16491      19989      20210      20110          0          0      20000 
     16481      19989      20210      20110          0          0      20000 
     16452      19991      20210      20110          0          0      20000 
     16429      19989      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17708      20177      20210      20110        110          0      20142 
     17507      19988      20210      20110        109          0      20138 
     17497      19989      20210      20110        107          0      20138 
     17535      19990      20210      20110        110          0      20143 
     17563      19990      20210      20110        110          0      20145 
     17533      19989      20210      20110        100          0      20114 
     17500      19989      20210      20110        100          0      20114 
     17509      19989      20210      20110        100          0      20114 


Latency: pextrb r32, xmm,1 / movd xmm, r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     43959      50184      20210      30127      30110      10000          0 
     43881      49991      20210      30127      30110      10000          0 
     43790      49989      20210      30133      30110      10000          0 
     43870      49989      20210      30117      30110      10000          0 
     43802      49991      20210      30118      30110      10000          0 
     43866      49989      20210      30117      30110      10000          0 
     43808      49989      20210      30117      30110      10000          0 
     43852      49988      20210      30117      30110      10000          0 


Throughput: pextrb m8,xmm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18023      20525      20210      60110          0          1       6414 
     17569      20005      20210      60110          0          1       6423 
     17535      20004      20210      60110          0          1       6428 
     17511      20003      20210      60110          0          1       6414 
     17545      20005      20210      60110          0          1       6365 
     17575      20002      20210      60110          0          1       6414 
     17557      20004      20210      60110          0          1       6416 
     17525      20004      20210      60110          0          1       6416 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18757      21431      20210      60110       7569      20000      20000 
     17547      20004      20210      60110       7495      20000      20000 
     17571      20005      20210      60110       7472      20000      20000 
     17543      20004      20210      60110       7461      20000      20000 
     17511      20004      20210      60110       7461      20000      20000 
     17523      20004      20210      60110       7461      20000      20000 
     17559      20005      20210      60110       7461      20000      20000 
     17571      20005      20210      60110       7461      20000      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18932      21564      20210      60110        101       6133      40120 
     17571      20004      20210      60110        110       6123      40152 
     17535      20004      20210      60110        110       6092      40144 
     17511      20007      20210      60110        100       6128      40129 
     51487      22726      20210      60486        248       6022      40685 
     16978      20006      20210      60110        100       6173      40125 
     16956      20005      20210      60110        100       6173      40125 
     16988      20005      20210      60110        100       6173      40125 


Throughput: pextrw r32,mmx,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17719      20215      20210      40110      20000          1          0 
     17503      20001      20210      40110      20000          1          0 
     17533      20003      20210      40110      20000          1          0 
     17571      20007      20210      40110      20000          1          0 
     17559      20005      20210      40110      20000          1          0 
     17523      20005      20210      40110      20000          1          0 
     17511      20005      20210      40110      20000          1          0 
     17549      20006      20210      40110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18321      20211      20210      40110          0          0      20000 
     18094      20004      20210      40110          0          0      20000 
     18110      20004      20210      40110          0          0      20000 
     18147      20005      20210      40110          0          0      20000 
     18152      20006      20210      40110          0          0      20000 
     18112      20004      20210      40110          0          0      20000 
     18094      20005      20210      40110          0          0      20000 
     18129      20003      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18371      20230      20210      40110        102          0      40128 
     18133      20005      20210      40110        110          0      40150 
     18094      20002      20210      40110        110          0      40152 
     18121      20003      20210      40110        110          0      40152 
     18159      20004      20210      40110        100          0      40125 
     18149      20007      20210      40110        100          0      40125 
     18109      20003      20210      40110        100          0      40125 
     18100      20003      20210      40110        100          0      40125 


Throughput: movd mmx, r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17111      20183      20210      20110          0          1          0 
     16964      19990      20210      20110          0          1          0 
     16997      19990      20210      20110          0          1          0 
     17006      19990      20210      20110          0          1          0 
     16970      19989      20210      20110          0          1          0 
     16946      19989      20210      20110          0          1          0 
     16970      19989      20210      20110          0          1          0 
     17006      19989      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17174      20184      20210      20110          0          0      20000 
     16986      19990      20210      20110          0          0      20000 
     16954      19988      20210      20110          0          0      20000 
     16950      19988      20210      20110          0          0      20000 
     16987      19988      20210      20110          0          0      20000 
     17014      19990      20210      20110          0          0      20000 
     16982      19988      20210      20110          0          0      20000 
     16950      19988      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17184      20190      20210      20110        105          0      20130 
     16983      19992      20210      20110        110          0      20143 
     16951      19990      20210      20110        109          0      20142 
     16961      19989      20210      20110        109          0      20140 
     16993      19989      20210      20110        100          0      20116 
     17013      19992      20210      20110        100          0      20116 
     16977      19989      20210      20110        100          0      20116 
     16947      19989      20210      20110        100          0      20116 


Latency: pextrw r32, mmx,1 / movd mmx, r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42809      50337      20210      30122      30110      10000          0 
     42416      49987      20210      30134      30110      10000          0 
     42512      49987      20210      30130      30110      10000          0 
     42411      49986      20210      30115      30110      10000          0 
     42512      49987      20210      30115      30110      10000          0 
     42409      49986      20210      30115      30110      10000          0 
     42510      49987      20210      30116      30110      10000          0 
     42411      49986      20210      30115      30110      10000          0 


Throughput: pextrw r32,xmm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18530      20464      20210      40110      20000          1          0 
     18153      20002      20210      40110      20000          1          0 
     18138      20004      20210      40110      20000          1          0 
     18098      20003      20210      40110      20000          1          0 
     18100      20006      20210      40110      20000          1          0 
     18135      20004      20210      40110      20000          1          0 
     18152      20002      20210      40110      20000          1          0 
     18117      20003      20210      40110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17255      20286      20210      40110          0          0      20000 
     17013      20001      20210      40110          0          0      20000 
     16977      20003      20210      40110          0          0      20000 
     16961      20004      20210      40110          0          0      20000 
     16989      20002      20210      40110          0          0      20000 
     17022      20002      20210      40110          0          0      20000 
     17006      20003      20210      40110          0          0      20000 
     16973      20004      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     19719      22461      20210      40198        148          0      40339 
     17538      19938      20210      40110        122          0      40166 
     17501      19937      20210      40110        122          0      40164 
     17489      19943      20210      40110        122          0      40169 
     17526      19943      20210      40110        122          0      40168 
     17556      19942      20210      40110        112          0      40142 
     17528      19941      20210      40110        112          0      40142 
     17495      19941      20210      40110        112          0      40142 


Throughput: movd xmm, r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17107      20154      20210      20110          0          1          0 
     16944      19988      20210      20110          0          1          0 
     16972      19989      20210      20110          0          1          0 
     17008      19992      20210      20110          0          1          0 
     16996      19989      20210      20110          0          1          0 
     16962      19989      20210      20110          0          1          0 
     16947      19989      20210      20110          0          1          0 
     16984      19991      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17650      20148      20210      20110          0          0      20000 
     17551      19988      20210      20110          0          0      20000 
     17551      19989      20210      20110          0          0      20000 
     17512      19989      20210      20110          0          0      20000 
     17495      19992      20210      20110          0          0      20000 
     17523      19990      20210      20110          0          0      20000 
     17561      19990      20210      20110          0          0      20000 
     17539      19990      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17686      20185      20210      20110        105          0      20127 
     17499      19989      20210      20110        110          0      20141 
     17529      19989      20210      20110        100          0      20118 
     17565      19992      20210      20110        100          0      20118 
     17538      19990      20210      20110        100          0      20118 
     17505      19990      20210      20110        100          0      20118 
     17510      19990      20210      20110        100          0      20118 
     17551      19992      20210      20110        100          0      20118 


Latency: pextrw r32, xmm,1 / movd xmm, r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     45438      50180      20210      30130      30110      10000          0 
     45317      49990      20210      30132      30110      10000          0 
     45289      49992      20210      30133      30110      10000          0 
     45291      49990      20210      30117      30110      10000          0 
     45313      49990      20210      30117      30110      10000          0 
     45268      49990      20210      30117      30110      10000          0 
     45333      49990      20210      30117      30110      10000          0 
     45255      49990      20210      30117      30110      10000          0 


Throughput: pextrw m16,xmm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18522      21096      20210      60110          0          1       6474 
     17864      20388      20210      60110          0          1       6509 
     17781      20310      20210      60110          0          1       6539 
     17783      20272      20210      60110          0          1       6537 
     17673      20115      20210      60110          0          1       6542 
     17657      20129      20210      60110          0          1       6521 
     17515      20005      20210      60110          0          1       6365 
     17527      20004      20210      60110          0          1       6414 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18034      20527      20210      60110       7485      20000      20000 
     17543      20001      20210      60110       7446      20000      20000 
     17511      20005      20210      60110       7452      20000      20000 
     17532      20004      20210      60110       7455      20000      20000 
     17568      20003      20210      60110       7456      20000      20000 
     17566      20002      20210      60110       7456      20000      20000 
     17529      20001      20210      60110       7456      20000      20000 
     17511      20005      20210      60110       7456      20000      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17769      20878      20210      60110        101       5731      40125 
     17161      20202      20210      60110        110       5787      40149 
     16964      20003      20210      60110        110       6175      40152 
     16984      20004      20210      60110        100       6164      40129 
     17014      20004      20210      60110        100       6200      40121 
     17025      20006      20210      60110        100       6200      40121 
     16986      20004      20210      60110        100       6200      40121 
     16960      20002      20210      60110        100       6200      40121 


Throughput: pextrd r32,xmm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18870      21521      20210      40110      20000          1          0 
     17577      20009      20210      40110      20000          1          0 
     17555      20002      20210      40110      20000          1          0 
     17519      20001      20210      40110      20000          1          0 
     17513      20003      20210      40110      20000          1          0 
     17553      20002      20210      40110      20000          1          0 
     17575      20006      20210      40110      20000          1          0 
     17541      20002      20210      40110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17444      20501      20210      40110          0          0      20000 
     17010      20005      20210      40110          0          0      20000 
     16972      20001      20210      40110          0          0      20000 
     16964      20002      20210      40110          0          0      20000 
     16994      20001      20210      40110          0          0      20000 
     17027      20004      20210      40110          0          0      20000 
     17004      20004      20210      40110          0          0      20000 
     16968      20002      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17858      21707      20210      40110        101          0      40131 
     16457      20002      20210      40110        110          0      40151 
     16488      20003      20210      40110        110          0      40151 
     16506      20002      20210      40110        109          0      40150 
     16482      20005      20210      40110        110          0      40156 
     16449      20002      20210      40110        100          0      40125 
     16459      20002      20210      40110        100          0      40125 
     16492      20002      20210      40110        100          0      40125 


Throughput: movd xmm, r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17186      20190      20210      20110          0          1          0 
     16986      19990      20210      20110          0          1          0 
     16954      19990      20210      20110          0          1          0 
     16960      19988      20210      20110          0          1          0 
     16997      19991      20210      20110          0          1          0 
     17008      19989      20210      20110          0          1          0 
     16978      19989      20210      20110          0          1          0 
     16952      19989      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17708      20178      20210      20110          0          0      20000 
     17502      19987      20210      20110          0          0      20000 
     17501      19992      20210      20110          0          0      20000 
     17532      19989      20210      20110          0          0      20000 
     17556      19990      20210      20110          0          0      20000 
     17525      19989      20210      20110          0          0      20000 
     17493      19991      20210      20110          0          0      20000 
     17509      19990      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17686      20163      20210      20110        105          0      20127 
     17558      19987      20210      20110        107          0      20138 
     17533      19988      20210      20110        110          0      20145 
     17497      19988      20210      20110        100          0      20114 
     17509      19988      20210      20110        100          0      20114 
     17545      19988      20210      20110        100          0      20114 
     17553      19988      20210      20110        100          0      20114 
     17522      19988      20210      20110        100          0      20114 


Latency: pextrd r32, xmm,1 / movd xmm, r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42966      50613      20210      30123      30110      10000          0 
     72406      52439      20211      30672      30405      10075          0 
     42514      49988      20210      30150      30110      10000          0 
     42411      49989      20210      30117      30110      10000          0 
     42514      49987      20210      30117      30110      10000          0 
     42414      49988      20210      30117      30110      10000          0 
     42512      49988      20210      30117      30110      10000          0 
     42412      49989      20210      30117      30110      10000          0 


Throughput: pextrd m32,xmm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17997      20498      20210      60110          0          1       6432 
     17557      20002      20210      60110          0          1       6413 
     17523      20000      20210      60110          0          1       6429 
     17509      20003      20210      60110          0          1       6419 
     17541      20006      20210      60110          0          1       6419 
     17569      20001      20210      60110          0          1       6416 
     17545      20002      20210      60110          0          1       6414 
     17513      20004      20210      60110          0          1       6419 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17488      20573      20210      60110       7450      20000      20000 
     16971      20002      20210      60110       7437      20000      20000 
     16978      20006      20210      60110       7502      20000      20000 
     17009      20004      20210      60110       7454      20000      20000 
     17029      20004      20210      60110       7461      20000      20000 
     17001      20004      20210      60110       7461      20000      20000 
     16967      20005      20210      60110       7461      20000      20000 
     16980      20005      20210      60110       7461      20000      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17606      20699      20210      60110        101       6037      40125 
     17011      20001      20210      60110        110       6063      40147 
     16980      20004      20210      60110        110       6091      40152 
     16960      20004      20210      60110        100       6128      40129 
     16994      20005      20210      60110        100       6128      40129 
     17026      20004      20210      60110        100       6128      40129 
     17005      20004      20210      60110        100       6128      40129 
     16976      20004      20210      60110        100       6128      40129 


Throughput: pextrq r64,xmm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16805      20378      20210      40110      20000          1          0 
     16461      20002      20210      40110      20000          1          0 
     16441      20002      20210      40110      20000          1          0 
     16470      20002      20210      40110      20000          1          0 
     16500      20004      20210      40110      20000          1          0 
     16496      20005      20210      40110      20000          1          0 
     16463      20002      20210      40110      20000          1          0 
     16443      20002      20210      40110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17798      20914      20210      40110          0          0      20000 
     16984      20001      20210      40110          0          0      20000 
     16956      20003      20210      40110          0          0      20000 
     16982      20007      20210      40110          0          0      20000 
     17010      20003      20210      40110          0          0      20000 
     17015      20004      20210      40110          0          0      20000 
     16978      20004      20210      40110          0          0      20000 
     16958      20003      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17303      20347      20210      40110        101          0      40128 
     16978      20005      20210      40110        100          0      40124 
     16962      20003      20210      40110        110          0      40152 
     16994      20003      20210      40110        110          0      40152 
     17024      20004      20210      40110        100          0      40125 
     17006      20006      20210      40110        100          0      40125 
     16968      20003      20210      40110        100          0      40125 
     16966      20004      20210      40110        100          0      40125 


Throughput: movq xmm, r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18992      21765      20210      20182         12         14          0 
     18633      21274      20210      20179         11          9          0 
     18887      21636      20210      20213         23         26          0 
     18984      22278      20210      20233         18         16          1 
     17573      20017      20210      20121          0          1          0 
     17877      20834      20210      20172         10         15          4 
     17511      20094      20210      20119         15          8          1 
     18603      21285      20210      20187         12         14          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17900      20452      20210      20110          0          0      20000 
     17520      19989      20210      20110          0          0      20000 
     17555      19989      20210      20110          0          0      20000 
     17546      19990      20210      20110          0          0      20000 
     17512      19988      20210      20110          0          0      20000 
     17499      19989      20210      20110          0          0      20000 
     17532      19988      20210      20110          0          0      20000 
     17560      19990      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17785      20245      20210      20110        106          0      20131 
     17529      19993      20210      20110        109          0      20138 
     17495      19991      20210      20110        110          0      20145 
     17517      19992      20210      20110        100          0      20114 
     17554      19992      20210      20110        100          0      20114 
     17553      19992      20210      20110        100          0      20114 
     17517      19992      20210      20110        100          0      20114 
     17496      19992      20210      20110        100          0      20114 


Latency: pextrq r64, xmm,1 / movq xmm, r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44217      50367      20210      30127      30110      10000          0 
     43783      49987      20210      30131      30110      10000          0 
     43887      49988      20210      30132      30110      10000          0 
     43786      49988      20210      30134      30110      10000          0 
     43889      49989      20210      30117      30110      10000          0 
     43782      49988      20210      30117      30110      10000          0 
     52012      50939      20211      30392      30311      10056          0 
     43802      49986      20210      30117      30110      10000          0 


Throughput: pextrq m64,xmm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17998      20551      20210      60110          0          1       6489 
     17555      20009      20210      60110          0          1       6446 
     17573      20003      20210      60110          0          1       6470 
     17540      20006      20210      60110          0          1       6446 
     17506      20004      20210      60110          0          1       6446 
     17532      20007      20210      60110          0          1       6446 
     17567      20006      20210      60110          0          1       6446 
     17563      20006      20210      60110          0          1       6446 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17993      20499      20210      60110       7794      20001      20003 
     17593      20085      20210      60110       7717      20001      20002 
     17573      20075      20210      60110       7686      20000      20000 
     17608      20076      20210      60110       7700      20002      20003 
     17634      20072      20210      60110       7700      20002      20003 
     17650      20125      20210      60110       7676      20003      20004 
     17559      20056      20210      60110       7693      20002      20003 
     17759      20273      20210      60110       7655      20002      20004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18314      20853      20210      60110        101       5704      40124 
     17545      20008      20210      60110        115       6119      40166 
     17507      20008      20210      60110        110       6176      40151 
     17527      20005      20210      60110        110       6189      40148 
     17561      20006      20210      60110        110       6120      40150 
     17563      20005      20210      60110        100       6196      40121 
     17531      20010      20210      60110        100       6160      40129 
     17508      20007      20210      60110        100       6200      40121 


Throughput: pinsrb xmm,r32,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     34253      40378      20210      40110          0          1          0 
     34013      39987      20210      40110          0          1          0 
     33932      39987      20210      40110          0          1          0 
     33977      39989      20210      40110          0          1          0 
     33989      39988      20210      40110          0          1          0 
     33924      39988      20210      40110          0          1          0 
     34017      39986      20210      40110          0          1          0 
     33932      39989      20210      40110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35541      40532      20210      40110          0          0      40000 
     35090      39988      20210      40110          0          0      40000 
     35020      39988      20210      40110          0          0      40000 
     35111      39987      20210      40110          0          0      40000 
     35023      39989      20210      40110          0          0      40000 
     35087      39988      20210      40110          0          0      40000 
     35064      39988      20210      40110          0          0      40000 
     35034      39987      20210      40110          0          0      40000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35442      40373      20210      40110        109          0      40138 
     35016      39988      20210      40110        109          0      40136 
     35112      39987      20210      40110        110          0      40145 
     35032      39988      20210      40110        111          0      40146 
     35075      39989      20210      40110        100          0      40114 
     35085      39988      20210      40110        100          0      40114 
     35028      39990      20210      40110        100          0      40114 
     35113      39989      20210      40110        100          0      40114 


Throughput: movd r32, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17721      20212      20210      20110      20000          1          0 
     17491      19988      20210      20110      20000          1          0 
     17515      19989      20210      20110      20000          1          0 
     17552      19990      20210      20110      20000          1          0 
     17553      19990      20210      20110      20000          1          0 
     17515      19989      20210      20110      20000          1          0 
     17496      19989      20210      20110      20000          1          0 
     17527      19989      20210      20110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16677      20261      20210      20118          1          0         15 
     16480      20061      20210      20118          1          0         13 
     16512      20079      20210      20120          2          0         17 
     19210      23286      20210      20321          1          0         65 
     16494      20017      20210      20120         -1          0         17 
     16472      20076      20210      20128         -2          0         18 
     16479      20032      20210      20130          1          0         18 
     16516      20055      20210      20130         -2          0         15 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17718      20211      20210      20110        105          0      20131 
     17492      19990      20210      20110        110          0      20145 
     17517      19991      20210      20110        100          0      20114 
     17552      19990      20210      20110        100          0      20114 
     17550      19990      20210      20110        100          0      20114 
     17517      19990      20210      20110        100          0      20114 
     17499      19992      20210      20110        100          0      20114 
     17531      19990      20210      20110        100          0      20114 


Latency: pinsrb xmm, r32,1 / movd r32, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     45707      53069      20210      30255      30154      10008          0 
     43820      49919      20210      30133      30110      10001          0 
     43796      49918      20210      30133      30110      10001          0 
     43832      49918      20210      30133      30110      10001          0 
     43788      49918      20210      30133      30110      10001          0 
     43840      49918      20210      30133      30110      10001          0 
     43776      49918      20210      30133      30110      10001          0 
     43850      49918      20210      30133      30110      10001          0 


Throughput: pinsrb xmm,m8,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17964      20457      20210      40110          0          1      10003 
     17517      19991      20210      40110          0          1      10005 
     17497      19992      20210      40110          0          1      10004 
     17531      19994      20210      40110          0          1      10004 
     17562      19992      20210      40110          0          1      10004 
     17541      19990      20210      40110          0          1      10004 
     17507      19992      20210      40110          0          1      10004 
     17507      19991      20210      40110          0          1      10004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17914      20432      20210      40110      10005          0      20006 
     17500      19992      20210      40110      10005          0      20000 
     17529      19993      20210      40110      10004          0      20000 
     17563      19993      20210      40110      10003          0      20000 
     17547      19992      20210      40110      10003          0      20000 
     17517      19993      20210      40110      10004          0      20000 
     17503      19993      20210      40110      10003          0      20000 
     17539      19993      20210      40110      10003          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17958      20517      20210      40110        102          0      40132 
     17527      19990      20210      40110        110          0      40147 
     17560      19990      20210      40110        110          0      40148 
     17545      19992      20210      40110        110          0      40148 
     17509      19994      20210      40110        101          0      40126 
     17508      19992      20210      40110        100          0      40125 
     17541      19991      20210      40110        101          0      40126 
     17561      19990      20210      40110        100          0      40125 


Throughput: pinsrw mmx,r32,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     36362      40173      20210      40110          0          1          0 
     36254      39987      20210      40110          0          1          0 
     36235      39990      20210      40110          0          1          0 
     36210      39991      20210      40110          0          1          0 
     36275      39990      20210      40110          0          1          0 
     36184      39990      20210      40110          0          1          0 
     36281      39989      20210      40110          0          1          0 
     36194      39991      20210      40110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35235      40183      20210      40110          0          0      40000 
     35097      39987      20210      40110          0          0      40000 
     35025      39991      20210      40110          0          0      40000 
     35117      39988      20210      40110          0          0      40000 
     35026      39988      20210      40110          0          0      40000 
     35092      39987      20210      40110          0          0      40000 
     35072      39989      20210      40110          0          0      40000 
     35036      39988      20210      40110          0          0      40000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35272      40179      20210      40110        104          0      40132 
     35044      39987      20210      40110        110          0      40144 
     35056      39988      20210      40110        110          0      40143 
     35095      39989      20210      40110        109          0      40142 
     35018      39989      20210      40110        100          0      40120 
     35112      39988      20210      40110        100          0      40120 
     35024      39988      20210      40110        100          0      40120 
     35087      39988      20210      40110        100          0      40120 


Throughput: movd r32, mmx

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17701      20155      20210      20110      20000          1          0 
     17545      19991      20210      20110      20000          1          0 
     17507      19989      20210      20110      20000          1          0 
     17505      19994      20210      20110      20000          1          0 
     17537      19992      20210      20110      20000          1          0 
     17562      19990      20210      20110      20000          1          0 
     17535      19990      20210      20110      20000          1          0 
     17499      19990      20210      20110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18181      20712      20210      20110          0          0          0 
     17558      19992      20210      20110          0          0          0 
     17521      19990      20210      20110          0          0          0 
     17493      19990      20210      20110          0          0          0 
     17527      19992      20210      20110          0          0          0 
     17557      19993      20210      20110          0          0          0 
     17545      19990      20210      20110          0          0          0 
     17511      19991      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18275      20174      20210      20110        110          0      20141 
     18146      19994      20210      20110        109          0      20136 
     18124      19990      20210      20110        100          0      20120 
     18092      19991      20210      20110        100          0      20120 
     18088      19990      20210      20110        100          0      20120 
     18125      19991      20210      20110        100          0      20120 
     18147      19991      20210      20110        100          0      20120 
     18108      19991      20210      20110        100          0      20120 


Latency: pinsrw mmx, r32,1 / movd r32, mmx

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42741      50316      20210      30133      30110      10000          0 
     42458      49987      20210      30135      30110      10000          0 
     42462      49986      20210      30135      30110      10000          0 
     42460      49987      20210      30134      30110      10000          0 
     42465      49986      20210      30135      30110      10000          0 
     42457      49986      20210      30117      30110      10000          0 
     42467      49987      20210      30117      30110      10000          0 
     42455      49986      20210      30117      30110      10000          0 


Throughput: pinsrw xmm,r32,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35284      40221      20210      40110          0          1          0 
     35026      39991      20210      40110          0          1          0 
     35108      39990      20210      40110          0          1          0 
     35014      39990      20210      40110          0          1          0 
     35101      39992      20210      40110          0          1          0 
     35050      39988      20210      40110          0          1          0 
     35050      39991      20210      40110          0          1          0 
     35101      39990      20210      40110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     34106      40185      20210      40110          0          0      40000 
     33967      39989      20210      40110          0          0      40000 
     33999      39990      20210      40110          0          0      40000 
     33925      39991      20210      40110          0          0      40000 
     34013      39990      20210      40110          0          0      40000 
     33934      39990      20210      40110          0          0      40000 
     33974      39990      20210      40110          0          0      40000 
     33992      39990      20210      40110          0          0      40000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35234      40143      20210      40110        110          0      40142 
     35056      39989      20210      40110        109          0      40143 
     35048      39989      20210      40110        109          0      40138 
     35105      39988      20210      40110        109          0      40142 
     35015      39989      20210      40110        100          0      40120 
     35111      39990      20210      40110        100          0      40120 
     35028      39990      20210      40110        100          0      40120 
     35074      39988      20210      40110        100          0      40120 


Throughput: movd r32, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17667      20185      20210      20110      20000          1          0 
     17519      19989      20210      20110      20000          1          0 
     17554      19988      20210      20110      20000          1          0 
     17550      19991      20210      20110      20000          1          0 
     17517      19990      20210      20110      20000          1          0 
     17494      19990      20210      20110      20000          1          0 
     17533      19990      20210      20110      20000          1          0 
     17567      19992      20210      20110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17692      20199      20210      20110          0          0          0 
     17494      19990      20210      20110          0          0          0 
     17533      19992      20210      20110          0          0          0 
     17561      19991      20210      20110          0          0          0 
     17535      19990      20210      20110          0          0          0 
     17499      19990      20210      20110          0          0          0 
     17513      19992      20210      20110          0          0          0 
     17546      19991      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18939      20168      20210      20110        110          0      20144 
     18740      19989      20210      20110        109          0      20134 
     18702      19991      20210      20110        110          0      20143 
     18722      19990      20210      20110        110          0      20145 
     18764      19990      20210      20110        100          0      20114 
     18754      19990      20210      20110        100          0      20114 
     18716      19989      20210      20110        100          0      20114 
     18706      19991      20210      20110        100          0      20114 


Latency: pinsrw xmm, r32,1 / movd r32, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     43876      50091      20210      30119      30110      10000          0 
     43876      49989      20210      30130      30110      10000          0 
     43793      49991      20210      30129      30110      10000          0 
     43872      49989      20210      30134      30110      10000          0 
     43799      49989      20210      30116      30110      10000          0 
     43864      49989      20210      30112      30110      10000          0 
     43811      49989      20210      30116      30110      10000          0 
     43854      49989      20210      30112      30110      10000          0 


Throughput: pinsrw xmm,m16,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17729      20214      20210      40110          0          1      10004 
     17560      19992      20210      40110          0          1      10004 
     17536      19994      20210      40110          0          1      10003 
     17501      19994      20210      40110          0          1      10004 
     17513      19994      20210      40110          0          1      10004 
     17545      19994      20210      40110          0          1      10004 
     17559      19994      20210      40110          0          1      10004 
     17527      19996      20210      40110          0          1      10004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17921      20451      20210      40110      10003          0      20004 
     17557      19995      20210      40110      10004          0      20000 
     17551      19993      20210      40110      10004          0      20000 
     17517      19995      20210      40110      10004          0      20000 
     17497      19993      20210      40110      10004          0      20000 
     17531      19992      20210      40110      10003          0      20000 
     17563      19994      20210      40110      10004          0      20000 
     17537      19993      20210      40110      10003          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18334      20911      20210      40110        102          0      40129 
     17500      19993      20210      40110        110          0      40147 
     17525      19993      20210      40110        110          0      40150 
     17561      19994      20210      40110        110          0      40148 
     17549      19993      20210      40110         99          0      40125 
     17515      19994      20210      40110        100          0      40125 
     17501      19993      20210      40110        100          0      40125 
     17537      19993      20210      40110        100          0      40125 


Throughput: pinsrd xmm,r32,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35381      40371      20210      40110          0          1          0 
     35064      39987      20210      40110          0          1          0 
     35097      39989      20210      40110          0          1          0 
     35020      39986      20210      40110          0          1          0 
     35116      39986      20210      40110          0          1          0 
     35024      39986      20210      40110          0          1          0 
     35091      39986      20210      40110          0          1          0 
     35073      39986      20210      40110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     37823      40379      20210      40110          0          0      40000 
     37498      39988      20210      40110          0          0      40000 
     37494      39991      20210      40110          0          0      40000 
     37460      39988      20210      40110          0          0      40000 
     37526      39988      20210      40110          0          0      40000 
     37440      39990      20210      40110          0          0      40000 
     37534      39989      20210      40110          0          0      40000 
     38616      41250      20210      40197          0          0      40038 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35436      40374      20210      40110        105          0      40129 
     35050      39987      20210      40110        109          0      40136 
     35052      39988      20210      40110        115          0      40151 
     35100      39987      20210      40110        109          0      40145 
     35018      39988      20210      40110        100          0      40114 
     35113      39990      20210      40110        100          0      40114 
     35027      39989      20210      40110        100          0      40114 
     35080      39989      20210      40110        100          0      40114 


Throughput: movd r32, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17700      20178      20210      20110      20000          1          0 
     17563      19989      20210      20110      20000          1          0 
     17537      19987      20210      20110      20000          1          0 
     17499      19989      20210      20110      20000          1          0 
     17512      19989      20210      20110      20000          1          0 
     17545      19989      20210      20110      20000          1          0 
     28553      20659      20211      20320      20077         74          6 
     17840      21286      20210      20173      20033         10          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18310      20174      20210      20110          0          0          0 
     18104      19990      20210      20110          0          0          0 
     18080      19991      20210      20110          0          0          0 
     18106      19991      20210      20110          0          0          0 
     18140      19990      20210      20110          0          0          0 
     18126      19990      20210      20110          0          0          0 
     18086      19990      20210      20110          0          0          0 
     18092      19991      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17168      20184      20210      20110        105          0      20131 
     16968      19989      20210      20110        109          0      20140 
     16948      19990      20210      20110        110          0      20145 
     16980      19992      20210      20110        110          0      20147 
     17008      19989      20210      20110        100          0      20118 
     16996      19990      20210      20110        100          0      20118 
     16966      19990      20210      20110        100          0      20118 
     16950      19990      20210      20110        100          0      20118 


Latency: pinsrd xmm, r32,1 / movd r32, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42645      50249      20210      30119      30110      10000          0 
     42498      49989      20210      30134      30110      10000          0 
     42425      49988      20210      30130      30110      10000          0 
     42498      49988      20210      30116      30110      10000          0 
     42421      49988      20210      30116      30110      10000          0 
     77506      52405      20210      30643      30477      10061          0 
     43856      49988      20210      30116      30110      10000          0 
     43816      49989      20210      30115      30110      10000          0 


Throughput: pinsrd xmm,m32,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18578      20477      20210      40110          0          1      10004 
     18138      19990      20210      40110          0          1      10003 
     18100      19991      20210      40110          0          1      10004 
     18086      19991      20210      40110          0          1      10003 
     18122      19993      20210      40110          0          1      10004 
     18151      19990      20210      40110          0          1      10004 
     18118      19991      20210      40110          0          1      10003 
     18082      19990      20210      40110          0          1      10004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17969      20488      20210      40110      10003          0      20009 
     17499      19990      20210      40110      10004          0      20000 
     17513      19991      20210      40110      10004          0      20000 
     17548      19990      20210      40110      10004          0      20000 
     17557      19992      20210      40110      10004          0      20000 
     17523      19991      20210      40110      10004          0      20000 
     17496      19991      20210      40110      10004          0      20000 
     17523      19991      20210      40110      10004          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17983      20490      20210      40110        100          0      40127 
     17513      19990      20210      40110        109          0      40151 
     17499      19992      20210      40110        110          0      40150 
     17531      19989      20210      40110        110          0      40152 
     17558      19990      20210      40110        100          0      40125 
     17533      19990      20210      40110        100          0      40125 
     17501      19993      20210      40110        100          0      40125 
     17509      19991      20210      40110        100          0      40125 


Throughput: pinsrq xmm,r64,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35188      40181      20210      40110          0          1          0 
     35114      39989      20210      40110          0          1          0 
     35027      39988      20210      40110          0          1          0 
     35085      39990      20210      40110          0          1          0 
     35077      39990      20210      40110          0          1          0 
     35033      39989      20210      40110          0          1          0 
     35112      39989      20210      40110          0          1          0 
     35014      39989      20210      40110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35013      41201      20210      40110          0          0      40000 
     33932      39989      20210      40110          0          0      40000 
     34021      39989      20210      40110          0          0      40000 
     33928      39990      20210      40110          0          0      40000 
     33995      39991      20210      40110          0          0      40000 
     33976      39990      20210      40110          0          0      40000 
     33937      39989      20210      40110          0          0      40000 
     34019      39989      20210      40110          0          0      40000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35254      40180      20210      40110        105          0      40132 
     35068      39988      20210      40110        109          0      40142 
     35030      39987      20210      40110        100          0      40116 
     35107      39987      20210      40110        100          0      40116 
     35011      39989      20210      40110        100          0      40116 
     35101      39987      20210      40110        100          0      40116 
     35038      39987      20210      40110        100          0      40116 
     35054      39987      20210      40110        100          0      40116 


Throughput: movq r64, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17706      20214      20210      20110      20000          1          0 
     17549      19993      20210      20110      20000          1          0 
     17555      19991      20210      20110      20000          1          0 
     17519      19992      20210      20110      20000          1          0 
     17495      19992      20210      20110      20000          1          0 
     17527      19992      20210      20110      20000          1          0 
     17564      19994      20210      20110      20000          1          0 
     17542      19992      20210      20110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17920      20419      20210      20110          0          0          0 
     17560      19991      20210      20110          0          0          0 
     17522      19990      20210      20110          0          0          0 
     17497      19990      20210      20110          0          0          0 
     17518      19990      20210      20110          0          0          0 
     17558      19990      20210      20110          0          0          0 
     17548      19990      20210      20110          0          0          0 
     17510      19990      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17767      20269      20210      20110        106          0      20133 
     17561      19991      20210      20110        110          0      20145 
     17544      19991      20210      20110        110          0      20145 
     17505      19992      20210      20110        100          0      20114 
     17501      19991      20210      20110        100          0      20114 
     17537      19991      20210      20110        100          0      20114 
     17559      19991      20210      20110        100          0      20114 
     17533      19991      20210      20110        100          0      20114 


Latency: pinsrq xmm, r64,1 / movq r64, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     45069      51446      20210      30124      30110      10000          0 
     43876      49986      20210      30136      30110      10000          0 
     43786      49987      20210      30130      30110      10000          0 
     43886      49986      20210      30116      30110      10000          0 
     43783      49986      20210      30116      30110      10000          0 
     43884      49986      20210      30116      30110      10000          0 
     43785      49986      20210      30116      30110      10000          0 
     43882      49986      20210      30116      30110      10000          0 


Throughput: pinsrq xmm,m64,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17424      20549      20210      40110          0          1      10004 
     16985      19992      20210      40110          0          1      10004 
     17016      19991      20210      40110          0          1      10004 
     16998      19994      20210      40110          0          1      10004 
     16962      19994      20210      40110          0          1      10004 
     16954      19993      20210      40110          0          1      10004 
     16988      19993      20210      40110          0          1      10004 
     17018      19993      20210      40110          0          1      10004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18639      21296      20210      40111      10004          0      20004 
     17543      19998      20210      40110      10004          0      20000 
     17567      19999      20210      40110      10004          0      20000 
     17541      20000      20210      40110      10004          0      20000 
     17506      20000      20210      40110      10004          0      20000 
     17517      20000      20210      40110      10004          0      20000 
     17557      20001      20210      40110      10004          0      20000 
     17563      20000      20210      40110      10004          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18025      20524      20210      40111        102          0      40128 
     17554      19993      20210      40110        110          0      40152 
     17518      19995      20210      40110        100          0      40125 
     17498      19994      20210      40110        100          0      40125 
     17534      19994      20210      40110        100          0      40125 
     17566      19994      20210      40110        100          0      40125 
     17542      19995      20210      40110        100          0      40125 
     17508      19994      20210      40110        100          0      40125 


Throughput: movss xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17715      20218      20210      20110          0          1          0 
     17551      19989      20210      20110          0          1          0 
     17551      19989      20210      20110          0          1          0 
     17516      19991      20210      20110          0          1          0 
     17495      19989      20210      20110          0          1          0 
     17527      19990      20210      20110          0          1          0 
     17557      19989      20210      20110          0          1          0 
     17541      19991      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18276      20171      20210      20110          0          0      20000 
     18076      19988      20210      20110          0          0      20000 
     18102      19989      20210      20110          0          0      20000 
     18142      19990      20210      20110          0          0      20000 
     18127      19988      20210      20110          0          0      20000 
     18088      19989      20210      20110          0          0      20000 
     18084      19989      20210      20110          0          0      20000 
     18119      19990      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17693      20152      20210      20110        106          0      20132 
     17513      19991      20210      20110        110          0      20138 
     17495      19990      20210      20110        110          0      20138 
     17527      19991      20210      20110        111          0      20146 
     17558      19991      20210      20110        110          0      20145 
     17536      19992      20210      20110        100          0      20114 
     50507      22364      20210      20477        229          2      20651 
     17001      19989      20210      20110        100          0      20114 


Latency: movss xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17699      20183      20210      20128      20110          0          0 
     17559      19989      20210      20142      20110          0          0 
     17539      19988      20210      20138      20110          0          0 
     17504      19988      20210      20141      20110          0          0 
     17503      19987      20210      20114      20110          0          0 
     17543      19989      20210      20114      20110          0          0 
     17563      19988      20210      20114      20110          0          0 
     17527      19987      20210      20114      20110          0          0 


Throughput: movss xmm, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18260      20172      20210      20110          0          1          0 
     18082      19990      20210      20110          0          1          0 
     18118      19992      20210      20110          0          1          0 
     18146      19991      20210      20110          0          1          0 
     18115      19990      20210      20110          0          1          0 
     18080      19990      20210      20110          0          1          0 
     18100      19992      20210      20110          0          1          0 
     18135      19989      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17703      20182      20210      20110          0          0      20000 
     17499      19989      20210      20110          0          0      20000 
     17513      19988      20210      20110          0          0      20000 
     17547      19991      20210      20110          0          0      20000 
     17551      19988      20210      20110          0          0      20000 
     17519      19988      20210      20110          0          0      20000 
     17495      19988      20210      20110          0          0      20000 
     17525      19989      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17174      20191      20210      20110        104          0      20127 
     16964      19988      20210      20110        109          0      20134 
     16942      19987      20210      20110        108          0      20140 
     16979      19989      20210      20110        110          0      20145 
     17006      19991      20210      20110        100          0      20118 
     16994      19989      20210      20110        100          0      20118 
     16962      19988      20210      20110         99          0      20118 
     16948      19988      20210      20110         99          0      20118 


Latency: movss xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17160      20183      20210      20127      20110          0          0 
     17008      19989      20210      20142      20110          0          0 
     16976      19989      20210      20145      20110          0          0 
     16950      19988      20210      20114      20110          0          0 
     16970      19987      20210      20114      20110          0          0 
     17006      19987      20210      20114      20110          0          0 
     17004      19987      20210      20114      20110          0          0 
     16970      19989      20210      20114      20110          0          0 


Latency: movss xmm, xmm / movss xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17167      20189      20210      20127      20110          0          0 
     17005      19987      20210      20134      20110          0          0 
     16971      19987      20210      20145      20110          0          0 
     16945      19987      20210      20114      20110          0          0 
     16977      19990      20210      20115      20110          0          0 
     17007      19987      20210      20114      20110          0          0 
     17001      19987      20210      20114      20110          0          0 
     16965      19987      20210      20114      20110          0          0 


Throughput: movss m32,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17230      20256      20210      40110          0          1       6650 
     16976      20003      20210      40110          0          1       6648 
     16963      20004      20210      40110          0          1       6650 
     16990      20001      20210      40110          0          1       6648 
     17021      20002      20210      40110          0          1       6650 
     17003      19999      20210      40110          0          1       6648 
     16969      20000      20210      40110          0          1       6650 
     16963      20001      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16708      20248      20210      40110       6676      20000          0 
     16489      20004      20210      40110       6678      20000          0 
     16459      20002      20210      40110       6677      20000          0 
     16444      20001      20210      40110       6676      20000          0 
     16475      20002      20210      40110       6676      20000          0 
     16503      20000      20210      40110       6679      20000          0 
     16485      20000      20210      40110       6676      20000          0 
     16456      20002      20210      40110       6679      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17735      20241      20210      40110        105       6677      20129 
     17568      20005      20210      40110        110       6677      20142 
     17562      20000      20210      40110        110       6678      20142 
     17527      20001      20210      40110        110       6681      20145 
     17511      20002      20210      40110        100       6676      20114 
     17541      20001      20210      40110        100       6676      20114 
     17572      20000      20210      40110        100       6675      20114 
     17551      19999      20210      40110        100       6676      20114 


Throughput: movss xmm, m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8445      10274      20210      20110          0          1      10000 
      8250      10040      20210      20110          0          1      10000 
      8258      10038      20210      20110          0          1      10000 
      8256      10022      20210      20110          0          1      10000 
      8260      10020      20210      20110          0          1      10000 
      8268      10018      20210      20110          0          1      10000 
      8264      10018      20210      20110          0          1      10000 
      8250      10017      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8661      10216      20210      20110      10000          0          0 
      8517      10033      20210      20110      10000          0          0 
      8527      10036      20210      20110      10000          0          0 
      8541      10040      20210      20110      10000          0          0 
      8544      10037      20210      20110      10000          0          0 
      8518      10017      20210      20110      10000          0          0 
      8511      10017      20210      20110      10000          0          0 
      8503      10021      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8472      10290      20210      20110        110          0      20153 
      8256      10042      20210      20110        110          0      20150 
      8254      10039      20210      20110        110          0      20153 
      8246      10018      20210      20110        100          0      20122 
      8256      10019      20210      20110        100          0      20122 
      8266      10020      20210      20110        100          0      20118 
      8274      10019      20210      20110        100          0      20122 
      8262      10018      20210      20110        100          0      20118 


Latency: movss m32, xmm / movss xmm, m32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42625      50198      20210      20125      30110          0          0 
     42544      50061      20210      20138      30110          0          0 
     75076      52556      20210      20675      30477         57          0 
     59474      72260      20210      22714      30877        102          0 
     44493      54082      20210      20384      30206         13          0 
     41259      50074      20210      20149      30110          0          0 
     48775      59282      20210      20893      30352         48          0 
     43259      52519      20210      20318      30177         -3          0 


Throughput: movsd xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17705      20214      20210      20110          0          1          0 
     17539      19989      20210      20110          0          1          0 
     17557      19988      20210      20110          0          1          0 
     17521      19990      20210      20110          0          1          0 
     17491      19988      20210      20110          0          1          0 
     17519      19988      20210      20110          0          1          0 
     17559      19989      20210      20110          0          1          0 
     17545      19989      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18873      20138      20210      20110          0          0      20000 
     18701      19989      20210      20110          0          0      20000 
     18733      19989      20210      20110          0          0      20000 
     18771      19989      20210      20110          0          0      20000 
     18747      19988      20210      20110          0          0      20000 
     18705      19988      20210      20110          0          0      20000 
     18717      19991      20210      20110          0          0      20000 
     18757      19989      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17144      20181      20210      20110        104          0      20127 
     17010      19988      20210      20110        109          0      20134 
     16985      19988      20210      20110        108          0      20140 
     16954      19991      20210      20110        110          0      20145 
     16958      19991      20210      20110        110          0      20145 
     16986      19989      20210      20110        100          0      20118 
     17011      19989      20210      20110        100          0      20118 
     16978      19988      20210      20110        100          0      20118 


Latency: movsd xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     16625      20193      20210      20127      20110          0          0 
     16431      19987      20210      20134      20110          0          0 
     16457      19989      20210      20135      20110          0          0 
     16488      19990      20210      20145      20110          0          0 
     16488      19989      20210      20114      20110          0          0 
     16453      19987      20210      20114      20110          0          0 
     16433      19987      20210      20114      20110          0          0 
     16459      19988      20210      20115      20110          0          0 


Throughput: movsd xmm, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16569      20152      20210      20110          0          1          0 
     16652      20219      20210      20131          8          4          0 
     17380      21122      20210      20168          7         14          1 
     17443      21230      20210      20187         16         18          1 
     16666      20272      20210      20141          5          5          0 
     17371      21178      20210      20183         10         18          1 
     16537      20103      20210      20118         -3          7          1 
     17292      21028      20210      20170         10         17          2 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17671      20182      20210      20110          0          0      20000 
     17501      19988      20210      20110          0          0      20000 
     17538      19988      20210      20110          0          0      20000 
     17560      19991      20210      20110          0          0      20000 
     17527      19989      20210      20110          0          0      20000 
     17493      19989      20210      20110          0          0      20000 
     17515      19988      20210      20110          0          0      20000 
     17551      19988      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17718      20176      20210      20110        104          0      20127 
     17516      19988      20210      20110        109          0      20134 
     17494      19990      20210      20110        110          0      20145 
     17524      19990      20210      20110         99          0      20118 
     17555      19990      20210      20110        100          0      20118 
     17539      19988      20210      20110         99          0      20118 
     17502      19988      20210      20110         99          0      20118 
     17497      19988      20210      20110        100          0      20118 


Latency: movsd xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18877      20173      20210      20127      20110          0          0 
     18730      19989      20210      20135      20110          0          0 
     18770      19990      20210      20145      20110          0          0 
     29318      20906      20211      20415      20313         54          0 
     18706      19989      20210      20145      20110          0          0 
     18738      19987      20210      20114      20110          0          0 
     18774      19989      20210      20115      20110          0          0 
     18746      19989      20210      20114      20110          0          0 


Latency: movsd xmm, xmm / movsd xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17695      20183      20210      20127      20110          0          0 
     17561      19989      20210      20145      20110          0          0 
     17545      19989      20210      20115      20110          0          0 
     17507      19987      20210      20114      20110          0          0 
     17503      19987      20210      20114      20110          0          0 
     17535      19987      20210      20114      20110          0          0 
     17561      19989      20210      20115      20110          0          0 
     17531      19989      20210      20114      20110          0          0 


Throughput: movsd m64,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18024      21204      20210      40110          0          1       6650 
     16968      20005      20210      40110          0          1       6646 
     16966      20002      20210      40110          0          1       6650 
     17001      20001      20210      40110          0          1       6648 
     17024      20004      20210      40110          0          1       6650 
     16994      20002      20210      40110          0          1       6650 
     16959      19999      20210      40110          0          1       6648 
     16978      20003      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17735      20246      20210      40110       6676      20000          0 
     17559      20004      20210      40110       6675      20000          0 
     17569      20003      20210      40110       6678      20000          0 
     17533      20003      20210      40110       6678      20000          0 
     17507      20002      20210      40110       6677      20000          0 
     17533      20002      20210      40110       6676      20000          0 
     17571      20000      20210      40110       6679      20000          0 
     17555      20000      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17725      20250      20210      40110        110       6678      20144 
     17545      20004      20210      40110        110       6677      20142 
     17571      20004      20210      40110        110       6679      20145 
     17547      20001      20210      40110        100       6676      20114 
     17511      19999      20210      40110        100       6675      20114 
     17517      20000      20210      40110        100       6676      20114 
     17555      20002      20210      40110        100       6675      20114 
     17570      20001      20210      40110        100       6676      20114 


Throughput: movsd xmm, m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9611      11329      20210      20110          0          1      10000 
      8508      10042      20210      20110          0          1      10000 
      8513      10037      20210      20110          0          1      10000 
      8521      10039      20210      20110          0          1      10000 
      8513      10018      20210      20110          0          1      10000 
      8525      10020      20210      20110          0          1      10000 
      8525      10020      20210      20110          0          1      10000 
      8520      10018      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10951      13811      20210      20124      10000          0          3 
     10723      13425      20210      20193      10035          0         25 
     11573      14467      20210      20254      10073          0         44 
     12244      15305      20210      20317      10098          0         58 
     11417      14244      20210      20233      10052          0         33 
     10291      12870      20210      20122      10003          0          6 
     10702      13380      20210      20218      10041          0         33 
     11423      14309      20210      20256      10065          0         39 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8860      10450      20210      20110        105          0      20137 
      8515      10036      20210      20110        110          0      20150 
      8525      10037      20210      20110        110          0      20150 
      8536      10038      20210      20110        110          0      20153 
      8543      10036      20210      20110        110          0      20153 
      8529      10022      20210      20110        100          0      20122 
      8519      10018      20210      20110        100          0      20118 
      8511      10018      20210      20110        100          0      20122 


Latency: movsd m64, xmm / movsd xmm, m64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44102      50237      20210      20125      30110          0          0 
     43820      50019      20210      20138      30110          0          0 
     43939      50060      20210      20145      30110          0          0 
     43834      50033      20210      20110      30110          0          0 
     43920      50045      20210      20110      30110          0          0 
     43811      50001      20210      20110      30110          0          0 
     43884      50015      20210      20110      30110          0          0 
     43824      50000      20210      20110      30110          0          0 


Throughput: movaps m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16689      20256      20210      40110          0          1       6649 
     16451      20004      20210      40110          0          1       6645 
     16458      20005      20210      40110          0          1       6646 
     16486      20001      20210      40110          0          1       6647 
     16508      20004      20210      40110          0          1       6648 
     16483      20004      20210      40110          0          1       6648 
     16449      20004      20210      40110          0          1       6648 
     16458      20005      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17757      20234      20210      40110       6675      20000          0 
     17523      20007      20210      40110       6677      20000          0 
     17515      20006      20210      40110       6681      20000          0 
     17553      20004      20210      40110       6678      20000          0 
     17577      20005      20210      40110       6678      20000          0 
     17541      20005      20210      40110       6676      20000          0 
     17510      20003      20210      40110       6678      20000          0 
     17531      20005      20210      40110       6678      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17223      20241      20210      40110        110       6678      20143 
     16992      20008      20210      40110        110       6680      20145 
     16964      20007      20210      40110        110       6679      20145 
     16982      20003      20210      40110        100       6677      20114 
     17017      20004      20210      40110        100       6676      20114 
     17020      20005      20210      40110        100       6676      20114 
     16980      20002      20210      40110        100       6677      20116 
     16962      20003      20210      40110        100       6677      20114 


Throughput: movaps xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9001      10253      20210      20110          0          1      10000 
      8821      10038      20210      20110          0          1      10000 
      8869      10099      20210      20110          0          1      10000 
      8791      10022      20210      20110          0          1      10000 
      8775      10018      20210      20110          0          1      10000 
      8770      10020      20210      20110          0          1      10000 
      8770      10021      20210      20110          0          1      10000 
      8781      10023      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8733      10275      20210      20110      10000          0          0 
      8509      10018      20210      20110      10000          0          0 
      8515      10038      20210      20110      10000          0          0 
      8504      10036      20210      20110      10000          0          0 
      8513      10043      20210      20110      10000          0          0 
      8507      10021      20210      20110      10000          0          0 
      8513      10020      20210      20110      10000          0          0 
      8521      10018      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8463      10273      20210      20110        105          0      20138 
      8261      10017      20210      20110        100          0      20118 
      8283      10038      20210      20110        110          0      20151 
      8288      10046      20210      20110        115          0      20166 
      8255      10019      20210      20110        100          0      20122 
      8251      10021      20210      20110        100          0      20122 
      8238      10017      20210      20110        100          0      20118 
      8238      10019      20210      20110        100          0      20124 


Latency: movaps m128, xmm / movaps xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44049      50203      20210      20126      30110          0          0 
     43826      50018      20210      20139      30110          0          0 
     43894      50016      20210      20139      30110          0          0 
     43813      50009      20210      20140      30110          0          0 
     43892      50003      20210      20144      30110          0          0 
     43817      50024      20210      20120      30110          0          0 
     43903      50013      20210      20120      30110          0          0 
     43816      50023      20210      20120      30110          0          0 


Throughput: movups m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16667      20248      20210      40110          0          1       6651 
     16494      20005      20210      40110          0          1       6645 
     16504      20004      20210      40110          0          1       6647 
     16475      20004      20210      40110          0          1       6648 
     16447      20004      20210      40110          0          1       6648 
     16464      20004      20210      40110          0          1       6648 
     16498      20005      20210      40110          0          1       6648 
     16502      20002      20210      40110          0          1       6651 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17242      20265      20210      40110       6674      20000          0 
     17016      20006      20210      40110       6681      20000          0 
     16983      20005      20210      40110       6677      20000          0 
     16960      20003      20210      40110       6676      20000          0 
     16995      20002      20210      40110       6679      20000          0 
     17024      20002      20210      40110       6676      20000          0 
     17006      20004      20210      40110       6679      20000          0 
     16975      20004      20210      40110       6678      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18984      20254      20210      40110        110       6679      20144 
     18716      20004      20210      40110        110       6677      20142 
     18744      20005      20210      40110        110       6679      20142 
     18783      20005      20210      40110        110       6677      20144 
     18764      20002      20210      40110        100       6677      20114 
     18720      20002      20210      40110        100       6677      20116 
     18724      20001      20210      40110        100       6677      20114 
     18766      20003      20210      40110        100       6677      20116 


Throughput: movaps xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9000      10268      20210      20110          0          1      10000 
      8792      10038      20210      20110          0          1      10000 
      8786      10042      20210      20110          0          1      10000 
      8771      10019      20210      20110          0          1      10000 
      8777      10018      20210      20110          0          1      10000 
      8792      10021      20210      20110          0          1      10000 
      8798      10019      20210      20110          0          1      10000 
      8802      10020      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9750      10737      20210      20110      10000          0          0 
      9108      10044      20210      20110      10000          0          0 
      9097      10047      20210      20110      10000          0          0 
      9074      10029      20210      20110      10000          0          0 
      9064      10026      20210      20110      10000          0          0 
      9072      10024      20210      20110      10000          0          0 
      9082      10024      20210      20110      10000          0          0 
      9097      10030      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9004      10265      20210      20110        105          0      20138 
      8812      10036      20210      20110        110          0      20151 
      8820      10038      20210      20110        110          0      20152 
      8812      10041      20210      20110        110          0      20153 
      8784      10018      20210      20110        100          0      20118 
      8776      10020      20210      20110        100          0      20124 
      8768      10021      20210      20110        100          0      20118 
      8771      10020      20210      20110        100          0      20118 


Latency: movups m128, xmm / movaps xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42635      50251      20210      20138      30110          1          0 
     42575      50060      20210      20147      30110          1          0 
     42430      50012      20210      20144      30110          1          0 
     42534      50016      20210      20112      30110          1          0 
     42425      50005      20210      20112      30110          1          0 
     42548      50028      20210      20112      30110          1          0 
     42428      50007      20210      20120      30110          1          0 
     42528      50006      20210      20112      30110          1          0 


Throughput: movaps m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16706      20269      20210      40110          0          1       6643 
     16453      20005      20210      40110          0          1       6647 
     16452      20005      20210      40110          0          1       6646 
     16480      20002      20210      40110          0          1       6647 
     16508      20004      20210      40110          0          1       6648 
     16482      20003      20210      40110          0          1       6648 
     16449      20003      20210      40110          0          1       6648 
     16454      20005      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     19828      23332      20210      40151       6003      20015         23 
     18946      22356      20210      40120       6286      20001          7 
     19582      23051      20210      40122       6280      20003          5 
     19223      22604      20210      40114       5783      20000          5 
     20408      24026      20210      40126       5829      20000          3 
     19789      23374      20210      40126       5823      20000          4 
     20898      24651      20210      40160       6161      20009         15 
     20141      23661      20210      40189       6570      20046         16 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     20441      23327      20210      40110        105       7759      20132 
     20411      23263      20210      40110        116       8209      20135 
     20298      23163      20210      40110        137       7757      20148 
     20193      23100      20210      40110        113       7757      20122 
     20213      23091      20210      40110        128       7506      20149 
     20261      23068      20210      40110        111       7606      20125 
     20305      23160      20210      40110        112       7636      20128 
     20201      23081      20210      40110        126       7617      20151 


Throughput: movups xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8709      10274      20210      20110          0          1      10000 
      8519      10038      20210      20110          0          1      10000 
      8509      10019      20210      20110          0          1      10000 
      8520      10020      20210      20110          0          1      10000 
      8529      10024      20210      20110          0          1      10000 
      8531      10021      20210      20110          0          1      10000 
      8520      10021      20210      20110          0          1      10000 
      8511      10021      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9009      10258      20210      20110      10000          0          0 
      8819      10043      20210      20110      10000          0          0 
      8807      10040      20210      20110      10000          0          0 
      8783      10020      20210      20110      10000          0          0 
      8772      10022      20210      20110      10000          0          0 
      8764      10020      20210      20110      10000          0          0 
      8775      10025      20210      20110      10000          0          0 
      8783      10021      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9944      10987      20210      20110        110          0      20144 
      9090      10036      20210      20110        110          0      20147 
      9107      10039      20210      20110        110          0      20151 
      9112      10041      20210      20110        110          0      20153 
      9109      10040      20210      20110        110          0      20153 
      9078      10019      20210      20110        100          0      20118 
      9068      10019      20210      20110        100          0      20118 
      9062      10022      20210      20110        100          0      20122 


Latency: movaps m128, xmm / movups xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     43981      50203      20210      20138      30110          0          0 
     43905      50015      20210      20147      30110          0          0 
     43798      50005      20210      20140      30110          0          0 
     43897      50003      20210      20140      30110          0          0 
     43792      49999      20210      20120      30110          0          0 
     43894      50001      20210      20112      30110          0          0 
     43797      50009      20210      20112      30110          0          0 
     43894      50003      20210      20112      30110          0          0 


Throughput: movapd m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17733      20248      20210      40110          0          1       6650 
     17549      20001      20210      40110          0          1       6646 
     17569      20002      20210      40110          0          1       6647 
     17531      19998      20210      40110          0          1       6648 
     17503      20000      20210      40110          0          1       6648 
     17523      19998      20210      40110          0          1       6650 
     17564      19999      20210      40110          0          1       6648 
     17556      19998      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18355      20239      20210      40110       6676      20000          0 
     18157      20004      20210      40110       6678      20000          0 
     18117      20002      20210      40110       6676      20000          0 
     18092      20005      20210      40110       6678      20000          0 
     18126      20001      20210      40110       6678      20000          0 
     18155      19999      20210      40110       6677      20000          0 
     18133      19999      20210      40110       6676      20000          0 
     18094      20001      20210      40110       6679      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17724      20248      20210      40110        105       6677      20129 
     17530      20005      20210      40110        110       6679      20142 
     17564      20003      20210      40110        110       6680      20145 
     17564      20001      20210      40110        100       6677      20114 
     17528      20004      20210      40110        100       6676      20114 
     17508      20001      20210      40110        100       6675      20114 
     17540      20002      20210      40110        100       6676      20114 
     17572      20002      20210      40110        100       6675      20114 


Throughput: movapd xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9303      10279      20210      20110          0          1      10000 
      9080      10040      20210      20110          0          1      10000 
      9062      10018      20210      20110          0          1      10000 
      9074      10018      20210      20110          0          1      10000 
      9084      10017      20210      20110          0          1      10000 
      9097      10020      20210      20110          0          1      10000 
      9096      10018      20210      20110          0          1      10000 
      9082      10018      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8987      10266      20210      20110      10000          0          0 
      8786      10035      20210      20110      10000          0          0 
      8798      10040      20210      20110      10000          0          0 
      8791      10018      20210      20110      10000          0          0 
      8798      10018      20210      20110      10000          0          0 
      8805      10018      20210      20110      10000          0          0 
      8796      10017      20210      20110      10000          0          0 
      8784      10020      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9288      10263      20210      20110        106          0      20137 
      9083      10042      20210      20110        111          0      20150 
      9089      10046      20210      20110        111          0      20153 
      9096      10044      20210      20110        111          0      20153 
      9093      10024      20210      20110        101          0      20122 
      9103      10024      20210      20110        101          0      20122 
      9102      10025      20210      20110        101          0      20122 
      9089      10026      20210      20110        101          0      20122 


Latency: movapd m128, xmm / movapd xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     43967      50194      20210      20125      30110          0          0 
     43983      50104      20210      20146      30110          0          0 
     43807      50005      20210      20146      30110          0          0 
     43894      50012      20210      20145      30110          0          0 
     43811      50005      20210      20110      30110          0          0 
     43876      49996      20210      20110      30110          0          0 
     43814      49997      20210      20110      30110          0          0 
     43866      49998      20210      20110      30110          0          0 


Throughput: movdqa m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17757      20248      20210      40110          0          1       6650 
     17513      20003      20210      40110          0          1       6645 
     17527      20008      20210      40110          0          1       6650 
     17559      20008      20210      40110          0          1       6650 
     17570      20001      20210      40110          0          1       6650 
     17527      19999      20210      40110          0          1       6648 
     17505      20002      20210      40110          0          1       6650 
     17535      20002      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17737      20241      20210      40110       6678      20000          0 
     17506      20005      20210      40110       6678      20000          0 
     17533      20004      20210      40110       6677      20000          0 
     17567      20003      20210      40110       6677      20000          0 
     17555      20002      20210      40110       6679      20000          0 
     17521      20005      20210      40110       6676      20000          0 
     17509      20001      20210      40110       6679      20000          0 
     17549      20006      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17751      20246      20210      40110        110       6678      20144 
     17570      20005      20210      40110        110       6677      20142 
     17564      20004      20210      40110        110       6679      20145 
     17525      20002      20210      40110        110       6679      20145 
     17509      20001      20210      40110        100       6676      20114 
     17544      19999      20210      40110        100       6676      20114 
     17576      20001      20210      40110        100       6676      20114 
     17550      20001      20210      40110        100       6675      20114 


Throughput: movdqa xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8709      10275      20210      20110          0          1      10000 
      8513      10037      20210      20110          0          1      10000 
      8527      10039      20210      20110          0          1      10000 
      8531      10040      20210      20110          0          1      10000 
      8526      10020      20210      20110          0          1      10000 
      8521      10017      20210      20110          0          1      10000 
      8515      10019      20210      20110          0          1      10000 
      8506      10017      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9000      10263      20210      20110      10000          0          0 
      8814      10037      20210      20110      10000          0          0 
      8824      10038      20210      20110      10000          0          0 
      8816      10037      20210      20110      10000          0          0 
      8787      10018      20210      20110      10000          0          0 
      8780      10021      20210      20110      10000          0          0 
      8768      10018      20210      20110      10000          0          0 
      8770      10018      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9319      10274      20210      20110        104          0      20129 
      9109      10033      20210      20110        110          0      20150 
      9107      10038      20210      20110        110          0      20152 
      9080      10019      20210      20110        100          0      20118 
      9072      10019      20210      20110        100          0      20118 
      9058      10020      20210      20110        100          0      20122 
      9062      10019      20210      20110        100          0      20122 
      9075      10021      20210      20110        100          0      20122 


Latency: movdqa m128, xmm / movdqa xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     43931      50164      20210      20140      30110          0          0 
     43895      50000      20210      20146      30110          0          0 
     43798      50006      20210      20145      30110          0          0 
     43901      50010      20210      20110      30110          0          0 
     43794      50000      20210      20110      30110          0          0 
     43886      49997      20210      20110      30110          0          0 
     43812      50013      20210      20110      30110          0          0 
     43888      50008      20210      20110      30110          0          0 


Throughput: movdqu m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17741      20243      20210      40110          0          1       6648 
     17507      20004      20210      40110          0          1       6650 
     17533      20003      20210      40110          0          1       6650 
     17569      20004      20210      40110          0          1       6650 
     17555      20001      20210      40110          0          1       6648 
     17515      20001      20210      40110          0          1       6650 
     17511      19999      20210      40110          0          1       6648 
     17547      20000      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17245      20285      20210      40110       6678      20000          0 
     16972      20004      20210      40110       6675      20000          0 
     16968      20007      20210      40110       6678      20000          0 
     16996      20002      20210      40110       6681      20000          0 
     17021      20002      20210      40110       6676      20000          0 
     16998      20003      20210      40110       6679      20000          0 
     16964      20004      20210      40110       6676      20000          0 
     16968      20001      20210      40110       6679      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17755      20256      20210      40110        105       6677      20129 
     17507      20004      20210      40110        110       6678      20142 
     17535      20003      20210      40110        110       6680      20145 
     17568      19999      20210      40110        100       6677      20114 
     17550      20000      20210      40110        100       6675      20114 
     17519      20003      20210      40110        100       6676      20114 
     17511      20001      20210      40110        100       6675      20114 
     17543      20001      20210      40110        100       6676      20114 


Throughput: movdqu xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8763      10314      20210      20110          0          1      10000 
      8531      10034      20210      20110          0          1      10000 
      8547      10039      20210      20110          0          1      10000 
      8543      10038      20210      20110          0          1      10000 
      8517      10017      20210      20110          0          1      10000 
      8507      10019      20210      20110          0          1      10000 
      8499      10018      20210      20110          0          1      10000 
      8495      10019      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8993      10263      20210      20110      10000          0          0 
      8802      10036      20210      20110      10000          0          0 
      8812      10035      20210      20110      10000          0          0 
      8806      10016      20210      20110      10000          0          0 
      8802      10019      20210      20110      10000          0          0 
      8792      10016      20210      20110      10000          0          0 
      8780      10017      20210      20110      10000          0          0 
      8771      10017      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9956      11332      20210      20110        105          0      20137 
      8812      10038      20210      20110        110          0      20150 
      8800      10040      20210      20110        110          0      20153 
      8769      10018      20210      20110        100          0      20122 
      8766      10018      20210      20110        100          0      20122 
      8776      10021      20210      20110        100          0      20118 
      8786      10020      20210      20110        100          0      20118 
      8793      10018      20210      20110        100          0      20118 


Latency: movdqu m128, xmm / movdqu xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44050      50181      20210      20125      30110          0          0 
     43808      50014      20210      20138      30110          0          0 
     43896      50003      20210      20138      30110          0          0 
     43846      50062      20210      20145      30110          0          0 
     43921      50030      20210      20110      30110          0          0 
     43793      50001      20210      20110      30110          0          0 
     43932      50047      20210      20110      30110          0          0 
     43804      50011      20210      20110      30110          0          0 


Throughput: lddqu xmm,m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9379      10695      20210      20110          0          1      10000 
      8790      10038      20210      20110          0          1      10000 
      8786      10039      20210      20110          0          1      10000 
      8791      10037      20210      20110          0          1      10000 
      8779      10018      20210      20110          0          1      10000 
      8794      10021      20210      20110          0          1      10000 
      8798      10018      20210      20110          0          1      10000 
      8802      10018      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9292      10235      20210      20110      10000          0          0 
      9095      10035      20210      20110      10000          0          0 
      9090      10038      20210      20110      10000          0          0 
      9078      10039      20210      20110      10000          0          0 
      9064      10019      20210      20110      10000          0          0 
      9075      10019      20210      20110      10000          0          0 
      9081      10017      20210      20110      10000          0          0 
      9094      10019      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9018      10265      20210      20110        105          0      20137 
      8814      10040      20210      20110        110          0      20152 
      8798      10036      20210      20110        110          0      20153 
      8775      10022      20210      20110        100          0      20122 
      8765      10020      20210      20110        100          0      20122 
      8770      10018      20210      20110        100          0      20122 
      8782      10018      20210      20110        100          0      20122 
      8790      10017      20210      20110        100          0      20122 


Throughput: movdqa m128, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17224      20245      20210      40110          0          1       6648 
     16990      20008      20210      40110          0          1       6649 
     16956      20001      20210      40110          0          1       6648 
     16981      20002      20210      40110          0          1       6648 
     17012      20000      20210      40110          0          1       6650 
     17012      20001      20210      40110          0          1       6648 
     16980      20004      20210      40110          0          1       6650 
     16956      20000      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17739      20233      20210      40110       6675      20000          0 
     17575      20006      20210      40110       6675      20000          0 
     17557      20005      20210      40110       6678      20000          0 
     17521      20005      20210      40110       6676      20000          0 
     17517      20003      20210      40110       6680      20000          0 
     17545      20000      20210      40110       6676      20000          0 
     17567      19999      20210      40110       6679      20000          0 
     50289      22634      20210      40477       6689      20044         88 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17777      20249      20210      40110        105       6677      20129 
     17567      20006      20210      40110        110       6680      20145 
     17525      20002      20210      40110        100       6677      20114 
     17505      20002      20210      40110        100       6676      20114 
     17537      20000      20210      40110        100       6675      20114 
     17571      20004      20210      40110        100       6676      20114 
     17551      20003      20210      40110        100       6676      20114 
     17513      20001      20210      40110        100       6676      20114 


Latency: lddqu xmm, m128 / movdqa m128, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     43987      50217      20210      20125      30110          0          0 
     43954      50070      20210      20274      30114          0          0 
     43813      50022      20210      20142      30110          0          0 
     43899      50004      20210      20141      30110          0          0 
     43804      50014      20210      20141      30110          0          0 
     43899      50003      20210      20118      30110          0          0 
     43798      50003      20210      20118      30110          0          0 
     43893      50002      20210      20118      30110          0          0 


Throughput: movq m64,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     23732      28079      20210      40140          5         14       5167 
     20031      23625      20210      40120          0          4       5935 
     22880      26978      20210      40112          9          0       5133 
     23097      27179      20210      40110          9         -5       5063 
     21300      25101      20210      40110         12          3       4314 
     19900      23475      20210      40110          4          2       4408 
     19672      23145      20210      40110          1          8       4133 
     19699      23135      20210      40110          2          1       4168 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17212      20245      20210      40110       6678      20000          0 
     16976      20003      20210      40110       6678      20000          0 
     16962      20003      20210      40110       6675      20000          0 
     16994      20002      20210      40110       6676      20000          0 
     17017      20001      20210      40110       6679      20000          0 
     16997      20001      20210      40110       6676      20000          0 
     16962      20002      20210      40110       6676      20000          0 
     16964      20000      20210      40110       6679      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18310      20245      20210      40110        105       6678      20129 
     18119      20001      20210      40110        110       6677      20142 
     18157      20003      20210      40110        110       6679      20145 
     18140      20006      20210      40110        110       6681      20145 
     18101      20001      20210      40110        100       6675      20114 
     18097      20000      20210      40110        100       6676      20114 
     18135      19999      20210      40110        100       6675      20114 
     18154      20001      20210      40110        100       6676      20114 


Throughput: movq xmm, m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8997      10258      20210      20110          0          1      10000 
      8813      10034      20210      20110          0          1      10000 
      8821      10036      20210      20110          0          1      10000 
      8819      10041      20210      20110          0          1      10000 
      8787      10018      20210      20110          0          1      10000 
      8779      10018      20210      20110          0          1      10000 
      8771      10021      20210      20110          0          1      10000 
      8770      10019      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8739      10269      20210      20110      10000          0          0 
      8529      10035      20210      20110      10000          0          0 
      8525      10040      20210      20110      10000          0          0 
      8499      10018      20210      20110      10000          0          0 
      8489      10019      20210      20110      10000          0          0 
      8495      10019      20210      20110      10000          0          0 
      8503      10018      20210      20110      10000          0          0 
      8512      10018      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     11712      13566      20210      20145        135         -1      20212 
     10715      12246      20210      20122        135          1      20164 
      9701      11079      20210      20175        151          0      20275 
      8796      10018      20210      20110        131          0      20168 
      8788       9995      20210      20110        121          0      20137 
      8794       9995      20210      20110        121          0      20133 
      8800       9995      20210      20110        121          0      20133 
      8794       9996      20210      20110        121          0      20133 


Latency: movq m64, xmm / movq xmm, m64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42623      50227      20210      20144      30110          0          0 
     42575      50064      20210      20146      30110          0          0 
     42435      50007      20210      20141      30110          0          0 
     42518      50001      20210      20141      30110          0          0 
     42432      49999      20210      20110      30110          0          0 
     42518      49997      20210      20110      30110          0          0 
     42444      50012      20210      20110      30110          0          0 
     42514      49999      20210      20110      30110          0          0 


Throughput: movq m64,mmx

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16639      20225      20210      40110          0          1       6649 
     16444      20004      20210      40110          0          1       6647 
     16482      20007      20210      40110          0          1       6646 
     16508      20004      20210      40110          0          1       6648 
     16487      20003      20210      40110          0          1       6648 
     16453      20002      20210      40110          0          1       6651 
     16446      20003      20210      40110          0          1       6647 
     16481      20004      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17747      20204      20210      40110       6673      20000          0 
     17539      20004      20210      40110       6680      20000          0 
     17505      20002      20210      40110       6679      20000          0 
     17531      20005      20210      40110       6678      20000          0 
     17564      20000      20210      40110       6676      20000          0 
     17560      20002      20210      40110       6678      20000          0 
     17525      20002      20210      40110       6678      20000          0 
     17511      20004      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17765      20226      20210      40110        105       6678      20129 
     17565      20009      20210      40110        110       6678      20142 
     17527      20008      20210      40110        110       6678      20145 
     17515      20007      20210      40110        110       6680      20145 
     17545      20003      20210      40110        100       6677      20116 
     17575      20003      20210      40110        100       6677      20114 
     17553      20007      20210      40110        100       6676      20114 
     17513      20004      20210      40110        100       6676      20114 


Throughput: movq mmx, m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9015      10258      20210      20110          0          1      10000 
      8814      10036      20210      20110          0          1      10000 
      8809      10043      20210      20110          0          1      10000 
      8796      10040      20210      20110          0          1      10000 
      8772      10021      20210      20110          0          1      10000 
      8771      10020      20210      20110          0          1      10000 
      8783      10022      20210      20110          0          1      10000 
      8794      10024      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8984      10264      20210      20110      10000          0          0 
      8796      10036      20210      20110      10000          0          0 
      8810      10040      20210      20110      10000          0          0 
      8820      10041      20210      20110      10000          0          0 
      8808      10021      20210      20110      10000          0          0 
      8796      10018      20210      20110      10000          0          0 
      8791      10020      20210      20110      10000          0          0 
      8782      10022      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8986      10242      20210      20110        110          0      20144 
      8781      10023      20210      20110        100          0      20120 
      8784      10037      20210      20110        110          0      20150 
      8784      10038      20210      20110        110          0      20153 
      8783      10022      20210      20110        100          0      20124 
      8792      10024      20210      20110        100          0      20122 
      8804      10025      20210      20110        100          0      20124 
      8804      10021      20210      20110        100          0      20122 


Latency: movq m64, mmx / movq mmx, m64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     49722      60376      20210      20126      30110          0          0 
     50269      60986      20210      20140      30110          0          0 
     49411      60045      20210      20112      30110          0          0 
     49526      60066      20210      20116      30110          0          0 
     49417      60042      20210      20112      30110          0          0 
     61775      75002      20210      20112      30110          0          0 
     61821      75003      20210      20112      30110          0          0 
     49500      60135      20210      20116      30110          0          0 


Throughput: movntps m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18641      20615      20210      40110          0          1       6650 
     18237      20132      20210      40110          0          1       6646 
     18272      20135      20210      40110          0          1       6645 
     18247      20128      20210      40110          0          1       6646 
     18205      20126      20210      40110          0          1       6647 
     18215      20127      20210      40110          0          1       6651 
     18256      20128      20210      40110          0          1       6647 
     18274      20134      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17880      20423      20210      40110       6680      20000          0 
     17664      20132      20210      40110       6680      20000          0 
     17682      20128      20210      40110       6679      20000          0 
     17648      20128      20210      40110       6678      20000          0 
     17618      20131      20210      40110       6678      20000          0 
     17636      20127      20210      40110       6676      20000          0 
     17672      20128      20210      40110       6678      20000          0 
     17672      20127      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17309      20397      20210      40110        105       6677      20129 
     17069      20131      20210      40110        110       6676      20142 
     17099      20130      20210      40110        110       6679      20142 
     17134      20133      20210      40110        110       6677      20144 
     17111      20133      20210      40110        100       6677      20114 
     17071      20126      20210      40110        100       6677      20116 
     17073      20126      20210      40110        100       6677      20114 
     17103      20126      20210      40110        100       6677      20116 


Throughput: movaps xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8852      10083      20210      20110          1          1      10000 
      8808      10026      20210      20110          1          1      10000 
      8820      10043      20210      20110          1          1      10000 
      8814      10049      20210      20110          1          1      10000 
      8804      10046      20210      20110          1          1      10000 
      8774      10026      20210      20110          1          1      10000 
      8769      10025      20210      20110          1          1      10000 
      8783      10027      20210      20110          1          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9397      10362      20210      20110      10004          0          0 
      9099      10039      20210      20110      10000          0          0 
      9090      10043      20210      20110      10003          0          0 
      9074      10040      20210      20110      10000          0          0 
      9060      10019      20210      20110      10000          0          0 
      9070      10018      20210      20110      10000          0          0 
      9079      10021      20210      20110      10000          0          0 
      9092      10022      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8984      10264      20210      20110        105          0      20138 
      8794      10040      20210      20110        110          0      20150 
      8806      10036      20210      20110        110          0      20152 
      8798      10018      20210      20110        100          0      20118 
      8806      10018      20210      20110        100          0      20118 
      8800      10021      20210      20110        100          0      20118 
      8791      10019      20210      20110        100          0      20124 
      8778      10018      20210      20110        100          0      20118 


Latency: movntps m128, xmm / movaps xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3518437    3883612      20210      20675      30478         60          0 
   3477920    3830655      20211      21434      30809        125          0 
   3483606    3844570      20210      20139      30110          0          0 
   3481042    3841742      20210      20139      30110          0          0 
   3478664    3815478      20211      20430      30311         50          0 
   3436496    3792654      20210      20112      30110          0          0 
   3443324    3800114      20210      20140      30110          1          0 
   3457685    3801715      20211      20924      30441         63          0 


Throughput: movntpd m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17896      20421      20210      40110          0          1       6648 
     17620      20131      20210      40110          0          1       6645 
     17650      20131      20210      40110          0          1       6646 
     17685      20129      20210      40110          0          1       6648 
     17665      20130      20210      40110          0          1       6650 
     17624      20124      20210      40110          0          1       6648 
     17626      20132      20210      40110          0          1       6650 
     17660      20127      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17888      20412      20210      40110       6677      20000          0 
     17675      20128      20210      40110       6681      20000          0 
     17667      20127      20210      40110       6678      20000          0 
     17632      20128      20210      40110       6678      20000          0 
     17622      20129      20210      40110       6676      20000          0 
     17648      20120      20210      40110       6676      20000          0 
     17678      20125      20210      40110       6679      20000          0 
     17650      20123      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17896      20436      20210      40110        110       6680      20144 
     17668      20132      20210      40110        110       6677      20142 
     17680      20128      20210      40110        110       6677      20142 
     17646      20131      20210      40110        110       6680      20145 
     17620      20133      20210      40110        110       6680      20145 
     17644      20132      20210      40110        100       6677      20114 
     17678      20132      20210      40110        100       6676      20114 
     17666      20126      20210      40110        100       6675      20114 


Throughput: movaps xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9607      10247      20210      20110          0          1      10000 
      9426      10040      20210      20110          0          1      10000 
      9407      10019      20210      20110          0          1      10000 
      9395      10020      20210      20110          0          1      10000 
      9385      10018      20210      20110          0          1      10000 
      9375      10021      20210      20110          0          1      10000 
      9373      10020      20210      20110          0          1      10000 
      9388      10023      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9278      10250      20210      20110      10000          0          0 
      9097      10044      20210      20110      10000          0          0 
      9110      10044      20210      20110      10000          0          0 
      9101      10027      20210      20110      10000          0          0 
      9096      10026      20210      20110      10000          0          0 
      9089      10027      20210      20110      10000          0          0 
      9075      10027      20210      20110      10000          0          0 
      9068      10029      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9414      10404      20210      20110        110          0      20148 
      9078      10041      20210      20110        110          0      20152 
      9089      10040      20210      20110        110          0      20153 
      9079      10018      20210      20110        100          0      20122 
      9090      10020      20210      20110        100          0      20124 
      9100      10023      20210      20110        100          0      20124 
      9085      10020      20210      20110        100          0      20118 
      9080      10021      20210      20110        100          0      20126 


Latency: movntpd m128, xmm / movaps xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3522484    4017037      20210      20134      30110          0          0 
   3468347    4013382      20211      21291      30767        129          0 
   3440572    4016710      20211      22098      30798        118          0 
   3454733    4066946      20210      20110      30110          0          0 
   3513043    4010407      20210      20663      30477         62          0 
   3531798    4004737      20211      21017      30499         79          0 
   3510755    4003732      20210      20141      30110          0          0 
   3518969    4013034      20210      20141      30110          0          0 


Throughput: movntq m64,mmx

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18544      20422      20210      40110          0          1       6649 
     18242      20128      20210      40110          0          1       6647 
     18207      20133      20210      40110          0          1       6645 
     18229      20128      20210      40110          0          1       6647 
     18263      20125      20210      40110          0          1       6647 
     18258      20127      20210      40110          0          1       6651 
     18219      20126      20210      40110          0          1       6647 
     18213      20130      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18400      20333      20210      40110       6677      20000          0 
     18209      20122      20210      40110       6676      20000          0 
     18248      20125      20210      40110       6677      20000          0 
     18269      20125      20210      40110       6678      20000          0 
     18227      20125      20210      40110       6680      20000          0 
     18203      20129      20210      40110       6680      20000          0 
     18230      20127      20210      40110       6679      20000          0 
     18266      20126      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18425      20369      20210      40110        105       6677      20129 
     18253      20139      20210      40110        110       6677      20142 
     18272      20130      20210      40110        110       6681      20145 
     18243      20132      20210      40110        110       6679      20145 
     18205      20129      20210      40110        100       6676      20114 
     18227      20128      20210      40110        100       6676      20114 
     18268      20135      20210      40110        100       6677      20116 
     18261      20129      20210      40110        100       6677      20114 


Throughput: movq mmx, m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9149      10439      20210      20110          0          1      10000 
      8789      10039      20210      20110          0          1      10000 
      8782      10041      20210      20110          0          1      10000 
      8794      10040      20210      20110          0          1      10000 
      8779      10018      20210      20110          0          1      10000 
      8792      10020      20210      20110          0          1      10000 
      8802      10021      20210      20110          0          1      10000 
      8800      10020      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9294      10261      20210      20110      10000          0          0 
      9085      10020      20210      20110      10000          0          0 
      9118      10041      20210      20110      10000          0          0 
      9107      10038      20210      20110      10000          0          0 
      9104      10041      20210      20110      10000          0          0 
      9089      10039      20210      20110      10000          0          0 
      9062      10019      20210      20110      10000          0          0 
      9062      10022      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8692      10241      20210      20110        110          0      20144 
      8512      10040      20210      20110        110          0      20150 
      8514      10040      20210      20110        110          0      20152 
      8523      10039      20210      20110        110          0      20153 
      8516      10019      20210      20110        100          0      20118 
      8526      10022      20210      20110        100          0      20118 
      8529      10020      20210      20110        100          0      20124 
      8522      10018      20210      20110        100          0      20118 


Latency: movntq m64, mmx / movq mmx, m64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3359518    3867760      20212      26293      32227        346          0 
   3255706    3832583      20210      20112      30110          0          0 
   3252223    3828554      20210      20139      30110          0          0 
   3289279    3833264      20211      20928      30461         67          0 
   3299822    3884552      20210      20140      30110          0          0 
   3252548    3828852      20210      20140      30110          0          0 
   3271523    3836951      20211      20681      30398         66          0 
   3327640    3813113      20210      20656      30477         60          0 


Throughput: movntdq m128,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17866      20413      20210      40110          0          1       6646 
     17640      20123      20210      40110          0          1       6650 
     17683      20130      20210      40110          0          1       6648 
     17666      20127      20210      40110          0          1       6648 
     17636      20131      20210      40110          0          1       6650 
     17619      20124      20210      40110          0          1       6650 
     17652      20126      20210      40110          0          1       6648 
     17680      20122      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18451      20398      20210      40110       6675      20000          0 
     18229      20119      20210      40110       6675      20000          0 
     18268      20124      20210      40110       6677      20000          0 
     18243      20120      20210      40110       6677      20000          0 
     18203      20120      20210      40110       6676      20000          0 
     18211      20121      20210      40110       6679      20000          0 
     18252      20123      20210      40110       6676      20000          0 
     18266      20122      20210      40110       6679      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17924      20426      20210      40110        110       6680      20144 
     17672      20118      20210      40110        110       6678      20142 
     17644      20125      20210      40110        110       6679      20145 
     17611      20125      20210      40110        110       6681      20145 
     17638      20122      20210      40110        100       6676      20114 
     17668      20117      20210      40110        100       6676      20114 
     17663      20121      20210      40110        100       6675      20114 
     17632      20124      20210      40110        100       6676      20114 


Throughput: movdqa xmm, m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8886      10469      20210      20110          0          1      10000 
      8509      10036      20210      20110          0          1      10000 
      8507      10034      20210      20110          0          1      10000 
      8519      10038      20210      20110          0          1      10000 
      8514      10020      20210      20110          0          1      10000 
      8519      10018      20210      20110          0          1      10000 
      8531      10018      20210      20110          0          1      10000 
      8520      10018      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8475      10276      20210      20110      10000          0          0 
      8264      10036      20210      20110      10000          0          0 
      8255      10033      20210      20110      10000          0          0 
      8257      10041      20210      20110      10000          0          0 
      8238      10018      20210      20110      10000          0          0 
      8244      10018      20210      20110      10000          0          0 
      8255      10018      20210      20110      10000          0          0 
      8263      10019      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8723      10263      20210      20110        105          0      20137 
      8536      10033      20210      20110        110          0      20150 
      8544      10032      20210      20110        110          0      20150 
      8541      10040      20210      20110        110          0      20153 
      8513      10018      20210      20110        100          0      20122 
      8506      10018      20210      20110        100          0      20122 
      8495      10018      20210      20110        100          0      20122 
      8499      10019      20210      20110        100          0      20122 


Latency: movntdq m128, xmm / movdqa xmm, m128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3319458    3751028      20211      22619      30932        155          0 
   3239994    3694896      20210      20138      30110          0          0 
   3241980    3697243      20210      20141      30110          0          0 
   3257231    3693886      20211      20745      30403         58          0 
   3246192    3702049      20210      20138      30110          0          0 
   3238524    3693221      20210      20110      30110          0          0 
   3252120    3695507      20211      20958      30481         69          0 
   3245414    3701126      20210      20138      30110          0          0 


Throughput: movntdqa xmm,m

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9817      11219      20210      40110       6861       7099      10005 
      8919      10186      20210      40110       7010       7078      10005 
      8927      10183      20210      40110       7010       7052      10006 
      8937      10186      20210      40110       7010       7052      10005 
      8919      10152      20210      40110       7019       7086      10006 
      8915      10152      20210      40110       7019       7086      10005 
      8907      10152      20210      40110       7019       7086      10006 
      8896      10154      20210      40110       7019       7086      10005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9752      11140      20210      40110      10005          0       6053 
      8931      10190      20210      40110      10005          0       5920 
      8937      10185      20210      40110      10005          0       5948 
      8947      10184      20210      40110      10006          0       5948 
      8918      10152      20210      40110      10005          0       5905 
      8911      10156      20210      40110      10006          0       5905 
      8899      10153      20210      40110      10005          0       5905 
      8890      10153      20210      40110      10006          0       5905 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10023      11082      20210      40110        102          0      40138 
      9218      10186      20210      40110        102          0      40141 
      9197      10152      20210      40110        100          0      40137 
      9211      10152      20210      40110        100          0      40137 
      9220      10154      20210      40110        100          0      40137 
      9217      10155      20210      40110        100          0      40137 
      9203      10152      20210      40110        100          0      40137 
      9192      10152      20210      40110        100          0      40137 


Throughput: movdqa m, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17237      20255      20210      40110          0          1       6650 
     16986      20007      20210      40110          0          1       6650 
     16964      20007      20210      40110          0          1       6650 
     16988      20002      20210      40110          0          1       6650 
     17018      20002      20210      40110          0          1       6648 
     17012      20004      20210      40110          0          1       6650 
     16980      20001      20210      40110          0          1       6650 
     16960      20001      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17773      20245      20210      40110       6675      20000          0 
     17570      20001      20210      40110       6678      20000          0 
     17539      20005      20210      40110       6677      20000          0 
     17505      20002      20210      40110       6676      20000          0 
     17535      20002      20210      40110       6676      20000          0 
     17566      20002      20210      40110       6676      20000          0 
     17554      20002      20210      40110       6676      20000          0 
     17523      20001      20210      40110       6679      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17783      20244      20210      40110        105       6680      20129 
     17539      20004      20210      40110        110       6680      20145 
     17513      20006      20210      40110        110       6679      20145 
     17533      20002      20210      40110        100       6676      20114 
     17569      20003      20210      40110        100       6676      20114 
     63903      20895      20211      40311        186       6694      20383 
     17559      20000      20210      40110        100       6676      20114 
     17600      20035      20210      40110        100       6676      20114 


Latency: movntdqa xmm, m / movdqa m, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47093      50234      20210      30124      40110       2558          0 
     46893      50055      20210      30142      40110       2553          0 
     46954      50050      20210      30145      40110       2545          0 
     46826      50008      20210      30114      40110       2556          0 
     46923      50009      20210      30114      40110       2556          0 
     46824      50007      20210      30114      40110       2563          0 
     46915      50007      20210      30114      40110       2563          0 
     46839      50008      20210      30114      40110       2556          0 


Throughput: movnti m32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17345      20427      20210      40110          0          1      14290 
     17149      20157      20210      40110          0          1      14289 
     17170      20196      20210      40110          0          1      14290 
     17134      20197      20210      40110          0          1      14290 
     17123      20194      20210      40110          0          1      14290 
     17125      20157      20210      40110          0          1      14289 
     17149      20157      20210      40110          0          1      14289 
     17129      20159      20210      40110          0          1      14289 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16839      20419      20210      40110       5715      20005          0 
     16656      20194      20210      40110       5715      20005          0 
     16621      20188      20210      40110       5715      20005          0 
     16598      20189      20210      40110       5715      20005          0 
     16596      20156      20210      40110       5716      20005          0 
     16625      20154      20210      40110       5716      20005          0 
     16618      20152      20210      40110       5716      20005          0 
     16584      20151      20210      40110       5716      20005          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17361      20424      20210      40110        101          0      40124 
     17185      20195      20210      40110        102          0      40126 
     17151      20195      20210      40110        102          0      40126 
     17117      20189      20210      40110        102          0      40126 
     17110      20158      20210      40110        100          0      40122 
     17140      20158      20210      40110        100          0      40122 
     17146      20157      20210      40110        100          0      40122 
     17112      20157      20210      40110        100          0      40122 


Throughput: mov r32, m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8646      10512      20210      20110          0          1      10000 
      8261      10033      20210      20110          0          1      10000 
      8269      10033      20210      20110          0          1      10000 
      8281      10035      20210      20110          0          1      10000 
      8289      10040      20210      20110          0          1      10000 
      8261      10017      20210      20110          0          1      10000 
      8255      10017      20210      20110          0          1      10000 
      8245      10017      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8891      10490      20210      20110      10000          0          0 
      8513      10034      20210      20110      10000          0          0 
      8520      10035      20210      20110      10000          0          0 
      8535      10040      20210      20110      10000          0          0 
      8525      10017      20210      20110      10000          0          0 
      8528      10017      20210      20110      10000          0          0 
      8521      10017      20210      20110      10000          0          0 
      8509      10018      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9266      10541      20210      20110        115          0      20167 
      8812      10036      20210      20110        110          0      20152 
      8805      10036      20210      20110        110          0      20153 
      8796      10038      20210      20110        110          0      20153 
      8770      10018      20210      20110        100          0      20122 
      8775      10020      20210      20110        100          0      20122 
      8783      10018      20210      20110        100          0      20122 
      8794      10018      20210      20110        100          0      20122 


Latency: movnti m32, r32 / mov r32, m32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3402914    4005888      20210      30155      30110          0          0 
   3387858    3988179      20210      30142      30114          0          0 
   3410926    3994890      20211      30999      30438         61          0 
   3395441    3997111      20210      30139      30110          0          0 
   3482320    4013390      20211      31047      30678        110          0 
   3543537    4014191      20211      30470      30313         44          0 
   3521575    4015977      20210      30117      30110          0          0 
   3522169    4016743      20210      30117      30114          0          0 


Throughput: movlhps xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17179      20188      20210      20110          0          1          0 
     16991      19992      20210      20110          0          1          0 
     16957      19991      20210      20110          0          1          0 
     16954      19989      20210      20110          0          1          0 
     16987      19989      20210      20110          0          1          0 
     17012      19990      20210      20110          0          1          0 
     16985      19989      20210      20110          0          1          0 
     16951      19989      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17158      20183      20210      20110          0          0      20000 
     17013      19991      20210      20110          0          0      20000 
     16982      19990      20210      20110          0          0      20000 
     16953      19992      20210      20110          0          0      20000 
     16968      19990      20210      20110          0          0      20000 
     17001      19991      20210      20110          0          0      20000 
     17008      19990      20210      20110          0          0      20000 
     16974      19989      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17652      20153      20210      20110        110          0      20137 
     17543      19991      20210      20110        109          0      20142 
     17558      19992      20210      20110        109          0      20140 
     17521      19989      20210      20110        100          0      20120 
     17493      19989      20210      20110        100          0      20120 
     17521      19989      20210      20110        101          0      20121 
     17557      19990      20210      20110        100          0      20120 
     17543      19989      20210      20110        100          0      20120 


Latency: movlhps xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17108      20163      20210      20136      20110          0          0 
     16954      19990      20210      20141      20110          0          0 
     16991      19991      20210      20144      20110          0          0 
     17014      19991      20210      20116      20110          0          0 
     16988      19988      20210      20120      20110          0          0 
     16960      19991      20210      20116      20110          0          0 
     16962      19990      20210      20120      20110          0          0 
     16996      19991      20210      20116      20110          0          0 


Throughput: movlhps xmm, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18877      20162      20210      20110          0          1          0 
     18711      19993      20210      20110          0          1          0 
     18752      19992      20210      20110          0          1          0 
     18770      19990      20210      20110          0          1          0 
     18732      19988      20210      20110          0          1          0 
     18704      19990      20210      20110          0          1          0 
     18740      19992      20210      20110          0          1          0 
     18774      19990      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17660      20153      20210      20110          0          0      20000 
     17495      19990      20210      20110          0          0      20000 
     17531      19992      20210      20110          0          0      20000 
     17560      19991      20210      20110          0          0      20000 
     17537      19991      20210      20110          0          0      20000 
     17503      19989      20210      20110          0          0      20000 
     17505      19990      20210      20110          0          0      20000 
     17541      19989      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17158      20180      20210      20110        104          0      20126 
     17002      19989      20210      20110        109          0      20141 
     16970      19989      20210      20110        109          0      20141 
     16946      19990      20210      20110        109          0      20140 
     16970      19990      20210      20110        101          0      20121 
     17002      19989      20210      20110        100          0      20120 
     16997      19989      20210      20110        100          0      20120 
     16964      19989      20210      20110        100          0      20120 


Latency: movlhps xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17686      20178      20210      20138      20110          0          0 
     17557      19990      20210      20144      20110          0          0 
     17539      19992      20210      20140      20110          0          0 
     17504      19991      20210      20116      20110          0          0 
     17499      19990      20210      20116      20110          0          0 
     17535      19990      20210      20116      20110          0          0 
     17558      19989      20210      20116      20110          0          0 
     17527      19992      20210      20116      20110          0          0 


Latency: movlhps xmm, xmm / movlhps xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17694      20179      20210      20143      20110          0          0 
     17497      19990      20210      20143      20110          0          0 
     17521      19988      20210      20136      20110          0          0 
     17557      19993      20210      20116      20110          0          0 
     17549      19989      20210      20116      20110          0          0 
     17515      19989      20210      20116      20110          0          0 
     17499      19990      20210      20116      20110          0          0 
     17535      19993      20210      20116      20110          0          0 


Throughput: movhps m64,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17798      20266      20210      40110          0          1       6647 
     17555      20001      20210      40110          0          1       6647 
     17528      20011      20210      40110          0          1       6648 
     17514      20008      20210      40110          0          1       6647 
     17543      20004      20210      40110          0          1       6647 
     17571      20004      20210      40110          0          1       6651 
     17546      20006      20210      40110          0          1       6647 
     17510      20003      20210      40110          0          1       6651 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     19856      21164      20210      40110       6678      20000          0 
     18783      20007      20210      40110       6681      20000          0 
     18740      20006      20210      40110       6677      20000          0 
     18720      20006      20210      40110       6680      20000          0 
     18758      20007      20210      40110       6679      20000          0 
     18782      20003      20210      40110       6679      20000          0 
     18748      20004      20210      40110       6678      20000          0 
     18715      20004      20210      40110       6678      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17773      20240      20210      40110        110       6680      20142 
     17560      20003      20210      40110        110       6678      20142 
     17527      20007      20210      40110        110       6679      20145 
     17509      20004      20210      40110        100       6677      20114 
     17544      20004      20210      40110        100       6676      20114 
     17576      20004      20210      40110        100       6676      20114 
     17547      20001      20210      40110        100       6677      20116 
     17511      20002      20210      40110        100       6677      20114 


Throughput: movhps xmm, m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17701      20203      20210      40110          0          1      10003 
     17556      19992      20210      40110          0          1      10003 
     17555      19996      20210      40110          0          1      10003 
     17517      19993      20210      40110          0          1      10002 
     17498      19992      20210      40110          0          1      10002 
     17531      19992      20210      40110          0          1      10002 
     17567      19994      20210      40110          0          1      10002 
     17541      19994      20210      40110          0          1      10002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17686      20187      20210      40110      10002          0      20004 
     50803      22383      20210      40477      10059          8      20110 
     16943      19993      20210      40110      10001          0      20000 
     16966      19994      20210      40110      10004          0      20000 
     17003      19995      20210      40110      10002          0      20000 
     17002      19996      20210      40110      10002          0      20000 
     16966      19993      20210      40110      10003          0      20000 
     16944      19995      20210      40110      10002          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17706      20219      20210      40110        105          0      20129 
     17541      19994      20210      40110        110          0      20141 
     17555      19993      20210      40110        107          0      20138 
     17523      19992      20210      40110        110          0      20145 
     17493      19993      20210      40110        100          0      20114 
     17521      19993      20210      40110        100          0      20120 
     17556      19993      20210      40110        100          0      20114 
     17542      19992      20210      40110        100          0      20120 


Latency: movhps m64, xmm / movhps xmm, m64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     63853      75180      20210      20125      40110          0          0 
     63666      74995      20210      20120      40110          0          0 
     63671      74941      20210      20112      40110          0          0 
     63744      74996      20210      20113      40110          0          0 
     63691      74994      20210      20112      40110          0          0 
     63665      74993      20210      20112      40110          0          0 
     63719      74993      20210      20112      40110          0          0 
     63740      74994      20210      20112      40110          0          0 


Throughput: movlps m64,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18363      20237      20210      40110          0          1       6650 
     18143      20005      20210      40110          0          1       6646 
     18109      20008      20210      40110          0          1       6647 
     18094      20004      20210      40110          0          1       6648 
     18130      20000      20210      40110          0          1       6647 
     18157      20004      20210      40110          0          1       6648 
     18127      20004      20210      40110          0          1       6648 
     18090      20004      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17771      20230      20210      40110       6676      20000          0 
     17539      20005      20210      40110       6681      20000          0 
     17507      20005      20210      40110       6678      20000          0 
     17527      20003      20210      40110       6679      20000          0 
     17561      20001      20210      40110       6676      20000          0 
     17561      20003      20210      40110       6678      20000          0 
     17527      20003      20210      40110       6678      20000          0 
     17507      20002      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17776      20250      20210      40110        110       6678      20144 
     17562      20004      20210      40110        100       6677      20116 
     17526      20005      20210      40110        110       6679      20142 
     17512      20005      20210      40110        110       6679      20143 
     17542      20008      20210      40110        110       6677      20144 
     17570      20004      20210      40110        110       6680      20145 
     17552      20004      20210      40110        100       6677      20114 
     17516      20004      20210      40110        100       6677      20116 


Throughput: movlps xmm, m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17581      20026      20210      40110          0          1      10002 
     17513      19993      20210      40110          0          1      10002 
     17501      19994      20210      40110          0          1      10001 
     17535      19996      20210      40110          0          1      10002 
     17566      19995      20210      40110          0          1      10003 
     17541      19993      20210      40110          0          1      10001 
     17505      19993      20210      40110          0          1      10001 
     17509      19993      20210      40110          0          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18142      21350      20210      40110      10002          0      20005 
     17019      19994      20210      40110      10002          0      20000 
     16994      19994      20210      40110      10003          0      20000 
     16957      19993      20210      40110      10003          0      20000 
     16964      19994      20210      40110      10002          0      20000 
     17000      19993      20210      40110      10003          0      20000 
     17016      19994      20210      40110      10003          0      20000 
     16986      19993      20210      40110      10003          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17728      20181      20210      40110        109          0      20134 
     17543      19993      20210      40110        100          0      20120 
     17505      19993      20210      40110        100          0      20114 
     17509      19993      20210      40110        110          0      20139 
     17543      19993      20210      40110        110          0      20147 
     17561      19994      20210      40110        109          0      20141 
     17527      19993      20210      40110        100          0      20114 
     17494      19992      20210      40110        100          0      20120 


Latency: movlps m64, xmm / movlps xmm, m64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     69198      79017      20210      20856      40371         57          0 
     66678      76082      20210      20380      40202         18          0 
     65792      74980      20210      20133      40110          8          0 
     65778      74979      20210      20133      40110          8          0 
     64991      74138      20210      20131      40110          8          0 
     65733      74979      20210      20129      40110          8          0 
     59002      67266      20210      20379      40184         25          0 
     71432      81558      20210      20956      40420         60          0 


Throughput: movlpd m,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17602      20057      20210      40110          0          1       6646 
     17575      20004      20210      40110          0          1       6646 
     17541      20006      20210      40110          0          1       6647 
     17504      20001      20210      40110          0          1       6648 
     17527      20002      20210      40110          0          1       6648 
     17563      20003      20210      40110          0          1       6650 
     17563      20001      20210      40110          0          1       6648 
     17533      20007      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17722      20212      20210      40110       6680      20000          0 
     17508      20002      20210      40110       6675      20000          0 
     17529      20005      20210      40110       6678      20000          0 
     17563      20004      20210      40110       6678      20000          0 
     17563      20001      20210      40110       6677      20000          0 
     17527      20001      20210      40110       6676      20000          0 
     17505      20000      20210      40110       6679      20000          0 
     17539      20001      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17213      20240      20210      40110        105       6678      20129 
     17024      20008      20210      40110        110       6677      20142 
     16986      20001      20210      40110        110       6681      20145 
     16960      20002      20210      40110        100       6676      20114 
     16983      20002      20210      40110        100       6675      20114 
     17020      20004      20210      40110        100       6676      20114 
     17016      20001      20210      40110        100       6676      20114 
     16980      20001      20210      40110        100       6676      20114 


Throughput: movlpd xmm, m

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18437      20365      20210      40110          0          1      10003 
     18088      19990      20210      40110          0          1      10002 
     18121      19991      20210      40110          0          1      10003 
     18150      19991      20210      40110          0          1      10003 
     18116      19993      20210      40110          0          1      10002 
     18082      19991      20210      40110          0          1      10002 
     18104      19991      20210      40110          0          1      10002 
     18143      19991      20210      40110          0          1      10002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17325      20392      20210      40110      10002          0      20008 
     17016      19991      20210      40110      10003          0      20000 
     16994      19993      20210      40110      10003          0      20000 
     16960      19993      20210      40110      10002          0      20000 
     16962      19993      20210      40110      10002          0      20000 
     16996      19992      20210      40110      10002          0      20000 
     17015      19992      20210      40110      10002          0      20000 
     16988      19992      20210      40110      10002          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17154      20225      20210      40110        106          0      20128 
     16964      19995      20210      40110        110          0      20145 
     16994      19993      20210      40110        110          0      20145 
     17013      19992      20210      40110        100          0      20118 
     16984      19992      20210      40110        100          0      20114 
     16949      19992      20210      40110        100          0      20118 
     16968      19992      20210      40110        100          0      20118 
     17001      19992      20210      40110        100          0      20114 


Latency: movlpd m, xmm / movlpd xmm, m

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     65863      75156      20210      20117      40110          0          0 
     65748      74992      20210      20115      40110          0          0 
     65792      74992      20210      20121      40110          0          0 
     52614      60001      20210      20110      40110          0          0 
     65724      74993      20210      20110      40110          0          0 
     52647      60001      20210      20110      40110          0          0 
     65776      74992      20210      20110      40110          0          0 
     65725      74984      20210      20110      40110          0          0 


Throughput: movmskps r32,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17141      20186      20210      20110      20000          1          0 
     17008      19992      20210      20110      20000          1          0 
     17007      19991      20210      20110      20000          1          0 
     16974      19991      20210      20110      20000          1          0 
     16952      19990      20210      20110      20000          1          0 
     16980      19991      20210      20110      20000          1          0 
     17013      19990      20210      20110      20000          1          0 
     16998      19990      20210      20110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17144      20184      20210      20110          0          0          0 
     16948      19992      20210      20110          0          0          0 
     16966      19990      20210      20110          0          0          0 
     16998      19990      20210      20110          0          0          0 
     17005      19990      20210      20110          0          0          0 
     16970      19990      20210      20110          0          0          0 
     16945      19990      20210      20110          0          0          0 
     16968      19990      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17144      20155      20210      20110        105          0      20132 
     16972      19993      20210      20110        110          0      20141 
     16944      19992      20210      20110        109          0      20138 
     16970      19990      20210      20110        109          0      20140 
     17003      19990      20210      20110        100          0      20116 
     17000      19990      20210      20110        100          0      20116 
     16968      19992      20210      20110        100          0      20116 
     16944      19990      20210      20110        100          0      20116 


Throughput: movd xmm, r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17141      20213      20210      20110          0          1          0 
     16986      19990      20210      20110          0          1          0 
     17013      19989      20210      20110          0          1          0 
     16986      19989      20210      20110          0          1          0 
     16954      19989      20210      20110          0          1          0 
     16960      19991      20210      20110          0          1          0 
     16993      19990      20210      20110          0          1          0 
     17012      19989      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17117      20190      20210      20110          0          0      20000 
     16968      19987      20210      20110          0          0      20000 
     16999      19988      20210      20110          0          0      20000 
     17005      19989      20210      20110          0          0      20000 
     16970      19991      20210      20110          0          0      20000 
     16944      19989      20210      20110          0          0      20000 
     16974      19989      20210      20110          0          0      20000 
     17002      19989      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18292      20243      20210      20110        105          0      20131 
     18145      19988      20210      20110        109          0      20134 
     18126      19989      20210      20110        110          0      20145 
     18088      19988      20210      20110        100          0      20114 
     18090      19990      20210      20110        100          0      20114 
     18124      19989      20210      20110        100          0      20114 
     51692      22331      20210      20477        229          2      20655 
     17507      19990      20210      20110        110          0      20145 


Latency: movmskps r32, xmm / movd xmm, r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34267      40355      20210      20126      20110      10000          0 
     34002      39987      20210      20124      20110      10000          0 
     33920      39988      20210      20135      20110      10000          0 
     34011      39987      20210      20110      20110      10000          0 
     33947      39989      20210      20114      20110      10000          0 
     33963      39987      20210      20110      20110      10000          0 
     34001      39988      20210      20114      20110      10000          0 
     33920      39987      20210      20110      20110      10000          0 


Throughput: movmskpd r32,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17168      20183      20210      20110      20000          1          0 
     16970      19992      20210      20110      20000          1          0 
     16950      19991      20210      20110      20000          1          0 
     16976      19990      20210      20110      20000          1          0 
     17013      19990      20210      20110      20000          1          0 
     16996      19989      20210      20110      20000          1          0 
     16962      19992      20210      20110      20000          1          0 
     16948      19990      20210      20110      20000          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17123      20185      20210      20110          0          0          0 
     16991      19990      20210      20110          0          0          0 
     17014      19989      20210      20110          0          0          0 
     16985      19989      20210      20110          0          0          0 
     16955      19989      20210      20110          0          0          0 
     16965      19989      20210      20110          0          0          0 
     16993      19989      20210      20110          0          0          0 
     17013      19989      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16640      20195      20210      20110        105          0      20131 
     16497      19989      20210      20110        109          0      20140 
     16471      19990      20210      20110        110          0      20145 
     16440      19989      20210      20110        100          0      20114 
     16440      19991      20210      20110        100          0      20114 
     16469      19990      20210      20110        100          0      20114 
     16499      19990      20210      20110        100          0      20114 
     16476      19990      20210      20110        100          0      20114 


Throughput: movd xmm, r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17172      20187      20210      20110          0          1          0 
     17002      19988      20210      20110          0          1          0 
     16970      19988      20210      20110          0          1          0 
     16948      19989      20210      20110          0          1          0 
     16978      19989      20210      20110          0          1          0 
     17009      19988      20210      20110          0          1          0 
     16994      19991      20210      20110          0          1          0 
     16962      19989      20210      20110          0          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18246      20139      20210      20110          0          0      20000 
     18144      19987      20210      20110          0          0      20000 
     18123      19990      20210      20110          0          0      20000 
     18086      19989      20210      20110          0          0      20000 
     18089      19988      20210      20110          0          0      20000 
     18129      19990      20210      20110          0          0      20000 
     18142      19989      20210      20110          0          0      20000 
     18106      19989      20210      20110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17173      20183      20210      20110        105          0      20131 
     16977      19988      20210      20110        109          0      20134 
     16951      19992      20210      20110        110          0      20143 
     16967      19989      20210      20110        110          0      20139 
     16999      19989      20210      20110        100          0      20114 
     17004      19989      20210      20110        100          0      20114 
     16973      19991      20210      20110        100          0      20114 
     16947      19990      20210      20110        100          0      20114 


Latency: movmskpd r32, xmm / movd xmm, r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35188      40182      20210      20117      20110      10000          0 
     35114      39988      20210      20122      20110      10000          0 
     35026      39990      20210      20131      20110      10000          0 
     35091      39988      20210      20110      20110      10000          0 
     35068      39988      20210      20110      20110      10000          0 
     35034      39988      20210      20110      20110      10000          0 
     35109      39988      20210      20110      20110      10000          0 
     35018      39989      20210      20110      20110      10000          0 


Latency: movaps xmm, xmm / movaps xmm, xmm / POR xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     15537      17743      30210      30126      30110       5774      12530 
     15316      17497      30210      30146      30110       5792      12499 
     15334      17490      30210      30153      30110       5790      12509 
     15345      17469      30210      30122      30110       5783      12528 
     15332      17470      30210      30122      30110       5783      12528 
     15300      17469      30210      30122      30110       5783      12528 
     15287      17470      30210      30122      30110       5783      12528 
     15312      17469      30210      30122      30110       5783      12528 


Latency: movaps xmm, xmm / movaps xmm, xmm / MAXPS xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     48322      56930      30210      30126      30110       6152      12537 
     47228      55583      30210      30135      30110       6164      12508 
     47240      55610      30210      30133      30110       6162      12517 
     47214      55613      30210      30132      30110       6168      12514 
     80278      57943      30210      30716      30477       6211      12637 
     45797      55584      30210      30116      30110       6169      12534 
     45755      55598      30210      30116      30110       6164      12534 
     45826      55600      30210      30116      30110       6164      12534 


Latency: movdqa xmm, xmm / movdqa xmm, xmm / POR xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     15689      18496      30210      30125      30110       5771      12532 
     14867      17494      30210      30148      30110       5787      12503 
     14877      17483      30210      30153      30110       5786      12513 
     14873      17491      30210      30151      30110       5787      12504 
     14822      17467      30210      30122      30110       5783      12528 
     14809      17467      30210      30122      30110       5783      12528 
     14833      17468      30210      30122      30110       5783      12528 
     14855      17467      30210      30122      30110       5783      12528 


Latency: movdqa xmm, xmm / movdqa xmm, xmm / MAXPS xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     48942      55831      30210      30126      30110       6155      12527 
     48707      55563      30210      30140      30110       6157      12507 
     48778      55585      30210      30129      30110       6165      12501 
     48732      55630      30210      30125      30110       6164      12506 
     48784      55579      30210      30114      30110       6155      12524 
     48690      55579      30210      30114      30110       6155      12524 
     48766      55578      30210      30114      30110       6155      12524 
     48731      55580      30210      30114      30110       6155      12524 


Throughput: cvtpd2ps xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17138      20211      20210      40110      10382       9621          0 
     16988      19995      20210      40110      10432       9572          0 
     17013      19991      20210      40110      10427       9581          0 
     16995      19993      20210      40110      10399       9606          0 
     16964      19994      20210      40110      10415       9588          0 
     16958      19993      20210      40110      10415       9588          0 
     16994      19996      20210      40110      10415       9588          0 
     17017      19994      20210      40110      10415       9588          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17691      20205      20210      40110          0          0      20000 
     17507      19991      20210      40110          0          0      20000 
     17543      19991      20210      40110          0          0      20000 
     17563      19996      20210      40110          0          0      20000 
     17531      19994      20210      40110          0          0      20000 
     17500      19994      20210      40110          0          0      20000 
     17519      19993      20210      40110          0          0      20000 
     17557      19995      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16665      20210      20210      40110        101          0      40125 
     16453      19993      20210      40110        110          0      40151 
     16437      19993      20210      40110        105          0      40132 
     16467      19993      20210      40110        105          0      40136 
     16498      19993      20210      40110        100          0      40121 
     16484      19993      20210      40110        109          0      40143 
     16452      19994      20210      40110        100          0      40121 
     16439      19993      20210      40110        105          0      40136 


Latency: cvtpd2ps xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87844     100184      20210      40124      40110      10006          0 
     87672      99988      20210      40121      40110      10008          0 
     87674      99988      20210      40125      40110      10003          0 
     87674      99988      20210      40112      40110       9997          0 
     87674      99988      20210      40112      40110       9997          0 
     87671      99988      20210      40112      40110       9997          0 
     87672      99988      20210      40112      40110       9997          0 
     87678      99989      20210      40112      40110       9997          0 


Throughput: cvtps2pd xmm, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17729      20251      20210      40110      13269       6735          0 
     17566      20026      20210      40110       6667      13337          0 
     17621      20065      20210      40110      12803       7201          0 
     17594      20064      20210      40110      12536       7468          0 
     17527      20026      20210      40110       6667      13337          0 
     17547      20027      20210      40110       6667      13337          0 
     17581      20026      20210      40110       6667      13337          0 
     17582      20027      20210      40110       6667      13337          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     19014      20249      20210      40110          0          0      20004 
     18766      20025      20210      40110          0          0      20004 
     18772      20065      20210      40110          0          0      20004 
     18805      20066      20210      40110          0          0      20004 
     18810      20030      20210      40110          0          0      20004 
     18785      20025      20210      40110          0          0      20004 
     18742      20026      20210      40110          0          0      20004 
     18754      20027      20210      40110          0          0      20004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17719      20238      20210      40110        101          0      40124 
     17569      20026      20210      40110        100          0      40122 
     17597      20029      20210      40110        100          0      40122 
     17598      20065      20210      40110        102          0      40126 
     17564      20065      20210      40110        102          0      40126 
     17582      20064      20210      40110        102          0      40126 
     17614      20063      20210      40110        102          0      40126 
     17585      20029      20210      40110        100          0      40122 


Latency: cvtps2pd xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87848     100183      20210      40128      40110      10018          0 
     87676      99988      20210      40110      40110      10038          0 
     87680      99988      20210      40122      40110      10033          0 
     87678      99988      20210      40129      40110      10048          0 
     87674      99989      20210      40110      40110      10038          0 
     87678      99988      20210      40110      40110      10038          0 
     87674      99988      20210      40110      40110      10038          0 
     87673      99988      20210      40110      40110      10038          0 


Latency: cvtpd2ps xmm, xmm / cvtps2pd xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     88681     101138      20210      40119      40110      10000          0 
     87674      99987      20210      40128      40110       9999          0 
     87678      99989      20210      40129      40110       9997          0 
     87674      99988      20210      40110      40110       9999          0 
     87676      99988      20210      40110      40110       9999          0 
     87676      99988      20210      40110      40110       9999          0 
     87678      99988      20210      40110      40110       9999          0 
     87678      99988      20210      40110      40110       9999          0 


Throughput: cvtpd2ps xmm,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17125      20178      20210      60110      10293       9719      10002 
     16958      19998      20210      60110      10300       9702      10003 
     16986      19998      20210      60110      10271       9732      10004 
     17018      20000      20210      60110      10304       9701      10004 
     16998      19999      20210      60110      10311       9691      10005 
     16962      19997      20210      60110      10279       9726      10003 
     16962      19998      20210      60110      10311       9691      10005 
     16994      19997      20210      60110      10311       9691      10005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17714      20226      20210      60110      10003          0      20000 
     17509      19998      20210      60110      10004          0      20000 
     17545      19998      20210      60110      10005          0      20000 
     17567      19995      20210      60110      10002          0      20000 
     17529      19995      20210      60110      10003          0      20000 
     17499      19997      20210      60110      10003          0      20000 
     17523      19997      20210      60110      10003          0      20000 
     17556      19995      20210      60110      10003          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18941      20237      20210      60110        102          0      40123 
     18762      20005      20210      60110        111          0      40149 
     18786      20007      20210      60110        110          0      40146 
     18743      20002      20210      60110        101          0      40125 
     18713      20003      20210      60110        101          0      40129 
     18746      20003      20210      60110        101          0      40129 
     18782      20002      20210      60110        101          0      40129 
     18760      20005      20210      60110        101          0      40129 


Throughput: cvtps2pd xmm,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9464      10787      20210      40110      10010      10011      10003 
      9290      10580      20210      40110      10001      10001      10004 
      9288      10574      20210      40110      10001      10001      10004 
      9285      10582      20210      40110      10001      10001      10002 
      9268      10577      20210      40110      10001      10001      10004 
      9258      10572      20210      40110      10001      10001      10002 
      9252      10574      20210      40110      10001      10001      10002 
      9270      10585      20210      40110      10001      10001      10005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9136      10788      20210      40110      10002          0          0 
      8971      10576      20210      40110      10004          0          0 
      8988      10581      20210      40110      10001          0          0 
      8998      10581      20210      40110      10005          0          0 
      8985      10559      20210      40110      10003          0          0 
      8985      10560      20210      40110      10005          0          0 
      8985      10573      20210      40110      10002          0          0 
      8970      10568      20210      40110      10004          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9495      10822      20210      40110        111          0      20148 
      9297      10583      20210      40110        111          0      20145 
      9303      10589      20210      40110        111          0      20153 
      9279      10573      20210      40110        101          0      20122 
      9269      10574      20210      40110        101          0      20124 
      9265      10577      20210      40110        101          0      20110 
      9261      10583      20210      40110        101          0      20118 
      9264      10577      20210      40110        101          0      20122 


Throughput: cvtsd2ss xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17715      20425      20210      40110      10416       9590          0 
     17550      19991      20210      40110      10356       9649          0 
     17557      19991      20210      40110      10453       9553          0 
     17521      19996      20210      40110      10400       9605          0 
     17499      19994      20210      40110      10415       9588          0 
     17527      19994      20210      40110      10415       9588          0 
     17561      19993      20210      40110      10415       9588          0 
     17547      19995      20210      40110      10415       9588          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     19403      21710      20210      40138          2          0      20003 
     19088      21096      20210      40132          3          0      19999 
     19060      21036      20210      40136          0          0      20004 
     20890      23130      20210      40142          4          2      20013 
     20640      22866      20210      40138          4          1      20004 
     20191      22307      20210      40166          1          0      20032 
     20652      22807      20210      40138          0          1      19999 
     21281      23493      20210      40144          2          1      20013 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18905      20175      20210      40110        101          0      40129 
     18705      19993      20210      40110        110          0      40151 
     18742      19992      20210      40110        110          0      40151 
     18776      19992      20210      40110        110          0      40152 
     18748      19993      20210      40110        100          0      40121 
     18708      19992      20210      40110        100          0      40121 
     18728      19992      20210      40110         99          0      40125 
     18768      19992      20210      40110         99          0      40125 


Latency: cvtsd2ss xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     93887     100169      20210      40119      40110      10001          0 
     93711      99988      20210      40122      40110      10011          0 
     93706      99988      20210      40122      40110      10017          0 
     93713      99989      20210      40128      40110      10007          0 
     93716      99988      20210      40110      40110      10018          0 
     93725      99988      20210      40110      40110      10018          0 
     93731      99988      20210      40110      40110      10018          0 
     93738      99990      20210      40110      40110      10018          0 


Throughput: cvtss2sd xmm, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35177      40155      20210      40110      10084       9917          0 
     35480      40463      20210      40164      10191       9841          0 
     37996      43400      20210      40339      10357       9747          0 
     36132      41256      20210      40200      10173       9872          0 
     37538      42762      20210      40323      10289       9807          0 
     35018      39991      20210      40110      10062       9939          0 
     35117      39990      20210      40110      10070       9931          0 
     35030      39991      20210      40110      10062       9939          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     36161      41257      20210      40110          0          0      20001 
     35104      39989      20210      40110          0          0      20002 
     35020      39991      20210      40110          0          0      20003 
     35116      39990      20210      40110          0          0      20002 
     35035      39990      20210      40110          0          0      20002 
     35085      39991      20210      40110          0          0      20002 
     35081      39990      20210      40110          0          0      20002 
     35033      39990      20210      40110          0          0      20002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34153      40186      20210      40110        105          0      40126 
     44993      41503      20211      40359        203          1      40546 
     34292      40387      20210      40152        139          0      40290 
     34008      39992      20210      40110        110          0      40139 
     33928      39991      20210      40110        100          0      40118 
     34018      39990      20210      40110        100          0      40118 
     33943      39990      20210      40110        100          0      40118 
     33971      39990      20210      40110        100          0      40118 


Latency: cvtss2sd xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     93875     100138      20210      40126      40110      10017          0 
     93738      99989      20210      40122      40110      10005          0 
     93732      99988      20210      40122      40110       9982          0 
     93727      99989      20210      40129      40110      10037          0 
     93722      99988      20210      40134      40110      10003          0 
     93711      99988      20210      40110      40110      10005          0 
     93707      99988      20210      40110      40110      10005          0 
     93711      99988      20210      40110      40110      10005          0 


Latency: cvtsd2ss xmm, xmm / cvtss2sd xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     97398     104637      20210      40376      40195       9999          0 
     93777     100883      20210      40139      40118      10025          0 
     93766     100042      20210      40140      40132       9995          0 
     94908     101249      20210      40345      40183      10004          0 
     98722     105336      20210      40771      40333      10436          0 
     95505     101889      20210      40498      40236      10035          0 
     94075     101335      20210      40331      40183      10005          0 
     95764     102148      20210      40383      40196      10025          0 


Throughput: cvtsd2ss xmm,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     19675      21201      20210      60124      10355       9731      10003 
     19142      20477      20210      60122      10403       9645      10005 
     19251      20541      20210      60116      10329       9713      10002 
     19554      20823      20210      60120      10285       9758      10004 
     19997      21331      20210      60128      10177       9873      10006 
     19298      20631      20210      60128      10177       9909      10005 
     20658      22223      20210      60132      10046      10019      10006 
     21130      22533      20210      60140      10000      10060      10006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     19448      20716      20210      60110      10003          0      20000 
     18733      19996      20210      60110      10003          0      20000 
     18709      20001      20210      60110      10004          0      20000 
     18746      19995      20210      60110      10004          0      20000 
     18775      19995      20210      60110      10003          0      20000 
     18744      19997      20210      60110      10003          0      20000 
     18708      19998      20210      60110      10003          0      20000 
     18728      19997      20210      60110      10004          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     19095      20368      20210      60110        101          0      40121 
     19785      21180      20210      60158        127          0      40372 
     23021      24620      20210      60237        154          1      40522 
     19987      21322      20210      60122        110          2      40138 
     19767      21135      20210      60118        105          2      40140 
     19936      21352      20210      60148        109         -1      40234 
     19999      21366      20210      60126        110          0      40130 
     20653      22245      20210      60153        116         -1      40224 


Throughput: cvtss2sd xmm,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     37908      40464      20210      40110       9111      10894      10002 
     37522      39992      20210      40110      10000      10001      10000 
     37447      39993      20210      40110      10000      10001      10003 
     37537      39994      20210      40110      10000      10001      10000 
     37439      39995      20210      40110      10000      10001      10002 
     37533      39993      20210      40110      10000      10001      10000 
     37451      39993      20210      40110      10000      10001      10000 
     37512      39993      20210      40110      10000      10001      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     38771      41401      20210      40110      10000          0          0 
     37508      39994      20210      40110      10002          0          0 
     37484      39992      20210      40110      10001          0          0 
     37472      39995      20210      40110      10000          0          0 
     37520      39993      20210      40110      10000          0          0 
     37443      39994      20210      40110      10000          0          0 
     37534      39993      20210      40110      10000          0          0 
     37439      39993      20210      40110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     39455      40762      20210      40114        125          1      20147 
     38852      40078      20210      40112        103          0      20113 
     38943      40090      20210      40118        113          5      20126 
     39193      40407      20210      40146        115         -1      20191 
     39286      40427      20210      40146        136          0      20190 
     38922      40082      20210      40112        118          3      20136 
     38887      40139      20210      40112         94          0      20118 
     38925      40072      20210      40112        106         -1      20114 


Latency: cvtsd2ss xmm, xmm / cvtss2sd xmm, xmm / POR xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    142163     143301      30211      50943      50486      15007          0 
    117740     142922      30210      50876      50374      14673          0 
    115299     139986      30210      50126      50110      15002          0 
    115279     139986      30210      50126      50110      15006          0 
    115360     139990      30210      50113      50110      15008          0 
    115297     139988      30210      50113      50110      15008          0 
    115291     139989      30210      50114      50110      15008          0 
    115361     139989      30210      50113      50110      15008          0 


Latency: cvtsd2ss xmm, xmm / cvtss2sd xmm, xmm / MAXPD xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    119190     140265      30210      50124      50110      14718          0 
    118868     139988      30210      50123      50110      14715          0 
    118947     139986      30210      50113      50110      14717          0 
    118911     139985      30210      50113      50110      14717          0 
    118883     139986      30210      50113      50110      14717          0 
    118965     139986      30210      50113      50110      14717          0 
    118872     139987      30210      50113      50110      14717          0 
    118925     139985      30210      50114      50110      14717          0 


Throughput: cvtdq2ps xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9596      10833      20210      20143      10098       9936          4 
     10258      11349      20210      20181      10197       9913          4 
     10010      11115      20210      20162      10128       9965          2 
      9552      10623      20210      20137      10142       9941          0 
      9547      10601      20210      20121      10222       9803          3 
      9510      11163      20210      20164      10072       9948          2 
      9502      10499      20210      20152      10143       9917          0 
      9068       9989      20210      20110      10005      10003          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8943      10192      20210      20110          0          0          0 
      8764      10001      20210      20110          0          0          0 
      8756      10002      20210      20110          0          0          0 
      8752      10003      20210      20110          0          0          0 
      8750      10004      20210      20110          0          0          0 
      8760      10002      20210      20110          0          0          0 
      8769      10002      20210      20110          0          0          0 
      8777      10002      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9238      10190      20210      20110        105          0      20138 
      9054      10003      20210      20110        110          0      20151 
      9046      10005      20210      20110        110          0      20151 
      9050      10004      20210      20110        110          0      20152 
      9060      10002      20210      20110        110          0      20152 
      9066      10003      20210      20110        100          0      20124 
      9080      10004      20210      20110        100          0      20124 
      9079      10004      20210      20110        100          0      20124 


Latency: cvtdq2ps xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     70300      80173      20210      20116      20110      10000          0 
     70172      79990      20210      20123      20110      10000          0 
     70529      80454      20210      20307      20166      10038          0 
     71168      81232      20210      20388      20228      10008          0 
     72768      83042      20210      20843      20349      10048          0 
     73186      83563      20210      20966      20401      10065          0 
     70143      79990      20210      20112      20110       9995          0 
     70168      79989      20210      20119      20110       9996          0 


Throughput: cvtps2dq xmm, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8933      10185      20210      20110      10000      10001          0 
      8758      10000      20210      20110      10000      10001          0 
      8751      10002      20210      20110      10000      10001          0 
      8756      10001      20210      20110      10000      10001          0 
      8764      10002      20210      20110      10000      10001          0 
      8774      10003      20210      20110      10000      10001          0 
      8783      10001      20210      20110      10000      10001          0 
      8788      10001      20210      20110      10000      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9491      10814      20210      20110          0          0          0 
      8789      10002      20210      20110          0          0          0 
      8787      10001      20210      20110          0          0          0 
      8782      10002      20210      20110          0          0          0 
      8770      10003      20210      20110          0          0          0 
      8758      10001      20210      20110          0          0          0 
      8752      10001      20210      20110          0          0          0 
      8760      10001      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8681      10199      20210      20110        105          0      20137 
      8505      10004      20210      20110        110          0      20150 
      8493      10004      20210      20110        110          0      20150 
      8488      10002      20210      20110        110          0      20153 
      8475      10001      20210      20110        100          0      20122 
      8485      10001      20210      20110        100          0      20122 
      8495      10004      20210      20110        100          0      20122 
      8503      10001      20210      20110        100          0      20122 


Latency: cvtps2dq xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    101388      82540      20210      20645      20477      10049          0 
     67952      79989      20210      20119      20110       9997          0 
     67915      79988      20210      20117      20110       9997          0 
     67911      79988      20210      20125      20110       9999          0 
     67949      79988      20210      20110      20110       9998          0 
     67976      79988      20210      20110      20110       9998          0 
     67947      79988      20210      20110      20110       9998          0 
     87030      82388      20211      20666      20405      10079          0 


Latency: cvtdq2ps xmm, xmm / cvtps2dq xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     68109      80207      20210      20118      20110       9998          0 
     67923      79990      20210      20117      20110      10000          0 
     67957      79988      20210      20125      20110      10000          0 
     67984      79988      20210      20110      20110      10000          0 
     67954      79988      20210      20110      20110      10000          0 
     67915      79988      20210      20110      20110      10000          0 
     67921      79989      20210      20110      20110      10000          0 
     67957      79988      20210      20110      20110      10000          0 


Throughput: cvtdq2ps xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9458      10797      20210      40110      10027      10028      10004 
      9270      10573      20210      40110      10000      10001      10003 
     42704      13009      20210      40477      10084      10090      10055 
      8963      10575      20210      40110      10000      10001      10003 
      8957      10575      20210      40110      10000      10001      10002 
      8959      10567      20210      40110      10000      10001      10002 
      8972      10572      20210      40110      10000      10001      10004 
      8980      10568      20210      40110      10000      10001      10003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9783      10793      20210      40110      10005          0          0 
      9603      10580      20210      40110      10005          0          0 
      9587      10563      20210      40110      10005          0          0 
      9581      10569      20210      40110      10003          0          0 
      9571      10572      20210      40110      10004          0          0 
      9560      10569      20210      40110      10003          0          0 
      9553      10563      20210      40110      10004          0          0 
      9565      10564      20210      40110      10003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9479      10812      20210      40110        111          0      20148 
      9286      10578      20210      40110        106          0      20152 
      9298      10585      20210      40110        111          0      20149 
      9286      10581      20210      40110        101          0      20124 
      9272      10577      20210      40110        101          0      20122 
      9256      10573      20210      40110        101          0      20122 
      9244      10568      20210      40110        101          0      20124 
      9256      10574      20210      40110        101          0      20120 


Throughput: cvtps2dq xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10295      11723      20210      40110      10166       9876      10006 
      9383      10678      20210      40110       9987      10014      10005 
      9377      10686      20210      40110       9987      10014      10006 
      9355      10671      20210      40110       9982      10019      10006 
      9345      10669      20210      40110       9982      10019      10006 
      9328      10662      20210      40110       9982      10019      10005 
      9336      10658      20210      40110       9982      10019      10006 
      9346      10656      20210      40110       9982      10019      10006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10665      11793      20210      40110      10006          0          0 
      9660      10679      20210      40110      10006          0          0 
      9673      10684      20210      40110      10006          0          0 
      9672      10667      20210      40110      10006          0          0 
      9681      10664      20210      40110      10006          0          0 
      9680      10666      20210      40110      10006          0          0 
      9671      10667      20210      40110      10006          0          0 
      9666      10671      20210      40110      10006          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9974      11378      20210      40110        101          0      40139 
      9345      10671      20210      40110        102          0      40142 
      9335      10673      20210      40110        102          0      40141 
      9335      10659      20210      40110        100          0      40137 
      9348      10664      20210      40110        100          0      40137 
      9361      10664      20210      40110        100          0      40137 
      9369      10665      20210      40110        100          0      40137 
      9365      10667      20210      40110        100          0      40137 


Latency: cvtdq2ps xmm, xmm / cvtps2dq xmm, xmm / POR xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     91998     101528      30210      30118      30110      10600          0 
     91782     101285      30210      30117      30110      10612          0 
     91782     101281      30210      30117      30110      10605          0 
     91785     101281      30210      30125      30110      10603          0 
     91782     101282      30210      30110      30110      10603          0 
     91778     101283      30210      30110      30110      10603          0 
     91772     101281      30210      30110      30110      10603          0 
     91772     101284      30210      30110      30110      10603          0 


Latency: cvtdq2ps xmm, xmm / cvtps2dq xmm, xmm / MAXPS xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    105362     120183      30210      30112      30110      14994          0 
    105189     119989      30210      30122      30110      14995          0 
    105230     119988      30210      30127      30110      14997          0 
    105248     119990      30210      30111      30110      14996          0 
    105213     119988      30210      30111      30110      14998          0 
    105181     119990      30210      30111      30110      14996          0 
    105211     119987      30210      30111      30110      14998          0 
    105249     119988      30210      30111      30110      14996          0 


Throughput: cvtdq2pd xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18366      20257      20210      40110      10198       9803          0 
     18096      20002      20210      40110      10087       9914          0 
     18106      20003      20210      40110      10071       9930          0 
     18144      20007      20210      40110      10070       9931          0 
     18153      20003      20210      40110      10070       9931          0 
     18116      20003      20210      40110      10070       9931          0 
     18090      20004      20210      40110      10070       9931          0 
     18124      20005      20210      40110      10070       9931          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17761      20223      20210      40110          0          0      20000 
     17561      20003      20210      40110          0          0      20000 
     17527      20003      20210      40110          0          0      20000 
     17511      20004      20210      40110          0          0      20000 
     17543      20005      20210      40110          0          0      20000 
     17575      20003      20210      40110          0          0      20000 
     17553      20003      20210      40110          0          0      20000 
     17513      20004      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17724      20235      20210      40110        102          0      40124 
     17515      20002      20210      40110        110          0      40151 
     17553      20004      20210      40110        110          0      40150 
     17577      20006      20210      40110        100          0      40121 
     17545      20008      20210      40110        100          0      40121 
     17513      20007      20210      40110        100          0      40121 
     17531      20006      20210      40110        100          0      40121 
     17563      20006      20210      40110        100          0      40121 


Latency: cvtdq2pd xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87846     100183      20210      40125      40110      10040          0 
     87678      99988      20210      40125      40110      10038          0 
     87678      99990      20210      40124      40110      10039          0 
    115377     101291      20211      40476      40332      10108          0 
     89054     101565      20210      40542      40248      10163          0 
     87680      99988      20210      40110      40110      10023          0 
     87676      99988      20210      40110      40110      10023          0 
     87674      99987      20210      40110      40110      10023          0 


Throughput: cvtpd2dq xmm, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17739      20200      20210      40110      10434       9571          0 
     17551      19996      20210      40110      10425       9583          0 
     17513      19992      20210      40110      10435       9571          0 
     17498      19991      20210      40110      10525       9479          0 
     17533      19991      20210      40110      10525       9479          0 
     17565      19993      20210      40110      10525       9479          0 
     17537      19994      20210      40110      10525       9479          0 
     17497      19992      20210      40110      10462       9545          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17704      20205      20210      40110          0          0      20000 
     17559      19994      20210      40110          0          0      20000 
     17555      19995      20210      40110          0          0      20000 
     17519      19994      20210      40110          0          0      20000 
     17505      19994      20210      40110          0          0      20000 
     17531      19993      20210      40110          0          0      20000 
     17567      19996      20210      40110          0          0      20000 
     17543      19994      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17159      20214      20210      40110        101          0      40130 
     17004      19991      20210      40110        110          0      40155 
     17014      19993      20210      40110        110          0      40152 
     16982      19993      20210      40110        100          0      40121 
     16956      19996      20210      40110        100          0      40121 
     16978      19994      20210      40110        100          0      40121 
     17008      19994      20210      40110        100          0      40121 
     17010      19994      20210      40110        100          0      40121 


Latency: cvtpd2dq xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     82527     100187      20210      40119      40110      10008          0 
     82359      99988      20210      40122      40110      10011          0 
     82364      99987      20210      40122      40110      10008          0 
     82364      99987      20210      40129      40110      10002          0 
     82366      99987      20210      40127      40110      10007          0 
     82372      99989      20210      40110      40110      10018          0 
     82368      99987      20210      40110      40110      10018          0 
     82370      99987      20210      40110      40110      10018          0 


Latency: cvtdq2pd xmm, xmm / cvtpd2dq xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87817     100148      20210      40116      40110      10000          0 
     87680      99988      20210      40125      40110      10000          0 
     87678      99990      20210      40125      40110      10000          0 
     87682      99988      20210      40124      40110      10000          0 
     87678      99988      20210      40112      40110      10000          0 
     87678      99988      20210      40112      40110      10000          0 
     87674      99987      20210      40112      40110      10000          0 
     87680      99989      20210      40112      40110      10000          0 


Throughput: cvtdq2pd xmm,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9407      11091      20210      40110      10027      10030      10004 
      8967      10578      20210      40110      10000      10001      10003 
      8977      10575      20210      40110      10000      10001      10001 
      8984      10580      20210      40110      10000      10001      10005 
      8991      10572      20210      40110      10000      10001      10005 
      8997      10565      20210      40110      10000      10001      10002 
      8985      10569      20210      40110      10000      10001      10002 
      8984      10569      20210      40110      10000      10001      10002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9468      10815      20210      40110      10003          0          0 
      9276      10578      20210      40110      10004          0          0 
      9282      10578      20210      40110      10004          0          0 
      9291      10573      20210      40110      10005          0          0 
      9284      10567      20210      40110      10002          0          0 
      9274      10567      20210      40110      10003          0          0 
      9270      10578      20210      40110      10003          0          0 
      9256      10571      20210      40110      10002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9500      10815      20210      40110        110          0      20148 
      9288      10572      20210      40110        110          0      20146 
      9277      10577      20210      40110        110          0      20149 
      9262      10572      20210      40110        110          0      20153 
      9245      10566      20210      40110        100          0      20118 
      9246      10567      20210      40110        100          0      20122 
      9260      10567      20210      40110        100          0      20118 
      9276      10576      20210      40110        100          0      20118 


Throughput: cvtpd2dq xmm,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18371      20264      20210      60110      11680       8362      10003 
     18215      20065      20210      60110      11400       8601      10002 
     18179      20062      20210      60110      10667       9334      10003 
     18146      20062      20210      60110       8534      11467      10002 
     18135      20024      20210      60110       8333      11668      10003 
     18179      20030      20210      60110       8333      11668      10002 
     18161      20024      20210      60110       8333      11668      10003 
     18126      20024      20210      60110       8333      11668      10002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17737      20250      20210      60110      10002          0      20000 
     17573      20071      20210      60110      10003          0      20000 
     17606      20069      20210      60110      10002          0      20000 
     17634      20068      20210      60110      10003          0      20000 
     17573      20032      20210      60110      10002          0      20000 
     17537      20033      20210      60110      10003          0      20000 
     17550      20032      20210      60110      10002          0      20000 
     17582      20030      20210      60110      10003          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17735      20268      20210      60110        105          0      60136 
     17578      20062      20210      60110        102          0      60132 
     17616      20061      20210      60110        102          0      60132 
     46027      24458      20211      60403        229          2      60711 
     17541      20025      20210      60110        100          0      60128 
     17579      20026      20210      60110        100          0      60128 
     17581      20023      20210      60110        100          0      60128 
     17549      20029      20210      60110        100          0      60128 


Latency: cvtdq2pd xmm, xmm / cvtpd2dq xmm, xmm / POR xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     96439     109990      30210      50127      50110      15042          0 
     96429     109991      30210      50117      50110      15030          0 
     96436     109990      30210      50133      50110      15019          0 
     96450     109990      30210      50110      50110      15022          0 
     96462     109991      30210      50110      50110      15022          0 
     96473     109991      30210      50110      50110      15022          0 
     96463     109992      30210      50110      50110      15022          0 
     96450     109990      30210      50110      50110      15022          0 


Latency: cvtdq2pd xmm, xmm / cvtpd2dq xmm, xmm / MAXPD xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    122943     140267      30210      50126      50110      15027          0 
    122799     139989      30210      50123      50110      15033          0 
    122717     139987      30210      50125      50110      15035          0 
    122768     139989      30210      50129      50110      15028          0 
    122766     139990      30210      50128      50110      15023          0 
    123004     140311      30210      50313      50174      15038          0 
    122796     139988      30210      50117      50110      15023          0 
    122703     139989      30210      50118      50110      15023          0 


Throughput: cvtpi2ps xmm,mmx

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44052      50178      20210      40110      29306      10695          0 
     43785      49993      20210      40110      29308      10694          0 
     43886      49994      20210      40110      29308      10694          0 
     43785      49993      20210      40110      29316      10686          0 
     43886      49993      20210      40110      29311      10691          0 
     43789      49993      20210      40110      29312      10691          0 
     43878      49992      20210      40110      29308      10694          0 
     43795      49994      20210      40110      29308      10694          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44042      50183      20210      40110          0          0          0 
     43798      49993      20210      40110          0          0          0 
     43872      49994      20210      40110          0          0          0 
     43810      49993      20210      40110          0          0          0 
     43860      49995      20210      40110          0          0          0 
     43818      49993      20210      40110          0          0          0 
     43846      49993      20210      40110          0          0          0 
     43830      49993      20210      40110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     42587      50188      20210      40110        110          0      40139 
     42512      49993      20210      40110        107          0      40135 
     42422      49994      20210      40110        110          0      40137 
     42512      49994      20210      40110        109          0      40137 
     42421      49993      20210      40110        108          0      40134 
     42508      49993      20210      40110        100          0      40114 
     42423      49994      20210      40110         99          0      40116 
     42508      49994      20210      40110        100          0      40114 


Throughput: cvtps2pi mmx, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17771      20253      20210      40110      20004          1          0 
     17569      20065      20210      40110      20004          1          0 
     17570      20064      20210      40110      20004          1          0 
     17610      20066      20210      40110      20004          1          0 
     17589      20027      20210      40110      20004          1          0 
     17557      20027      20210      40110      20004          1          0 
     17527      20026      20210      40110      20004          1          0 
     17548      20028      20210      40110      20004          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17755      20232      20210      40110          0          0      20004 
     17535      20026      20210      40110          0          0      20004 
     17568      20064      20210      40110          0          0      20004 
     17604      20066      20210      40110          0          0      20004 
     17593      20027      20210      40110          0          0      20004 
     17561      20026      20210      40110          0          0      20004 
     17529      20026      20210      40110          0          0      20004 
     17552      20028      20210      40110          0          0      20004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     20594      25140      20210      40157        127          0      40197 
     21684      26345      20210      40212        150          0      40327 
     16553      20038      20210      40110        111          1      40137 
     16768      20339      20210      40131        115          1      40188 
     27222      33341      20210      40205        153          0      40298 
     22916      27828      20210      40270        188          1      40441 
     19543      23697      20210      40132        126         -1      40146 
     19967      24255      20210      40132        121          2      40139 


Latency: cvtpi2ps xmm, mmx / cvtps2pi mmx, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    114170     130185      20210      40124      40110      20003          0 
    113938     129989      20210      40119      40110      20003          0 
    114005     129988      20210      40112      40110      20001          0 
    114005     129989      20210      40112      40110      20001          0 
    113940     129988      20210      40114      40110      20001          0 
    114002     129988      20210      40112      40110      20001          0 
    114011     129988      20210      40114      40110      20001          0 
    113938     129989      20210      40114      40110      20001          0 


Throughput: cvtpi2ps xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35293      40246      20210      40110       9997      10008      10001 
     35097      39996      20210      40110      10000      10001      10002 
     35026      39994      20210      40110      10000      10001      10003 
     35121      39995      20210      40110      10000      10001      10002 
     35029      39995      20210      40110      10000      10001      10002 
     35099      39996      20210      40110      10000      10001      10002 
     35068      39995      20210      40110      10000      10001      10002 
     35040      39995      20210      40110      10000      10001      10002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35242      40227      20210      40110      10000          0          0 
     35120      40002      20210      40110      10002          0          0 
     35026      39999      20210      40110      10001          0          0 
     35114      40000      20210      40110      10003          0          0 
     35056      40001      20210      40110      10001          0          0 
     35066      40000      20210      40110      10002          0          0 
     35107      40001      20210      40110      10002          0          0 
     35028      39999      20210      40110      10002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35272      40248      20210      40110        109          0      20127 
     35105      39994      20210      40110        107          0      20129 
     35018      39993      20210      40110        106          0      20124 
     35114      39994      20210      40110        105          0      20128 
     35034      39995      20210      40110        100          0      20114 
     35080      39996      20210      40110        101          0      20115 
     35088      39995      20210      40110        100          0      20114 
     35030      39995      20210      40110        100          0      20114 


Throughput: cvtps2pi mmx,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18302      20217      20210      40110      20009          1      10002 
     18201      20065      20210      40110      20000          1      10003 
     18201      20064      20210      40110      20001          1      10002 
     18131      20028      20210      40110      20000          1      10003 
     18110      20027      20210      40110      20000          1      10002 
     18148      20027      20210      40110      20000          1      10003 
     18181      20027      20210      40110      20000          1      10002 
     18151      20028      20210      40110      20000          1      10003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18980      20255      20210      40110      10002          0          0 
     18839      20066      20210      40110      10003          0          0 
     18783      20029      20210      40110      10002          0          0 
     18744      20027      20210      40110      10003          0          0 
     18750      20026      20210      40110      10002          0          0 
     18792      20027      20210      40110      10003          0          0 
     18799      20028      20210      40110      10002          0          0 
     18756      20027      20210      40110      10003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35040      37528      20210      40362        221          2      40728 
     36748      39171      20210      40442        252          2      40951 
     34506      36917      20210      40293        193          1      40559 
     32641      35310      20210      40396        275          3      40852 
     34742      37083      20210      40134        107          2      40144 
     37936      40520      20210      40504        293          1      41156 
     36380      38813      20210      40120         99          0      40128 
     36483      38990      20210      40132        111         -2      40139 


Latency: cvtpi2ps xmm, mmx / cvtps2pi mmx, xmm / POR mmx,mmx

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    114168     130341      30210      50123      50110      20002          0 
    113960     129989      30210      50121      50110      20003          0 
    113962     129989      30210      50121      50110      20003          0 
    114027     129990      30210      50111      50110      20001          0 
    151167     132395      30211      50785      50432      20553          0 
    114025     129989      30210      50110      50110      20001          0 
    113945     129988      30210      50110      50110      20001          0 
    113977     129991      30210      50110      50110      20001          0 


Latency: cvtps2pi mmx, xmm / cvtpi2ps xmm, mmx / POR xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    129411     152282      30210      50125      50110      20004          0 
    128680     151537      30210      50121      50110      20003          0 
    128779     151542      30210      50129      50110      20003          0 
    128679     151536      30210      50112      50110      20001          0 
    128778     151539      30210      50112      50110      20001          0 
    128681     151537      30210      50112      50110      20001          0 
    128780     151537      30210      50112      50110      20001          0 
    128677     151537      30210      50112      50110      20001          0 


Latency: cvtps2pi mmx, xmm / cvtpi2ps xmm, mmx / MAXPS xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    144584     170184      30210      50123      50110      21322          0 
    144428     169989      30210      50116      50110      21317          0 
    144352     169989      30210      50126      50110      21318          0 
    144410     169988      30210      50110      50110      21315          0 
    144434     169991      30210      50110      50110      21315          0 
    144353     169989      30210      50110      50110      21315          0 
    144405     169991      30210      50110      50110      21315          0 
    144436     169988      30210      50110      50110      21315          0 


Throughput: cvtpi2pd xmm,mmx

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17194      20258      20210      40110      10165       9836          0 
     16956      20003      20210      40110      10091       9910          0 
     16990      20005      20210      40110      10078       9923          0 
     17023      20003      20210      40110      10085       9916          0 
     17009      20008      20210      40110      10073       9928          0 
     16972      20005      20210      40110      10073       9928          0 
     16960      20005      20210      40110      10073       9928          0 
     16996      20005      20210      40110      10073       9928          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18298      20205      20210      40110          0          0      20000 
     18092      20000      20210      40110          0          0      20000 
     18128      20004      20210      40110          0          0      20000 
     18161      20006      20210      40110          0          0      20000 
     18130      20001      20210      40110          0          0      20000 
     18094      20005      20210      40110          0          0      20000 
     18112      20004      20210      40110          0          0      20000 
     18149      20007      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17755      20209      20210      40110        101          0      40127 
     17539      20002      20210      40110        110          0      40150 
     17507      20003      20210      40110        110          0      40151 
     17521      20002      20210      40110        110          0      40148 
     17563      20005      20210      40110        110          0      40152 
     17565      20003      20210      40110        100          0      40129 
     17529      20003      20210      40110        100          0      40129 
     17509      20003      20210      40110        100          0      40129 


Throughput: cvtpd2pi mmx, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17204      20211      20210      40110      10434       9571          0 
     16988      19993      20210      40110      10451       9555          0 
     16956      19992      20210      40110      10451       9553          0 
     16962      19996      20210      40110      10513       9492          0 
     16996      19994      20210      40110      10462       9545          0 
     17013      19994      20210      40110      10462       9545          0 
     16984      19994      20210      40110      10462       9545          0 
     16955      19995      20210      40110      10462       9545          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17150      20215      20210      40110          0          0      20000 
     16958      19992      20210      40110          0          0      20000 
     16988      19992      20210      40110          0          0      20000 
     17017      19993      20210      40110          0          0      20000 
     16992      19996      20210      40110          0          0      20000 
     16958      19994      20210      40110          0          0      20000 
     16968      19994      20210      40110          0          0      20000 
     17000      19994      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16600      20187      20210      40110        101          0      40131 
     16449      19993      20210      40110        109          0      40148 
     16477      19991      20210      40110        100          0      40125 
     16498      19991      20210      40110        100          0      40125 
     16470      19991      20210      40110        100          0      40125 
     16437      19993      20210      40110        100          0      40125 
     16447      19993      20210      40110        100          0      40125 
     16476      19991      20210      40110        100          0      40125 


Latency: cvtpi2pd xmm, mmx / cvtpd2pi mmx, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     82544     100198      20210      40116      40110      10000          0 
     82372      99989      20210      40125      40110      10000          0 
     82369      99988      20210      40125      40110      10000          0 
     82367      99989      20210      40124      40110      10000          0 
     82365      99989      20210      40112      40110      10000          0 
     82363      99989      20210      40112      40110      10000          0 
     82360      99988      20210      40112      40110      10000          0 
     82360      99988      20210      40112      40110      10000          0 


Throughput: cvtpi2pd xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10301      10984      20210      40110      10028      10029      10004 
      9934      10578      20210      40110      10001      10001      10002 
      9938      10586      20210      40110      10001      10001      10005 
      9903      10561      20210      40110      10001      10001      10003 
      9898      10572      20210      40110      10001      10001      10004 
      9888      10573      20210      40110      10001      10001      10002 
      9902      10582      20210      40110      10001      10001      10003 
      9909      10574      20210      40110      10001      10001      10002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9470      10802      20210      40110      10004          0          0 
     23359      14516      20211      40406      10078          2         61 
      9280      10568      20210      40110      10003          0          0 
      9276      10580      20210      40110      10005          0          0 
      9266      10575      20210      40110      10005          0          0 
      9246      10566      20210      40110      10002          0          0 
      9252      10564      20210      40110      10002          0          0 
      9264      10565      20210      40110      10003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9462      10806      20210      40110        105          0      20129 
      9248      10572      20210      40110        110          0      20150 
      9265      10582      20210      40110        110          0      20150 
      9270      10576      20210      40110        100          0      20122 
      9272      10566      20210      40110        100          0      20118 
      9278      10560      20210      40110        100          0      20118 
      9280      10569      20210      40110        100          0      20118 
      9270      10567      20210      40110        100          0      20122 


Throughput: cvtpd2pi mmx,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17737      20234      20210      60110      10306       9737      10002 
     17505      20002      20210      60110      10255       9748      10002 
     17529      20001      20210      60110      10296       9707      10004 
     17571      20006      20210      60110      10312       9691      10005 
     17561      20002      20210      60110      10312       9691      10005 
     17523      20002      20210      60110      10312       9691      10005 
     17506      20002      20210      60110      10312       9691      10005 
     17543      20002      20210      60110      10312       9691      10005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17773      20256      20210      60110      10003          0      20000 
     17563      19995      20210      60110      10002          0      20000 
     17527      19997      20210      60110      10003          0      20000 
     17500      19997      20210      60110      10003          0      20001 
     17521      19995      20210      60110      10003          0      20000 
     17557      19996      20210      60110      10003          0      20000 
     17553      19997      20210      60110      10003          0      20000 
     17517      19995      20210      60110      10003          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17925      20640      20210      60110        100          0      40128 
     17505      19995      20210      60110        110          0      40142 
     17519      20000      20210      60110        100          0      40129 
     17553      19998      20210      60110        100          0      40129 
     17569      19999      20210      60110        100          0      40129 
     17531      20000      20210      60110        100          0      40129 
     17505      19998      20210      60110        100          0      40129 
     17527      19998      20210      60110        100          0      40129 


Latency: cvtpi2pd xmm, mmx / cvtpd2pi mmx, xmm / POR mmx,mmx

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    100025     110673      30210      50113      50110      15955          0 
     99646     109991      30210      50124      50110      15959          0 
     99642     109992      30210      50121      50110      15956          0 
     99661     109992      30210      50137      50110      15954          0 
     99680     109992      30210      50133      50110      15948          0 
     99689     109991      30210      50110      50110      15947          0 
     99672     109991      30210      50114      50110      15958          0 
     99650     109994      30210      50110      50110      15947          0 


Latency: cvtpd2pi mmx, xmm / cvtpi2pd xmm, mmx / POR xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    110518     130147      30210      50128      50110      15007          0 
    110432     129987      30210      50127      50110      15005          0 
    110461     129987      30210      50131      50110      15007          0 
    110399     129988      30210      50127      50110      15005          0 
    110405     129989      30210      50113      50110      15006          0 
    122591     131861      30211      50664      50405      15066          0 
    110401     129988      30210      50128      50110      15003          0 
    145632     132359      30210      50631      50477      15064          0 


Latency: cvtpd2pi mmx, xmm / cvtpi2pd xmm, mmx / MAXPD xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    124066     141490      30210      50130      50110      15009          0 
    122742     139988      30210      50126      50110      15000          0 
    122787     139987      30210      50113      50110      15002          0 
    122708     139989      30210      50114      50110      15005          0 
    122802     139988      30210      50114      50110      15005          0 
    122712     139988      30210      50114      50110      15005          0 
    122785     139988      30210      50114      50110      15005          0 
    122750     139990      30210      50114      50110      15005          0 


Throughput: cvtsi2ss xmm,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     33105      40174      20210      40110      10008       9993          0 
     32899      39989      20210      40110      10013       9988          0 
     32988      39989      20210      40110      10014       9987          0 
     32905      39992      20210      40110      10000      10001          0 
     32945      39990      20210      40110       9992      10009          0 
     32966      39990      20210      40110       9992      10009          0 
     32893      39990      20210      40110       9992      10009          0 
     32988      39989      20210      40110       9992      10009          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     34081      40151      20210      40110          0          0      20003 
     33961      39989      20210      40110          0          0      20003 
     34003      39989      20210      40110          0          0      20004 
     33923      39991      20210      40110          0          0      20004 
     34015      39990      20210      40110          0          0      20001 
     33940      39989      20210      40110          0          0      20001 
     33966      39989      20210      40110          0          0      20001 
     34000      39990      20210      40110          0          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34088      40185      20210      40110        105          0      40132 
     34004      39993      20210      40110        110          0      40136 
     33966      39991      20210      40110        110          0      40143 
     33940      39991      20210      40110        100          0      40110 
     34017      39991      20210      40110        100          0      40110 
     33918      39990      20210      40110        100          0      40110 
     34005      39992      20210      40110        100          0      40110 
     33961      39991      20210      40110        100          0      40110 


Throughput: cvtss2si r32, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     19202      21233      20210      40110      20001      20000          0 
     18122      20008      20210      40110      20001      20000          0 
     18157      20006      20210      40110      20001      20000          0 
     18140      20003      20210      40110      20001      20000          0 
     18104      20003      20210      40110      20001      20000          0 
     18096      20003      20210      40110      20001      20000          0 
     18139      20007      20210      40110      20001      20000          0 
     18158      20003      20210      40110      20001      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17199      20216      20210      40110          0          0          0 
     16985      20002      20210      40110          0          0          0 
     16968      20007      20210      40110          0          0          0 
     16991      20006      20210      40110          0          0          0 
     17026      20004      20210      40110          0          0          0 
     17012      20005      20210      40110          0          0          0 
     16980      20008      20210      40110          0          0          0 
     16966      20007      20210      40110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17709      20210      20210      40110        101          0      40131 
     17511      20005      20210      40110        110          0      40148 
     17542      20006      20210      40110        110          0      40150 
     17576      20007      20210      40110        100          0      40125 
     17552      20004      20210      40110        100          0      40125 
     17519      20003      20210      40110        100          0      40125 
     17517      20003      20210      40110        100          0      40125 
     17556      20005      20210      40110        100          0      40125 


Latency: cvtsi2ss xmm, r32 / cvtss2si r32, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    102119     120186      20210      40116      40110      15689          0 
    101942     119986      20210      40124      40110      15689          0 
    113682     121881      20211      40658      40405      15824          0 
    101910     119989      20210      40122      40110      15680          0 
    101932     119986      20210      40112      40110      15691          0 
    101954     119987      20210      40112      40110      15691          0 
    101932     119986      20210      40112      40110      15691          0 
    101902     119986      20210      40112      40110      15691          0 


Throughput: cvtsi2ss xmm,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     34066      40161      20210      60110       9959      10042          0 
     34020      39998      20210      60110       9955      10046          0 
     33960      39996      20210      60110       9945      10056          0 
     33961      39992      20210      60110       9940      10061          0 
     34012      39991      20210      60110       9962      10039          0 
     33925      39992      20210      60110       9940      10061          0 
     34017      39995      20210      60110       9940      10061          0 
     33949      39992      20210      60110       9940      10061          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35286      40186      20210      60110          0          0      40000 
     35028      39998      20210      60110          0          0      40000 
     35106      39997      20210      60110          0          0      40000 
     35064      39996      20210      60110          0          0      40000 
     35050      39996      20210      60110          0          0      40000 
     35109      39995      20210      60110          0          0      40000 
     35025      39999      20210      60110          0          0      40000 
     35117      39996      20210      60110          0          0      40000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     37623      40179      20210      60110        109          0      60144 
     37536      39993      20210      60110        109          0      60145 
     37439      39992      20210      60110        100          0      60120 
     37534      39991      20210      60110        100          0      60120 
     37451      39995      20210      60110        100          0      60120 
     37514      39992      20210      60110        100          0      60120 
     37477      39991      20210      60110        100          0      60120 
     37479      39992      20210      60110        100          0      60120 


Throughput: cvtss2si r64, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17880      20426      20210      60110      20007      19997          0 
     17579      20067      20210      60110      20008      19996          0 
     17612      20064      20210      60110      20008      19996          0 
     17622      20065      20210      60110      20008      19996          0 
     17553      20027      20210      60110      20002      20002          0 
     17529      20030      20210      60110      20002      20002          0 
     17553      20027      20210      60110      20002      20002          0 
     17590      20026      20210      60110      20002      20002          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17900      20439      20210      60110          0          0      20004 
     17605      20063      20210      60110          0          0      20004 
     17630      20063      20210      60110          0          0      20004 
     17564      20025      20210      60110          0          0      20004 
     17533      20031      20210      60110          0          0      20004 
     17553      20025      20210      60110          0          0      20004 
     17589      20027      20210      60110          0          0      20004 
     17586      20025      20210      60110          0          0      20004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18215      21452      20210      60110        101          0      60130 
     17073      20066      20210      60110        102          0      60132 
     17033      20027      20210      60110        100          0      60128 
     16997      20027      20210      60110        100          0      60128 
     16980      20026      20210      60110        100          0      60128 
     17010      20027      20210      60110        100          0      60128 
     17043      20029      20210      60110        100          0      60128 
     17024      20027      20210      60110        100          0      60128 


Latency: cvtsi2ss xmm, r64 / cvtss2si r64, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    122942     140179      20210      60120      60110      15896          0 
    159992     142003      20211      60682      60403      16060          0 
    122791     139989      20210      60117      60110      15975          0 
    122705     139988      20210      60123      60110      15990          0 
    122801     139988      20210      60123      60110      15971          0 
    122714     139988      20210      60113      60110      15971          0 
    122772     139987      20210      60113      60110      15971          0 
    122756     139990      20210      60117      60110      15975          0 


Throughput: cvtsi2ss xmm,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35667      40759      20210      40113      10003      10003      10000 
     35107      39999      20210      40110      10001      10001      10001 
     35068      39999      20210      40110      10001      10001      10000 
     35054      39998      20210      40110      10001      10001      10002 
     35115      39999      20210      40110      10001      10001      10001 
     35026      39999      20210      40110      10001      10001      10001 
     35121      40000      20210      40110      10001      10001      10001 
     35042      39999      20210      40110      10001      10001      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     37720      40245      20210      40110      10000          0          0 
     37512      39997      20210      40110      10002          0          0 
     37455      39997      20210      40110      10001          0          0 
     37538      39999      20210      40110      10002          0          0 
     37445      39997      20210      40110      10000          0          0 
     37540      39997      20210      40110      10000          0          0 
     37447      39997      20210      40110      10000          0          0 
     37526      39997      20210      40110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35231      40226      20210      40110        102          0      20121 
     35088      39993      20210      40110        106          0      20124 
     35078      39996      20210      40110        109          0      20129 
     35034      39994      20210      40110        110          0      20129 
     35113      39993      20210      40110        100          0      20110 
     35017      39993      20210      40110        100          0      20110 
     35105      39994      20210      40110        100          0      20110 
     35050      39994      20210      40110        100          0      20110 


Throughput: cvtss2si r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17751      20238      20210      60110      20006      20003      10003 
     17561      20062      20210      60110      20008      19993      10002 
     17541      20025      20210      60110      20002      19999      10003 
     17579      20027      20210      60110      20002      19999      10002 
     17587      20024      20210      60110      20002      19999      10003 
     17551      20024      20210      60110      20002      19999      10002 
     17523      20024      20210      60110      20002      19999      10003 
     17556      20030      20210      60110      20002      19999      10002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17246      20268      20210      60110      10002          0          0 
     17055      20062      20210      60110      10003          0          0 
     17023      20062      20210      60110      10002          0          0 
     17021      20067      20210      60110      10003          0          0 
     17017      20024      20210      60110      10002          0          0 
     17043      20024      20210      60110      10003          0          0 
     17018      20026      20210      60110      10002          0          0 
     16988      20029      20210      60110      10003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17081      20090      20210      60110        105          0      60134 
     17079      20070      20210      60110        103          0      60132 
     17048      20071      20210      60110        103          0      60132 
     17016      20071      20210      60110        103          0      60132 
     17037      20071      20210      60110        103          0      60132 
     17036      20031      20210      60110        101          0      60128 
     17042      20033      20210      60110        101          0      60128 
     17004      20031      20210      60110        101          0      60128 


Latency: cvtsi2ss xmm, r32 / cvtss2si r32, xmm / OR r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    114156     130183      30210      50128      50110      15865          0 
    113944     129988      30210      50127      50110      15861          0 
    114019     129987      30210      50119      50110      15852          0 
    113991     129989      30210      50129      50110      15862          0 
    113940     129988      30210      50114      50110      15861          0 
    114016     129988      30210      50114      50110      15861          0 
    113997     129989      30210      50114      50110      15861          0 
    113939     129988      30210      50114      50110      15861          0 


Latency: cvtss2si r32, xmm / cvtsi2ss xmm, r32 / POR xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    140011     154633      30210      50311      50232      18148          0 
    140015     154474      30210      50161      50136      18377          0 
    140199     154808      30210      50200      50151      18196          0 
    140640     155262      30210      50282      50166      18178          0 
    140227     154765      30210      50207      50147      18354          0 
    140701     155361      30210      50270      50174      18307          0 
    140915     155557      30210      50364      50199      18290          0 
    141269     155914      30210      50443      50232      18324          0 


Latency: cvtss2si r32, xmm / cvtsi2ss xmm, r32 / MAXPS xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    155966     160664      30210      50236      50168      20732          0 
    156268     160974      30210      50304      50178      20853          0 
    155615     160254      30210      50237      50169      21019          0 
    156091     160761      30210      50305      50172      21056          0 
    156321     161069      30210      50361      50201      21012          0 
    155823     160530      30210      50289      50179      21047          0 
    156428     161108      30210      50368      50206      21006          0 
    156389     161063      30210      50363      50197      21040          0 


Throughput: cvtsi2sd xmm,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     38923      40345      20210      40112      10201       9809          1 
     38846      40030      20210      40110      10096       9917         -1 
     39067      40248      20210      40145      10174       9864          2 
     38841      39981      20210      40112      10179       9840         -1 
     39530      40733      20210      40162      10154       9876         -1 
     38896      40046      20210      40118      10135       9890          2 
     38801      40020      20210      40110      10105       9917          3 
     38892      40036      20210      40110      10140       9870          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     33055      40190      20210      40110          0          0      20001 
     32986      39990      20210      40110          0          0      20002 
     32917      39992      20210      40110          0          0      20000 
     32929      39991      20210      40110          0          0      20000 
     32978      39991      20210      40110          0          0      20000 
     32893      39991      20210      40110          0          0      20000 
     32978      39991      20210      40110          0          0      20000 
     32927      39991      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     36437      40175      20210      40110        104          0      40131 
     36192      39990      20210      40110        110          0      40132 
     36287      39992      20210      40110        111          0      40146 
     36188      39989      20210      40110        110          0      40143 
     36273      39991      20210      40110        100          0      40110 
     36217      39991      20210      40110        100          0      40110 
     36228      39990      20210      40110        100          0      40110 
     36267      39993      20210      40110        100          0      40110 


Throughput: cvtsd2si r32, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17735      20235      20210      40110      20001      20000          0 
     17507      20006      20210      40110      20001      20000          0 
     17539      20009      20210      40110      20001      20000          0 
     17573      20006      20210      40110      20001      20000          0 
     17559      20005      20210      40110      20001      20000          0 
     17519      20006      20210      40110      20001      20000          0 
     17515      20009      20210      40110      20001      20000          0 
     17545      20006      20210      40110      20001      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18365      20242      20210      40110          0          0          0 
     18111      20003      20210      40110          0          0          0 
     18094      20006      20210      40110          0          0          0 
     18128      20004      20210      40110          0          0          0 
     18161      20009      20210      40110          0          0          0 
     18131      20006      20210      40110          0          0          0 
     18092      20006      20210      40110          0          0          0 
     18112      20004      20210      40110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17912      20448      20210      40110        100          0      40122 
     17507      20005      20210      40110        110          0      40152 
     17548      20007      20210      40110        110          0      40152 
     17574      20007      20210      40110        100          0      40121 
     17548      20006      20210      40110        100          0      40121 
     17515      20007      20210      40110        100          0      40121 
     17521      20006      20210      40110        100          0      40125 
     17558      20007      20210      40110        100          0      40121 


Latency: cvtsi2sd xmm, r32 / cvtsd2si r32, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    105355     120181      20210      40127      40110      15683          0 
    105192     119985      20210      40123      40110      15689          0 
    105233     119985      20210      40122      40110      15688          0 
    116511     122048      20211      40648      40401      15803          0 
    105180     119986      20210      40112      40110      15689          0 
    105197     119986      20210      40112      40110      15689          0 
    105236     119986      20210      40112      40110      15689          0 
    105235     119987      20210      40112      40110      15689          0 


Throughput: cvtsi2sd xmm,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     36063      41183      20210      40110      10001      10004      10001 
     35117      39994      20210      40110      10000      10001      10001 
     35034      39993      20210      40110      10000      10001      10002 
     35080      39994      20210      40110      10000      10001      10000 
     35088      39993      20210      40110      10000      10001      10000 
     35028      39993      20210      40110      10000      10001      10000 
     35117      39993      20210      40110      10000      10001      10000 
     35026      39995      20210      40110      10000      10001      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35343      40254      20210      40110      10000          0          0 
     67848      41276      20211      40341      10039          4         60 
     36156      41202      20210      40203      10049          0         29 
     35786      40876      20210      40180      10032          0         26 
     35141      40026      20210      40120      10001          0         10 
     35369      40440      20210      40159      10016          1         12 
     36190      41296      20210      40198      10057          0         20 
     35072      39995      20210      40110      10001          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     37721      40219      20210      40110        106          0      20124 
     37461      40000      20210      40110        110          0      20129 
     37541      40000      20210      40110        111          0      20129 
     37443      39999      20210      40110        101          0      20110 
     37543      39999      20210      40110        101          0      20110 
     37449      39999      20210      40110        101          0      20110 
     37527      39999      20210      40110        101          0      20110 
     37475      39999      20210      40110        101          0      20110 


Throughput: cvtsd2si r32,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17194      20254      20210      60110      20006      20010      10003 
     17069      20067      20210      60110      20008      19993      10002 
     17070      20062      20210      60110      20008      19993      10003 
     17032      20062      20210      60110      20008      19993      10002 
     17012      20062      20210      60110      20008      19993      10003 
     17012      20029      20210      60110      20002      19999      10002 
     17043      20026      20210      60110      20002      19999      10003 
     17031      20024      20210      60110      20002      19999      10002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17786      20250      20210      60110      10003          0          0 
     17610      20067      20210      60110      10002          0          0 
     17556      20043      20210      60110      10003          0          0 
     17533      20026      20210      60110      10002          0          0 
     17573      20025      20210      60110      10003          0          0 
     17596      20029      20210      60110      10002          0          0 
     17566      20025      20210      60110      10003          0          0 
     17529      20024      20210      60110      10002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17787      20252      20210      60110        104          0      60134 
     17607      20062      20210      60110        102          0      60132 
     17579      20069      20210      60110        102          0      60132 
     17565      20067      20210      60110        102          0      60132 
     17571      20027      20210      60110        100          0      60128 
     17592      20026      20210      60110        100          0      60128 
     17566      20027      20210      60110        100          0      60128 
     17533      20028      20210      60110        100          0      60128 


Latency: cvtsi2sd xmm, r32 / cvtsd2si r32, xmm / OR r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    110790     130408      30210      50113      50110      15760          0 
    110455     129988      30210      50120      50110      15757          0 
    110395     129988      30210      50122      50110      15757          0 
    110397     129987      30210      50126      50110      15758          0 
    110460     129989      30210      50130      50110      15758          0 
    110429     129990      30210      50111      50110      15756          0 
    110378     129988      30210      50111      50110      15756          0 
    110431     129989      30210      50111      50110      15756          0 


Latency: cvtsd2si r32, xmm / cvtsi2sd xmm, r32 / POR xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    131415     154641      30210      50116      50110      17772          0 
    131057     154338      30210      50120      50110      17731          0 
    131150     154325      30210      50125      50110      17727          0 
    131084     154369      30210      50125      50110      17748          0 
    131203     154393      30210      50110      50110      17754          0 
    131108     154393      30210      50110      50110      17754          0 
    131196     154393      30210      50110      50110      17754          0 
    131116     154393      30210      50110      50110      17754          0 


Latency: cvtsd2si r32, xmm / cvtsi2sd xmm, r32 / MAXPD xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    145205     160238      30210      50120      50110      20459          0 
    144922     159987      30210      50122      50110      20459          0 
    144991     159989      30210      50125      50110      20457          0 
    144989     159987      30210      50127      50110      20459          0 
    144922     159989      30210      50113      50110      20465          0 
    144977     159987      30210      50115      50110      20461          0 
    145003     159988      30210      50113      50110      20465          0 
    144925     159988      30210      50115      50110      20461          0 


Throughput: cvtsi2sd xmm,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     69320      43492      20211      40424      10270       9911          3 
     35022      39991      20210      40110      10071       9930          0 
     35113      39991      20210      40110      10080       9921          0 
     35020      39990      20210      40110      10067       9934          0 
     35093      39994      20210      40110      10070       9931          0 
     35063      39990      20210      40110      10062       9939          0 
     35042      39992      20210      40110      10070       9931          0 
     35107      39991      20210      40110      10070       9931          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35196      40185      20210      40110          0          0      20000 
     35116      39990      20210      40110          0          0      20002 
     35020      39991      20210      40110          0          0      20002 
     35102      39992      20210      40110          0          0      20003 
     35058      39989      20210      40110          0          0      20002 
     35048      39991      20210      40110          0          0      20003 
     35105      39990      20210      40110          0          0      20003 
     35018      39990      20210      40110          0          0      20003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35438      40466      20210      40110        110          0      40139 
     35102      39992      20210      40110        110          0      40143 
     35052      39992      20210      40110        100          0      40116 
     35055      39992      20210      40110        100          0      40116 
     35103      39992      20210      40110        106          0      40138 
     35021      39993      20210      40110        100          0      40116 
     35119      39994      20210      40110        110          0      40142 
     35027      39992      20210      40110        100          0      40116 


Throughput: cvtsd2si r64, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18743      21336      20210      40110      20001      20000          0 
     17543      20008      20210      40110      20001      20000          0 
     17511      20004      20210      40110      20001      20000          0 
     17527      20004      20210      40110      20001      20000          0 
     17561      20004      20210      40110      20001      20000          0 
     17569      20008      20210      40110      20001      20000          0 
     17525      20005      20210      40110      20001      20000          0 
     17509      20004      20210      40110      20001      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17839      20305      20210      40110          0          0          0 
     17552      20006      20210      40110          0          0          0 
     17517      20006      20210      40110          0          0          0 
     17521      20006      20210      40110          0          0          0 
     17551      20004      20210      40110          0          0          0 
     17574      20004      20210      40110          0          0          0 
     17542      20004      20210      40110          0          0          0 
     17509      20008      20210      40110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18528      20481      20210      40110        101          0      40127 
     18114      20007      20210      40110        110          0      40156 
     18153      20010      20210      40110        100          0      40133 
     18156      20010      20210      40110        110          0      40152 
     18119      20010      20210      40110        100          0      40133 
     18094      20008      20210      40110        100          0      40125 
     18132      20008      20210      40110        100          0      40125 
     18161      20007      20210      40110        100          0      40125 


Latency: cvtsi2sd xmm, r64 / cvtsd2si r64, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    102069     120188      20210      40116      40110      15722          0 
    101908     119990      20210      40123      40110      15717          0 
    101936     119987      20210      40122      40110      15719          0 
    101954     119987      20210      40113      40110      15722          0 
    101928     119988      20210      40112      40110      15722          0 
    101907     119989      20210      40113      40110      15722          0 
    101897     119987      20210      40112      40110      15722          0 
    101924     119987      20210      40113      40110      15722          0 


Throughput: cvtsi2sd xmm,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35233      40197      20210      40110       9997      10007      10002 
     35109      39994      20210      40110      10000      10001      10002 
     35025      39994      20210      40110      10000      10001      10001 
     35123      39996      20210      40110      10000      10001      10001 
     35040      39994      20210      40110      10000      10001      10002 
     35084      39996      20210      40110      10000      10001      10001 
     35088      39996      20210      40110      10000      10001      10001 
     35034      39995      20210      40110      10000      10001      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     34156      40192      20210      40110      10002          0          0 
     33935      39996      20210      40110      10001          0          0 
     66793      42919      20210      40486      10060          8         96 
     32943      39994      20210      40110      10001          0          0 
     32957      39994      20210      40110      10002          0          0 
     32889      39994      20210      40110      10001          0          0 
     32986      39997      20210      40110      10001          0          0 
     32904      39995      20210      40110      10001          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     36409      40222      20210      40110        104          0      20122 
     36285      39994      20210      40110        105          0      20123 
     36188      39994      20210      40110        107          0      20128 
     36281      39995      20210      40110        106          0      20128 
     36203      39994      20210      40110        101          0      20117 
     36251      39993      20210      40110         99          0      20112 
     36249      39994      20210      40110         99          0      20112 
     36206      39994      20210      40110         99          0      20112 


Throughput: cvtsd2si r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16950      20543      20210      60110      20007      20009      10003 
     16527      20063      20210      60110      20008      19993      10002 
     16500      20065      20210      60110      20008      19993      10003 
     16477      20026      20210      60110      20002      19999      10002 
     16508      20025      20210      60110      20002      19999      10003 
     16524      20025      20210      60110      20002      19999      10002 
     16494      20025      20210      60110      20002      19999      10003 
     16467      20030      20210      60110      20002      19999      10002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18702      20636      20210      60110      10002          0          0 
     18214      20063      20210      60110      10003          0          0 
     18180      20063      20210      60110      10002          0          0 
     18145      20063      20210      60110      10003          0          0 
     18134      20030      20210      60110      10002          0          0 
     18165      20027      20210      60110      10003          0          0 
     18167      20025      20210      60110      10002          0          0 
     18127      20025      20210      60110      10003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17979      20494      20210      60110        101          0      60130 
     17630      20065      20210      60110        102          0      60132 
     17600      20066      20210      60110        102          0      60132 
     17533      20032      20210      60110        100          0      60128 
     17550      20028      20210      60110        100          0      60128 
     17582      20026      20210      60110        100          0      60128 
     17586      20026      20210      60110        100          0      60128 
     17551      20027      20210      60110        100          0      60128 


Latency: cvtsi2sd xmm, r64 / cvtsd2si r64, xmm / OR r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    114187     130258      30210      50126      50110      15867          0 
    114025     129986      30210      50123      50110      15856          0 
    113986     129987      30210      50129      50110      15868          0 
    113948     129989      30210      50118      50110      15867          0 
    114019     129987      30210      50118      50110      15867          0 
    113990     129987      30210      50118      50110      15867          0 
    113942     129987      30210      50118      50110      15867          0 
    114015     129987      30210      50118      50110      15867          0 


Latency: cvtsd2si r64, xmm / cvtsi2sd xmm, r64 / POR xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    131324     154588      30210      50116      50110      17772          0 
    131060     154291      30210      50120      50110      17714          0 
    131121     154369      30210      50125      50110      17748          0 
    131167     154395      30210      50110      50110      17754          0 
    131124     154395      30210      50110      50110      17754          0 
    131181     154395      30210      50110      50110      17754          0 
    162940     157260      30210      50638      50477      17835          0 
    127327     154577      30210      50113      50110      17849          0 


Latency: cvtsd2si r64, xmm / cvtsi2sd xmm, r64 / MAXPD xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    140477     160154      30210      50118      50110      20445          0 
    140243     159990      30210      50114      50110      20457          0 
    140317     159989      30210      50122      50110      20453          0 
    150639     162066      30211      50674      50406      20596          0 
    140245     159991      30210      50113      50110      20465          0 
    172912     163216      30210      50594      50475      20521          0 
    135933     159990      30210      50143      50110      20457          0 
    135891     159989      30210      50115      50110      20461          0 


Throughput: vmovaps m256,ymm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17894      22056      20210      40110          0          1       6647 
     17267      20364      20210      40110          0          1       6646 
     17228      20289      20210      40110          0          1       6644 
     17163      20179      20210      40110          0          1       6648 
     17162      20180      20210      40110          0          1       6650 
     17299      20383      20210      40110          0          1       6648 
     17241      20336      20210      40110          0          1       6649 
     17087      20113      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     21579      24910      20210      40212       6508      20058         33 
     22025      25129      20210      40195       5818      20044         12 
     22949      26683      20210      40323       6476      20139         64 
     20268      23155      20210      40122       6339      20003         11 
     24330      27786      20210      40147       6135      20016          9 
     29231      33318      20210      40556       6279      20293        131 
     26372      30081      20210      40449       6370      20225        104 
     21367      24414      20210      40208       6398      20060         22 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17860      20403      20210      40110        105       6679      20129 
     17523      20001      20210      40110        110       6677      20142 
     17561      20005      20210      40110        110       6679      20145 
     17569      20004      20210      40110        110       6679      20145 
     17529      20002      20210      40110        100       6677      20114 
     17507      20004      20210      40110        100       6676      20114 
     17531      20001      20210      40110        100       6676      20114 
     17567      20001      20210      40110        100       6676      20114 


Throughput: vmovaps ymm, m256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8848      10430      20210      20110          1          1      10000 
      8525      10040      20210      20110          1          1      10000 
      8541      10046      20210      20110          1          1      10000 
      8529      10025      20210      20110          1          1      10000 
      8534      10024      20210      20110          1          1      10000 
      8529      10024      20210      20110          1          1      10000 
      8517      10023      20210      20110          1          1      10000 
      8514      10027      20210      20110          1          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9133      10418      20210      20110      10000          0          0 
      8813      10038      20210      20110      10000          0          0 
      8805      10017      20210      20110      10000          0          0 
      8797      10017      20210      20110      10000          0          0 
      8793      10019      20210      20110      10000          0          0 
      8777      10017      20210      20110      10000          0          0 
      8769      10017      20210      20110      10000          0          0 
      8764      10017      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9155      10462      20210      20110        110          0      20152 
      8798      10041      20210      20110        110          0      20153 
      8804      10038      20210      20110        110          0      20153 
      8800      10019      20210      20110        100          0      20122 
      8803      10019      20210      20110        100          0      20118 
      8798      10018      20210      20110        100          0      20122 
      8783      10018      20210      20110        100          0      20118 
      8773      10018      20210      20110        100          0      20118 


Latency: vmovaps m256, ymm / vmovaps ymm, m256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     52892      60371      20210      20133      30110          0          0 
     52684      60040      20210      20138      30110          0          0 
     65336      74490      20210      20149      30110          0          0 
     52584      60019      20210      20141      30110          0          0 
     65377      74543      20210      20110      30110          0          0 
     65625      74791      20210      20110      30110          0          0 
     65366      74543      20210      20110      30110          0          0 
     65548      74791      20210      20110      30110          0          0 


Throughput: vmovapd ymm,m256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9593      10946      20210      20110          0          1      10000 
      8785      10040      20210      20110          0          1      10000 
      8784      10037      20210      20110          0          1      10000 
      8798      10038      20210      20110          0          1      10000 
      8789      10018      20210      20110          0          1      10000 
      8800      10021      20210      20110          0          1      10000 
      8808      10018      20210      20110          0          1      10000 
      8794      10018      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9233      10758      20210      20110      10000          0          0 
      8817      10035      20210      20110      10000          0          0 
      8812      10036      20210      20110      10000          0          0 
      8789      10020      20210      20110      10000          0          0 
      8773      10018      20210      20110      10000          0          0 
      8766      10018      20210      20110      10000          0          0 
      8770      10018      20210      20110      10000          0          0 
      8784      10019      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9107      10405      20210      20110        105          0      20137 
      8777      10034      20210      20110        110          0      20150 
      8790      10038      20210      20110        110          0      20153 
      8804      10041      20210      20110        110          0      20153 
      8794      10019      20210      20110        100          0      20122 
      8802      10018      20210      20110        100          0      20118 
      8799      10018      20210      20110        100          0      20118 
      8790      10019      20210      20110        100          0      20118 


Throughput: vmovapd m256, ymm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17335      20407      20210      40110          0          1       6650 
     16962      20007      20210      40110          0          1       6650 
     16982      20005      20210      40110          0          1       6650 
     17013      20001      20210      40110          0          1       6650 
     17018      20001      20210      40110          0          1       6648 
     16982      20003      20210      40110          0          1       6650 
     16958      20002      20210      40110          0          1       6648 
     16988      20003      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17299      20400      20210      40110       6679      20000          0 
     16990      20003      20210      40110       6678      20000          0 
     17024      20003      20210      40110       6680      20000          0 
     17000      20000      20210      40110       6679      20000          0 
     16970      20000      20210      40110       6679      20000          0 
     16966      20002      20210      40110       6676      20000          0 
     17000      20002      20210      40110       6679      20000          0 
     17026      20004      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17880      20388      20210      40110        110       6678      20144 
     17573      20004      20210      40110        110       6680      20145 
     17549      20002      20210      40110        100       6677      20114 
     17513      20001      20210      40110        100       6675      20114 
     17519      20002      20210      40110        100       6676      20114 
     17553      20001      20210      40110        100       6675      20114 
     17567      20001      20210      40110        100       6676      20114 
     17537      20003      20210      40110        100       6675      20114 


Latency: vmovapd ymm, m256 / vmovapd m256, ymm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     67514      74547      20210      20125      30110          0          0 
     54482      60105      20210      20283      30114          0          0 
     54381      60000      20210      20114      30110          0          0 
     54369      60057      20210      20114      30110          0          0 
     67970      75000      20210      20110      30110          0          0 
     54453      60060      20210      20110      30110          0          0 
     67925      74994      20210      20110      30110          0          0 
     54392      60057      20210      20114      30110          0          0 


Throughput: vmovupd m256,ymm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17903      20406      20210      40110          0          1       6648 
     17513      20003      20210      40110          0          1       6644 
     17522      20005      20210      40110          0          1       6646 
     17555      20001      20210      40110          0          1       6648 
     17573      20006      20210      40110          0          1       6648 
     17539      20002      20210      40110          0          1       6650 
     17507      20001      20210      40110          0          1       6648 
     17531      20002      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16385      21108      20210      40110       6679      20000          0 
     15505      20003      20210      40110       6676      20000          0 
     15521      20004      20210      40110       6678      20000          0 
     15551      20003      20210      40110       6676      20000          0 
     44604      23858      20211      40399       6638      20069         61 
     15503      20000      20210      40110       6676      20000          0 
     15537      20003      20210      40110       6676      20000          0 
     15592      20041      20210      40110       6679      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17917      20392      20210      40110        105       6678      20129 
     17544      20003      20210      40110        110       6680      20145 
     17508      20000      20210      40110        100       6676      20114 
     17530      20000      20210      40110        100       6676      20114 
     17563      20002      20210      40110        100       6676      20114 
     17569      20000      20210      40110        100       6676      20114 
     17532      20000      20210      40110        100       6676      20114 
     17508      20000      20210      40110        100       6676      20114 


Throughput: vmovupd ymm, m256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9530      10869      20210      20110          0          1      10000 
      8786      10038      20210      20110          0          1      10000 
      8777      10037      20210      20110          0          1      10000 
      8788      10039      20210      20110          0          1      10000 
      8782      10018      20210      20110          0          1      10000 
      8789      10020      20210      20110          0          1      10000 
      8800      10018      20210      20110          0          1      10000 
      8794      10018      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9167      10454      20210      20110      10000          0          0 
      8818      10043      20210      20110      10000          0          0 
      8822      10043      20210      20110      10000          0          0 
      8800      10022      20210      20110      10000          0          0 
      8791      10025      20210      20110      10000          0          0 
      8782      10025      20210      20110      10000          0          0 
      8774      10028      20210      20110      10000          0          0 
      8772      10024      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9139      10414      20210      20110        105          0      20137 
      8800      10039      20210      20110        110          0      20153 
      8772      10016      20210      20110        100          0      20122 
      8765      10017      20210      20110        100          0      20118 
      8769      10016      20210      20110        100          0      20122 
      8784      10018      20210      20110        100          0      20122 
      8794      10019      20210      20110        100          0      20122 
      8801      10018      20210      20110        100          0      20122 


Latency: vmovupd m256, ymm / vmovupd ymm, m256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     63995      75362      20210      20125      30110          0          0 
     51786      60903      20210      20138      30110          0          0 
     63532      74797      20210      20138      30110          0          0 
     61246      72145      20210      20145      30110          0          0 
     61720      72639      20210      20110      30110          0          0 
     51043      60054      20210      20110      30110          0          0 
     57914      68228      20210      20114      30110          0          0 
     61823      72756      20210      20114      30110          0          0 


Throughput: vmovntps m,ymm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18072      20580      20210      40110          0          1       6650 
     17676      20135      20210      40110          0          1       6648 
     17640      20133      20210      40110          0          1       6650 
     17620      20130      20210      40110          0          1       6648 
     17658      20134      20210      40110          0          1       6650 
     17683      20129      20210      40110          0          1       6648 
     17663      20134      20210      40110          0          1       6650 
     17624      20131      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17493      20556      20210      40110       6678      20000          0 
     17091      20125      20210      40110       6675      20000          0 
     17061      20125      20210      40110       6676      20000          0 
     17079      20118      20210      40110       6679      20000          0 
     17115      20121      20210      40110       6676      20000          0 
     17115      20121      20210      40110       6679      20000          0 
     17081      20121      20210      40110       6676      20000          0 
     46521      21217      20211      40311       6686      20008         48 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17963      20521      20210      40110        105       6677      20129 
     17650      20125      20210      40110        110       6677      20142 
     17683      20124      20210      40110        110       6680      20145 
     17657      20121      20210      40110        110       6680      20145 
     17626      20128      20210      40110        100       6676      20114 
     17619      20120      20210      40110        100       6675      20114 
     17662      20126      20210      40110        100       6676      20114 
     17672      20118      20210      40110        100       6675      20114 


Throughput: vmovaps ymm, m

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8604      10431      20210      20110          0          1      10000 
      8290      10040      20210      20110          0          1      10000 
      8279      10038      20210      20110          0          1      10000 
      8271      10039      20210      20110          0          1      10000 
      8259      10037      20210      20110          0          1      10000 
      8237      10017      20210      20110          0          1      10000 
      8237      10021      20210      20110          0          1      10000 
      8245      10018      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8856      10399      20210      20110      10000          0          0 
      8539      10036      20210      20110      10000          0          0 
      8533      10038      20210      20110      10000          0          0 
      8522      10040      20210      20110      10000          0          0 
      8515      10040      20210      20110      10000          0          0 
      8495      10020      20210      20110      10000          0          0 
      8503      10018      20210      20110      10000          0          0 
      8511      10018      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9260      10553      20210      20110        105          0      20137 
      8802      10043      20210      20110        110          0      20153 
      8770      10018      20210      20110        100          0      20122 
      8769      10018      20210      20110        100          0      20122 
      8781      10018      20210      20110        100          0      20118 
      8794      10022      20210      20110        100          0      20122 
      8798      10018      20210      20110        100          0      20122 
      8804      10018      20210      20110        100          0      20122 


Latency: vmovntps m, ymm / vmovaps ymm, m

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3081252    3627292      20210      20140      30110          0          0 
   3121091    3628739      20211      20428      30311         60          0 
   3137274    3587345      20210      20697      30483         63          0 
   3117154    3554828      20210      20114      30110          0          0 
   3164341    3570545      20211      21217      30529         81          0 
   3116534    3554127      20210      20110      30110          0          0 
   3126535    3565547      20210      21374      30458         44          0 
   3117815    3555584      20210      20110      30110          0          0 


Throughput: vmovntpd m256,ymm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17491      20552      20210      40110          0          1       6646 
     17116      20131      20210      40110          0          1       6644 
     17083      20133      20210      40110          0          1       6647 
     17071      20131      20210      40110          0          1       6646 
     17109      20129      20210      40110          0          1       6648 
     17128      20125      20210      40110          0          1       6650 
     17105      20125      20210      40110          0          1       6648 
     17077      20134      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18028      20522      20210      40110       6676      20000          0 
     17648      20123      20210      40110       6679      20000          0 
     17616      20124      20210      40110       6678      20000          0 
     17634      20127      20210      40110       6677      20000          0 
     17663      20120      20210      40110       6677      20000          0 
     17669      20122      20210      40110       6679      20000          0 
     17638      20123      20210      40110       6676      20000          0 
     17606      20121      20210      40110       6679      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18025      20535      20210      40110        110       6680      20144 
     17672      20125      20210      40110        110       6680      20145 
     17638      20127      20210      40110        110       6679      20145 
     17616      20127      20210      40110        100       6676      20114 
     17644      20122      20210      40110        100       6675      20114 
     17681      20129      20210      40110        100       6676      20114 
     17655      20121      20210      40110        100       6676      20114 
     17620      20121      20210      40110        100       6676      20114 


Throughput: vmovaps ymm, m256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9111      10712      20210      20110          0          1      10000 
      8543      10034      20210      20110          0          1      10000 
      8537      10035      20210      20110          0          1      10000 
      8534      10040      20210      20110          0          1      10000 
      8504      10020      20210      20110          0          1      10000 
      8494      10017      20210      20110          0          1      10000 
      8494      10021      20210      20110          0          1      10000 
      8498      10018      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9173      10461      20210      20110      10000          0          0 
      8788      10035      20210      20110      10000          0          0 
      8786      10037      20210      20110      10000          0          0 
      8790      10039      20210      20110      10000          0          0 
      8781      10018      20210      20110      10000          0          0 
      8792      10018      20210      20110      10000          0          0 
      8800      10018      20210      20110      10000          0          0 
      8804      10021      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9419      10411      20210      20110        110          0      20148 
      9076      10036      20210      20110        110          0      20150 
      9089      10037      20210      20110        110          0      20153 
      9082      10019      20210      20110        100          0      20118 
      9090      10018      20210      20110        100          0      20122 
      9097      10019      20210      20110        100          0      20122 
      9088      10019      20210      20110        100          0      20118 
      9080      10018      20210      20110        100          0      20122 


Latency: vmovntpd m256, ymm / vmovaps ymm, m256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3331506    3786341      20211      21452      30793        129          0 
   3250945    3790265      20211      20727      30420         75          0 
   3179636    3743060      20210      20141      30110          1          0 
   3172298    3734479      20210      20141      30110          0          0 
   3233529    3788326      20211      20818      30437         72          0 
   3243082    3756506      20210      20743      30479         62          0 
   3334872    3803197      20210      21421      30454         46          0 
   3326936    3794029      20210      20110      30110          0          0 


Throughput: vmovntdq m,ymm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18025      20559      20210      40110          0          1       6648 
     17676      20124      20210      40110          0          1       6648 
     17658      20124      20210      40110          0          1       6648 
     17624      20121      20210      40110          0          1       6646 
     17616      20123      20210      40110          0          1       6650 
     17660      20125      20210      40110          0          1       6648 
     17678      20128      20210      40110          0          1       6650 
     17646      20121      20210      40110          0          1       6648 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18028      20586      20210      40110       6678      20000          0 
     17662      20129      20210      40110       6678      20000          0 
     17684      20129      20210      40110       6680      20000          0 
     17654      20130      20210      40110       6676      20000          0 
     17621      20129      20210      40110       6679      20000          0 
     17642      20130      20210      40110       6676      20000          0 
     17674      20127      20210      40110       6679      20000          0 
     17676      20130      20210      40110       6676      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17986      20549      20210      40110        110       6681      20144 
     17655      20140      20210      40110        110       6679      20145 
     17693      20146      20210      40110        100       6677      20114 
     17675      20136      20210      40110        100       6675      20114 
     17643      20141      20210      40110        100       6677      20114 
     17627      20139      20210      40110        100       6675      20114 
     17671      20144      20210      40110        100       6676      20114 
     17691      20138      20210      40110        100       6676      20114 


Throughput: vmovdqa ymm, m

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9129      10410      20210      20110          0          1      10000 
      8812      10038      20210      20110          0          1      10000 
      8799      10018      20210      20110          0          1      10000 
      8790      10019      20210      20110          0          1      10000 
      8780      10020      20210      20110          0          1      10000 
      8771      10018      20210      20110          0          1      10000 
      8763      10018      20210      20110          0          1      10000 
      8770      10018      20210      20110          0          1      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8866      10427      20210      20110      10000          0          0 
      8521      10036      20210      20110      10000          0          0 
      8515      10039      20210      20110      10000          0          0 
      8506      10037      20210      20110      10000          0          0 
      8511      10038      20210      20110      10000          0          0 
      8506      10018      20210      20110      10000          0          0 
      8517      10021      20210      20110      10000          0          0 
      8523      10018      20210      20110      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9145      10420      20210      20110        105          0      20137 
      8818      10035      20210      20110        110          0      20150 
      8816      10037      20210      20110        110          0      20153 
      8805      10039      20210      20110        110          0      20153 
      8780      10018      20210      20110        100          0      20122 
      8768      10018      20210      20110        100          0      20122 
      8764      10018      20210      20110        100          0      20122 
      8777      10021      20210      20110        100          0      20118 


Latency: vmovntdq m, ymm / vmovdqa ymm, m

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3174787    3574558      20212      20972      30600        100          0 
   3130971    3570595      20210      20138      30110          0          0 
   3168719    3613695      20210      24285      31297        150          0 
   3140387    3581298      20210      20145      30110          0          0 
   3153808    3576323      20211      20766      30402         65          0 
   3128207    3567450      20210      20110      30110          0          0 
   3169539    3614577      20210      20110      30110          0          0 
   3150621    3571338      20211      20614      30395         68          0 


Throughput: vcvtpd2ps xmm,ymm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18401      20337      20210      40110      10433       9572          0 
     18130      19994      20210      40110      10397       9609          0 
     18197      20051      20210      40110      10466       9541          0 
     18108      19995      20210      40110      10393       9612          0 
     18078      19995      20210      40110      10415       9588          0 
     18110      19997      20210      40110      10415       9588          0 
     18149      19996      20210      40110      10415       9588          0 
     18132      19996      20210      40110      10415       9588          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18312      20905      20210      40110          0          0      20000 
     17554      19995      20210      40110          0          0      20000 
     17568      19997      20210      40110          0          0      20000 
     17529      19996      20210      40110          0          0      20000 
     17503      19996      20210      40110          0          0      20000 
     17531      19996      20210      40110          0          0      20000 
     17567      19998      20210      40110          0          0      20000 
     17555      19998      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17269      20353      20210      40110        101          0      40125 
     16998      19995      20210      40110        110          0      40152 
     17019      19995      20210      40110        100          0      40121 
     16988      19997      20210      40110        100          0      40121 
     17004      20052      20210      40110        100          0      40125 
     16972      19996      20210      40110        100          0      40121 
     17008      19996      20210      40110        100          0      40121 
     17061      20053      20210      40110        100          0      40125 


Throughput: vcvtps2pd ymm, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17888      20385      20210      40110      10042       9959          0 
     17574      20008      20210      40110       9982      10019          0 
     17535      20006      20210      40110       9987      10014          0 
     17509      20006      20210      40110       9998      10003          0 
     17529      20004      20210      40110       9987      10014          0 
     17566      20004      20210      40110       9987      10014          0 
     17564      20005      20210      40110       9987      10014          0 
     17523      20004      20210      40110       9987      10014          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17914      20390      20210      40110          0          0      20000 
     17545      20007      20210      40110          0          0      20000 
     17511      20010      20210      40110          0          0      20000 
     17529      20007      20210      40110          0          0      20000 
     17570      20007      20210      40110          0          0      20000 
     17566      20007      20210      40110          0          0      20000 
     17535      20009      20210      40110          0          0      20000 
     17509      20010      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17299      20357      20210      40110        101          0      40129 
     17028      20006      20210      40110        110          0      40155 
     17002      20006      20210      40110        110          0      40152 
     16966      20006      20210      40110        100          0      40121 
     16974      20006      20210      40110        100          0      40121 
     17007      20008      20210      40110        100          0      40121 
     17025      20007      20210      40110        100          0      40121 
     16994      20006      20210      40110        100          0      40121 


Latency: vcvtpd2ps xmm, ymm / vcvtps2pd ymm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    127137     140321      20210      40118      40110      10000          0 
    126859     139989      20210      40120      40110      10000          0 
    126821     139989      20210      40127      40110      10000          0 
    126874     139988      20210      40127      40110      10000          0 
    126808     139988      20210      40110      40110      10000          0 
    126883     139988      20210      40110      40110      10000          0 
    126798     139988      20210      40110      40110      10000          0 
    126893     139988      20210      40110      40110      10000          0 


Throughput: vcvtpd2ps xmm,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     19335      22802      20210      60132       9779      10275      10004 
     20207      23827      20210      60134      10076       9999      10005 
     17840      21020      20210      60110      10356       9668      10002 
     18159      21455      20210      60112      10505       9522      10008 
     18742      22156      20210      60112      10170       9873      10010 
     18367      21695      20210      60110      10241       9808      10005 
     18616      21937      20210      60112      10201       9817      10004 
     19083      22541      20210      60110      10466       9595      10003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18655      20626      20210      60110      10002          0      20000 
     18162      20056      20210      60110      10005          0      20000 
     18199      20056      20210      60110      10004          0      20000 
     18143      20001      20210      60110      10003          0      20000 
     18102      19998      20210      60110      10003          0      20000 
     18092      20000      20210      60110      10003          0      20000 
     18128      19999      20210      60110      10004          0      20000 
     18153      19999      20210      60110      10003          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18488      20406      20210      60110        106          0      40138 
     18141      20057      20210      60110        110          0      40147 
     18163      20054      20210      60110        110          0      40151 
     18151      19999      20210      60110        100          0      40121 
     18138      20000      20210      60110        100          0      40121 
     18100      20000      20210      60110        100          0      40121 
     18096      19999      20210      60110        100          0      40121 
     18130      19999      20210      60110        100          0      40121 


Throughput: vcvtps2pd ymm,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     15927      18130      20210      40110      10028      10030      10000 
     15558      17741      20210      40110      10001      10001      10000 
     12372      14133      20210      40110      10001      10001      10004 
      9260      10576      20210      40110      10001      10001      10003 
      9278      10581      20210      40110      10001      10001      10004 
      9284      10581      20210      40110      10001      10001      10003 
      9294      10576      20210      40110      10001      10001      10005 
      9282      10564      20210      40110      10001      10001      10003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17392      20072      20210      40166      10031          0        -18 
     15861      18060      20210      40152      10025          0          8 
     11383      12907      20210      40110      10008          0          1 
      9264      10498      20210      40110      10007          0          1 
      9266      10516      20210      40110      10008          0          1 
      9252      10512      20210      40110      10004          0          1 
      9242      10515      20210      40110      10006          0          1 
      9238      10507      20210      40110      10006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16124      18360      20210      40110        101          0      20139 
     15567      17752      20210      40110        104          0      20152 
      9571      10936      20210      40110        110          0      20152 
      9258      10575      20210      40110        100          0      20118 
      9266      10573      20210      40110        100          0      20122 
      9272      10567      20210      40110        100          0      20122 
      9282      10570      20210      40110        100          0      20122 
      9286      10567      20210      40110        100          0      20122 


Throughput: vcvtdq2ps ymm,ymm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12662      14448      20210      20110      10000      10001          0 
     12323      14088      20210      20110      10000      10001          0 
     12339      14090      20210      20110      10000      10001          0 
      8927      10185      20210      20110      10000      10001          0 
      8780      10001      20210      20110      10000      10001          0 
      8788      10000      20210      20110      10000      10001          0 
      8779      10000      20210      20110      10000      10001          0 
      8768       9999      20210      20110      10000      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12479      14774      20210      20116          0          0         11 
     12196      14362      20210      20114          1          0          6 
     12047      14200      20210      20110         -1          0          1 
      8798      10370      20210      20114          2          0          2 
      8509      10038      20210      20114          1          0          2 
      8529      10055      20210      20112          1          0         -3 
      8508      10045      20210      20118          2          0          4 
      8528      10049      20210      20116          0          0         -3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12639      14441      20210      20110        104          0      20152 
     12352      14101      20210      20110        106          0      20151 
     12364      14092      20210      20110        100          0      20122 
     10120      11515      20210      20110        110          0      20153 
      8792      10005      20210      20110        100          0      20126 
      8781      10005      20210      20110        100          0      20126 
      8771      10007      20210      20110        100          0      20126 
      8758      10004      20210      20110        100          0      20126 


Latency: vcvtdq2ps ymm,ymm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     82581      82227      20211      20675      20405      10076          0 
     70123      79990      20210      20117      20110       9997          0 
     70151      79989      20210      20117      20110       9998          0 
     70172      79989      20210      20125      20110       9994          0 
     70157      79989      20210      20125      20110       9996          0 
     70133      79989      20210      20110      20110       9996          0 
     70114      79990      20210      20110      20110       9996          0 
     70134      79989      20210      20110      20110       9996          0 


Throughput: vcvtps2dq ymm, ymm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12632      14409      20210      20110      10000      10001          0 
     12337      14090      20210      20110      10000      10001          0 
     12339      14101      20210      20110      10000      10001          0 
     10927      12464      20210      20110      10000      10001          0 
      8776      10001      20210      20110      10000      10001          0 
      8787      10001      20210      20110      10000      10001          0 
      8786      10002      20210      20110      10000      10001          0 
      8774      10002      20210      20110      10000      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12644      14434      20210      20110          0          0          0 
     12331      14090      20210      20110          0          0          0 
     12351      14090      20210      20110          0          0          0 
      8923      10170      20210      20110          0          0          0 
      8790      10006      20210      20110          0          0          0 
      8785      10001      20210      20110          0          0          0 
      8779      10001      20210      20110          0          0          0 
      8766      10001      20210      20110          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12834      14880      20210      20110        101          0      20125 
     12359      14105      20210      20110        108          0      20153 
     12333      14093      20210      20110        106          0      20147 
      8759      10004      20210      20110        100          0      20122 
      8771      10006      20210      20110        100          0      20122 
      8779      10008      20210      20110        100          0      20122 
      8788      10005      20210      20110        100          0      20122 
      8786      10006      20210      20110        100          0      20122 


Latency: vcvtps2dq ymm, ymm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     70494      80365      20210      20117      20110       9999          0 
     70138      79988      20210      20119      20110       9994          0 
     70110      79989      20210      20125      20110       9996          0 
     70118      79987      20210      20128      20110       9997          0 
     70145      79989      20210      20110      20110       9995          0 
     70169      79988      20210      20110      20110       9997          0 
     70156      79990      20210      20110      20110       9997          0 
     70127      79989      20210      20110      20110       9997          0 


Latency: vcvtdq2ps ymm, ymm / vcvtps2dq ymm, ymm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     70744      80703      20210      20113      20110       9994          0 
     70116      79988      20210      20120      20110       9994          0 
     82296      81722      20211      20682      20401      10075          0 
     70152      79988      20210      20110      20110       9998          0 
     70171      79987      20210      20125      20110       9999          0 
     70149      79987      20210      20110      20110       9998          0 
     70124      79987      20210      20110      20110       9998          0 
     70114      79988      20210      20110      20110       9998          0 


Throughput: vcvtdq2ps ymm,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     15884      18112      20210      40110      10010      10011      10000 
     15549      17765      20210      40110      10001      10001      10000 
     14772      16863      20210      40110      10001      10001      10005 
      9280      10575      20210      40110      10001      10001      10002 
      9292      10581      20210      40110      10001      10001      10003 
      9298      10579      20210      40110      10001      10001      10003 
      9280      10575      20210      40110      10001      10001      10004 
      9272      10575      20210      40110      10001      10001      10002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     15379      18136      20210      40110      10000          0          0 
     15083      17755      20210      40110      10000          0          0 
     14927      17539      20210      40110      10007          0          0 
      9001      10581      20210      40110      10005          0          0 
      8981      10566      20210      40110      10002          0          0 
      8960      10554      20210      40110      10003          0          0 
      8961      10565      20210      40110      10002          0          0 
      8962      10570      20210      40110      10003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     15911      18111      20210      40110        105          0      20137 
     15551      17735      20210      40110        106          0      20141 
     12166      13895      20210      40110        100          0      20122 
      9250      10573      20210      40110        100          0      20122 
      9249      10559      20210      40110        100          0      20122 
      9268      10569      20210      40110        100          0      20118 
      9276      10567      20210      40110        100          0      20122 
      9290      10574      20210      40110        100          0      20126 


Throughput: vcvtps2dq ymm,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     15413      18147      20210      40110      10027      10030      10000 
     15110      17762      20210      40110      10000      10001      10000 
     12759      14997      20210      40110      10000      10001      10005 
      8985      10572      20210      40110      10000      10001      10002 
      8970      10565      20210      40110      10000      10001      10002 
      8965      10570      20210      40110      10000      10001      10002 
      8964      10567      20210      40110      10000      10001      10002 
      8973      10568      20210      40110      10000      10001      10000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     15520      18298      20210      40110      10000          0          0 
     15095      17763      20210      40110      10000          0          0 
     14662      17226      20210      40110      10005          0          0 
      8992      10571      20210      40110      10003          0          0 
      8980      10571      20210      40110      10002          0          0 
      8969      10568      20210      40110      10003          0          0 
      8961      10568      20210      40110      10003          0          0 
      8971      10575      20210      40110      10003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16187      18494      20210      40110        100          0      20120 
     15574      17760      20210      40110        107          0      20150 
     15559      17708      20210      40110        109          0      20149 
     11060      12597      20210      40110        111          0      20153 
      9268      10574      20210      40110        111          0      20152 
      9250      10565      20210      40110        101          0      20118 
      9253      10575      20210      40110        101          0      20122 
      9266      10580      20210      40110        101          0      20118 


Throughput: vcvtdq2pd ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17244      20332      20210      40110      10122       9879          0 
     17004      20006      20210      40110      10061       9940          0 
     17032      20007      20210      40110      10051       9950          0 
     17002      20006      20210      40110      10042       9959          0 
     16966      20005      20210      40110      10042       9959          0 
     16974      20006      20210      40110      10042       9959          0 
     17011      20006      20210      40110      10042       9959          0 
     17027      20006      20210      40110      10042       9959          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17291      20382      20210      40110          0          0      20000 
     17008      20007      20210      40110          0          0      20000 
     17030      20007      20210      40110          0          0      20000 
     16996      20006      20210      40110          0          0      20000 
     16964      20006      20210      40110          0          0      20000 
     16982      20005      20210      40110          0          0      20000 
     17015      20007      20210      40110          0          0      20000 
     17025      20008      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17830      20373      20210      40110        102          0      40126 
     17543      20007      20210      40110        110          0      40154 
     17575      20005      20210      40110        110          0      40152 
     17557      20009      20210      40110        100          0      40125 
     17521      20006      20210      40110        100          0      40125 
     17519      20006      20210      40110        100          0      40125 
     17553      20005      20210      40110        100          0      40125 
     17575      20007      20210      40110        100          0      40125 


Throughput: vcvtpd2dq xmm, ymm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17854      20349      20210      40110      10505       9496          0 
     17517      19994      20210      40110      10381       9626          0 
     17548      20049      20210      40110      10424       9583          0 
     17537      19995      20210      40110      10388       9620          0 
     17569      19996      20210      40110      10415       9588          0 
     17543      19998      20210      40110      10415       9588          0 
     17505      19996      20210      40110      10415       9588          0 
     17515      19996      20210      40110      10415       9588          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17826      20367      20210      40110          0          0      20000 
     17517      19993      20210      40110          0          0      20000 
     17550      19995      20210      40110          0          0      20000 
     17557      19994      20210      40110          0          0      20000 
     17527      19994      20210      40110          0          0      20000 
     17501      19994      20210      40110          0          0      20000 
     17531      19993      20210      40110          0          0      20000 
     17563      19993      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17844      20346      20210      40110        101          0      40128 
     17503      19996      20210      40110        110          0      40153 
     17515      19995      20210      40110        100          0      40121 
     17548      19995      20210      40110        100          0      40121 
     17558      19995      20210      40110        100          0      40121 
     17523      19994      20210      40110        100          0      40125 
     17497      19995      20210      40110        100          0      40125 
     17525      19994      20210      40110        100          0      40125 


Latency: vcvtdq2pd ymm, xmm / vcvtpd2dq xmm, ymm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    123099     140332      20210      40119      40110      10000          0 
    122702     139989      20210      40120      40110       9999          0 
    122797     139987      20210      40127      40110       9998          0 
    122724     139989      20210      40110      40110       9999          0 
    122764     139988      20210      40110      40110       9998          0 
    122768     139989      20210      40110      40110       9998          0 
    122718     139988      20210      40110      40110       9998          0 
    122797     139988      20210      40110      40110       9998          0 


Throughput: vcvtdq2pd ymm,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18351      19882      20210      40134      10037      10025      10003 
     20255      21654      20210      40302      10142      10025      10119 
     18883      20375      20210      40172      10082      10158      10031 
     13372      14300      20210      40132      10091      10126      10003 
     13734      14705      20210      40120      10054      10017      10004 
     13272      14200      20210      40130      10036       9992      10006 
     13156      14056      20210      40128      10006      10014      10007 
     13584      14494      20210      40120      10142       9950      10007 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17954      18991      20210      40122      10005          1          6 
     15103      15549      20210      40116      10008          0         18 
     14460      14865      20210      40116      10006          0          8 
     15476      15971      20210      40116      10004          0         15 
     15266      15739      20210      40118      10004          0         13 
     14613      15085      20210      40120      10006          0          8 
     15696      16164      20210      40116      10004          0         29 
     16564      17004      20210      40112      10007          0         15 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     15612      18377      20210      40110        103          0      20127 
     15060      17761      20210      40110        104          0      20157 
     15041      17727      20210      40110        100          0      20110 
     12335      14514      20210      40110        100          0      20122 
      8997      10573      20210      40110        100          0      20122 
      8999      10573      20210      40110        100          0      20118 
      8983      10569      20210      40110        100          0      20118 
      8976      10570      20210      40110        100          0      20122 


Throughput: vcvtpd2dq xmm,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17513      20585      20210      60110      10471       9557      10003 
     17056      20062      20210      60110      10393       9609      10004 
     17026      20064      20210      60110      10426       9576      10005 
     17010      20061      20210      60110      10514       9488      10003 
     16996      20005      20210      60110      10465       9537      10003 
     17023      20005      20210      60110      10465       9537      10003 
     17002      20004      20210      60110      10465       9537      10003 
     16968      20005      20210      60110      10465       9537      10003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16796      20411      20210      60110      10003          0      20000 
     16492      20056      20210      60110      10003          0      20000 
     16520      20058      20210      60110      10005          0      20000 
     16548      20055      20210      60110      10003          0      20000 
     16486      19999      20210      60110      10004          0      20000 
     16458      20001      20210      60110      10003          0      20000 
     16445      19999      20210      60110      10004          0      20000 
     16474      19999      20210      60110      10003          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17283      20377      20210      60110        103          0      40133 
     17049      20062      20210      60110        111          0      40148 
     17071      20061      20210      60110        111          0      40154 
     16998      20004      20210      60110        101          0      40129 
     17092      20160      20210      60142        117          0      40178 
     16974      20007      20210      60110        101          0      40125 
     17009      20005      20210      60110        101          0      40125 
     17021      20005      20210      60110        101          0      40125 


Latency: vmovaps ymm, ymm / vmovaps ymm, ymm / VPOR ymm,ymm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     15303      18017      30210      30125      30110       5782      12527 
     14807      17466      30210      30148      30110       5790      12529 
     14827      17469      30210      30146      30110       5785      12526 
     14855      17472      30210      30151      30110       5783      12526 
     14869      17467      30210      30122      30110       5783      12528 
     14845      17469      30210      30122      30110       5783      12528 
     14823      17467      30210      30122      30110       5783      12528 
     14815      17469      30210      30122      30110       5783      12528 


Latency: vmovaps ymm, ymm / vmovaps ymm, ymm / VMAXPS ymm,ymm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47607      55989      30210      30121      30110       6158      12526 
     47131      55538      30210      30135      30110       6156      12523 
     47228      55536      30210      30131      30110       6154      12526 
     47135      55538      30210      30131      30110       6157      12526 
     47252      55580      30210      30114      30110       6155      12524 
     47190      55578      30210      30114      30110       6155      12524 
     47214      55578      30210      30114      30110       6155      12524 
     47228      55578      30210      30114      30110       6155      12524 


Latency: vmovdqa ymm, ymm / vmovdqa ymm, ymm / VPOR ymm,ymm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     15808      18006      30210      30121      30110       5779      12525 
     15339      17466      30210      30148      30110       5790      12529 
     15318      17465      30210      30148      30110       5770      12529 
     15289      17467      30210      30147      30110       5777      12527 
     15299      17467      30210      30151      30110       5781      12529 
     15326      17467      30210      30122      30110       5783      12528 
     15346      17466      30210      30122      30110       5783      12528 
     15325      17467      30210      30122      30110       5783      12528 


Latency: vmovdqa ymm, ymm / vmovdqa ymm, ymm / VMAXPS ymm,ymm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46125      55935      30210      30130      30110       6155      12523 
     45742      55592      30210      30126      30110       6178      12526 
     45828      55580      30210      30128      30110       6166      12524 
     45737      55579      30210      30131      30110       6161      12526 
     45851      55620      30210      30110      30110       6158      12523 
     45756      55577      30210      30115      30110       6159      12524 
     45826      55619      30210      30110      30110       6158      12523 
     45782      55576      30210      30115      30110       6159      12524 


Throughput: vmovntdqa ymm,m

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9563      10908      20210      40110       6960       7089      10005 
      8917      10184      20210      40110       7010       7078      10005 
      8909      10184      20210      40110       7010       7077      10005 
      8916      10182      20210      40110       7010       7052      10006 
      8923      10182      20210      40110       7010       7052      10005 
      8910      10154      20210      40110       7019       7086      10006 
      8915      10151      20210      40110       7019       7086      10005 
      8915      10150      20210      40110       7019       7086      10006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9720      11462      20210      40110      10005          0       6051 
      8643      10183      20210      40110      10006          0       5948 
      8630      10153      20210      40110      10005          0       5905 
      8640      10154      20210      40110      10006          0       5905 
      8643      10151      20210      40110      10005          0       5905 
      8638      10152      20210      40110      10006          0       5905 
      8626      10152      20210      40110      10005          0       5905 
      8621      10155      20210      40110      10006          0       5905 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9547      11244      20210      40110        101          0      40139 
      8655      10183      20210      40110        102          0      40139 
      8667      10186      20210      40110        102          0      40141 
      8641      10152      20210      40110        100          0      40137 
      8634      10152      20210      40110        100          0      40137 
      8623      10152      20210      40110        100          0      40137 
      8615      10153      20210      40110        100          0      40137 
      8605      10155      20210      40110        100          0      40137 


Throughput: vmovdqa m, ymm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16906      20505      20210      40110          0          1       6647 
     16553      20059      20210      40110          0          1       6648 
     16531      20070      20210      40110          0          1       6647 
     16496      20061      20210      40110          0          1       6650 
     16541      20096      20210      40110          0          1       6648 
     16539      20054      20210      40110          0          1       6650 
     16556      20060      20210      40110          0          1       6647 
     16521      20059      20210      40110          0          1       6650 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17874      20395      20210      40110       6676      20000          0 
     17567      20003      20210      40110       6679      20000          0 
     17559      20004      20210      40110       6677      20000          0 
     17521      20002      20210      40110       6676      20000          0 
     17507      20001      20210      40110       6676      20000          0 
     17543      20001      20210      40110       6679      20000          0 
     17569      20000      20210      40110       6676      20000          0 
     17545      20001      20210      40110       6679      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     51509      23461      20211      40319        201       7217      20407 
     19164      21837      20210      40173        131       6823      20254 
     17532      20004      20210      40110        110       6680      20145 
     17510      20005      20210      40110        110       6680      20145 
     17532      20001      20210      40110        100       6676      20114 
     17568      20000      20210      40110        100       6675      20114 
     17558      20006      20210      40110        100       6676      20114 
     17518      20001      20210      40110        100       6676      20114 


Latency: vmovntdqa ymm, m / vmovdqa m, ymm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     51390      60444      20210      30125      40110       2642          0 
     52170      61452      20210      30138      40110       2630          0 
     51236      60323      20210      30138      40110       2645          0 
     63060      74198      20210      30145      40110       2554          0 
     51088      60199      20210      30111      40110       2619          0 
     51092      60126      20210      30112      40110       2616          0 
     63770      75045      20210      30111      40110       2546          0 
     63713      75041      20210      30111      40110       2546          0 


Throughput: vcvtps2ph xmm,xmm,0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16757      20329      20210      40110      10420       9583          0 
     16502      19992      20210      40110      10360       9642          0 
     16478      19990      20210      40110      10463       9541          0 
     16447      19989      20210      40110      10430       9576          0 
     16448      19990      20210      40110      10441       9567          0 
     16480      19993      20210      40110      10435       9569          0 
     16502      19991      20210      40110      10441       9567          0 
     16477      19991      20210      40110      10441       9567          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17398      20504      20210      40110          0          0      20000 
     16954      19991      20210      40110          0          0      20000 
     16986      19990      20210      40110          0          0      20000 
     17016      19992      20210      40110          0          0      20000 
     16991      19992      20210      40110          0          0      20000 
     16958      19992      20210      40110          0          0      20000 
     19941      23503      20210      40168          0          0      20024 
     21123      24883      20210      40136          0          0      20002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17444      20508      20210      40110        102          0      40125 
     17004      19993      20210      40110        110          0      40153 
     16968      19992      20210      40110        110          0      40152 
     16950      19992      20210      40110        100          0      40121 
     16981      19991      20210      40110        100          0      40121 
     17014      19994      20210      40110        100          0      40121 
     16998      19992      20210      40110        100          0      40121 
     16964      19992      20210      40110        100          0      40121 


Latency: vcvtps2ph xmm,xmm,0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     85555     100718      20210      40113      40110      10000          0 
     84929      99987      20210      40122      40110      10017          0 
    116668     102278      20211      40716      40429      10165          0 
     84939      99987      20210      40112      40110      10050          0 
     84939      99987      20210      40124      40110      10035          0 
     84935      99987      20210      40112      40110      10050          0 
     84935      99987      20210      40112      40110      10050          0 
    115472     102885      20210      40667      40486      10056          0 


Throughput: vcvtph2ps xmm, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17795      20275      20210      40110      10285       9716          0 
     17521      20003      20210      40110      10187       9814          0 
     17517      20007      20210      40110      10173       9828          0 
     17551      20005      20210      40110      10173       9828          0 
     17576      20004      20210      40110      10173       9828          0 
     17543      20005      20210      40110      10173       9828          0 
     17509      20004      20210      40110      10173       9828          0 
     17527      20007      20210      40110      10173       9828          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16896      20523      20210      40110          0          0      20000 
     16499      20002      20210      40110          0          0      20000 
     16497      20005      20210      40110          0          0      20000 
     16464      20005      20210      40110          0          0      20000 
     16447      20007      20210      40110          0          0      20000 
     16471      20005      20210      40110          0          0      20000 
     16501      20004      20210      40110          0          0      20000 
     16497      20005      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16904      20514      20210      40110        101          0      40117 
     16509      20005      20210      40110        110          0      40152 
     16487      20007      20210      40110        110          0      40148 
     16456      20006      20210      40110        100          0      40129 
     16455      20006      20210      40110        100          0      40129 
     16485      20006      20210      40110        100          0      40129 
     16511      20006      20210      40110        100          0      40129 
     16485      20007      20210      40110        100          0      40129 


Latency: vcvtph2ps xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     84002     102272      20210      40531      40253      10260          0 
     82451     100108      20210      40122      40112      10415          0 
     82748     100446      20210      40230      40149      10192          0 
     83077     100846      20210      40297      40168      10392          0 
     82644     100335      20210      40203      40151      10326          0 
     83565     101454      20210      40350      40204      10260          0 
     82432     100101      20210      40148      40118      10414          0 
     82619     100306      20210      40205      40145      10321          0 


Latency: vcvtps2ph xmm, xmm,0 / vcvtph2ps xmm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87908     100252      20210      40119      40110      10001          0 
     87676      99987      20210      40120      40110      10001          0 
     87678      99987      20210      40125      40110      10001          0 
    116390     101404      20211      40451      40352      10117          0 
     88760     101250      20210      40393      40222      10079          0 
     87676      99987      20210      40129      40110       9998          0 
     87674      99987      20210      40110      40110       9999          0 
     87676      99987      20210      40110      40110       9999          0 


Latency: vcvtps2ph xmm, xmm / vcvtph2ps xmm, xmm / VPOR xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    114138     130153      30210      50128      50110      15006          0 
    114013     129989      30210      50129      50110      15011          0 
    113944     129988      30210      50128      50110      15009          0 
    113992     129991      30210      50126      50110      15003          0 
    114021     129989      30210      50114      50110      15008          0 
    113943     129990      30210      50113      50110      15008          0 
    113985     129989      30210      50114      50110      15008          0 
    114021     129990      30210      50113      50110      15005          0 


Latency: vcvtps2ph xmm, xmm / vcvtph2ps xmm, xmm / VMAXPS xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    122897     140210      30210      50126      50110      15007          0 
    122784     139989      30210      50129      50110      15003          0 
    122738     139991      30210      50129      50110      15005          0 
    122738     139988      30210      50127      50110      15000          0 
    122782     139987      30210      50114      50110      15002          0 
    155966     142012      30211      50652      50399      15077          0 
    122714     139989      30210      50114      50110      15004          0 
    122771     139988      30210      50127      50110      15003          0 


Throughput: vcvtps2ph xmm,ymm,0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17567      20642      20210      40110      10399       9607          0 
     16984      19994      20210      40110      10384       9621          0 
     16999      20050      20210      40110      10392       9616          0 
     16968      19995      20210      40110      10415       9588          0 
     17003      19995      20210      40110      10415       9588          0 
     17011      19996      20210      40110      10415       9588          0 
     16978      19997      20210      40110      10415       9588          0 
     16951      19995      20210      40110      10415       9588          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18679      21338      20210      40110          0          0      20000 
     17576      20048      20210      40110          0          0      20000 
     17567      19996      20210      40110          0          0      20000 
     17559      19994      20210      40110          0          0      20000 
     17523      19995      20210      40110          0          0      20000 
     17506      19995      20210      40110          0          0      20000 
     17541      19994      20210      40110          0          0      20000 
     17567      19996      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18098      20627      20210      40110        101          0      40129 
     17563      19994      20210      40110        110          0      40152 
     17533      19994      20210      40110        110          0      40152 
     17499      19994      20210      40110        100          0      40121 
     17523      19997      20210      40110        100          0      40121 
     17557      19995      20210      40110        100          0      40121 
     17555      19995      20210      40110        100          0      40121 
     17567      20049      20210      40110        100          0      40125 


Throughput: vcvtph2ps ymm, xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17887      20363      20210      40110      10152       9849          0 
     17553      20005      20210      40110      10070       9931          0 
     17524      20007      20210      40110      10058       9943          0 
     17518      20008      20210      40110      10047       9954          0 
     17552      20009      20210      40110      10047       9954          0 
     17579      20007      20210      40110      10047       9954          0 
     17544      20006      20210      40110      10047       9954          0 
     17516      20007      20210      40110      10047       9954          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17318      20368      20210      40110          0          0      20000 
     16975      20004      20210      40110          0          0      20000 
     16962      20004      20210      40110          0          0      20000 
     16997      20005      20210      40110          0          0      20000 
     17024      20006      20210      40110          0          0      20000 
     17002      20005      20210      40110          0          0      20000 
     16974      20005      20210      40110          0          0      20000 
     16966      20005      20210      40110          0          0      20000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17845      20333      20210      40110        102          0      40126 
     17576      20007      20210      40110        110          0      40149 
     17540      20008      20210      40110        110          0      40152 
     17511      20007      20210      40110        100          0      40125 
     17536      20007      20210      40110        100          0      40125 
     17570      20008      20210      40110        100          0      40125 
     17570      20009      20210      40110        100          0      40125 
     17534      20007      20210      40110        100          0      40125 


Latency: vcvtps2ph xmm, ymm,0 / vcvtph2ps ymm, xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    123120     140380      20210      40120      40110      10001          0 
    122748     139988      20210      40125      40110      10001          0 
    122734     139986      20210      40126      40110      10000          0 
    144434     141948      20211      40657      40405      10076          0 
    122770     139988      20210      40110      40110      10001          0 
    122760     139988      20210      40110      40110      10001          0 
    122719     139988      20210      40110      40110      10001          0 
    154939     142942      20210      40662      40486      10071          0 


Throughput: vcvtps2ph m64,xmm,0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17953      20509      20210      60110       9993      10011       6553 
     17527      20002      20210      60110       9969      10036       6572 
     17567      20004      20210      60110       9950      10056       6575 
     17565      20002      20210      60110       9986      10020       6547 
     17531      20004      20210      60110       9986      10020       6547 
     17507      20000      20210      60110       9986      10020       6547 
     17539      20000      20210      60110       9986      10020       6549 
     17571      20000      20210      60110       9986      10020       6549 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17321      20423      20210      60110       7731      20000          0 
     17057      20073      20210      60110       7702      20000          0 
     17102      20095      20210      60110       7693      20000          0 
     17077      20086      20210      60110       7716      20000          0 
     17049      20099      20210      60110       7695      20000          0 
     17060      20109      20210      60110       7694      20000          0 
     17093      20101      20210      60110       7687      20000          0 
     17118      20110      20210      60110       7704      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16923      20547      20210      60110        101       5625      40126 
     16506      20001      20210      60110        110       5695      40152 
     16496      20000      20210      60110        110       5685      40150 
     16459      20000      20210      60110        100       5718      40125 
     16445      20000      20210      60110        100       5718      40125 
     16474      19999      20210      60110        100       5718      40125 
     16506      20000      20210      60110        100       5718      40125 
     16494      20001      20210      60110        100       5718      40125 


Throughput: vcvtps2ph m128,ymm,0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18754      20692      20210      60110       9960      10045       9972 
     18241      20168      20210      60110       9952      10054      10031 
     18157      20056      20210      60110       9947      10059      10036 
     18148      20002      20210      60110       9943      10063      10035 
     18147      19998      20210      60110       9955      10051      10038 
     18108      19998      20210      60110       9955      10051      10038 
     18090      20000      20210      60110       9955      10051      10038 
     18122      20001      20210      60110       9955      10051      10038 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18161      20737      20210      60110      10022      20000          0 
     17699      20166      20210      60110       9972      20000          0 
     17622      20057      20210      60110       9970      20000          0 
     17541      19999      20210      60110       9968      20000          0 
     17506      20000      20210      60110       9968      20000          0 
     17527      20001      20210      60110       9968      20000          0 
     17563      20000      20210      60110       9968      20000          0 
     17561      19999      20210      60110       9968      20000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     19063      21713      20210      60110        102          0      60136 
     17711      20168      20210      60110        110          0      60147 
     17575      20053      20210      60110        100          0      60129 
     17508      19999      20210      60110        100          0      60129 
     17539      19999      20210      60110        100          0      60129 
     17569      20000      20210      60110        100          0      60129 
     17549      20000      20210      60110        100          0      60129 
     17515      19999      20210      60110        100          0      60129 


Throughput: vcvtph2ps xmm,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10231      10891      20210      40110      10013      10020      10004 
      9932      10578      20210      40110      10000      10001      10004 
      9918      10576      20210      40110      10000      10001      10005 
      9907      10577      20210      40110      10000      10001      10004 
      9883      10566      20210      40110      10000      10001      10006 
      9902      10574      20210      40110      10000      10001      10003 
      9894      10557      20210      40110      10000      10001      10004 
      9916      10568      20210      40110      10000      10001      10004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9825      11203      20210      40110      10005          0          0 
      9284      10574      20210      40110      10005          0          0 
      9285      10567      20210      40110      10005          0          0 
      9282      10567      20210      40110      10004          0          0 
      9266      10567      20210      40110      10003          0          0 
      9264      10577      20210      40110      10004          0          0 
      9254      10576      20210      40110      10003          0          0 
      9242      10559      20210      40110      10005          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9548      10875      20210      40110        106          0      20133 
      9298      10580      20210      40110        110          0      20151 
      9285      10573      20210      40110        110          0      20152 
      9276      10580      20210      40110        110          0      20153 
      9260      10571      20210      40110        100          0      20116 
      9246      10567      20210      40110        100          0      20124 
      9251      10564      20210      40110        100          0      20124 
      9256      10560      20210      40110        100          0      20124 


Throughput: vcvtph2ps ymm,m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     15895      18137      20210      40110      10027      10029      10000 
     15545      17761      20210      40110      10000      10001      10000 
     12835      14644      20210      40110      10000      10001      10004 
      9280      10575      20210      40110      10000      10001      10004 
      9292      10578      20210      40110      10000      10001      10005 
      9291      10575      20210      40110      10000      10001      10004 
      9264      10559      20210      40110      10000      10001      10004 
      9251      10557      20210      40110      10000      10001      10003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16235      18514      20210      40110      10000          0          0 
     15528      17743      20210      40110      10000          0          0 
     12634      14425      20210      40110      10004          0          0 
      9276      10579      20210      40110      10004          0          0 
      9286      10577      20210      40110      10005          0          0 
      9286      10569      20210      40110      10004          0          0 
      9280      10570      20210      40110      10004          0          0 
      9267      10569      20210      40110      10006          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     15325      18064      20210      40110        104          0      20138 
     15053      17755      20210      40110        106          0      20151 
     12329      14519      20210      40110        106          0      20153 
      8985      10564      20210      40110        107          0      20146 
      8992      10567      20210      40110        100          0      20124 
      8980      10558      20210      40110        100          0      20124 
      8981      10568      20210      40110        100          0      20120 
      8969      10571      20210      40110        100          0      20123 


