$date
	Sun Oct 23 04:13:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1052646
b11 &
b11 %
1$
b11 !
1"
#1052647
0"
#1052650
b1010 &
b1010 %
#1052654
b101 &
b101 %
#1052658
b10000 &
b10000 %
#1052662
b1000 &
b1000 %
#1052666
b100 &
b100 %
#1052670
b10 &
b10 %
#1052674
b1 &
b1 %
1#
#1052678
b0 &
0#
b0 %
0$
#2030274
b10000 &
b10000 %
1$
b10000 !
1"
#2030275
0"
#2030278
b1000 &
b1000 %
#2030282
b100 &
b100 %
#2030286
b10 &
b10 %
#2030290
b1 &
b1 %
1#
#2030294
b0 &
0#
b0 %
0$
#3050771
b11100 !
1"
#3050774
b11100 &
b11100 %
1$
#3050775
0"
#3050778
b1110 &
b1110 %
#3050782
b111 &
b111 %
#3050786
b10110 &
b10110 %
#3050790
b1011 &
b1011 %
#3050794
b100010 &
b100010 %
#3050798
b10001 &
b10001 %
#3050802
b110100 &
b110100 %
#3050806
b11010 &
b11010 %
#3050810
b1101 &
b1101 %
#3050814
b101000 &
b101000 %
#3050818
b10100 &
b10100 %
#3050822
b1010 &
b1010 %
#3050826
b101 &
b101 %
#3050830
b10000 &
b10000 %
#3050834
b1000 &
b1000 %
#3050838
b100 &
b100 %
#3050842
b10 &
b10 %
#3050846
b1 &
1#
b1 %
#3050850
b0 &
b0 %
0#
0$
#4500012
