###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Mon Sep 26 17:13:32 2016
#  Design:            DLX
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[0] (v)
Beginpoint: DRAM_INTERFACE[0] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.107
= Slack Time                   -0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                  Net                   |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                                        |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[0]                      |   v   | DRAM_INTERFACE[0]                      |         |       |   0.000 |   -0.108 | 
     | U19805/A1                              |   v   | DRAM_INTERFACE[0]                      | AND2_X1 | 0.000 |   0.000 |   -0.108 | 
     | U19805/ZN                              |   v   | n297                                   | AND2_X1 | 0.026 |   0.026 |   -0.082 | 
     | core_inst/s_DRAM_DLX_OUT_tri[0]/A      |   v   | n297                                   | TBUF_X1 | 0.000 |   0.026 |   -0.082 | 
     | core_inst/s_DRAM_DLX_OUT_tri[0]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_0/s_top | TBUF_X1 | 0.043 |   0.069 |   -0.038 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[0]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_0/s_top | TBUF_X1 | 0.000 |   0.069 |   -0.038 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[0]/Z |   v   | DRAM_INTERFACE[0]                      | TBUF_X1 | 0.038 |   0.107 |    0.000 | 
     | DRAM_INTERFACE[0]                      |   v   | DRAM_INTERFACE[0]                      | DLX     | 0.000 |   0.107 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[16] (v)
Beginpoint: DRAM_INTERFACE[16] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.098
= Slack Time                   -0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[16]                      |   v   | DRAM_INTERFACE[16]           |         |       |   0.000 |   -0.098 | 
     | core_inst/s_DRAM_DLX_OUT_tri[16]/A      |   v   | DRAM_INTERFACE[16]           | TBUF_X1 | 0.000 |   0.000 |   -0.098 | 
     | core_inst/s_DRAM_DLX_OUT_tri[16]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[16] | TBUF_X1 | 0.055 |   0.055 |   -0.044 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[16]/A |   v   | core_inst/s_DRAM_DLX_OUT[16] | TBUF_X1 | 0.000 |   0.055 |   -0.043 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[16]/Z |   v   | DRAM_INTERFACE[16]           | TBUF_X1 | 0.043 |   0.098 |    0.000 | 
     | DRAM_INTERFACE[16]                      |   v   | DRAM_INTERFACE[16]           | DLX     | 0.000 |   0.098 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[30] (v)
Beginpoint: DRAM_INTERFACE[30] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.091
= Slack Time                   -0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[30]                      |   v   | DRAM_INTERFACE[30]           |         |       |   0.000 |   -0.091 | 
     | core_inst/s_DRAM_DLX_OUT_tri[30]/A      |   v   | DRAM_INTERFACE[30]           | TBUF_X1 | 0.000 |   0.000 |   -0.091 | 
     | core_inst/s_DRAM_DLX_OUT_tri[30]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[30] | TBUF_X1 | 0.047 |   0.047 |   -0.043 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[30]/A |   v   | core_inst/s_DRAM_DLX_OUT[30] | TBUF_X1 | 0.000 |   0.047 |   -0.043 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[30]/Z |   v   | DRAM_INTERFACE[30]           | TBUF_X1 | 0.043 |   0.091 |    0.000 | 
     | DRAM_INTERFACE[30]                      |   v   | DRAM_INTERFACE[30]           | DLX     | 0.000 |   0.091 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[12] (v)
Beginpoint: DRAM_INTERFACE[12] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.090
= Slack Time                   -0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                   Net                   |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                         |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[12]                      |   v   | DRAM_INTERFACE[12]                      |         |       |   0.000 |   -0.090 | 
     | core_inst/s_DRAM_DLX_OUT_tri[12]/A      |   v   | DRAM_INTERFACE[12]                      | TBUF_X1 | 0.000 |   0.000 |   -0.090 | 
     | core_inst/s_DRAM_DLX_OUT_tri[12]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_12/s_top | TBUF_X1 | 0.048 |   0.048 |   -0.042 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[12]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_12/s_top | TBUF_X1 | 0.000 |   0.048 |   -0.042 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[12]/Z |   v   | DRAM_INTERFACE[12]                      | TBUF_X1 | 0.042 |   0.090 |    0.000 | 
     | DRAM_INTERFACE[12]                      |   v   | DRAM_INTERFACE[12]                      | DLX     | 0.000 |   0.090 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[7] (v)
Beginpoint: DRAM_INTERFACE[7] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.089
= Slack Time                   -0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                  Net                   |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                                        |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[7]                      |   v   | DRAM_INTERFACE[7]                      |         |       |   0.000 |   -0.089 | 
     | core_inst/s_DRAM_DLX_OUT_tri[7]/A      |   v   | DRAM_INTERFACE[7]                      | TBUF_X1 | 0.000 |   0.000 |   -0.089 | 
     | core_inst/s_DRAM_DLX_OUT_tri[7]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_7/s_top | TBUF_X1 | 0.047 |   0.047 |   -0.042 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[7]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_7/s_top | TBUF_X1 | 0.000 |   0.047 |   -0.042 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[7]/Z |   v   | DRAM_INTERFACE[7]                      | TBUF_X1 | 0.042 |   0.089 |    0.000 | 
     | DRAM_INTERFACE[7]                      |   v   | DRAM_INTERFACE[7]                      | DLX     | 0.000 |   0.089 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[28] (v)
Beginpoint: DRAM_INTERFACE[28] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.088
= Slack Time                   -0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[28]                      |   v   | DRAM_INTERFACE[28]           |         |       |   0.000 |   -0.088 | 
     | core_inst/s_DRAM_DLX_OUT_tri[28]/A      |   v   | DRAM_INTERFACE[28]           | TBUF_X1 | 0.000 |   0.000 |   -0.088 | 
     | core_inst/s_DRAM_DLX_OUT_tri[28]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[28] | TBUF_X1 | 0.046 |   0.046 |   -0.043 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[28]/A |   v   | core_inst/s_DRAM_DLX_OUT[28] | TBUF_X1 | 0.000 |   0.046 |   -0.043 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[28]/Z |   v   | DRAM_INTERFACE[28]           | TBUF_X1 | 0.043 |   0.088 |    0.000 | 
     | DRAM_INTERFACE[28]                      |   v   | DRAM_INTERFACE[28]           | DLX     | 0.000 |   0.088 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[10] (v)
Beginpoint: DRAM_INTERFACE[10] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.088
= Slack Time                   -0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                   Net                   |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                         |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[10]                      |   v   | DRAM_INTERFACE[10]                      |         |       |   0.000 |   -0.088 | 
     | core_inst/s_DRAM_DLX_OUT_tri[10]/A      |   v   | DRAM_INTERFACE[10]                      | TBUF_X1 | 0.000 |   0.000 |   -0.088 | 
     | core_inst/s_DRAM_DLX_OUT_tri[10]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_10/s_top | TBUF_X1 | 0.047 |   0.047 |   -0.042 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[10]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_10/s_top | TBUF_X1 | 0.000 |   0.047 |   -0.042 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[10]/Z |   v   | DRAM_INTERFACE[10]                      | TBUF_X1 | 0.042 |   0.088 |    0.000 | 
     | DRAM_INTERFACE[10]                      |   v   | DRAM_INTERFACE[10]                      | DLX     | 0.000 |   0.088 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[4] (v)
Beginpoint: DRAM_INTERFACE[4] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.087
= Slack Time                   -0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                  Net                   |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                                        |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[4]                      |   v   | DRAM_INTERFACE[4]                      |         |       |   0.000 |   -0.087 | 
     | core_inst/s_DRAM_DLX_OUT_tri[4]/A      |   v   | DRAM_INTERFACE[4]                      | TBUF_X1 | 0.000 |   0.000 |   -0.087 | 
     | core_inst/s_DRAM_DLX_OUT_tri[4]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_4/s_top | TBUF_X1 | 0.046 |   0.046 |   -0.042 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[4]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_4/s_top | TBUF_X1 | 0.000 |   0.046 |   -0.042 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[4]/Z |   v   | DRAM_INTERFACE[4]                      | TBUF_X1 | 0.042 |   0.087 |    0.000 | 
     | DRAM_INTERFACE[4]                      |   v   | DRAM_INTERFACE[4]                      | DLX     | 0.000 |   0.087 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[13] (v)
Beginpoint: DRAM_INTERFACE[13] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.086
= Slack Time                   -0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                   Net                   |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                         |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[13]                      |   v   | DRAM_INTERFACE[13]                      |         |       |   0.000 |   -0.086 | 
     | core_inst/s_DRAM_DLX_OUT_tri[13]/A      |   v   | DRAM_INTERFACE[13]                      | TBUF_X1 | 0.000 |   0.000 |   -0.086 | 
     | core_inst/s_DRAM_DLX_OUT_tri[13]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_13/s_top | TBUF_X1 | 0.045 |   0.045 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[13]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_13/s_top | TBUF_X1 | 0.000 |   0.045 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[13]/Z |   v   | DRAM_INTERFACE[13]                      | TBUF_X1 | 0.041 |   0.086 |    0.000 | 
     | DRAM_INTERFACE[13]                      |   v   | DRAM_INTERFACE[13]                      | DLX     | 0.000 |   0.086 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[3] (v)
Beginpoint: DRAM_INTERFACE[3] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.086
= Slack Time                   -0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                  Net                   |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                                        |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[3]                      |   v   | DRAM_INTERFACE[3]                      |         |       |   0.000 |   -0.086 | 
     | core_inst/s_DRAM_DLX_OUT_tri[3]/A      |   v   | DRAM_INTERFACE[3]                      | TBUF_X1 | 0.000 |   0.000 |   -0.086 | 
     | core_inst/s_DRAM_DLX_OUT_tri[3]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_3/s_top | TBUF_X1 | 0.044 |   0.044 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[3]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_3/s_top | TBUF_X1 | 0.000 |   0.044 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[3]/Z |   v   | DRAM_INTERFACE[3]                      | TBUF_X1 | 0.041 |   0.086 |    0.000 | 
     | DRAM_INTERFACE[3]                      |   v   | DRAM_INTERFACE[3]                      | DLX     | 0.000 |   0.086 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[17] (v)
Beginpoint: DRAM_INTERFACE[17] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.086
= Slack Time                   -0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[17]                      |   v   | DRAM_INTERFACE[17]           |         |       |   0.000 |   -0.086 | 
     | core_inst/s_DRAM_DLX_OUT_tri[17]/A      |   v   | DRAM_INTERFACE[17]           | TBUF_X1 | 0.000 |   0.000 |   -0.086 | 
     | core_inst/s_DRAM_DLX_OUT_tri[17]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[17] | TBUF_X1 | 0.043 |   0.043 |   -0.043 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[17]/A |   v   | core_inst/s_DRAM_DLX_OUT[17] | TBUF_X1 | 0.000 |   0.043 |   -0.043 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[17]/Z |   v   | DRAM_INTERFACE[17]           | TBUF_X1 | 0.043 |   0.086 |    0.000 | 
     | DRAM_INTERFACE[17]                      |   v   | DRAM_INTERFACE[17]           | DLX     | 0.000 |   0.086 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[15] (v)
Beginpoint: DRAM_INTERFACE[15] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.085
= Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                   Net                   |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                         |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[15]                      |   v   | DRAM_INTERFACE[15]                      |         |       |   0.000 |   -0.085 | 
     | core_inst/s_DRAM_DLX_OUT_tri[15]/A      |   v   | DRAM_INTERFACE[15]                      | TBUF_X1 | 0.000 |   0.000 |   -0.085 | 
     | core_inst/s_DRAM_DLX_OUT_tri[15]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_15/s_top | TBUF_X1 | 0.044 |   0.044 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[15]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_15/s_top | TBUF_X1 | 0.000 |   0.044 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[15]/Z |   v   | DRAM_INTERFACE[15]                      | TBUF_X1 | 0.041 |   0.085 |    0.000 | 
     | DRAM_INTERFACE[15]                      |   v   | DRAM_INTERFACE[15]                      | DLX     | 0.000 |   0.085 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[24] (v)
Beginpoint: DRAM_INTERFACE[24] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.085
= Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[24]                      |   v   | DRAM_INTERFACE[24]           |         |       |   0.000 |   -0.085 | 
     | core_inst/s_DRAM_DLX_OUT_tri[24]/A      |   v   | DRAM_INTERFACE[24]           | TBUF_X1 | 0.000 |   0.000 |   -0.085 | 
     | core_inst/s_DRAM_DLX_OUT_tri[24]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[24] | TBUF_X1 | 0.043 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[24]/A |   v   | core_inst/s_DRAM_DLX_OUT[24] | TBUF_X1 | 0.000 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[24]/Z |   v   | DRAM_INTERFACE[24]           | TBUF_X1 | 0.041 |   0.085 |    0.000 | 
     | DRAM_INTERFACE[24]                      |   v   | DRAM_INTERFACE[24]           | DLX     | 0.000 |   0.085 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[23] (v)
Beginpoint: DRAM_INTERFACE[23] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.084
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[23]                      |   v   | DRAM_INTERFACE[23]           |         |       |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[23]/A      |   v   | DRAM_INTERFACE[23]           | TBUF_X1 | 0.000 |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[23]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[23] | TBUF_X1 | 0.043 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[23]/A |   v   | core_inst/s_DRAM_DLX_OUT[23] | TBUF_X1 | 0.000 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[23]/Z |   v   | DRAM_INTERFACE[23]           | TBUF_X1 | 0.041 |   0.084 |    0.000 | 
     | DRAM_INTERFACE[23]                      |   v   | DRAM_INTERFACE[23]           | DLX     | 0.000 |   0.084 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[18] (v)
Beginpoint: DRAM_INTERFACE[18] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.084
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[18]                      |   v   | DRAM_INTERFACE[18]           |         |       |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[18]/A      |   v   | DRAM_INTERFACE[18]           | TBUF_X1 | 0.000 |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[18]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[18] | TBUF_X1 | 0.043 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[18]/A |   v   | core_inst/s_DRAM_DLX_OUT[18] | TBUF_X1 | 0.000 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[18]/Z |   v   | DRAM_INTERFACE[18]           | TBUF_X1 | 0.041 |   0.084 |    0.000 | 
     | DRAM_INTERFACE[18]                      |   v   | DRAM_INTERFACE[18]           | DLX     | 0.000 |   0.084 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[6] (v)
Beginpoint: DRAM_INTERFACE[6] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.084
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                  Net                   |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                                        |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[6]                      |   v   | DRAM_INTERFACE[6]                      |         |       |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[6]/A      |   v   | DRAM_INTERFACE[6]                      | TBUF_X1 | 0.000 |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[6]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_6/s_top | TBUF_X1 | 0.043 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[6]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_6/s_top | TBUF_X1 | 0.000 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[6]/Z |   v   | DRAM_INTERFACE[6]                      | TBUF_X1 | 0.041 |   0.084 |    0.000 | 
     | DRAM_INTERFACE[6]                      |   v   | DRAM_INTERFACE[6]                      | DLX     | 0.000 |   0.084 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[5] (v)
Beginpoint: DRAM_INTERFACE[5] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.084
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                  Net                   |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                                        |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[5]                      |   v   | DRAM_INTERFACE[5]                      |         |       |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[5]/A      |   v   | DRAM_INTERFACE[5]                      | TBUF_X1 | 0.000 |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[5]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_5/s_top | TBUF_X1 | 0.043 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[5]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_5/s_top | TBUF_X1 | 0.000 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[5]/Z |   v   | DRAM_INTERFACE[5]                      | TBUF_X1 | 0.041 |   0.084 |    0.000 | 
     | DRAM_INTERFACE[5]                      |   v   | DRAM_INTERFACE[5]                      | DLX     | 0.000 |   0.084 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[31] (v)
Beginpoint: DRAM_INTERFACE[31] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.084
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[31]                      |   v   | DRAM_INTERFACE[31]           |         |       |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[31]/A      |   v   | DRAM_INTERFACE[31]           | TBUF_X1 | 0.000 |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[31]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[31] | TBUF_X1 | 0.043 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[31]/A |   v   | core_inst/s_DRAM_DLX_OUT[31] | TBUF_X1 | 0.000 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[31]/Z |   v   | DRAM_INTERFACE[31]           | TBUF_X1 | 0.041 |   0.084 |    0.000 | 
     | DRAM_INTERFACE[31]                      |   v   | DRAM_INTERFACE[31]           | DLX     | 0.000 |   0.084 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[22] (v)
Beginpoint: DRAM_INTERFACE[22] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.084
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[22]                      |   v   | DRAM_INTERFACE[22]           |         |       |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[22]/A      |   v   | DRAM_INTERFACE[22]           | TBUF_X1 | 0.000 |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[22]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[22] | TBUF_X1 | 0.043 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[22]/A |   v   | core_inst/s_DRAM_DLX_OUT[22] | TBUF_X1 | 0.000 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[22]/Z |   v   | DRAM_INTERFACE[22]           | TBUF_X1 | 0.041 |   0.084 |    0.000 | 
     | DRAM_INTERFACE[22]                      |   v   | DRAM_INTERFACE[22]           | DLX     | 0.000 |   0.084 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[25] (v)
Beginpoint: DRAM_INTERFACE[25] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.084
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[25]                      |   v   | DRAM_INTERFACE[25]           |         |       |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[25]/A      |   v   | DRAM_INTERFACE[25]           | TBUF_X1 | 0.000 |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[25]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[25] | TBUF_X1 | 0.043 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[25]/A |   v   | core_inst/s_DRAM_DLX_OUT[25] | TBUF_X1 | 0.000 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[25]/Z |   v   | DRAM_INTERFACE[25]           | TBUF_X1 | 0.041 |   0.084 |    0.000 | 
     | DRAM_INTERFACE[25]                      |   v   | DRAM_INTERFACE[25]           | DLX     | 0.000 |   0.084 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[8] (v)
Beginpoint: DRAM_INTERFACE[8] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.084
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                  Net                   |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                                        |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[8]                      |   v   | DRAM_INTERFACE[8]                      |         |       |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[8]/A      |   v   | DRAM_INTERFACE[8]                      | TBUF_X1 | 0.000 |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[8]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_8/s_top | TBUF_X1 | 0.043 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[8]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_8/s_top | TBUF_X1 | 0.000 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[8]/Z |   v   | DRAM_INTERFACE[8]                      | TBUF_X1 | 0.041 |   0.084 |    0.000 | 
     | DRAM_INTERFACE[8]                      |   v   | DRAM_INTERFACE[8]                      | DLX     | 0.000 |   0.084 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[21] (v)
Beginpoint: DRAM_INTERFACE[21] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.084
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[21]                      |   v   | DRAM_INTERFACE[21]           |         |       |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[21]/A      |   v   | DRAM_INTERFACE[21]           | TBUF_X1 | 0.000 |   0.000 |   -0.084 | 
     | core_inst/s_DRAM_DLX_OUT_tri[21]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[21] | TBUF_X1 | 0.042 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[21]/A |   v   | core_inst/s_DRAM_DLX_OUT[21] | TBUF_X1 | 0.000 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[21]/Z |   v   | DRAM_INTERFACE[21]           | TBUF_X1 | 0.041 |   0.084 |    0.000 | 
     | DRAM_INTERFACE[21]                      |   v   | DRAM_INTERFACE[21]           | DLX     | 0.000 |   0.084 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[19] (v)
Beginpoint: DRAM_INTERFACE[19] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.083
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[19]                      |   v   | DRAM_INTERFACE[19]           |         |       |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[19]/A      |   v   | DRAM_INTERFACE[19]           | TBUF_X1 | 0.000 |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[19]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[19] | TBUF_X1 | 0.043 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[19]/A |   v   | core_inst/s_DRAM_DLX_OUT[19] | TBUF_X1 | 0.000 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[19]/Z |   v   | DRAM_INTERFACE[19]           | TBUF_X1 | 0.041 |   0.083 |    0.000 | 
     | DRAM_INTERFACE[19]                      |   v   | DRAM_INTERFACE[19]           | DLX     | 0.000 |   0.083 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[29] (v)
Beginpoint: DRAM_INTERFACE[29] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.083
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[29]                      |   v   | DRAM_INTERFACE[29]           |         |       |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[29]/A      |   v   | DRAM_INTERFACE[29]           | TBUF_X1 | 0.000 |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[29]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[29] | TBUF_X1 | 0.043 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[29]/A |   v   | core_inst/s_DRAM_DLX_OUT[29] | TBUF_X1 | 0.000 |   0.043 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[29]/Z |   v   | DRAM_INTERFACE[29]           | TBUF_X1 | 0.041 |   0.083 |    0.000 | 
     | DRAM_INTERFACE[29]                      |   v   | DRAM_INTERFACE[29]           | DLX     | 0.000 |   0.083 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[20] (v)
Beginpoint: DRAM_INTERFACE[20] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.083
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[20]                      |   v   | DRAM_INTERFACE[20]           |         |       |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[20]/A      |   v   | DRAM_INTERFACE[20]           | TBUF_X1 | 0.000 |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[20]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[20] | TBUF_X1 | 0.042 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[20]/A |   v   | core_inst/s_DRAM_DLX_OUT[20] | TBUF_X1 | 0.000 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[20]/Z |   v   | DRAM_INTERFACE[20]           | TBUF_X1 | 0.041 |   0.083 |    0.000 | 
     | DRAM_INTERFACE[20]                      |   v   | DRAM_INTERFACE[20]           | DLX     | 0.000 |   0.083 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[27] (v)
Beginpoint: DRAM_INTERFACE[27] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.083
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[27]                      |   v   | DRAM_INTERFACE[27]           |         |       |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[27]/A      |   v   | DRAM_INTERFACE[27]           | TBUF_X1 | 0.000 |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[27]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[27] | TBUF_X1 | 0.042 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[27]/A |   v   | core_inst/s_DRAM_DLX_OUT[27] | TBUF_X1 | 0.000 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[27]/Z |   v   | DRAM_INTERFACE[27]           | TBUF_X1 | 0.041 |   0.083 |    0.000 | 
     | DRAM_INTERFACE[27]                      |   v   | DRAM_INTERFACE[27]           | DLX     | 0.000 |   0.083 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[11] (v)
Beginpoint: DRAM_INTERFACE[11] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.083
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                   Net                   |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                         |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[11]                      |   v   | DRAM_INTERFACE[11]                      |         |       |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[11]/A      |   v   | DRAM_INTERFACE[11]                      | TBUF_X1 | 0.000 |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[11]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_11/s_top | TBUF_X1 | 0.042 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[11]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_11/s_top | TBUF_X1 | 0.000 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[11]/Z |   v   | DRAM_INTERFACE[11]                      | TBUF_X1 | 0.041 |   0.083 |    0.000 | 
     | DRAM_INTERFACE[11]                      |   v   | DRAM_INTERFACE[11]                      | DLX     | 0.000 |   0.083 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[9] (v)
Beginpoint: DRAM_INTERFACE[9] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.083
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                  Net                   |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                                        |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[9]                      |   v   | DRAM_INTERFACE[9]                      |         |       |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[9]/A      |   v   | DRAM_INTERFACE[9]                      | TBUF_X1 | 0.000 |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[9]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_9/s_top | TBUF_X1 | 0.042 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[9]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_9/s_top | TBUF_X1 | 0.000 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[9]/Z |   v   | DRAM_INTERFACE[9]                      | TBUF_X1 | 0.041 |   0.083 |    0.000 | 
     | DRAM_INTERFACE[9]                      |   v   | DRAM_INTERFACE[9]                      | DLX     | 0.000 |   0.083 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[14] (v)
Beginpoint: DRAM_INTERFACE[14] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.083
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                   Net                   |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                         |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[14]                      |   v   | DRAM_INTERFACE[14]                      |         |       |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[14]/A      |   v   | DRAM_INTERFACE[14]                      | TBUF_X1 | 0.000 |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[14]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_14/s_top | TBUF_X1 | 0.042 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[14]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_14/s_top | TBUF_X1 | 0.000 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[14]/Z |   v   | DRAM_INTERFACE[14]                      | TBUF_X1 | 0.041 |   0.083 |    0.000 | 
     | DRAM_INTERFACE[14]                      |   v   | DRAM_INTERFACE[14]                      | DLX     | 0.000 |   0.083 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[26] (v)
Beginpoint: DRAM_INTERFACE[26] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.083
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[26]                      |   v   | DRAM_INTERFACE[26]           |         |       |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[26]/A      |   v   | DRAM_INTERFACE[26]           | TBUF_X1 | 0.000 |   0.000 |   -0.083 | 
     | core_inst/s_DRAM_DLX_OUT_tri[26]/Z      |   v   | core_inst/s_DRAM_DLX_OUT[26] | TBUF_X1 | 0.042 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[26]/A |   v   | core_inst/s_DRAM_DLX_OUT[26] | TBUF_X1 | 0.000 |   0.042 |   -0.041 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[26]/Z |   v   | DRAM_INTERFACE[26]           | TBUF_X1 | 0.041 |   0.083 |    0.000 | 
     | DRAM_INTERFACE[26]                      |   v   | DRAM_INTERFACE[26]           | DLX     | 0.000 |   0.083 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[2] (v)
Beginpoint: DRAM_INTERFACE[2] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.082
= Slack Time                   -0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                  Net                   |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                                        |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[2]                      |   v   | DRAM_INTERFACE[2]                      |         |       |   0.000 |   -0.082 | 
     | core_inst/s_DRAM_DLX_OUT_tri[2]/A      |   v   | DRAM_INTERFACE[2]                      | TBUF_X1 | 0.000 |   0.000 |   -0.082 | 
     | core_inst/s_DRAM_DLX_OUT_tri[2]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_2/s_top | TBUF_X1 | 0.041 |   0.041 |   -0.040 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[2]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_2/s_top | TBUF_X1 | 0.000 |   0.041 |   -0.040 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[2]/Z |   v   | DRAM_INTERFACE[2]                      | TBUF_X1 | 0.040 |   0.082 |    0.000 | 
     | DRAM_INTERFACE[2]                      |   v   | DRAM_INTERFACE[2]                      | DLX     | 0.000 |   0.082 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Path Delay Check
Endpoint:   DRAM_INTERFACE[1] (v)
Beginpoint: DRAM_INTERFACE[1] (v) triggered by  leading edge of '@'
Path Groups: {in2out}
Analysis View: default
- External Delay                0.000
+ Path Delay                    0.000
= Required Time                 0.000
- Arrival Time                  0.082
= Slack Time                   -0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |                  Net                   |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                                        |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+----------------------------------------+---------+-------+---------+----------| 
     | DRAM_INTERFACE[1]                      |   v   | DRAM_INTERFACE[1]                      |         |       |   0.000 |   -0.082 | 
     | core_inst/s_DRAM_DLX_OUT_tri[1]/A      |   v   | DRAM_INTERFACE[1]                      | TBUF_X1 | 0.000 |   0.000 |   -0.082 | 
     | core_inst/s_DRAM_DLX_OUT_tri[1]/Z      |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_1/s_top | TBUF_X1 | 0.041 |   0.041 |   -0.040 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[1]/A |   v   | core_inst/MEM/MUX_LOAD/MUX_BIT_1/s_top | TBUF_X1 | 0.000 |   0.041 |   -0.040 | 
     | core_inst/CORE_DRAM_INTERFACE_tri[1]/Z |   v   | DRAM_INTERFACE[1]                      | TBUF_X1 | 0.040 |   0.082 |    0.000 | 
     | DRAM_INTERFACE[1]                      |   v   | DRAM_INTERFACE[1]                      | DLX     | 0.000 |   0.082 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin core_inst/EXMEM_DATAIN/DFF_3/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_3/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q    (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.170
- Setup                         0.031
+ Phase Shift                   1.580
= Required Time                 1.719
- Arrival Time                  1.617
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK                         |           |       |   0.000 |    0.102 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK                         | CLKBUF_X3 | 0.001 |   0.001 |    0.103 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.038 |   0.040 |    0.142 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.003 |   0.043 |    0.145 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.064 |   0.107 |    0.209 | 
     | DLX_CLK__L3_I33/A                       |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.003 |   0.110 |    0.212 | 
     | DLX_CLK__L3_I33/Z                       |   ^   | DLX_CLK__L3_N33                 | CLKBUF_X3 | 0.061 |   0.171 |    0.273 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK   |   ^   | DLX_CLK__L3_N33                 | DFFS_X1   | 0.001 |   0.171 |    0.273 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q    |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | DFFS_X1   | 0.100 |   0.271 |    0.373 | 
     | U19388/A1                               |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | NAND3_X1  | 0.000 |   0.271 |    0.373 | 
     | U19388/ZN                               |   ^   | n24135                          | NAND3_X1  | 0.021 |   0.292 |    0.394 | 
     | U18664/A                                |   ^   | n24135                          | OAI211_X1 | 0.000 |   0.292 |    0.394 | 
     | U18664/ZN                               |   v   | net750145                       | OAI211_X1 | 0.035 |   0.327 |    0.429 | 
     | FE_RC_4_0/B2                            |   v   | net750145                       | AOI22_X1  | 0.000 |   0.327 |    0.429 | 
     | FE_RC_4_0/ZN                            |   ^   | net786871                       | AOI22_X1  | 0.078 |   0.406 |    0.508 | 
     | U16036/A1                               |   ^   | net786871                       | AND2_X1   | 0.000 |   0.406 |    0.508 | 
     | U16036/ZN                               |   ^   | net742288                       | AND2_X1   | 0.059 |   0.464 |    0.566 | 
     | U16516/A2                               |   ^   | net742288                       | NAND3_X1  | 0.000 |   0.464 |    0.566 | 
     | U16516/ZN                               |   v   | net715786                       | NAND3_X1  | 0.031 |   0.495 |    0.597 | 
     | U16507/A2                               |   v   | net715786                       | NOR2_X1   | 0.000 |   0.495 |    0.597 | 
     | U16507/ZN                               |   ^   | net749609                       | NOR2_X1   | 0.041 |   0.536 |    0.638 | 
     | U16513/A2                               |   ^   | net749609                       | AND2_X1   | 0.000 |   0.536 |    0.638 | 
     | U16513/ZN                               |   ^   | net715445                       | AND2_X1   | 0.111 |   0.647 |    0.749 | 
     | U19392/A                                |   ^   | net715445                       | INV_X2    | 0.007 |   0.654 |    0.756 | 
     | U19392/ZN                               |   v   | net718337                       | INV_X2    | 0.051 |   0.704 |    0.806 | 
     | U16539/A1                               |   v   | net718337                       | OAI22_X1  | 0.003 |   0.707 |    0.809 | 
     | U16539/ZN                               |   ^   | n22762                          | OAI22_X1  | 0.039 |   0.747 |    0.849 | 
     | U16537/A1                               |   ^   | n22762                          | NOR3_X1   | 0.000 |   0.747 |    0.849 | 
     | U16537/ZN                               |   v   | net714058                       | NOR3_X1   | 0.022 |   0.769 |    0.871 | 
     | U16535/A                                |   v   | net714058                       | MUX2_X1   | 0.000 |   0.769 |    0.871 | 
     | U16535/Z                                |   v   | net713749                       | MUX2_X1   | 0.098 |   0.866 |    0.968 | 
     | U16529/A                                |   v   | net713749                       | INV_X1    | 0.003 |   0.869 |    0.971 | 
     | U16529/ZN                               |   ^   | net713695                       | INV_X1    | 0.052 |   0.921 |    1.023 | 
     | U16528/A1                               |   ^   | net713695                       | NAND2_X1  | 0.000 |   0.921 |    1.023 | 
     | U16528/ZN                               |   v   | net714323                       | NAND2_X1  | 0.023 |   0.945 |    1.047 | 
     | U16534/A1                               |   v   | net714323                       | NAND2_X1  | 0.000 |   0.945 |    1.047 | 
     | U16534/ZN                               |   ^   | net714742                       | NAND2_X1  | 0.021 |   0.965 |    1.067 | 
     | U16592/A1                               |   ^   | net714742                       | AND2_X1   | 0.000 |   0.965 |    1.067 | 
     | U16592/ZN                               |   ^   | net742308                       | AND2_X1   | 0.046 |   1.011 |    1.113 | 
     | U16590/B2                               |   ^   | net742308                       | OAI21_X1  | 0.000 |   1.011 |    1.113 | 
     | U16590/ZN                               |   v   | n22764                          | OAI21_X1  | 0.020 |   1.031 |    1.133 | 
     | U16586/A1                               |   v   | n22764                          | NOR2_X1   | 0.000 |   1.031 |    1.133 | 
     | U16586/ZN                               |   ^   | net732819                       | NOR2_X1   | 0.094 |   1.125 |    1.227 | 
     | U16585/A1                               |   ^   | net732819                       | NOR2_X1   | 0.003 |   1.128 |    1.230 | 
     | U16585/ZN                               |   v   | net713921                       | NOR2_X1   | 0.006 |   1.134 |    1.236 | 
     | U16569/A1                               |   v   | net713921                       | AND2_X1   | 0.000 |   1.134 |    1.236 | 
     | U16569/ZN                               |   v   | net717607                       | AND2_X1   | 0.036 |   1.170 |    1.272 | 
     | U16588/A2                               |   v   | net717607                       | OR2_X1    | 0.000 |   1.170 |    1.272 | 
     | U16588/ZN                               |   v   | net713806                       | OR2_X1    | 0.049 |   1.219 |    1.321 | 
     | U16652/B1                               |   v   | net713806                       | AOI22_X1  | 0.000 |   1.219 |    1.321 | 
     | U16652/ZN                               |   ^   | net712473                       | AOI22_X1  | 0.062 |   1.281 |    1.383 | 
     | U16651/B1                               |   ^   | net712473                       | OAI21_X1  | 0.000 |   1.281 |    1.383 | 
     | U16651/ZN                               |   v   | n22777                          | OAI21_X1  | 0.020 |   1.301 |    1.403 | 
     | U16650/A1                               |   v   | n22777                          | NOR2_X1   | 0.000 |   1.301 |    1.403 | 
     | U16650/ZN                               |   ^   | net713757                       | NOR2_X1   | 0.027 |   1.329 |    1.431 | 
     | U16318/A1                               |   ^   | net713757                       | NAND3_X1  | 0.000 |   1.329 |    1.431 | 
     | U16318/ZN                               |   v   | net713488                       | NAND3_X1  | 0.056 |   1.384 |    1.486 | 
     | U16258/A1                               |   v   | net713488                       | OAI22_X2  | 0.002 |   1.386 |    1.488 | 
     | U16258/ZN                               |   ^   | net760672                       | OAI22_X2  | 0.053 |   1.439 |    1.541 | 
     | FE_RC_2_0/A1                            |   ^   | net760672                       | NAND2_X1  | 0.000 |   1.439 |    1.541 | 
     | FE_RC_2_0/ZN                            |   v   | FE_RN_1_0                       | NAND2_X1  | 0.023 |   1.462 |    1.564 | 
     | FE_RC_3_0/A                             |   v   | FE_RN_1_0                       | INV_X2    | 0.000 |   1.462 |    1.564 | 
     | FE_RC_3_0/ZN                            |   ^   | net765340                       | INV_X2    | 0.021 |   1.483 |    1.585 | 
     | FE_OCPC98_net765340/A                   |   ^   | net765340                       | BUF_X2    | 0.000 |   1.483 |    1.585 | 
     | FE_OCPC98_net765340/Z                   |   ^   | FE_OCPN98_net765340             | BUF_X2    | 0.029 |   1.512 |    1.613 | 
     | FE_OCPC97_net765340/A                   |   ^   | FE_OCPN98_net765340             | BUF_X1    | 0.000 |   1.512 |    1.613 | 
     | FE_OCPC97_net765340/Z                   |   ^   | FE_OCPN97_net765340             | BUF_X1    | 0.047 |   1.559 |    1.661 | 
     | FE_OCPC95_net765340/A                   |   ^   | FE_OCPN97_net765340             | CLKBUF_X1 | 0.001 |   1.560 |    1.662 | 
     | FE_OCPC95_net765340/Z                   |   ^   | FE_OCPN95_net765340             | CLKBUF_X1 | 0.047 |   1.607 |    1.709 | 
     | U20111/A1                               |   ^   | FE_OCPN95_net765340             | NOR2_X1   | 0.000 |   1.607 |    1.709 | 
     | U20111/ZN                               |   v   | core_inst/EXMEM_DATAIN/DFF_3/N3 | NOR2_X1   | 0.010 |   1.617 |    1.719 | 
     | core_inst/EXMEM_DATAIN/DFF_3/data_reg/D |   v   | core_inst/EXMEM_DATAIN/DFF_3/N3 | DFFR_X1   | 0.000 |   1.617 |    1.719 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |   -0.102 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.101 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.062 | 
     | DLX_CLK__L2_I2/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.059 | 
     | DLX_CLK__L2_I2/Z                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.005 | 
     | DLX_CLK__L3_I40/A                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.007 | 
     | DLX_CLK__L3_I40/Z                        |   ^   | DLX_CLK__L3_N40 | CLKBUF_X3 | 0.061 |   0.170 |    0.068 | 
     | core_inst/EXMEM_DATAIN/DFF_3/data_reg/CK |   ^   | DLX_CLK__L3_N40 | DFFR_X1   | 0.001 |   0.170 |    0.068 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin core_inst/IDEX_IMM_IN/DFF_16/data_reg/CK 
Endpoint:   core_inst/IDEX_IMM_IN/DFF_16/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q    (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
- Setup                         0.037
+ Phase Shift                   1.580
= Required Time                 1.714
- Arrival Time                  1.612
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK                         |           |       |   0.000 |    0.102 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK                         | CLKBUF_X3 | 0.001 |   0.001 |    0.103 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.038 |   0.039 |    0.142 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.003 |   0.042 |    0.145 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.064 |   0.107 |    0.209 | 
     | DLX_CLK__L3_I33/A                       |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.003 |   0.110 |    0.212 | 
     | DLX_CLK__L3_I33/Z                       |   ^   | DLX_CLK__L3_N33                 | CLKBUF_X3 | 0.061 |   0.171 |    0.273 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK   |   ^   | DLX_CLK__L3_N33                 | DFFS_X1   | 0.001 |   0.171 |    0.273 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q    |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | DFFS_X1   | 0.100 |   0.271 |    0.373 | 
     | U19388/A1                               |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | NAND3_X1  | 0.000 |   0.271 |    0.373 | 
     | U19388/ZN                               |   ^   | n24135                          | NAND3_X1  | 0.021 |   0.292 |    0.394 | 
     | U18664/A                                |   ^   | n24135                          | OAI211_X1 | 0.000 |   0.292 |    0.394 | 
     | U18664/ZN                               |   v   | net750145                       | OAI211_X1 | 0.035 |   0.327 |    0.429 | 
     | FE_RC_4_0/B2                            |   v   | net750145                       | AOI22_X1  | 0.000 |   0.327 |    0.429 | 
     | FE_RC_4_0/ZN                            |   ^   | net786871                       | AOI22_X1  | 0.078 |   0.405 |    0.508 | 
     | U16036/A1                               |   ^   | net786871                       | AND2_X1   | 0.000 |   0.405 |    0.508 | 
     | U16036/ZN                               |   ^   | net742288                       | AND2_X1   | 0.059 |   0.464 |    0.566 | 
     | U16516/A2                               |   ^   | net742288                       | NAND3_X1  | 0.000 |   0.464 |    0.566 | 
     | U16516/ZN                               |   v   | net715786                       | NAND3_X1  | 0.031 |   0.495 |    0.597 | 
     | U16507/A2                               |   v   | net715786                       | NOR2_X1   | 0.000 |   0.495 |    0.597 | 
     | U16507/ZN                               |   ^   | net749609                       | NOR2_X1   | 0.041 |   0.536 |    0.638 | 
     | U16513/A2                               |   ^   | net749609                       | AND2_X1   | 0.000 |   0.536 |    0.638 | 
     | U16513/ZN                               |   ^   | net715445                       | AND2_X1   | 0.111 |   0.646 |    0.749 | 
     | U19392/A                                |   ^   | net715445                       | INV_X2    | 0.007 |   0.654 |    0.756 | 
     | U19392/ZN                               |   v   | net718337                       | INV_X2    | 0.051 |   0.704 |    0.807 | 
     | U16539/A1                               |   v   | net718337                       | OAI22_X1  | 0.003 |   0.707 |    0.810 | 
     | U16539/ZN                               |   ^   | n22762                          | OAI22_X1  | 0.039 |   0.747 |    0.849 | 
     | U16537/A1                               |   ^   | n22762                          | NOR3_X1   | 0.000 |   0.747 |    0.849 | 
     | U16537/ZN                               |   v   | net714058                       | NOR3_X1   | 0.022 |   0.769 |    0.871 | 
     | U16535/A                                |   v   | net714058                       | MUX2_X1   | 0.000 |   0.769 |    0.871 | 
     | U16535/Z                                |   v   | net713749                       | MUX2_X1   | 0.098 |   0.866 |    0.968 | 
     | U16529/A                                |   v   | net713749                       | INV_X1    | 0.003 |   0.869 |    0.971 | 
     | U16529/ZN                               |   ^   | net713695                       | INV_X1    | 0.052 |   0.921 |    1.023 | 
     | U16528/A1                               |   ^   | net713695                       | NAND2_X1  | 0.000 |   0.921 |    1.023 | 
     | U16528/ZN                               |   v   | net714323                       | NAND2_X1  | 0.023 |   0.945 |    1.047 | 
     | U16534/A1                               |   v   | net714323                       | NAND2_X1  | 0.000 |   0.945 |    1.047 | 
     | U16534/ZN                               |   ^   | net714742                       | NAND2_X1  | 0.021 |   0.965 |    1.067 | 
     | U16592/A1                               |   ^   | net714742                       | AND2_X1   | 0.000 |   0.965 |    1.067 | 
     | U16592/ZN                               |   ^   | net742308                       | AND2_X1   | 0.046 |   1.011 |    1.113 | 
     | U16590/B2                               |   ^   | net742308                       | OAI21_X1  | 0.000 |   1.011 |    1.113 | 
     | U16590/ZN                               |   v   | n22764                          | OAI21_X1  | 0.020 |   1.031 |    1.133 | 
     | U16586/A1                               |   v   | n22764                          | NOR2_X1   | 0.000 |   1.031 |    1.133 | 
     | U16586/ZN                               |   ^   | net732819                       | NOR2_X1   | 0.094 |   1.125 |    1.227 | 
     | U16585/A1                               |   ^   | net732819                       | NOR2_X1   | 0.003 |   1.128 |    1.231 | 
     | U16585/ZN                               |   v   | net713921                       | NOR2_X1   | 0.006 |   1.134 |    1.236 | 
     | U16569/A1                               |   v   | net713921                       | AND2_X1   | 0.000 |   1.134 |    1.236 | 
     | U16569/ZN                               |   v   | net717607                       | AND2_X1   | 0.036 |   1.170 |    1.272 | 
     | U16588/A2                               |   v   | net717607                       | OR2_X1    | 0.000 |   1.170 |    1.272 | 
     | U16588/ZN                               |   v   | net713806                       | OR2_X1    | 0.049 |   1.219 |    1.321 | 
     | U16652/B1                               |   v   | net713806                       | AOI22_X1  | 0.000 |   1.219 |    1.321 | 
     | U16652/ZN                               |   ^   | net712473                       | AOI22_X1  | 0.062 |   1.281 |    1.384 | 
     | U16651/B1                               |   ^   | net712473                       | OAI21_X1  | 0.000 |   1.281 |    1.384 | 
     | U16651/ZN                               |   v   | n22777                          | OAI21_X1  | 0.020 |   1.301 |    1.403 | 
     | U16650/A1                               |   v   | n22777                          | NOR2_X1   | 0.000 |   1.301 |    1.403 | 
     | U16650/ZN                               |   ^   | net713757                       | NOR2_X1   | 0.027 |   1.329 |    1.431 | 
     | U16318/A1                               |   ^   | net713757                       | NAND3_X1  | 0.000 |   1.329 |    1.431 | 
     | U16318/ZN                               |   v   | net713488                       | NAND3_X1  | 0.056 |   1.384 |    1.486 | 
     | U16258/A1                               |   v   | net713488                       | OAI22_X2  | 0.002 |   1.386 |    1.488 | 
     | U16258/ZN                               |   ^   | net760672                       | OAI22_X2  | 0.053 |   1.439 |    1.541 | 
     | FE_RC_2_0/A1                            |   ^   | net760672                       | NAND2_X1  | 0.000 |   1.439 |    1.541 | 
     | FE_RC_2_0/ZN                            |   v   | FE_RN_1_0                       | NAND2_X1  | 0.023 |   1.462 |    1.564 | 
     | FE_RC_3_0/A                             |   v   | FE_RN_1_0                       | INV_X2    | 0.000 |   1.462 |    1.564 | 
     | FE_RC_3_0/ZN                            |   ^   | net765340                       | INV_X2    | 0.021 |   1.483 |    1.585 | 
     | FE_OCPC98_net765340/A                   |   ^   | net765340                       | BUF_X2    | 0.000 |   1.483 |    1.585 | 
     | FE_OCPC98_net765340/Z                   |   ^   | FE_OCPN98_net765340             | BUF_X2    | 0.029 |   1.512 |    1.614 | 
     | FE_OCPC97_net765340/A                   |   ^   | FE_OCPN98_net765340             | BUF_X1    | 0.000 |   1.512 |    1.614 | 
     | FE_OCPC97_net765340/Z                   |   ^   | FE_OCPN97_net765340             | BUF_X1    | 0.047 |   1.559 |    1.661 | 
     | U17163/A1                               |   ^   | FE_OCPN97_net765340             | OR2_X1    | 0.001 |   1.560 |    1.662 | 
     | U17163/ZN                               |   ^   | n26720                          | OR2_X1    | 0.031 |   1.591 |    1.693 | 
     | U19606/B1                               |   ^   | n26720                          | OAI21_X1  | 0.000 |   1.591 |    1.693 | 
     | U19606/ZN                               |   v   | core_inst/IDEX_IMM_IN/DFF_16/N3 | OAI21_X1  | 0.021 |   1.612 |    1.714 | 
     | core_inst/IDEX_IMM_IN/DFF_16/data_reg/D |   v   | core_inst/IDEX_IMM_IN/DFF_16/N3 | DFFRS_X1  | 0.000 |   1.612 |    1.714 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |   -0.102 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.101 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.063 | 
     | DLX_CLK__L2_I3/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |   -0.061 | 
     | DLX_CLK__L2_I3/Z                         |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.002 | 
     | DLX_CLK__L3_I49/A                        |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.106 |    0.004 | 
     | DLX_CLK__L3_I49/Z                        |   ^   | DLX_CLK__L3_N49 | CLKBUF_X3 | 0.064 |   0.170 |    0.068 | 
     | core_inst/IDEX_IMM_IN/DFF_16/data_reg/CK |   ^   | DLX_CLK__L3_N49 | DFFRS_X1  | 0.001 |   0.171 |    0.069 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin core_inst/IDEX_RF_IN1/DFF_6/data_reg/CK 
Endpoint:   core_inst/IDEX_RF_IN1/DFF_6/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q   (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.170
- Setup                         0.033
+ Phase Shift                   1.580
= Required Time                 1.717
- Arrival Time                  1.615
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                        |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                |   ^   | DLX_CLK                        |           |       |   0.000 |    0.102 | 
     | DLX_CLK__L1_I0/A                       |   ^   | DLX_CLK                        | CLKBUF_X3 | 0.001 |   0.001 |    0.104 | 
     | DLX_CLK__L1_I0/Z                       |   ^   | DLX_CLK__L1_N0                 | CLKBUF_X3 | 0.038 |   0.039 |    0.142 | 
     | DLX_CLK__L2_I2/A                       |   ^   | DLX_CLK__L1_N0                 | CLKBUF_X3 | 0.003 |   0.042 |    0.145 | 
     | DLX_CLK__L2_I2/Z                       |   ^   | DLX_CLK__L2_N2                 | CLKBUF_X3 | 0.064 |   0.107 |    0.209 | 
     | DLX_CLK__L3_I33/A                      |   ^   | DLX_CLK__L2_N2                 | CLKBUF_X3 | 0.003 |   0.110 |    0.212 | 
     | DLX_CLK__L3_I33/Z                      |   ^   | DLX_CLK__L3_N33                | CLKBUF_X3 | 0.061 |   0.171 |    0.273 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK  |   ^   | DLX_CLK__L3_N33                | DFFS_X1   | 0.001 |   0.171 |    0.274 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q   |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17  | DFFS_X1   | 0.100 |   0.271 |    0.373 | 
     | U19388/A1                              |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17  | NAND3_X1  | 0.000 |   0.271 |    0.373 | 
     | U19388/ZN                              |   ^   | n24135                         | NAND3_X1  | 0.021 |   0.292 |    0.394 | 
     | U18664/A                               |   ^   | n24135                         | OAI211_X1 | 0.000 |   0.292 |    0.394 | 
     | U18664/ZN                              |   v   | net750145                      | OAI211_X1 | 0.035 |   0.327 |    0.429 | 
     | FE_RC_4_0/B2                           |   v   | net750145                      | AOI22_X1  | 0.000 |   0.327 |    0.429 | 
     | FE_RC_4_0/ZN                           |   ^   | net786871                      | AOI22_X1  | 0.078 |   0.405 |    0.508 | 
     | U16036/A1                              |   ^   | net786871                      | AND2_X1   | 0.000 |   0.405 |    0.508 | 
     | U16036/ZN                              |   ^   | net742288                      | AND2_X1   | 0.059 |   0.464 |    0.567 | 
     | U16516/A2                              |   ^   | net742288                      | NAND3_X1  | 0.000 |   0.464 |    0.567 | 
     | U16516/ZN                              |   v   | net715786                      | NAND3_X1  | 0.031 |   0.495 |    0.598 | 
     | U16507/A2                              |   v   | net715786                      | NOR2_X1   | 0.000 |   0.495 |    0.598 | 
     | U16507/ZN                              |   ^   | net749609                      | NOR2_X1   | 0.041 |   0.536 |    0.638 | 
     | U16513/A2                              |   ^   | net749609                      | AND2_X1   | 0.000 |   0.536 |    0.638 | 
     | U16513/ZN                              |   ^   | net715445                      | AND2_X1   | 0.111 |   0.646 |    0.749 | 
     | U19392/A                               |   ^   | net715445                      | INV_X2    | 0.007 |   0.654 |    0.756 | 
     | U19392/ZN                              |   v   | net718337                      | INV_X2    | 0.051 |   0.704 |    0.807 | 
     | U16539/A1                              |   v   | net718337                      | OAI22_X1  | 0.003 |   0.707 |    0.810 | 
     | U16539/ZN                              |   ^   | n22762                         | OAI22_X1  | 0.039 |   0.747 |    0.849 | 
     | U16537/A1                              |   ^   | n22762                         | NOR3_X1   | 0.000 |   0.747 |    0.849 | 
     | U16537/ZN                              |   v   | net714058                      | NOR3_X1   | 0.022 |   0.769 |    0.871 | 
     | U16535/A                               |   v   | net714058                      | MUX2_X1   | 0.000 |   0.769 |    0.871 | 
     | U16535/Z                               |   v   | net713749                      | MUX2_X1   | 0.098 |   0.866 |    0.969 | 
     | U16529/A                               |   v   | net713749                      | INV_X1    | 0.003 |   0.869 |    0.971 | 
     | U16529/ZN                              |   ^   | net713695                      | INV_X1    | 0.052 |   0.921 |    1.024 | 
     | U16528/A1                              |   ^   | net713695                      | NAND2_X1  | 0.000 |   0.921 |    1.024 | 
     | U16528/ZN                              |   v   | net714323                      | NAND2_X1  | 0.023 |   0.945 |    1.047 | 
     | U16534/A1                              |   v   | net714323                      | NAND2_X1  | 0.000 |   0.945 |    1.047 | 
     | U16534/ZN                              |   ^   | net714742                      | NAND2_X1  | 0.021 |   0.965 |    1.068 | 
     | U16592/A1                              |   ^   | net714742                      | AND2_X1   | 0.000 |   0.965 |    1.068 | 
     | U16592/ZN                              |   ^   | net742308                      | AND2_X1   | 0.046 |   1.011 |    1.114 | 
     | U16590/B2                              |   ^   | net742308                      | OAI21_X1  | 0.000 |   1.011 |    1.114 | 
     | U16590/ZN                              |   v   | n22764                         | OAI21_X1  | 0.020 |   1.031 |    1.133 | 
     | U16586/A1                              |   v   | n22764                         | NOR2_X1   | 0.000 |   1.031 |    1.133 | 
     | U16586/ZN                              |   ^   | net732819                      | NOR2_X1   | 0.094 |   1.125 |    1.228 | 
     | U16585/A1                              |   ^   | net732819                      | NOR2_X1   | 0.003 |   1.128 |    1.231 | 
     | U16585/ZN                              |   v   | net713921                      | NOR2_X1   | 0.006 |   1.134 |    1.236 | 
     | U16569/A1                              |   v   | net713921                      | AND2_X1   | 0.000 |   1.134 |    1.236 | 
     | U16569/ZN                              |   v   | net717607                      | AND2_X1   | 0.036 |   1.170 |    1.273 | 
     | U16588/A2                              |   v   | net717607                      | OR2_X1    | 0.000 |   1.170 |    1.273 | 
     | U16588/ZN                              |   v   | net713806                      | OR2_X1    | 0.049 |   1.219 |    1.321 | 
     | U16652/B1                              |   v   | net713806                      | AOI22_X1  | 0.000 |   1.219 |    1.321 | 
     | U16652/ZN                              |   ^   | net712473                      | AOI22_X1  | 0.062 |   1.281 |    1.384 | 
     | U16651/B1                              |   ^   | net712473                      | OAI21_X1  | 0.000 |   1.281 |    1.384 | 
     | U16651/ZN                              |   v   | n22777                         | OAI21_X1  | 0.020 |   1.301 |    1.404 | 
     | U16650/A1                              |   v   | n22777                         | NOR2_X1   | 0.000 |   1.301 |    1.404 | 
     | U16650/ZN                              |   ^   | net713757                      | NOR2_X1   | 0.027 |   1.329 |    1.431 | 
     | U16318/A1                              |   ^   | net713757                      | NAND3_X1  | 0.000 |   1.329 |    1.431 | 
     | U16318/ZN                              |   v   | net713488                      | NAND3_X1  | 0.056 |   1.384 |    1.486 | 
     | U16258/A1                              |   v   | net713488                      | OAI22_X2  | 0.002 |   1.386 |    1.488 | 
     | U16258/ZN                              |   ^   | net760672                      | OAI22_X2  | 0.053 |   1.439 |    1.541 | 
     | FE_RC_2_0/A1                           |   ^   | net760672                      | NAND2_X1  | 0.000 |   1.439 |    1.541 | 
     | FE_RC_2_0/ZN                           |   v   | FE_RN_1_0                      | NAND2_X1  | 0.023 |   1.462 |    1.564 | 
     | FE_RC_3_0/A                            |   v   | FE_RN_1_0                      | INV_X2    | 0.000 |   1.462 |    1.564 | 
     | FE_RC_3_0/ZN                           |   ^   | net765340                      | INV_X2    | 0.021 |   1.483 |    1.585 | 
     | FE_OCPC98_net765340/A                  |   ^   | net765340                      | BUF_X2    | 0.000 |   1.483 |    1.585 | 
     | FE_OCPC98_net765340/Z                  |   ^   | FE_OCPN98_net765340            | BUF_X2    | 0.029 |   1.512 |    1.614 | 
     | FE_OCPC97_net765340/A                  |   ^   | FE_OCPN98_net765340            | BUF_X1    | 0.000 |   1.512 |    1.614 | 
     | FE_OCPC97_net765340/Z                  |   ^   | FE_OCPN97_net765340            | BUF_X1    | 0.047 |   1.559 |    1.661 | 
     | FE_OCPC94_net765340/A                  |   ^   | FE_OCPN97_net765340            | BUF_X2    | 0.001 |   1.560 |    1.662 | 
     | FE_OCPC94_net765340/Z                  |   ^   | FE_OCPN94_net765340            | BUF_X2    | 0.037 |   1.597 |    1.699 | 
     | U20126/A                               |   ^   | FE_OCPN94_net765340            | AOI21_X1  | 0.001 |   1.598 |    1.700 | 
     | U20126/ZN                              |   v   | core_inst/IDEX_RF_IN1/DFF_6/N3 | AOI21_X1  | 0.017 |   1.615 |    1.717 | 
     | core_inst/IDEX_RF_IN1/DFF_6/data_reg/D |   v   | core_inst/IDEX_RF_IN1/DFF_6/N3 | DFFRS_X1  | 0.000 |   1.615 |    1.717 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK         |           |       |   0.000 |   -0.102 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.101 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.063 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.060 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.005 | 
     | DLX_CLK__L3_I40/A                       |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.006 | 
     | DLX_CLK__L3_I40/Z                       |   ^   | DLX_CLK__L3_N40 | CLKBUF_X3 | 0.061 |   0.170 |    0.067 | 
     | core_inst/IDEX_RF_IN1/DFF_6/data_reg/CK |   ^   | DLX_CLK__L3_N40 | DFFRS_X1  | 0.001 |   0.170 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin core_inst/EXMEM_DATAIN/DFF_12/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_12/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q     (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.170
- Setup                         0.031
+ Phase Shift                   1.580
= Required Time                 1.719
- Arrival Time                  1.616
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                  |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK                          |           |       |   0.000 |    0.103 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK                          | CLKBUF_X3 | 0.001 |   0.001 |    0.104 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.038 |   0.040 |    0.142 | 
     | DLX_CLK__L2_I2/A                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.003 |   0.043 |    0.145 | 
     | DLX_CLK__L2_I2/Z                         |   ^   | DLX_CLK__L2_N2                   | CLKBUF_X3 | 0.064 |   0.107 |    0.210 | 
     | DLX_CLK__L3_I33/A                        |   ^   | DLX_CLK__L2_N2                   | CLKBUF_X3 | 0.003 |   0.110 |    0.213 | 
     | DLX_CLK__L3_I33/Z                        |   ^   | DLX_CLK__L3_N33                  | CLKBUF_X3 | 0.061 |   0.171 |    0.274 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK    |   ^   | DLX_CLK__L3_N33                  | DFFS_X1   | 0.001 |   0.171 |    0.274 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q     |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17    | DFFS_X1   | 0.100 |   0.271 |    0.374 | 
     | U19388/A1                                |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17    | NAND3_X1  | 0.000 |   0.271 |    0.374 | 
     | U19388/ZN                                |   ^   | n24135                           | NAND3_X1  | 0.021 |   0.292 |    0.395 | 
     | U18664/A                                 |   ^   | n24135                           | OAI211_X1 | 0.000 |   0.292 |    0.395 | 
     | U18664/ZN                                |   v   | net750145                        | OAI211_X1 | 0.035 |   0.327 |    0.430 | 
     | FE_RC_4_0/B2                             |   v   | net750145                        | AOI22_X1  | 0.000 |   0.327 |    0.430 | 
     | FE_RC_4_0/ZN                             |   ^   | net786871                        | AOI22_X1  | 0.078 |   0.406 |    0.508 | 
     | U16036/A1                                |   ^   | net786871                        | AND2_X1   | 0.000 |   0.406 |    0.508 | 
     | U16036/ZN                                |   ^   | net742288                        | AND2_X1   | 0.059 |   0.464 |    0.567 | 
     | U16516/A2                                |   ^   | net742288                        | NAND3_X1  | 0.000 |   0.464 |    0.567 | 
     | U16516/ZN                                |   v   | net715786                        | NAND3_X1  | 0.031 |   0.495 |    0.598 | 
     | U16507/A2                                |   v   | net715786                        | NOR2_X1   | 0.000 |   0.495 |    0.598 | 
     | U16507/ZN                                |   ^   | net749609                        | NOR2_X1   | 0.041 |   0.536 |    0.639 | 
     | U16513/A2                                |   ^   | net749609                        | AND2_X1   | 0.000 |   0.536 |    0.639 | 
     | U16513/ZN                                |   ^   | net715445                        | AND2_X1   | 0.111 |   0.647 |    0.749 | 
     | U19392/A                                 |   ^   | net715445                        | INV_X2    | 0.007 |   0.654 |    0.756 | 
     | U19392/ZN                                |   v   | net718337                        | INV_X2    | 0.051 |   0.704 |    0.807 | 
     | U16539/A1                                |   v   | net718337                        | OAI22_X1  | 0.003 |   0.707 |    0.810 | 
     | U16539/ZN                                |   ^   | n22762                           | OAI22_X1  | 0.039 |   0.747 |    0.850 | 
     | U16537/A1                                |   ^   | n22762                           | NOR3_X1   | 0.000 |   0.747 |    0.850 | 
     | U16537/ZN                                |   v   | net714058                        | NOR3_X1   | 0.022 |   0.769 |    0.871 | 
     | U16535/A                                 |   v   | net714058                        | MUX2_X1   | 0.000 |   0.769 |    0.871 | 
     | U16535/Z                                 |   v   | net713749                        | MUX2_X1   | 0.098 |   0.866 |    0.969 | 
     | U16529/A                                 |   v   | net713749                        | INV_X1    | 0.003 |   0.869 |    0.972 | 
     | U16529/ZN                                |   ^   | net713695                        | INV_X1    | 0.052 |   0.921 |    1.024 | 
     | U16528/A1                                |   ^   | net713695                        | NAND2_X1  | 0.000 |   0.921 |    1.024 | 
     | U16528/ZN                                |   v   | net714323                        | NAND2_X1  | 0.023 |   0.945 |    1.048 | 
     | U16534/A1                                |   v   | net714323                        | NAND2_X1  | 0.000 |   0.945 |    1.048 | 
     | U16534/ZN                                |   ^   | net714742                        | NAND2_X1  | 0.021 |   0.965 |    1.068 | 
     | U16592/A1                                |   ^   | net714742                        | AND2_X1   | 0.000 |   0.965 |    1.068 | 
     | U16592/ZN                                |   ^   | net742308                        | AND2_X1   | 0.046 |   1.011 |    1.114 | 
     | U16590/B2                                |   ^   | net742308                        | OAI21_X1  | 0.000 |   1.011 |    1.114 | 
     | U16590/ZN                                |   v   | n22764                           | OAI21_X1  | 0.020 |   1.031 |    1.134 | 
     | U16586/A1                                |   v   | n22764                           | NOR2_X1   | 0.000 |   1.031 |    1.134 | 
     | U16586/ZN                                |   ^   | net732819                        | NOR2_X1   | 0.094 |   1.125 |    1.228 | 
     | U16585/A1                                |   ^   | net732819                        | NOR2_X1   | 0.003 |   1.128 |    1.231 | 
     | U16585/ZN                                |   v   | net713921                        | NOR2_X1   | 0.006 |   1.134 |    1.237 | 
     | U16569/A1                                |   v   | net713921                        | AND2_X1   | 0.000 |   1.134 |    1.237 | 
     | U16569/ZN                                |   v   | net717607                        | AND2_X1   | 0.036 |   1.170 |    1.273 | 
     | U16588/A2                                |   v   | net717607                        | OR2_X1    | 0.000 |   1.170 |    1.273 | 
     | U16588/ZN                                |   v   | net713806                        | OR2_X1    | 0.049 |   1.219 |    1.322 | 
     | U16652/B1                                |   v   | net713806                        | AOI22_X1  | 0.000 |   1.219 |    1.322 | 
     | U16652/ZN                                |   ^   | net712473                        | AOI22_X1  | 0.062 |   1.281 |    1.384 | 
     | U16651/B1                                |   ^   | net712473                        | OAI21_X1  | 0.000 |   1.281 |    1.384 | 
     | U16651/ZN                                |   v   | n22777                           | OAI21_X1  | 0.020 |   1.301 |    1.404 | 
     | U16650/A1                                |   v   | n22777                           | NOR2_X1   | 0.000 |   1.301 |    1.404 | 
     | U16650/ZN                                |   ^   | net713757                        | NOR2_X1   | 0.027 |   1.329 |    1.431 | 
     | U16318/A1                                |   ^   | net713757                        | NAND3_X1  | 0.000 |   1.329 |    1.431 | 
     | U16318/ZN                                |   v   | net713488                        | NAND3_X1  | 0.056 |   1.384 |    1.487 | 
     | U16258/A1                                |   v   | net713488                        | OAI22_X2  | 0.002 |   1.386 |    1.489 | 
     | U16258/ZN                                |   ^   | net760672                        | OAI22_X2  | 0.053 |   1.439 |    1.542 | 
     | FE_RC_2_0/A1                             |   ^   | net760672                        | NAND2_X1  | 0.000 |   1.439 |    1.542 | 
     | FE_RC_2_0/ZN                             |   v   | FE_RN_1_0                        | NAND2_X1  | 0.023 |   1.462 |    1.564 | 
     | FE_RC_3_0/A                              |   v   | FE_RN_1_0                        | INV_X2    | 0.000 |   1.462 |    1.564 | 
     | FE_RC_3_0/ZN                             |   ^   | net765340                        | INV_X2    | 0.021 |   1.483 |    1.586 | 
     | FE_OCPC98_net765340/A                    |   ^   | net765340                        | BUF_X2    | 0.000 |   1.483 |    1.586 | 
     | FE_OCPC98_net765340/Z                    |   ^   | FE_OCPN98_net765340              | BUF_X2    | 0.029 |   1.512 |    1.614 | 
     | FE_OCPC97_net765340/A                    |   ^   | FE_OCPN98_net765340              | BUF_X1    | 0.000 |   1.512 |    1.614 | 
     | FE_OCPC97_net765340/Z                    |   ^   | FE_OCPN97_net765340              | BUF_X1    | 0.047 |   1.559 |    1.662 | 
     | FE_OCPC95_net765340/A                    |   ^   | FE_OCPN97_net765340              | CLKBUF_X1 | 0.001 |   1.560 |    1.663 | 
     | FE_OCPC95_net765340/Z                    |   ^   | FE_OCPN95_net765340              | CLKBUF_X1 | 0.047 |   1.607 |    1.710 | 
     | U20107/A1                                |   ^   | FE_OCPN95_net765340              | NOR2_X1   | 0.000 |   1.607 |    1.710 | 
     | U20107/ZN                                |   v   | core_inst/EXMEM_DATAIN/DFF_12/N3 | NOR2_X1   | 0.009 |   1.616 |    1.719 | 
     | core_inst/EXMEM_DATAIN/DFF_12/data_reg/D |   v   | core_inst/EXMEM_DATAIN/DFF_12/N3 | DFFR_X1   | 0.000 |   1.616 |    1.719 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |   -0.103 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.102 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.063 | 
     | DLX_CLK__L2_I2/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.060 | 
     | DLX_CLK__L2_I2/Z                          |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.004 | 
     | DLX_CLK__L3_I40/A                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.006 | 
     | DLX_CLK__L3_I40/Z                         |   ^   | DLX_CLK__L3_N40 | CLKBUF_X3 | 0.061 |   0.170 |    0.067 | 
     | core_inst/EXMEM_DATAIN/DFF_12/data_reg/CK |   ^   | DLX_CLK__L3_N40 | DFFR_X1   | 0.001 |   0.170 |    0.067 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin core_inst/IDEX_RF_IN2/DFF_3/data_reg/CK 
Endpoint:   core_inst/IDEX_RF_IN2/DFF_3/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q   (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.170
- Setup                         0.033
+ Phase Shift                   1.580
= Required Time                 1.718
- Arrival Time                  1.613
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                        |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                |   ^   | DLX_CLK                        |           |       |   0.000 |    0.105 | 
     | DLX_CLK__L1_I0/A                       |   ^   | DLX_CLK                        | CLKBUF_X3 | 0.001 |   0.001 |    0.106 | 
     | DLX_CLK__L1_I0/Z                       |   ^   | DLX_CLK__L1_N0                 | CLKBUF_X3 | 0.038 |   0.040 |    0.144 | 
     | DLX_CLK__L2_I2/A                       |   ^   | DLX_CLK__L1_N0                 | CLKBUF_X3 | 0.003 |   0.043 |    0.147 | 
     | DLX_CLK__L2_I2/Z                       |   ^   | DLX_CLK__L2_N2                 | CLKBUF_X3 | 0.064 |   0.107 |    0.211 | 
     | DLX_CLK__L3_I33/A                      |   ^   | DLX_CLK__L2_N2                 | CLKBUF_X3 | 0.003 |   0.110 |    0.214 | 
     | DLX_CLK__L3_I33/Z                      |   ^   | DLX_CLK__L3_N33                | CLKBUF_X3 | 0.061 |   0.171 |    0.275 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK  |   ^   | DLX_CLK__L3_N33                | DFFS_X1   | 0.001 |   0.171 |    0.276 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q   |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17  | DFFS_X1   | 0.100 |   0.271 |    0.376 | 
     | U19388/A1                              |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17  | NAND3_X1  | 0.000 |   0.271 |    0.376 | 
     | U19388/ZN                              |   ^   | n24135                         | NAND3_X1  | 0.021 |   0.292 |    0.396 | 
     | U18664/A                               |   ^   | n24135                         | OAI211_X1 | 0.000 |   0.292 |    0.396 | 
     | U18664/ZN                              |   v   | net750145                      | OAI211_X1 | 0.035 |   0.327 |    0.432 | 
     | FE_RC_4_0/B2                           |   v   | net750145                      | AOI22_X1  | 0.000 |   0.327 |    0.432 | 
     | FE_RC_4_0/ZN                           |   ^   | net786871                      | AOI22_X1  | 0.078 |   0.406 |    0.510 | 
     | U16036/A1                              |   ^   | net786871                      | AND2_X1   | 0.000 |   0.406 |    0.510 | 
     | U16036/ZN                              |   ^   | net742288                      | AND2_X1   | 0.059 |   0.464 |    0.569 | 
     | U16516/A2                              |   ^   | net742288                      | NAND3_X1  | 0.000 |   0.464 |    0.569 | 
     | U16516/ZN                              |   v   | net715786                      | NAND3_X1  | 0.031 |   0.495 |    0.600 | 
     | U16507/A2                              |   v   | net715786                      | NOR2_X1   | 0.000 |   0.495 |    0.600 | 
     | U16507/ZN                              |   ^   | net749609                      | NOR2_X1   | 0.041 |   0.536 |    0.641 | 
     | U16513/A2                              |   ^   | net749609                      | AND2_X1   | 0.000 |   0.536 |    0.641 | 
     | U16513/ZN                              |   ^   | net715445                      | AND2_X1   | 0.111 |   0.647 |    0.751 | 
     | U19392/A                               |   ^   | net715445                      | INV_X2    | 0.007 |   0.654 |    0.758 | 
     | U19392/ZN                              |   v   | net718337                      | INV_X2    | 0.051 |   0.704 |    0.809 | 
     | U16539/A1                              |   v   | net718337                      | OAI22_X1  | 0.003 |   0.707 |    0.812 | 
     | U16539/ZN                              |   ^   | n22762                         | OAI22_X1  | 0.039 |   0.747 |    0.851 | 
     | U16537/A1                              |   ^   | n22762                         | NOR3_X1   | 0.000 |   0.747 |    0.851 | 
     | U16537/ZN                              |   v   | net714058                      | NOR3_X1   | 0.022 |   0.769 |    0.873 | 
     | U16535/A                               |   v   | net714058                      | MUX2_X1   | 0.000 |   0.769 |    0.873 | 
     | U16535/Z                               |   v   | net713749                      | MUX2_X1   | 0.098 |   0.866 |    0.971 | 
     | U16529/A                               |   v   | net713749                      | INV_X1    | 0.003 |   0.869 |    0.973 | 
     | U16529/ZN                              |   ^   | net713695                      | INV_X1    | 0.052 |   0.921 |    1.026 | 
     | U16528/A1                              |   ^   | net713695                      | NAND2_X1  | 0.000 |   0.921 |    1.026 | 
     | U16528/ZN                              |   v   | net714323                      | NAND2_X1  | 0.023 |   0.945 |    1.049 | 
     | U16534/A1                              |   v   | net714323                      | NAND2_X1  | 0.000 |   0.945 |    1.049 | 
     | U16534/ZN                              |   ^   | net714742                      | NAND2_X1  | 0.021 |   0.965 |    1.070 | 
     | U16592/A1                              |   ^   | net714742                      | AND2_X1   | 0.000 |   0.965 |    1.070 | 
     | U16592/ZN                              |   ^   | net742308                      | AND2_X1   | 0.046 |   1.011 |    1.116 | 
     | U16590/B2                              |   ^   | net742308                      | OAI21_X1  | 0.000 |   1.011 |    1.116 | 
     | U16590/ZN                              |   v   | n22764                         | OAI21_X1  | 0.020 |   1.031 |    1.135 | 
     | U16586/A1                              |   v   | n22764                         | NOR2_X1   | 0.000 |   1.031 |    1.135 | 
     | U16586/ZN                              |   ^   | net732819                      | NOR2_X1   | 0.094 |   1.125 |    1.230 | 
     | U16585/A1                              |   ^   | net732819                      | NOR2_X1   | 0.003 |   1.128 |    1.233 | 
     | U16585/ZN                              |   v   | net713921                      | NOR2_X1   | 0.006 |   1.134 |    1.239 | 
     | U16569/A1                              |   v   | net713921                      | AND2_X1   | 0.000 |   1.134 |    1.239 | 
     | U16569/ZN                              |   v   | net717607                      | AND2_X1   | 0.036 |   1.170 |    1.275 | 
     | U16588/A2                              |   v   | net717607                      | OR2_X1    | 0.000 |   1.170 |    1.275 | 
     | U16588/ZN                              |   v   | net713806                      | OR2_X1    | 0.049 |   1.219 |    1.324 | 
     | U16652/B1                              |   v   | net713806                      | AOI22_X1  | 0.000 |   1.219 |    1.324 | 
     | U16652/ZN                              |   ^   | net712473                      | AOI22_X1  | 0.062 |   1.281 |    1.386 | 
     | U16651/B1                              |   ^   | net712473                      | OAI21_X1  | 0.000 |   1.281 |    1.386 | 
     | U16651/ZN                              |   v   | n22777                         | OAI21_X1  | 0.020 |   1.301 |    1.406 | 
     | U16650/A1                              |   v   | n22777                         | NOR2_X1   | 0.000 |   1.301 |    1.406 | 
     | U16650/ZN                              |   ^   | net713757                      | NOR2_X1   | 0.027 |   1.329 |    1.433 | 
     | U16318/A1                              |   ^   | net713757                      | NAND3_X1  | 0.000 |   1.329 |    1.433 | 
     | U16318/ZN                              |   v   | net713488                      | NAND3_X1  | 0.056 |   1.384 |    1.489 | 
     | U16258/A1                              |   v   | net713488                      | OAI22_X2  | 0.002 |   1.386 |    1.491 | 
     | U16258/ZN                              |   ^   | net760672                      | OAI22_X2  | 0.053 |   1.439 |    1.543 | 
     | FE_RC_2_0/A1                           |   ^   | net760672                      | NAND2_X1  | 0.000 |   1.439 |    1.543 | 
     | FE_RC_2_0/ZN                           |   v   | FE_RN_1_0                      | NAND2_X1  | 0.023 |   1.462 |    1.566 | 
     | FE_RC_3_0/A                            |   v   | FE_RN_1_0                      | INV_X2    | 0.000 |   1.462 |    1.566 | 
     | FE_RC_3_0/ZN                           |   ^   | net765340                      | INV_X2    | 0.021 |   1.483 |    1.587 | 
     | FE_OCPC98_net765340/A                  |   ^   | net765340                      | BUF_X2    | 0.000 |   1.483 |    1.587 | 
     | FE_OCPC98_net765340/Z                  |   ^   | FE_OCPN98_net765340            | BUF_X2    | 0.029 |   1.512 |    1.616 | 
     | FE_OCPC97_net765340/A                  |   ^   | FE_OCPN98_net765340            | BUF_X1    | 0.000 |   1.512 |    1.616 | 
     | FE_OCPC97_net765340/Z                  |   ^   | FE_OCPN97_net765340            | BUF_X1    | 0.047 |   1.559 |    1.663 | 
     | FE_OCPC94_net765340/A                  |   ^   | FE_OCPN97_net765340            | BUF_X2    | 0.001 |   1.560 |    1.664 | 
     | FE_OCPC94_net765340/Z                  |   ^   | FE_OCPN94_net765340            | BUF_X2    | 0.037 |   1.597 |    1.702 | 
     | U20122/A                               |   ^   | FE_OCPN94_net765340            | AOI21_X1  | 0.000 |   1.597 |    1.702 | 
     | U20122/ZN                              |   v   | core_inst/IDEX_RF_IN2/DFF_3/N3 | AOI21_X1  | 0.016 |   1.613 |    1.718 | 
     | core_inst/IDEX_RF_IN2/DFF_3/data_reg/D |   v   | core_inst/IDEX_RF_IN2/DFF_3/N3 | DFFRS_X1  | 0.000 |   1.613 |    1.718 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK         |           |       |   0.000 |   -0.105 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.103 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.065 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.062 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.002 | 
     | DLX_CLK__L3_I40/A                       |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.004 | 
     | DLX_CLK__L3_I40/Z                       |   ^   | DLX_CLK__L3_N40 | CLKBUF_X3 | 0.061 |   0.170 |    0.065 | 
     | core_inst/IDEX_RF_IN2/DFF_3/data_reg/CK |   ^   | DLX_CLK__L3_N40 | DFFRS_X1  | 0.001 |   0.170 |    0.066 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin core_inst/IDEX_RF_IN1/DFF_2/data_reg/CK 
Endpoint:   core_inst/IDEX_RF_IN1/DFF_2/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q   (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.170
- Setup                         0.032
+ Phase Shift                   1.580
= Required Time                 1.718
- Arrival Time                  1.613
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                        |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                |   ^   | DLX_CLK                        |           |       |   0.000 |    0.105 | 
     | DLX_CLK__L1_I0/A                       |   ^   | DLX_CLK                        | CLKBUF_X3 | 0.001 |   0.001 |    0.106 | 
     | DLX_CLK__L1_I0/Z                       |   ^   | DLX_CLK__L1_N0                 | CLKBUF_X3 | 0.038 |   0.040 |    0.144 | 
     | DLX_CLK__L2_I2/A                       |   ^   | DLX_CLK__L1_N0                 | CLKBUF_X3 | 0.003 |   0.043 |    0.147 | 
     | DLX_CLK__L2_I2/Z                       |   ^   | DLX_CLK__L2_N2                 | CLKBUF_X3 | 0.064 |   0.107 |    0.212 | 
     | DLX_CLK__L3_I33/A                      |   ^   | DLX_CLK__L2_N2                 | CLKBUF_X3 | 0.003 |   0.110 |    0.215 | 
     | DLX_CLK__L3_I33/Z                      |   ^   | DLX_CLK__L3_N33                | CLKBUF_X3 | 0.061 |   0.171 |    0.275 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK  |   ^   | DLX_CLK__L3_N33                | DFFS_X1   | 0.001 |   0.171 |    0.276 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q   |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17  | DFFS_X1   | 0.100 |   0.271 |    0.376 | 
     | U19388/A1                              |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17  | NAND3_X1  | 0.000 |   0.271 |    0.376 | 
     | U19388/ZN                              |   ^   | n24135                         | NAND3_X1  | 0.021 |   0.292 |    0.397 | 
     | U18664/A                               |   ^   | n24135                         | OAI211_X1 | 0.000 |   0.292 |    0.397 | 
     | U18664/ZN                              |   v   | net750145                      | OAI211_X1 | 0.035 |   0.327 |    0.432 | 
     | FE_RC_4_0/B2                           |   v   | net750145                      | AOI22_X1  | 0.000 |   0.327 |    0.432 | 
     | FE_RC_4_0/ZN                           |   ^   | net786871                      | AOI22_X1  | 0.078 |   0.406 |    0.510 | 
     | U16036/A1                              |   ^   | net786871                      | AND2_X1   | 0.000 |   0.406 |    0.510 | 
     | U16036/ZN                              |   ^   | net742288                      | AND2_X1   | 0.059 |   0.464 |    0.569 | 
     | U16516/A2                              |   ^   | net742288                      | NAND3_X1  | 0.000 |   0.464 |    0.569 | 
     | U16516/ZN                              |   v   | net715786                      | NAND3_X1  | 0.031 |   0.495 |    0.600 | 
     | U16507/A2                              |   v   | net715786                      | NOR2_X1   | 0.000 |   0.495 |    0.600 | 
     | U16507/ZN                              |   ^   | net749609                      | NOR2_X1   | 0.041 |   0.536 |    0.641 | 
     | U16513/A2                              |   ^   | net749609                      | AND2_X1   | 0.000 |   0.536 |    0.641 | 
     | U16513/ZN                              |   ^   | net715445                      | AND2_X1   | 0.111 |   0.647 |    0.751 | 
     | U19392/A                               |   ^   | net715445                      | INV_X2    | 0.007 |   0.654 |    0.758 | 
     | U19392/ZN                              |   v   | net718337                      | INV_X2    | 0.051 |   0.704 |    0.809 | 
     | U16539/A1                              |   v   | net718337                      | OAI22_X1  | 0.003 |   0.707 |    0.812 | 
     | U16539/ZN                              |   ^   | n22762                         | OAI22_X1  | 0.039 |   0.747 |    0.852 | 
     | U16537/A1                              |   ^   | n22762                         | NOR3_X1   | 0.000 |   0.747 |    0.852 | 
     | U16537/ZN                              |   v   | net714058                      | NOR3_X1   | 0.022 |   0.769 |    0.873 | 
     | U16535/A                               |   v   | net714058                      | MUX2_X1   | 0.000 |   0.769 |    0.873 | 
     | U16535/Z                               |   v   | net713749                      | MUX2_X1   | 0.098 |   0.866 |    0.971 | 
     | U16529/A                               |   v   | net713749                      | INV_X1    | 0.003 |   0.869 |    0.974 | 
     | U16529/ZN                              |   ^   | net713695                      | INV_X1    | 0.052 |   0.921 |    1.026 | 
     | U16528/A1                              |   ^   | net713695                      | NAND2_X1  | 0.000 |   0.921 |    1.026 | 
     | U16528/ZN                              |   v   | net714323                      | NAND2_X1  | 0.023 |   0.945 |    1.050 | 
     | U16534/A1                              |   v   | net714323                      | NAND2_X1  | 0.000 |   0.945 |    1.050 | 
     | U16534/ZN                              |   ^   | net714742                      | NAND2_X1  | 0.021 |   0.965 |    1.070 | 
     | U16592/A1                              |   ^   | net714742                      | AND2_X1   | 0.000 |   0.965 |    1.070 | 
     | U16592/ZN                              |   ^   | net742308                      | AND2_X1   | 0.046 |   1.011 |    1.116 | 
     | U16590/B2                              |   ^   | net742308                      | OAI21_X1  | 0.000 |   1.011 |    1.116 | 
     | U16590/ZN                              |   v   | n22764                         | OAI21_X1  | 0.020 |   1.031 |    1.136 | 
     | U16586/A1                              |   v   | n22764                         | NOR2_X1   | 0.000 |   1.031 |    1.136 | 
     | U16586/ZN                              |   ^   | net732819                      | NOR2_X1   | 0.094 |   1.125 |    1.230 | 
     | U16585/A1                              |   ^   | net732819                      | NOR2_X1   | 0.003 |   1.128 |    1.233 | 
     | U16585/ZN                              |   v   | net713921                      | NOR2_X1   | 0.006 |   1.134 |    1.239 | 
     | U16569/A1                              |   v   | net713921                      | AND2_X1   | 0.000 |   1.134 |    1.239 | 
     | U16569/ZN                              |   v   | net717607                      | AND2_X1   | 0.036 |   1.170 |    1.275 | 
     | U16588/A2                              |   v   | net717607                      | OR2_X1    | 0.000 |   1.170 |    1.275 | 
     | U16588/ZN                              |   v   | net713806                      | OR2_X1    | 0.049 |   1.219 |    1.324 | 
     | U16652/B1                              |   v   | net713806                      | AOI22_X1  | 0.000 |   1.219 |    1.324 | 
     | U16652/ZN                              |   ^   | net712473                      | AOI22_X1  | 0.062 |   1.281 |    1.386 | 
     | U16651/B1                              |   ^   | net712473                      | OAI21_X1  | 0.000 |   1.281 |    1.386 | 
     | U16651/ZN                              |   v   | n22777                         | OAI21_X1  | 0.020 |   1.301 |    1.406 | 
     | U16650/A1                              |   v   | n22777                         | NOR2_X1   | 0.000 |   1.301 |    1.406 | 
     | U16650/ZN                              |   ^   | net713757                      | NOR2_X1   | 0.027 |   1.329 |    1.433 | 
     | U16318/A1                              |   ^   | net713757                      | NAND3_X1  | 0.000 |   1.329 |    1.433 | 
     | U16318/ZN                              |   v   | net713488                      | NAND3_X1  | 0.056 |   1.384 |    1.489 | 
     | U16258/A1                              |   v   | net713488                      | OAI22_X2  | 0.002 |   1.386 |    1.491 | 
     | U16258/ZN                              |   ^   | net760672                      | OAI22_X2  | 0.053 |   1.439 |    1.544 | 
     | FE_RC_2_0/A1                           |   ^   | net760672                      | NAND2_X1  | 0.000 |   1.439 |    1.544 | 
     | FE_RC_2_0/ZN                           |   v   | FE_RN_1_0                      | NAND2_X1  | 0.023 |   1.462 |    1.566 | 
     | FE_RC_3_0/A                            |   v   | FE_RN_1_0                      | INV_X2    | 0.000 |   1.462 |    1.566 | 
     | FE_RC_3_0/ZN                           |   ^   | net765340                      | INV_X2    | 0.021 |   1.483 |    1.587 | 
     | FE_OCPC98_net765340/A                  |   ^   | net765340                      | BUF_X2    | 0.000 |   1.483 |    1.587 | 
     | FE_OCPC98_net765340/Z                  |   ^   | FE_OCPN98_net765340            | BUF_X2    | 0.029 |   1.512 |    1.616 | 
     | FE_OCPC97_net765340/A                  |   ^   | FE_OCPN98_net765340            | BUF_X1    | 0.000 |   1.512 |    1.616 | 
     | FE_OCPC97_net765340/Z                  |   ^   | FE_OCPN97_net765340            | BUF_X1    | 0.047 |   1.559 |    1.663 | 
     | FE_OCPC94_net765340/A                  |   ^   | FE_OCPN97_net765340            | BUF_X2    | 0.001 |   1.560 |    1.664 | 
     | FE_OCPC94_net765340/Z                  |   ^   | FE_OCPN94_net765340            | BUF_X2    | 0.037 |   1.597 |    1.702 | 
     | U20124/A                               |   ^   | FE_OCPN94_net765340            | AOI21_X1  | 0.001 |   1.598 |    1.703 | 
     | U20124/ZN                              |   v   | core_inst/IDEX_RF_IN1/DFF_2/N3 | AOI21_X1  | 0.016 |   1.613 |    1.718 | 
     | core_inst/IDEX_RF_IN1/DFF_2/data_reg/D |   v   | core_inst/IDEX_RF_IN1/DFF_2/N3 | DFFRS_X1  | 0.000 |   1.613 |    1.718 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK         |           |       |   0.000 |   -0.105 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.104 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.065 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.062 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.002 | 
     | DLX_CLK__L3_I40/A                       |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.004 | 
     | DLX_CLK__L3_I40/Z                       |   ^   | DLX_CLK__L3_N40 | CLKBUF_X3 | 0.061 |   0.170 |    0.065 | 
     | core_inst/IDEX_RF_IN1/DFF_2/data_reg/CK |   ^   | DLX_CLK__L3_N40 | DFFRS_X1  | 0.001 |   0.170 |    0.065 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin core_inst/IDEX_RF_IN2/DFF_19/data_reg/CK 
Endpoint:   core_inst/IDEX_RF_IN2/DFF_19/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q    (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.170
- Setup                         0.033
+ Phase Shift                   1.580
= Required Time                 1.717
- Arrival Time                  1.612
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK                         |           |       |   0.000 |    0.105 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK                         | CLKBUF_X3 | 0.001 |   0.001 |    0.106 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.038 |   0.039 |    0.144 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.003 |   0.042 |    0.147 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.064 |   0.107 |    0.212 | 
     | DLX_CLK__L3_I33/A                       |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.003 |   0.110 |    0.215 | 
     | DLX_CLK__L3_I33/Z                       |   ^   | DLX_CLK__L3_N33                 | CLKBUF_X3 | 0.061 |   0.171 |    0.275 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK   |   ^   | DLX_CLK__L3_N33                 | DFFS_X1   | 0.001 |   0.171 |    0.276 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q    |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | DFFS_X1   | 0.100 |   0.271 |    0.376 | 
     | U19388/A1                               |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | NAND3_X1  | 0.000 |   0.271 |    0.376 | 
     | U19388/ZN                               |   ^   | n24135                          | NAND3_X1  | 0.021 |   0.292 |    0.397 | 
     | U18664/A                                |   ^   | n24135                          | OAI211_X1 | 0.000 |   0.292 |    0.397 | 
     | U18664/ZN                               |   v   | net750145                       | OAI211_X1 | 0.035 |   0.327 |    0.432 | 
     | FE_RC_4_0/B2                            |   v   | net750145                       | AOI22_X1  | 0.000 |   0.327 |    0.432 | 
     | FE_RC_4_0/ZN                            |   ^   | net786871                       | AOI22_X1  | 0.078 |   0.405 |    0.510 | 
     | U16036/A1                               |   ^   | net786871                       | AND2_X1   | 0.000 |   0.405 |    0.510 | 
     | U16036/ZN                               |   ^   | net742288                       | AND2_X1   | 0.059 |   0.464 |    0.569 | 
     | U16516/A2                               |   ^   | net742288                       | NAND3_X1  | 0.000 |   0.464 |    0.569 | 
     | U16516/ZN                               |   v   | net715786                       | NAND3_X1  | 0.031 |   0.495 |    0.600 | 
     | U16507/A2                               |   v   | net715786                       | NOR2_X1   | 0.000 |   0.495 |    0.600 | 
     | U16507/ZN                               |   ^   | net749609                       | NOR2_X1   | 0.041 |   0.536 |    0.641 | 
     | U16513/A2                               |   ^   | net749609                       | AND2_X1   | 0.000 |   0.536 |    0.641 | 
     | U16513/ZN                               |   ^   | net715445                       | AND2_X1   | 0.111 |   0.646 |    0.751 | 
     | U19392/A                                |   ^   | net715445                       | INV_X2    | 0.007 |   0.654 |    0.758 | 
     | U19392/ZN                               |   v   | net718337                       | INV_X2    | 0.051 |   0.704 |    0.809 | 
     | U16539/A1                               |   v   | net718337                       | OAI22_X1  | 0.003 |   0.707 |    0.812 | 
     | U16539/ZN                               |   ^   | n22762                          | OAI22_X1  | 0.039 |   0.747 |    0.852 | 
     | U16537/A1                               |   ^   | n22762                          | NOR3_X1   | 0.000 |   0.747 |    0.852 | 
     | U16537/ZN                               |   v   | net714058                       | NOR3_X1   | 0.022 |   0.769 |    0.873 | 
     | U16535/A                                |   v   | net714058                       | MUX2_X1   | 0.000 |   0.769 |    0.873 | 
     | U16535/Z                                |   v   | net713749                       | MUX2_X1   | 0.098 |   0.866 |    0.971 | 
     | U16529/A                                |   v   | net713749                       | INV_X1    | 0.003 |   0.869 |    0.974 | 
     | U16529/ZN                               |   ^   | net713695                       | INV_X1    | 0.052 |   0.921 |    1.026 | 
     | U16528/A1                               |   ^   | net713695                       | NAND2_X1  | 0.000 |   0.921 |    1.026 | 
     | U16528/ZN                               |   v   | net714323                       | NAND2_X1  | 0.023 |   0.945 |    1.050 | 
     | U16534/A1                               |   v   | net714323                       | NAND2_X1  | 0.000 |   0.945 |    1.050 | 
     | U16534/ZN                               |   ^   | net714742                       | NAND2_X1  | 0.021 |   0.965 |    1.070 | 
     | U16592/A1                               |   ^   | net714742                       | AND2_X1   | 0.000 |   0.965 |    1.070 | 
     | U16592/ZN                               |   ^   | net742308                       | AND2_X1   | 0.046 |   1.011 |    1.116 | 
     | U16590/B2                               |   ^   | net742308                       | OAI21_X1  | 0.000 |   1.011 |    1.116 | 
     | U16590/ZN                               |   v   | n22764                          | OAI21_X1  | 0.020 |   1.031 |    1.136 | 
     | U16586/A1                               |   v   | n22764                          | NOR2_X1   | 0.000 |   1.031 |    1.136 | 
     | U16586/ZN                               |   ^   | net732819                       | NOR2_X1   | 0.094 |   1.125 |    1.230 | 
     | U16585/A1                               |   ^   | net732819                       | NOR2_X1   | 0.003 |   1.128 |    1.233 | 
     | U16585/ZN                               |   v   | net713921                       | NOR2_X1   | 0.006 |   1.134 |    1.239 | 
     | U16569/A1                               |   v   | net713921                       | AND2_X1   | 0.000 |   1.134 |    1.239 | 
     | U16569/ZN                               |   v   | net717607                       | AND2_X1   | 0.036 |   1.170 |    1.275 | 
     | U16588/A2                               |   v   | net717607                       | OR2_X1    | 0.000 |   1.170 |    1.275 | 
     | U16588/ZN                               |   v   | net713806                       | OR2_X1    | 0.049 |   1.219 |    1.324 | 
     | U16652/B1                               |   v   | net713806                       | AOI22_X1  | 0.000 |   1.219 |    1.324 | 
     | U16652/ZN                               |   ^   | net712473                       | AOI22_X1  | 0.062 |   1.281 |    1.386 | 
     | U16651/B1                               |   ^   | net712473                       | OAI21_X1  | 0.000 |   1.281 |    1.386 | 
     | U16651/ZN                               |   v   | n22777                          | OAI21_X1  | 0.020 |   1.301 |    1.406 | 
     | U16650/A1                               |   v   | n22777                          | NOR2_X1   | 0.000 |   1.301 |    1.406 | 
     | U16650/ZN                               |   ^   | net713757                       | NOR2_X1   | 0.027 |   1.329 |    1.433 | 
     | U16318/A1                               |   ^   | net713757                       | NAND3_X1  | 0.000 |   1.329 |    1.433 | 
     | U16318/ZN                               |   v   | net713488                       | NAND3_X1  | 0.056 |   1.384 |    1.489 | 
     | U16258/A1                               |   v   | net713488                       | OAI22_X2  | 0.002 |   1.386 |    1.491 | 
     | U16258/ZN                               |   ^   | net760672                       | OAI22_X2  | 0.053 |   1.439 |    1.544 | 
     | FE_RC_2_0/A1                            |   ^   | net760672                       | NAND2_X1  | 0.000 |   1.439 |    1.544 | 
     | FE_RC_2_0/ZN                            |   v   | FE_RN_1_0                       | NAND2_X1  | 0.023 |   1.462 |    1.566 | 
     | FE_RC_3_0/A                             |   v   | FE_RN_1_0                       | INV_X2    | 0.000 |   1.462 |    1.566 | 
     | FE_RC_3_0/ZN                            |   ^   | net765340                       | INV_X2    | 0.021 |   1.483 |    1.588 | 
     | FE_OCPC98_net765340/A                   |   ^   | net765340                       | BUF_X2    | 0.000 |   1.483 |    1.588 | 
     | FE_OCPC98_net765340/Z                   |   ^   | FE_OCPN98_net765340             | BUF_X2    | 0.029 |   1.512 |    1.616 | 
     | FE_OCPC96_net765340/A                   |   ^   | FE_OCPN98_net765340             | BUF_X4    | 0.000 |   1.512 |    1.616 | 
     | FE_OCPC96_net765340/Z                   |   ^   | FE_OCPN96_net765340             | BUF_X4    | 0.039 |   1.551 |    1.655 | 
     | U17164/A3                               |   ^   | FE_OCPN96_net765340             | OR3_X1    | 0.008 |   1.559 |    1.664 | 
     | U17164/ZN                               |   ^   | n24427                          | OR3_X1    | 0.034 |   1.593 |    1.698 | 
     | U19877/A                                |   ^   | n24427                          | OAI21_X1  | 0.000 |   1.593 |    1.698 | 
     | U19877/ZN                               |   v   | core_inst/IDEX_RF_IN2/DFF_19/N3 | OAI21_X1  | 0.019 |   1.612 |    1.717 | 
     | core_inst/IDEX_RF_IN2/DFF_19/data_reg/D |   v   | core_inst/IDEX_RF_IN2/DFF_19/N3 | DFFR_X1   | 0.000 |   1.612 |    1.717 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |   -0.105 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.104 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.065 | 
     | DLX_CLK__L2_I3/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |   -0.064 | 
     | DLX_CLK__L2_I3/Z                         |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |   -0.001 | 
     | DLX_CLK__L3_I52/A                        |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.106 |    0.001 | 
     | DLX_CLK__L3_I52/Z                        |   ^   | DLX_CLK__L3_N52 | CLKBUF_X3 | 0.063 |   0.169 |    0.065 | 
     | core_inst/IDEX_RF_IN2/DFF_19/data_reg/CK |   ^   | DLX_CLK__L3_N52 | DFFR_X1   | 0.000 |   0.170 |    0.065 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin core_inst/IF_stage/PROGRAM_COUNTER/DFF_26/
data_reg/CK 
Endpoint:   core_inst/IF_stage/PROGRAM_COUNTER/DFF_26/data_reg/D (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q                 (v) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.175
- Setup                         0.034
+ Phase Shift                   1.580
= Required Time                 1.721
- Arrival Time                  1.616
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                       |           |       |   0.000 |    0.105 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                       | CLKBUF_X3 | 0.001 |   0.001 |    0.106 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.038 |   0.040 |    0.145 | 
     | DLX_CLK__L2_I2/A                                   |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.003 |   0.043 |    0.148 | 
     | DLX_CLK__L2_I2/Z                                   |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.064 |   0.107 |    0.212 | 
     | DLX_CLK__L3_I33/A                                  |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.003 |   0.110 |    0.215 | 
     | DLX_CLK__L3_I33/Z                                  |   ^   | DLX_CLK__L3_N33               | CLKBUF_X3 | 0.061 |   0.171 |    0.276 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK              |   ^   | DLX_CLK__L3_N33               | DFFS_X1   | 0.001 |   0.171 |    0.276 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q               |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17 | DFFS_X1   | 0.100 |   0.271 |    0.376 | 
     | U19388/A1                                          |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17 | NAND3_X1  | 0.000 |   0.271 |    0.376 | 
     | U19388/ZN                                          |   ^   | n24135                        | NAND3_X1  | 0.021 |   0.292 |    0.397 | 
     | U18664/A                                           |   ^   | n24135                        | OAI211_X1 | 0.000 |   0.292 |    0.397 | 
     | U18664/ZN                                          |   v   | net750145                     | OAI211_X1 | 0.035 |   0.327 |    0.432 | 
     | FE_RC_4_0/B2                                       |   v   | net750145                     | AOI22_X1  | 0.000 |   0.327 |    0.432 | 
     | FE_RC_4_0/ZN                                       |   ^   | net786871                     | AOI22_X1  | 0.078 |   0.406 |    0.511 | 
     | U16036/A1                                          |   ^   | net786871                     | AND2_X1   | 0.000 |   0.406 |    0.511 | 
     | U16036/ZN                                          |   ^   | net742288                     | AND2_X1   | 0.059 |   0.464 |    0.569 | 
     | U16516/A2                                          |   ^   | net742288                     | NAND3_X1  | 0.000 |   0.464 |    0.569 | 
     | U16516/ZN                                          |   v   | net715786                     | NAND3_X1  | 0.031 |   0.495 |    0.600 | 
     | U16507/A2                                          |   v   | net715786                     | NOR2_X1   | 0.000 |   0.495 |    0.600 | 
     | U16507/ZN                                          |   ^   | net749609                     | NOR2_X1   | 0.041 |   0.536 |    0.641 | 
     | U16513/A2                                          |   ^   | net749609                     | AND2_X1   | 0.000 |   0.536 |    0.641 | 
     | U16513/ZN                                          |   ^   | net715445                     | AND2_X1   | 0.111 |   0.647 |    0.752 | 
     | U19392/A                                           |   ^   | net715445                     | INV_X2    | 0.007 |   0.654 |    0.759 | 
     | U19392/ZN                                          |   v   | net718337                     | INV_X2    | 0.051 |   0.704 |    0.810 | 
     | U16539/A1                                          |   v   | net718337                     | OAI22_X1  | 0.003 |   0.707 |    0.813 | 
     | U16539/ZN                                          |   ^   | n22762                        | OAI22_X1  | 0.039 |   0.747 |    0.852 | 
     | U16537/A1                                          |   ^   | n22762                        | NOR3_X1   | 0.000 |   0.747 |    0.852 | 
     | U16537/ZN                                          |   v   | net714058                     | NOR3_X1   | 0.022 |   0.769 |    0.874 | 
     | U16535/A                                           |   v   | net714058                     | MUX2_X1   | 0.000 |   0.769 |    0.874 | 
     | U16535/Z                                           |   v   | net713749                     | MUX2_X1   | 0.098 |   0.866 |    0.971 | 
     | U16529/A                                           |   v   | net713749                     | INV_X1    | 0.003 |   0.869 |    0.974 | 
     | U16529/ZN                                          |   ^   | net713695                     | INV_X1    | 0.052 |   0.921 |    1.026 | 
     | U16528/A1                                          |   ^   | net713695                     | NAND2_X1  | 0.000 |   0.921 |    1.026 | 
     | U16528/ZN                                          |   v   | net714323                     | NAND2_X1  | 0.023 |   0.945 |    1.050 | 
     | U16534/A1                                          |   v   | net714323                     | NAND2_X1  | 0.000 |   0.945 |    1.050 | 
     | U16534/ZN                                          |   ^   | net714742                     | NAND2_X1  | 0.021 |   0.965 |    1.070 | 
     | U16592/A1                                          |   ^   | net714742                     | AND2_X1   | 0.000 |   0.965 |    1.070 | 
     | U16592/ZN                                          |   ^   | net742308                     | AND2_X1   | 0.046 |   1.011 |    1.116 | 
     | U16590/B2                                          |   ^   | net742308                     | OAI21_X1  | 0.000 |   1.011 |    1.116 | 
     | U16590/ZN                                          |   v   | n22764                        | OAI21_X1  | 0.020 |   1.031 |    1.136 | 
     | U16586/A1                                          |   v   | n22764                        | NOR2_X1   | 0.000 |   1.031 |    1.136 | 
     | U16586/ZN                                          |   ^   | net732819                     | NOR2_X1   | 0.094 |   1.125 |    1.230 | 
     | U16585/A1                                          |   ^   | net732819                     | NOR2_X1   | 0.003 |   1.128 |    1.234 | 
     | U16585/ZN                                          |   v   | net713921                     | NOR2_X1   | 0.006 |   1.134 |    1.239 | 
     | U16569/A1                                          |   v   | net713921                     | AND2_X1   | 0.000 |   1.134 |    1.239 | 
     | U16569/ZN                                          |   v   | net717607                     | AND2_X1   | 0.036 |   1.170 |    1.275 | 
     | U16588/A2                                          |   v   | net717607                     | OR2_X1    | 0.000 |   1.170 |    1.275 | 
     | U16588/ZN                                          |   v   | net713806                     | OR2_X1    | 0.049 |   1.219 |    1.324 | 
     | U16652/B1                                          |   v   | net713806                     | AOI22_X1  | 0.000 |   1.219 |    1.324 | 
     | U16652/ZN                                          |   ^   | net712473                     | AOI22_X1  | 0.062 |   1.281 |    1.387 | 
     | U16651/B1                                          |   ^   | net712473                     | OAI21_X1  | 0.000 |   1.281 |    1.387 | 
     | U16651/ZN                                          |   v   | n22777                        | OAI21_X1  | 0.020 |   1.301 |    1.406 | 
     | U16650/A1                                          |   v   | n22777                        | NOR2_X1   | 0.000 |   1.301 |    1.406 | 
     | U16650/ZN                                          |   ^   | net713757                     | NOR2_X1   | 0.027 |   1.329 |    1.434 | 
     | U16318/A1                                          |   ^   | net713757                     | NAND3_X1  | 0.000 |   1.329 |    1.434 | 
     | U16318/ZN                                          |   v   | net713488                     | NAND3_X1  | 0.056 |   1.384 |    1.489 | 
     | U16258/A1                                          |   v   | net713488                     | OAI22_X2  | 0.002 |   1.386 |    1.491 | 
     | U16258/ZN                                          |   ^   | net760672                     | OAI22_X2  | 0.053 |   1.439 |    1.544 | 
     | FE_RC_2_0/A1                                       |   ^   | net760672                     | NAND2_X1  | 0.000 |   1.439 |    1.544 | 
     | FE_RC_2_0/ZN                                       |   v   | FE_RN_1_0                     | NAND2_X1  | 0.023 |   1.462 |    1.567 | 
     | FE_RC_3_0/A                                        |   v   | FE_RN_1_0                     | INV_X2    | 0.000 |   1.462 |    1.567 | 
     | FE_RC_3_0/ZN                                       |   ^   | net765340                     | INV_X2    | 0.021 |   1.483 |    1.588 | 
     | FE_OCPC89_net765340/A                              |   ^   | net765340                     | BUF_X8    | 0.000 |   1.483 |    1.588 | 
     | FE_OCPC89_net765340/Z                              |   ^   | FE_OCPN89_net765340           | BUF_X8    | 0.025 |   1.508 |    1.613 | 
     | U16363/A                                           |   ^   | FE_OCPN89_net765340           | INV_X8    | 0.004 |   1.511 |    1.616 | 
     | U16363/ZN                                          |   v   | net716263                     | INV_X8    | 0.012 |   1.523 |    1.629 | 
     | U17994/A1                                          |   v   | net716263                     | NAND2_X1  | 0.041 |   1.564 |    1.669 | 
     | U17994/ZN                                          |   ^   | n26711                        | NAND2_X1  | 0.032 |   1.596 |    1.701 | 
     | U20871/A                                           |   ^   | n26711                        | OAI21_X1  | 0.000 |   1.596 |    1.701 | 
     | U20871/ZN                                          |   v   | n26783                        | OAI21_X1  | 0.020 |   1.616 |    1.721 | 
     | core_inst/IF_stage/PROGRAM_COUNTER/DFF_26/data_reg |   v   | n26783                        | DFFR_X1   | 0.000 |   1.616 |    1.721 | 
     | /D                                                 |       |                               |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |   -0.105 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.104 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.066 | 
     | DLX_CLK__L2_I3/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |   -0.064 | 
     | DLX_CLK__L2_I3/Z                                   |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |   -0.001 | 
     | DLX_CLK__L3_I45/A                                  |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.004 |   0.107 |    0.002 | 
     | DLX_CLK__L3_I45/Z                                  |   ^   | DLX_CLK__L3_N45 | CLKBUF_X3 | 0.067 |   0.174 |    0.069 | 
     | core_inst/IF_stage/PROGRAM_COUNTER/DFF_26/data_reg |   ^   | DLX_CLK__L3_N45 | DFFR_X1   | 0.001 |   0.175 |    0.070 | 
     | /CK                                                |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin core_inst/IDEX_RF_IN1/DFF_5/data_reg/CK 
Endpoint:   core_inst/IDEX_RF_IN1/DFF_5/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q   (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
- Setup                         0.031
+ Phase Shift                   1.580
= Required Time                 1.719
- Arrival Time                  1.613
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                        |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                |   ^   | DLX_CLK                        |           |       |   0.000 |    0.106 | 
     | DLX_CLK__L1_I0/A                       |   ^   | DLX_CLK                        | CLKBUF_X3 | 0.001 |   0.001 |    0.107 | 
     | DLX_CLK__L1_I0/Z                       |   ^   | DLX_CLK__L1_N0                 | CLKBUF_X3 | 0.038 |   0.039 |    0.146 | 
     | DLX_CLK__L2_I2/A                       |   ^   | DLX_CLK__L1_N0                 | CLKBUF_X3 | 0.003 |   0.042 |    0.149 | 
     | DLX_CLK__L2_I2/Z                       |   ^   | DLX_CLK__L2_N2                 | CLKBUF_X3 | 0.064 |   0.107 |    0.213 | 
     | DLX_CLK__L3_I33/A                      |   ^   | DLX_CLK__L2_N2                 | CLKBUF_X3 | 0.003 |   0.110 |    0.216 | 
     | DLX_CLK__L3_I33/Z                      |   ^   | DLX_CLK__L3_N33                | CLKBUF_X3 | 0.061 |   0.171 |    0.277 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK  |   ^   | DLX_CLK__L3_N33                | DFFS_X1   | 0.001 |   0.171 |    0.277 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q   |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17  | DFFS_X1   | 0.100 |   0.271 |    0.377 | 
     | U19388/A1                              |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17  | NAND3_X1  | 0.000 |   0.271 |    0.377 | 
     | U19388/ZN                              |   ^   | n24135                         | NAND3_X1  | 0.021 |   0.292 |    0.398 | 
     | U18664/A                               |   ^   | n24135                         | OAI211_X1 | 0.000 |   0.292 |    0.398 | 
     | U18664/ZN                              |   v   | net750145                      | OAI211_X1 | 0.035 |   0.327 |    0.433 | 
     | FE_RC_4_0/B2                           |   v   | net750145                      | AOI22_X1  | 0.000 |   0.327 |    0.433 | 
     | FE_RC_4_0/ZN                           |   ^   | net786871                      | AOI22_X1  | 0.078 |   0.405 |    0.512 | 
     | U16036/A1                              |   ^   | net786871                      | AND2_X1   | 0.000 |   0.405 |    0.512 | 
     | U16036/ZN                              |   ^   | net742288                      | AND2_X1   | 0.059 |   0.464 |    0.570 | 
     | U16516/A2                              |   ^   | net742288                      | NAND3_X1  | 0.000 |   0.464 |    0.570 | 
     | U16516/ZN                              |   v   | net715786                      | NAND3_X1  | 0.031 |   0.495 |    0.601 | 
     | U16507/A2                              |   v   | net715786                      | NOR2_X1   | 0.000 |   0.495 |    0.601 | 
     | U16507/ZN                              |   ^   | net749609                      | NOR2_X1   | 0.041 |   0.536 |    0.642 | 
     | U16513/A2                              |   ^   | net749609                      | AND2_X1   | 0.000 |   0.536 |    0.642 | 
     | U16513/ZN                              |   ^   | net715445                      | AND2_X1   | 0.111 |   0.646 |    0.753 | 
     | U19392/A                               |   ^   | net715445                      | INV_X2    | 0.007 |   0.654 |    0.760 | 
     | U19392/ZN                              |   v   | net718337                      | INV_X2    | 0.051 |   0.704 |    0.810 | 
     | U16539/A1                              |   v   | net718337                      | OAI22_X1  | 0.003 |   0.707 |    0.813 | 
     | U16539/ZN                              |   ^   | n22762                         | OAI22_X1  | 0.039 |   0.747 |    0.853 | 
     | U16537/A1                              |   ^   | n22762                         | NOR3_X1   | 0.000 |   0.747 |    0.853 | 
     | U16537/ZN                              |   v   | net714058                      | NOR3_X1   | 0.022 |   0.769 |    0.875 | 
     | U16535/A                               |   v   | net714058                      | MUX2_X1   | 0.000 |   0.769 |    0.875 | 
     | U16535/Z                               |   v   | net713749                      | MUX2_X1   | 0.098 |   0.866 |    0.972 | 
     | U16529/A                               |   v   | net713749                      | INV_X1    | 0.003 |   0.869 |    0.975 | 
     | U16529/ZN                              |   ^   | net713695                      | INV_X1    | 0.052 |   0.921 |    1.027 | 
     | U16528/A1                              |   ^   | net713695                      | NAND2_X1  | 0.000 |   0.921 |    1.027 | 
     | U16528/ZN                              |   v   | net714323                      | NAND2_X1  | 0.023 |   0.945 |    1.051 | 
     | U16534/A1                              |   v   | net714323                      | NAND2_X1  | 0.000 |   0.945 |    1.051 | 
     | U16534/ZN                              |   ^   | net714742                      | NAND2_X1  | 0.021 |   0.965 |    1.071 | 
     | U16592/A1                              |   ^   | net714742                      | AND2_X1   | 0.000 |   0.965 |    1.071 | 
     | U16592/ZN                              |   ^   | net742308                      | AND2_X1   | 0.046 |   1.011 |    1.117 | 
     | U16590/B2                              |   ^   | net742308                      | OAI21_X1  | 0.000 |   1.011 |    1.117 | 
     | U16590/ZN                              |   v   | n22764                         | OAI21_X1  | 0.020 |   1.031 |    1.137 | 
     | U16586/A1                              |   v   | n22764                         | NOR2_X1   | 0.000 |   1.031 |    1.137 | 
     | U16586/ZN                              |   ^   | net732819                      | NOR2_X1   | 0.094 |   1.125 |    1.231 | 
     | U16585/A1                              |   ^   | net732819                      | NOR2_X1   | 0.003 |   1.128 |    1.234 | 
     | U16585/ZN                              |   v   | net713921                      | NOR2_X1   | 0.006 |   1.134 |    1.240 | 
     | U16569/A1                              |   v   | net713921                      | AND2_X1   | 0.000 |   1.134 |    1.240 | 
     | U16569/ZN                              |   v   | net717607                      | AND2_X1   | 0.036 |   1.170 |    1.276 | 
     | U16588/A2                              |   v   | net717607                      | OR2_X1    | 0.000 |   1.170 |    1.276 | 
     | U16588/ZN                              |   v   | net713806                      | OR2_X1    | 0.049 |   1.219 |    1.325 | 
     | U16652/B1                              |   v   | net713806                      | AOI22_X1  | 0.000 |   1.219 |    1.325 | 
     | U16652/ZN                              |   ^   | net712473                      | AOI22_X1  | 0.062 |   1.281 |    1.387 | 
     | U16651/B1                              |   ^   | net712473                      | OAI21_X1  | 0.000 |   1.281 |    1.387 | 
     | U16651/ZN                              |   v   | n22777                         | OAI21_X1  | 0.020 |   1.301 |    1.407 | 
     | U16650/A1                              |   v   | n22777                         | NOR2_X1   | 0.000 |   1.301 |    1.407 | 
     | U16650/ZN                              |   ^   | net713757                      | NOR2_X1   | 0.027 |   1.329 |    1.435 | 
     | U16318/A1                              |   ^   | net713757                      | NAND3_X1  | 0.000 |   1.329 |    1.435 | 
     | U16318/ZN                              |   v   | net713488                      | NAND3_X1  | 0.056 |   1.384 |    1.490 | 
     | U16258/A1                              |   v   | net713488                      | OAI22_X2  | 0.002 |   1.386 |    1.492 | 
     | U16258/ZN                              |   ^   | net760672                      | OAI22_X2  | 0.053 |   1.439 |    1.545 | 
     | FE_RC_2_0/A1                           |   ^   | net760672                      | NAND2_X1  | 0.000 |   1.439 |    1.545 | 
     | FE_RC_2_0/ZN                           |   v   | FE_RN_1_0                      | NAND2_X1  | 0.023 |   1.462 |    1.568 | 
     | FE_RC_3_0/A                            |   v   | FE_RN_1_0                      | INV_X2    | 0.000 |   1.462 |    1.568 | 
     | FE_RC_3_0/ZN                           |   ^   | net765340                      | INV_X2    | 0.021 |   1.483 |    1.589 | 
     | FE_OCPC98_net765340/A                  |   ^   | net765340                      | BUF_X2    | 0.000 |   1.483 |    1.589 | 
     | FE_OCPC98_net765340/Z                  |   ^   | FE_OCPN98_net765340            | BUF_X2    | 0.029 |   1.512 |    1.618 | 
     | FE_OCPC97_net765340/A                  |   ^   | FE_OCPN98_net765340            | BUF_X1    | 0.000 |   1.512 |    1.618 | 
     | FE_OCPC97_net765340/Z                  |   ^   | FE_OCPN97_net765340            | BUF_X1    | 0.047 |   1.559 |    1.665 | 
     | FE_OCPC94_net765340/A                  |   ^   | FE_OCPN97_net765340            | BUF_X2    | 0.001 |   1.560 |    1.666 | 
     | FE_OCPC94_net765340/Z                  |   ^   | FE_OCPN94_net765340            | BUF_X2    | 0.037 |   1.597 |    1.703 | 
     | U20125/A                               |   ^   | FE_OCPN94_net765340            | AOI21_X1  | 0.001 |   1.598 |    1.704 | 
     | U20125/ZN                              |   v   | core_inst/IDEX_RF_IN1/DFF_5/N3 | AOI21_X1  | 0.015 |   1.613 |    1.719 | 
     | core_inst/IDEX_RF_IN1/DFF_5/data_reg/D |   v   | core_inst/IDEX_RF_IN1/DFF_5/N3 | DFFRS_X1  | 0.000 |   1.613 |    1.719 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK         |           |       |   0.000 |   -0.106 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.105 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.067 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.064 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.001 | 
     | DLX_CLK__L3_I41/A                       |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.003 | 
     | DLX_CLK__L3_I41/Z                       |   ^   | DLX_CLK__L3_N41 | CLKBUF_X3 | 0.061 |   0.170 |    0.064 | 
     | core_inst/IDEX_RF_IN1/DFF_5/data_reg/CK |   ^   | DLX_CLK__L3_N41 | DFFRS_X1  | 0.001 |   0.171 |    0.065 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin core_inst/IDEX_RF_IN2/DFF_21/data_reg/CK 
Endpoint:   core_inst/IDEX_RF_IN2/DFF_21/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q    (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
- Setup                         0.033
+ Phase Shift                   1.580
= Required Time                 1.718
- Arrival Time                  1.611
= Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK                         |           |       |   0.000 |    0.107 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK                         | CLKBUF_X3 | 0.001 |   0.001 |    0.109 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.038 |   0.039 |    0.147 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.003 |   0.042 |    0.150 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.064 |   0.107 |    0.214 | 
     | DLX_CLK__L3_I33/A                       |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.003 |   0.110 |    0.217 | 
     | DLX_CLK__L3_I33/Z                       |   ^   | DLX_CLK__L3_N33                 | CLKBUF_X3 | 0.061 |   0.171 |    0.278 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK   |   ^   | DLX_CLK__L3_N33                 | DFFS_X1   | 0.001 |   0.171 |    0.279 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q    |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | DFFS_X1   | 0.100 |   0.271 |    0.378 | 
     | U19388/A1                               |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | NAND3_X1  | 0.000 |   0.271 |    0.378 | 
     | U19388/ZN                               |   ^   | n24135                          | NAND3_X1  | 0.021 |   0.292 |    0.399 | 
     | U18664/A                                |   ^   | n24135                          | OAI211_X1 | 0.000 |   0.292 |    0.399 | 
     | U18664/ZN                               |   v   | net750145                       | OAI211_X1 | 0.035 |   0.327 |    0.435 | 
     | FE_RC_4_0/B2                            |   v   | net750145                       | AOI22_X1  | 0.000 |   0.327 |    0.435 | 
     | FE_RC_4_0/ZN                            |   ^   | net786871                       | AOI22_X1  | 0.078 |   0.405 |    0.513 | 
     | U16036/A1                               |   ^   | net786871                       | AND2_X1   | 0.000 |   0.405 |    0.513 | 
     | U16036/ZN                               |   ^   | net742288                       | AND2_X1   | 0.059 |   0.464 |    0.572 | 
     | U16516/A2                               |   ^   | net742288                       | NAND3_X1  | 0.000 |   0.464 |    0.572 | 
     | U16516/ZN                               |   v   | net715786                       | NAND3_X1  | 0.031 |   0.495 |    0.603 | 
     | U16507/A2                               |   v   | net715786                       | NOR2_X1   | 0.000 |   0.495 |    0.603 | 
     | U16507/ZN                               |   ^   | net749609                       | NOR2_X1   | 0.041 |   0.536 |    0.643 | 
     | U16513/A2                               |   ^   | net749609                       | AND2_X1   | 0.000 |   0.536 |    0.643 | 
     | U16513/ZN                               |   ^   | net715445                       | AND2_X1   | 0.111 |   0.646 |    0.754 | 
     | U19392/A                                |   ^   | net715445                       | INV_X2    | 0.007 |   0.654 |    0.761 | 
     | U19392/ZN                               |   v   | net718337                       | INV_X2    | 0.051 |   0.704 |    0.812 | 
     | U16539/A1                               |   v   | net718337                       | OAI22_X1  | 0.003 |   0.707 |    0.815 | 
     | U16539/ZN                               |   ^   | n22762                          | OAI22_X1  | 0.039 |   0.747 |    0.854 | 
     | U16537/A1                               |   ^   | n22762                          | NOR3_X1   | 0.000 |   0.747 |    0.854 | 
     | U16537/ZN                               |   v   | net714058                       | NOR3_X1   | 0.022 |   0.769 |    0.876 | 
     | U16535/A                                |   v   | net714058                       | MUX2_X1   | 0.000 |   0.769 |    0.876 | 
     | U16535/Z                                |   v   | net713749                       | MUX2_X1   | 0.098 |   0.866 |    0.974 | 
     | U16529/A                                |   v   | net713749                       | INV_X1    | 0.003 |   0.869 |    0.976 | 
     | U16529/ZN                               |   ^   | net713695                       | INV_X1    | 0.052 |   0.921 |    1.029 | 
     | U16528/A1                               |   ^   | net713695                       | NAND2_X1  | 0.000 |   0.921 |    1.029 | 
     | U16528/ZN                               |   v   | net714323                       | NAND2_X1  | 0.023 |   0.945 |    1.052 | 
     | U16534/A1                               |   v   | net714323                       | NAND2_X1  | 0.000 |   0.945 |    1.052 | 
     | U16534/ZN                               |   ^   | net714742                       | NAND2_X1  | 0.021 |   0.965 |    1.073 | 
     | U16592/A1                               |   ^   | net714742                       | AND2_X1   | 0.000 |   0.965 |    1.073 | 
     | U16592/ZN                               |   ^   | net742308                       | AND2_X1   | 0.046 |   1.011 |    1.119 | 
     | U16590/B2                               |   ^   | net742308                       | OAI21_X1  | 0.000 |   1.011 |    1.119 | 
     | U16590/ZN                               |   v   | n22764                          | OAI21_X1  | 0.020 |   1.031 |    1.138 | 
     | U16586/A1                               |   v   | n22764                          | NOR2_X1   | 0.000 |   1.031 |    1.138 | 
     | U16586/ZN                               |   ^   | net732819                       | NOR2_X1   | 0.094 |   1.125 |    1.233 | 
     | U16585/A1                               |   ^   | net732819                       | NOR2_X1   | 0.003 |   1.128 |    1.236 | 
     | U16585/ZN                               |   v   | net713921                       | NOR2_X1   | 0.006 |   1.134 |    1.242 | 
     | U16569/A1                               |   v   | net713921                       | AND2_X1   | 0.000 |   1.134 |    1.242 | 
     | U16569/ZN                               |   v   | net717607                       | AND2_X1   | 0.036 |   1.170 |    1.278 | 
     | U16588/A2                               |   v   | net717607                       | OR2_X1    | 0.000 |   1.170 |    1.278 | 
     | U16588/ZN                               |   v   | net713806                       | OR2_X1    | 0.049 |   1.219 |    1.327 | 
     | U16652/B1                               |   v   | net713806                       | AOI22_X1  | 0.000 |   1.219 |    1.327 | 
     | U16652/ZN                               |   ^   | net712473                       | AOI22_X1  | 0.062 |   1.281 |    1.389 | 
     | U16651/B1                               |   ^   | net712473                       | OAI21_X1  | 0.000 |   1.281 |    1.389 | 
     | U16651/ZN                               |   v   | n22777                          | OAI21_X1  | 0.020 |   1.301 |    1.409 | 
     | U16650/A1                               |   v   | n22777                          | NOR2_X1   | 0.000 |   1.301 |    1.409 | 
     | U16650/ZN                               |   ^   | net713757                       | NOR2_X1   | 0.027 |   1.329 |    1.436 | 
     | U16318/A1                               |   ^   | net713757                       | NAND3_X1  | 0.000 |   1.329 |    1.436 | 
     | U16318/ZN                               |   v   | net713488                       | NAND3_X1  | 0.056 |   1.384 |    1.492 | 
     | U16258/A1                               |   v   | net713488                       | OAI22_X2  | 0.002 |   1.386 |    1.493 | 
     | U16258/ZN                               |   ^   | net760672                       | OAI22_X2  | 0.053 |   1.439 |    1.546 | 
     | FE_RC_2_0/A1                            |   ^   | net760672                       | NAND2_X1  | 0.000 |   1.439 |    1.546 | 
     | FE_RC_2_0/ZN                            |   v   | FE_RN_1_0                       | NAND2_X1  | 0.023 |   1.462 |    1.569 | 
     | FE_RC_3_0/A                             |   v   | FE_RN_1_0                       | INV_X2    | 0.000 |   1.462 |    1.569 | 
     | FE_RC_3_0/ZN                            |   ^   | net765340                       | INV_X2    | 0.021 |   1.483 |    1.590 | 
     | FE_OCPC89_net765340/A                   |   ^   | net765340                       | BUF_X8    | 0.000 |   1.483 |    1.590 | 
     | FE_OCPC89_net765340/Z                   |   ^   | FE_OCPN89_net765340             | BUF_X8    | 0.025 |   1.508 |    1.615 | 
     | U16363/A                                |   ^   | FE_OCPN89_net765340             | INV_X8    | 0.004 |   1.511 |    1.619 | 
     | U16363/ZN                               |   v   | net716263                       | INV_X8    | 0.012 |   1.523 |    1.631 | 
     | U20834/A1                               |   v   | net716263                       | NAND3_X1  | 0.037 |   1.560 |    1.668 | 
     | U20834/ZN                               |   ^   | n25558                          | NAND3_X1  | 0.028 |   1.588 |    1.696 | 
     | U20830/A                                |   ^   | n25558                          | OAI21_X1  | 0.000 |   1.588 |    1.696 | 
     | U20830/ZN                               |   v   | core_inst/IDEX_RF_IN2/DFF_21/N3 | OAI21_X1  | 0.022 |   1.611 |    1.718 | 
     | core_inst/IDEX_RF_IN2/DFF_21/data_reg/D |   v   | core_inst/IDEX_RF_IN2/DFF_21/N3 | DFFRS_X1  | 0.000 |   1.611 |    1.718 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |   -0.107 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.106 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.068 | 
     | DLX_CLK__L2_I3/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |   -0.067 | 
     | DLX_CLK__L2_I3/Z                         |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |   -0.004 | 
     | DLX_CLK__L3_I52/A                        |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.106 |   -0.001 | 
     | DLX_CLK__L3_I52/Z                        |   ^   | DLX_CLK__L3_N52 | CLKBUF_X3 | 0.063 |   0.169 |    0.062 | 
     | core_inst/IDEX_RF_IN2/DFF_21/data_reg/CK |   ^   | DLX_CLK__L3_N52 | DFFRS_X1  | 0.002 |   0.171 |    0.064 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin core_inst/IDEX_RF_IN2/DFF_6/data_reg/CK 
Endpoint:   core_inst/IDEX_RF_IN2/DFF_6/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q   (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.170
- Setup                         0.033
+ Phase Shift                   1.580
= Required Time                 1.718
- Arrival Time                  1.609
= Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                        |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                |   ^   | DLX_CLK                        |           |       |   0.000 |    0.109 | 
     | DLX_CLK__L1_I0/A                       |   ^   | DLX_CLK                        | CLKBUF_X3 | 0.001 |   0.001 |    0.110 | 
     | DLX_CLK__L1_I0/Z                       |   ^   | DLX_CLK__L1_N0                 | CLKBUF_X3 | 0.038 |   0.040 |    0.149 | 
     | DLX_CLK__L2_I2/A                       |   ^   | DLX_CLK__L1_N0                 | CLKBUF_X3 | 0.003 |   0.043 |    0.152 | 
     | DLX_CLK__L2_I2/Z                       |   ^   | DLX_CLK__L2_N2                 | CLKBUF_X3 | 0.064 |   0.107 |    0.216 | 
     | DLX_CLK__L3_I33/A                      |   ^   | DLX_CLK__L2_N2                 | CLKBUF_X3 | 0.003 |   0.110 |    0.219 | 
     | DLX_CLK__L3_I33/Z                      |   ^   | DLX_CLK__L3_N33                | CLKBUF_X3 | 0.061 |   0.171 |    0.280 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK  |   ^   | DLX_CLK__L3_N33                | DFFS_X1   | 0.001 |   0.171 |    0.280 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q   |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17  | DFFS_X1   | 0.100 |   0.271 |    0.380 | 
     | U19388/A1                              |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17  | NAND3_X1  | 0.000 |   0.271 |    0.380 | 
     | U19388/ZN                              |   ^   | n24135                         | NAND3_X1  | 0.021 |   0.292 |    0.401 | 
     | U18664/A                               |   ^   | n24135                         | OAI211_X1 | 0.000 |   0.292 |    0.401 | 
     | U18664/ZN                              |   v   | net750145                      | OAI211_X1 | 0.035 |   0.327 |    0.436 | 
     | FE_RC_4_0/B2                           |   v   | net750145                      | AOI22_X1  | 0.000 |   0.327 |    0.436 | 
     | FE_RC_4_0/ZN                           |   ^   | net786871                      | AOI22_X1  | 0.078 |   0.406 |    0.515 | 
     | U16036/A1                              |   ^   | net786871                      | AND2_X1   | 0.000 |   0.406 |    0.515 | 
     | U16036/ZN                              |   ^   | net742288                      | AND2_X1   | 0.059 |   0.464 |    0.573 | 
     | U16516/A2                              |   ^   | net742288                      | NAND3_X1  | 0.000 |   0.464 |    0.573 | 
     | U16516/ZN                              |   v   | net715786                      | NAND3_X1  | 0.031 |   0.495 |    0.604 | 
     | U16507/A2                              |   v   | net715786                      | NOR2_X1   | 0.000 |   0.495 |    0.604 | 
     | U16507/ZN                              |   ^   | net749609                      | NOR2_X1   | 0.041 |   0.536 |    0.645 | 
     | U16513/A2                              |   ^   | net749609                      | AND2_X1   | 0.000 |   0.536 |    0.645 | 
     | U16513/ZN                              |   ^   | net715445                      | AND2_X1   | 0.111 |   0.647 |    0.756 | 
     | U19392/A                               |   ^   | net715445                      | INV_X2    | 0.007 |   0.654 |    0.763 | 
     | U19392/ZN                              |   v   | net718337                      | INV_X2    | 0.051 |   0.704 |    0.813 | 
     | U16539/A1                              |   v   | net718337                      | OAI22_X1  | 0.003 |   0.707 |    0.816 | 
     | U16539/ZN                              |   ^   | n22762                         | OAI22_X1  | 0.039 |   0.747 |    0.856 | 
     | U16537/A1                              |   ^   | n22762                         | NOR3_X1   | 0.000 |   0.747 |    0.856 | 
     | U16537/ZN                              |   v   | net714058                      | NOR3_X1   | 0.022 |   0.769 |    0.878 | 
     | U16535/A                               |   v   | net714058                      | MUX2_X1   | 0.000 |   0.769 |    0.878 | 
     | U16535/Z                               |   v   | net713749                      | MUX2_X1   | 0.098 |   0.866 |    0.975 | 
     | U16529/A                               |   v   | net713749                      | INV_X1    | 0.003 |   0.869 |    0.978 | 
     | U16529/ZN                              |   ^   | net713695                      | INV_X1    | 0.052 |   0.921 |    1.030 | 
     | U16528/A1                              |   ^   | net713695                      | NAND2_X1  | 0.000 |   0.921 |    1.030 | 
     | U16528/ZN                              |   v   | net714323                      | NAND2_X1  | 0.023 |   0.945 |    1.054 | 
     | U16534/A1                              |   v   | net714323                      | NAND2_X1  | 0.000 |   0.945 |    1.054 | 
     | U16534/ZN                              |   ^   | net714742                      | NAND2_X1  | 0.021 |   0.965 |    1.074 | 
     | U16592/A1                              |   ^   | net714742                      | AND2_X1   | 0.000 |   0.965 |    1.074 | 
     | U16592/ZN                              |   ^   | net742308                      | AND2_X1   | 0.046 |   1.011 |    1.120 | 
     | U16590/B2                              |   ^   | net742308                      | OAI21_X1  | 0.000 |   1.011 |    1.120 | 
     | U16590/ZN                              |   v   | n22764                         | OAI21_X1  | 0.020 |   1.031 |    1.140 | 
     | U16586/A1                              |   v   | n22764                         | NOR2_X1   | 0.000 |   1.031 |    1.140 | 
     | U16586/ZN                              |   ^   | net732819                      | NOR2_X1   | 0.094 |   1.125 |    1.234 | 
     | U16585/A1                              |   ^   | net732819                      | NOR2_X1   | 0.003 |   1.128 |    1.237 | 
     | U16585/ZN                              |   v   | net713921                      | NOR2_X1   | 0.006 |   1.134 |    1.243 | 
     | U16569/A1                              |   v   | net713921                      | AND2_X1   | 0.000 |   1.134 |    1.243 | 
     | U16569/ZN                              |   v   | net717607                      | AND2_X1   | 0.036 |   1.170 |    1.279 | 
     | U16588/A2                              |   v   | net717607                      | OR2_X1    | 0.000 |   1.170 |    1.279 | 
     | U16588/ZN                              |   v   | net713806                      | OR2_X1    | 0.049 |   1.219 |    1.328 | 
     | U16652/B1                              |   v   | net713806                      | AOI22_X1  | 0.000 |   1.219 |    1.328 | 
     | U16652/ZN                              |   ^   | net712473                      | AOI22_X1  | 0.062 |   1.281 |    1.390 | 
     | U16651/B1                              |   ^   | net712473                      | OAI21_X1  | 0.000 |   1.281 |    1.390 | 
     | U16651/ZN                              |   v   | n22777                         | OAI21_X1  | 0.020 |   1.301 |    1.410 | 
     | U16650/A1                              |   v   | n22777                         | NOR2_X1   | 0.000 |   1.301 |    1.410 | 
     | U16650/ZN                              |   ^   | net713757                      | NOR2_X1   | 0.027 |   1.329 |    1.438 | 
     | U16318/A1                              |   ^   | net713757                      | NAND3_X1  | 0.000 |   1.329 |    1.438 | 
     | U16318/ZN                              |   v   | net713488                      | NAND3_X1  | 0.056 |   1.384 |    1.493 | 
     | U16258/A1                              |   v   | net713488                      | OAI22_X2  | 0.002 |   1.386 |    1.495 | 
     | U16258/ZN                              |   ^   | net760672                      | OAI22_X2  | 0.053 |   1.439 |    1.548 | 
     | FE_RC_2_0/A1                           |   ^   | net760672                      | NAND2_X1  | 0.000 |   1.439 |    1.548 | 
     | FE_RC_2_0/ZN                           |   v   | FE_RN_1_0                      | NAND2_X1  | 0.023 |   1.462 |    1.571 | 
     | FE_RC_3_0/A                            |   v   | FE_RN_1_0                      | INV_X2    | 0.000 |   1.462 |    1.571 | 
     | FE_RC_3_0/ZN                           |   ^   | net765340                      | INV_X2    | 0.021 |   1.483 |    1.592 | 
     | FE_OCPC98_net765340/A                  |   ^   | net765340                      | BUF_X2    | 0.000 |   1.483 |    1.592 | 
     | FE_OCPC98_net765340/Z                  |   ^   | FE_OCPN98_net765340            | BUF_X2    | 0.029 |   1.512 |    1.620 | 
     | FE_OCPC97_net765340/A                  |   ^   | FE_OCPN98_net765340            | BUF_X1    | 0.000 |   1.512 |    1.620 | 
     | FE_OCPC97_net765340/Z                  |   ^   | FE_OCPN97_net765340            | BUF_X1    | 0.047 |   1.559 |    1.668 | 
     | FE_OCPC94_net765340/A                  |   ^   | FE_OCPN97_net765340            | BUF_X2    | 0.001 |   1.560 |    1.669 | 
     | FE_OCPC94_net765340/Z                  |   ^   | FE_OCPN94_net765340            | BUF_X2    | 0.037 |   1.597 |    1.706 | 
     | U19292/A1                              |   ^   | FE_OCPN94_net765340            | NOR2_X1   | 0.001 |   1.598 |    1.707 | 
     | U19292/ZN                              |   v   | core_inst/IDEX_RF_IN2/DFF_6/N3 | NOR2_X1   | 0.011 |   1.609 |    1.718 | 
     | core_inst/IDEX_RF_IN2/DFF_6/data_reg/D |   v   | core_inst/IDEX_RF_IN2/DFF_6/N3 | DFFR_X1   | 0.000 |   1.609 |    1.718 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK         |           |       |   0.000 |   -0.109 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.108 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.069 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.066 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |   -0.002 | 
     | DLX_CLK__L3_I40/A                       |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |   -0.000 | 
     | DLX_CLK__L3_I40/Z                       |   ^   | DLX_CLK__L3_N40 | CLKBUF_X3 | 0.061 |   0.170 |    0.061 | 
     | core_inst/IDEX_RF_IN2/DFF_6/data_reg/CK |   ^   | DLX_CLK__L3_N40 | DFFR_X1   | 0.001 |   0.170 |    0.061 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin core_inst/IF_stage/PROGRAM_COUNTER/DFF_10/
data_reg/CK 
Endpoint:   core_inst/IF_stage/PROGRAM_COUNTER/DFF_10/data_reg/D (^) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q                 (v) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.180
- Setup                         0.030
+ Phase Shift                   1.580
= Required Time                 1.730
- Arrival Time                  1.620
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                      |           |       |   0.000 |    0.110 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                      | CLKBUF_X3 | 0.001 |   0.001 |    0.111 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                               | CLKBUF_X3 | 0.038 |   0.040 |    0.150 | 
     | DLX_CLK__L2_I2/A                                   |   ^   | DLX_CLK__L1_N0                               | CLKBUF_X3 | 0.003 |   0.043 |    0.153 | 
     | DLX_CLK__L2_I2/Z                                   |   ^   | DLX_CLK__L2_N2                               | CLKBUF_X3 | 0.064 |   0.107 |    0.217 | 
     | DLX_CLK__L3_I33/A                                  |   ^   | DLX_CLK__L2_N2                               | CLKBUF_X3 | 0.003 |   0.110 |    0.220 | 
     | DLX_CLK__L3_I33/Z                                  |   ^   | DLX_CLK__L3_N33                              | CLKBUF_X3 | 0.061 |   0.171 |    0.281 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK              |   ^   | DLX_CLK__L3_N33                              | DFFS_X1   | 0.001 |   0.171 |    0.281 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q               |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17                | DFFS_X1   | 0.100 |   0.271 |    0.381 | 
     | U19388/A1                                          |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17                | NAND3_X1  | 0.000 |   0.271 |    0.381 | 
     | U19388/ZN                                          |   ^   | n24135                                       | NAND3_X1  | 0.021 |   0.292 |    0.402 | 
     | U18664/A                                           |   ^   | n24135                                       | OAI211_X1 | 0.000 |   0.292 |    0.402 | 
     | U18664/ZN                                          |   v   | net750145                                    | OAI211_X1 | 0.035 |   0.327 |    0.437 | 
     | FE_RC_4_0/B2                                       |   v   | net750145                                    | AOI22_X1  | 0.000 |   0.327 |    0.437 | 
     | FE_RC_4_0/ZN                                       |   ^   | net786871                                    | AOI22_X1  | 0.078 |   0.406 |    0.516 | 
     | U16036/A1                                          |   ^   | net786871                                    | AND2_X1   | 0.000 |   0.406 |    0.516 | 
     | U16036/ZN                                          |   ^   | net742288                                    | AND2_X1   | 0.059 |   0.464 |    0.574 | 
     | U16516/A2                                          |   ^   | net742288                                    | NAND3_X1  | 0.000 |   0.464 |    0.574 | 
     | U16516/ZN                                          |   v   | net715786                                    | NAND3_X1  | 0.031 |   0.495 |    0.605 | 
     | U16507/A2                                          |   v   | net715786                                    | NOR2_X1   | 0.000 |   0.495 |    0.605 | 
     | U16507/ZN                                          |   ^   | net749609                                    | NOR2_X1   | 0.041 |   0.536 |    0.646 | 
     | U16513/A2                                          |   ^   | net749609                                    | AND2_X1   | 0.000 |   0.536 |    0.646 | 
     | U16513/ZN                                          |   ^   | net715445                                    | AND2_X1   | 0.111 |   0.647 |    0.757 | 
     | U19392/A                                           |   ^   | net715445                                    | INV_X2    | 0.007 |   0.654 |    0.764 | 
     | U19392/ZN                                          |   v   | net718337                                    | INV_X2    | 0.051 |   0.704 |    0.815 | 
     | U16539/A1                                          |   v   | net718337                                    | OAI22_X1  | 0.003 |   0.707 |    0.818 | 
     | U16539/ZN                                          |   ^   | n22762                                       | OAI22_X1  | 0.039 |   0.747 |    0.857 | 
     | U16537/A1                                          |   ^   | n22762                                       | NOR3_X1   | 0.000 |   0.747 |    0.857 | 
     | U16537/ZN                                          |   v   | net714058                                    | NOR3_X1   | 0.022 |   0.769 |    0.879 | 
     | U16535/A                                           |   v   | net714058                                    | MUX2_X1   | 0.000 |   0.769 |    0.879 | 
     | U16535/Z                                           |   v   | net713749                                    | MUX2_X1   | 0.098 |   0.866 |    0.976 | 
     | U16529/A                                           |   v   | net713749                                    | INV_X1    | 0.003 |   0.869 |    0.979 | 
     | U16529/ZN                                          |   ^   | net713695                                    | INV_X1    | 0.052 |   0.921 |    1.031 | 
     | U16528/A1                                          |   ^   | net713695                                    | NAND2_X1  | 0.000 |   0.921 |    1.031 | 
     | U16528/ZN                                          |   v   | net714323                                    | NAND2_X1  | 0.023 |   0.945 |    1.055 | 
     | U16534/A1                                          |   v   | net714323                                    | NAND2_X1  | 0.000 |   0.945 |    1.055 | 
     | U16534/ZN                                          |   ^   | net714742                                    | NAND2_X1  | 0.021 |   0.965 |    1.075 | 
     | U16592/A1                                          |   ^   | net714742                                    | AND2_X1   | 0.000 |   0.965 |    1.075 | 
     | U16592/ZN                                          |   ^   | net742308                                    | AND2_X1   | 0.046 |   1.011 |    1.121 | 
     | U16590/B2                                          |   ^   | net742308                                    | OAI21_X1  | 0.000 |   1.011 |    1.121 | 
     | U16590/ZN                                          |   v   | n22764                                       | OAI21_X1  | 0.020 |   1.031 |    1.141 | 
     | U16586/A1                                          |   v   | n22764                                       | NOR2_X1   | 0.000 |   1.031 |    1.141 | 
     | U16586/ZN                                          |   ^   | net732819                                    | NOR2_X1   | 0.094 |   1.125 |    1.235 | 
     | U16585/A1                                          |   ^   | net732819                                    | NOR2_X1   | 0.003 |   1.128 |    1.239 | 
     | U16585/ZN                                          |   v   | net713921                                    | NOR2_X1   | 0.006 |   1.134 |    1.244 | 
     | U16569/A1                                          |   v   | net713921                                    | AND2_X1   | 0.000 |   1.134 |    1.244 | 
     | U16569/ZN                                          |   v   | net717607                                    | AND2_X1   | 0.036 |   1.170 |    1.280 | 
     | U16588/A2                                          |   v   | net717607                                    | OR2_X1    | 0.000 |   1.170 |    1.280 | 
     | U16588/ZN                                          |   v   | net713806                                    | OR2_X1    | 0.049 |   1.219 |    1.329 | 
     | U16652/B1                                          |   v   | net713806                                    | AOI22_X1  | 0.000 |   1.219 |    1.329 | 
     | U16652/ZN                                          |   ^   | net712473                                    | AOI22_X1  | 0.062 |   1.281 |    1.392 | 
     | U16651/B1                                          |   ^   | net712473                                    | OAI21_X1  | 0.000 |   1.281 |    1.392 | 
     | U16651/ZN                                          |   v   | n22777                                       | OAI21_X1  | 0.020 |   1.301 |    1.411 | 
     | U16650/A1                                          |   v   | n22777                                       | NOR2_X1   | 0.000 |   1.301 |    1.411 | 
     | U16650/ZN                                          |   ^   | net713757                                    | NOR2_X1   | 0.027 |   1.329 |    1.439 | 
     | U16318/A1                                          |   ^   | net713757                                    | NAND3_X1  | 0.000 |   1.329 |    1.439 | 
     | U16318/ZN                                          |   v   | net713488                                    | NAND3_X1  | 0.056 |   1.384 |    1.494 | 
     | U16258/A1                                          |   v   | net713488                                    | OAI22_X2  | 0.002 |   1.386 |    1.496 | 
     | U16258/ZN                                          |   ^   | net760672                                    | OAI22_X2  | 0.053 |   1.439 |    1.549 | 
     | FE_RC_2_0/A1                                       |   ^   | net760672                                    | NAND2_X1  | 0.000 |   1.439 |    1.549 | 
     | FE_RC_2_0/ZN                                       |   v   | FE_RN_1_0                                    | NAND2_X1  | 0.023 |   1.462 |    1.572 | 
     | FE_RC_3_0/A                                        |   v   | FE_RN_1_0                                    | INV_X2    | 0.000 |   1.462 |    1.572 | 
     | FE_RC_3_0/ZN                                       |   ^   | net765340                                    | INV_X2    | 0.021 |   1.483 |    1.593 | 
     | FE_OCPC89_net765340/A                              |   ^   | net765340                                    | BUF_X8    | 0.000 |   1.483 |    1.593 | 
     | FE_OCPC89_net765340/Z                              |   ^   | FE_OCPN89_net765340                          | BUF_X8    | 0.025 |   1.508 |    1.618 | 
     | U16363/A                                           |   ^   | FE_OCPN89_net765340                          | INV_X8    | 0.004 |   1.511 |    1.621 | 
     | U16363/ZN                                          |   v   | net716263                                    | INV_X8    | 0.012 |   1.523 |    1.633 | 
     | U16429/A1                                          |   v   | net716263                                    | OR2_X1    | 0.026 |   1.549 |    1.659 | 
     | U16429/ZN                                          |   v   | n22717                                       | OR2_X1    | 0.057 |   1.606 |    1.716 | 
     | U16428/A1                                          |   v   | n22717                                       | NAND2_X1  | 0.000 |   1.606 |    1.716 | 
     | U16428/ZN                                          |   ^   | core_inst/IF_stage/PROGRAM_COUNTER/DFF_10/N3 | NAND2_X1  | 0.014 |   1.620 |    1.730 | 
     | core_inst/IF_stage/PROGRAM_COUNTER/DFF_10/data_reg |   ^   | core_inst/IF_stage/PROGRAM_COUNTER/DFF_10/N3 | DFFR_X1   | 0.000 |   1.620 |    1.730 | 
     | /D                                                 |       |                                              |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |   -0.110 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.109 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.071 | 
     | DLX_CLK__L2_I2/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.068 | 
     | DLX_CLK__L2_I2/Z                                   |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |   -0.003 | 
     | DLX_CLK__L3_I35/A                                  |   ^   | DLX_CLK__L2_N2  | CLKBUF_X2 | 0.002 |   0.109 |   -0.001 | 
     | DLX_CLK__L3_I35/Z                                  |   ^   | DLX_CLK__L3_N35 | CLKBUF_X2 | 0.069 |   0.179 |    0.069 | 
     | core_inst/IF_stage/PROGRAM_COUNTER/DFF_10/data_reg |   ^   | DLX_CLK__L3_N35 | DFFR_X1   | 0.001 |   0.180 |    0.070 | 
     | /CK                                                |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin core_inst/IDEX_RF_IN2/DFF_23/data_reg/CK 
Endpoint:   core_inst/IDEX_RF_IN2/DFF_23/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q    (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
- Setup                         0.034
+ Phase Shift                   1.580
= Required Time                 1.718
- Arrival Time                  1.608
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK                         |           |       |   0.000 |    0.110 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK                         | CLKBUF_X3 | 0.001 |   0.001 |    0.112 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.038 |   0.040 |    0.150 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.003 |   0.043 |    0.153 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.064 |   0.107 |    0.217 | 
     | DLX_CLK__L3_I33/A                       |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.003 |   0.110 |    0.220 | 
     | DLX_CLK__L3_I33/Z                       |   ^   | DLX_CLK__L3_N33                 | CLKBUF_X3 | 0.061 |   0.171 |    0.281 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK   |   ^   | DLX_CLK__L3_N33                 | DFFS_X1   | 0.001 |   0.171 |    0.282 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q    |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | DFFS_X1   | 0.100 |   0.271 |    0.381 | 
     | U19388/A1                               |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | NAND3_X1  | 0.000 |   0.271 |    0.381 | 
     | U19388/ZN                               |   ^   | n24135                          | NAND3_X1  | 0.021 |   0.292 |    0.402 | 
     | U18664/A                                |   ^   | n24135                          | OAI211_X1 | 0.000 |   0.292 |    0.402 | 
     | U18664/ZN                               |   v   | net750145                       | OAI211_X1 | 0.035 |   0.327 |    0.437 | 
     | FE_RC_4_0/B2                            |   v   | net750145                       | AOI22_X1  | 0.000 |   0.327 |    0.437 | 
     | FE_RC_4_0/ZN                            |   ^   | net786871                       | AOI22_X1  | 0.078 |   0.406 |    0.516 | 
     | U16036/A1                               |   ^   | net786871                       | AND2_X1   | 0.000 |   0.406 |    0.516 | 
     | U16036/ZN                               |   ^   | net742288                       | AND2_X1   | 0.059 |   0.464 |    0.575 | 
     | U16516/A2                               |   ^   | net742288                       | NAND3_X1  | 0.000 |   0.464 |    0.575 | 
     | U16516/ZN                               |   v   | net715786                       | NAND3_X1  | 0.031 |   0.495 |    0.606 | 
     | U16507/A2                               |   v   | net715786                       | NOR2_X1   | 0.000 |   0.495 |    0.606 | 
     | U16507/ZN                               |   ^   | net749609                       | NOR2_X1   | 0.041 |   0.536 |    0.646 | 
     | U16513/A2                               |   ^   | net749609                       | AND2_X1   | 0.000 |   0.536 |    0.646 | 
     | U16513/ZN                               |   ^   | net715445                       | AND2_X1   | 0.111 |   0.647 |    0.757 | 
     | U19392/A                                |   ^   | net715445                       | INV_X2    | 0.007 |   0.654 |    0.764 | 
     | U19392/ZN                               |   v   | net718337                       | INV_X2    | 0.051 |   0.704 |    0.815 | 
     | U16539/A1                               |   v   | net718337                       | OAI22_X1  | 0.003 |   0.707 |    0.818 | 
     | U16539/ZN                               |   ^   | n22762                          | OAI22_X1  | 0.039 |   0.747 |    0.857 | 
     | U16537/A1                               |   ^   | n22762                          | NOR3_X1   | 0.000 |   0.747 |    0.857 | 
     | U16537/ZN                               |   v   | net714058                       | NOR3_X1   | 0.022 |   0.769 |    0.879 | 
     | U16535/A                                |   v   | net714058                       | MUX2_X1   | 0.000 |   0.769 |    0.879 | 
     | U16535/Z                                |   v   | net713749                       | MUX2_X1   | 0.098 |   0.866 |    0.977 | 
     | U16529/A                                |   v   | net713749                       | INV_X1    | 0.003 |   0.869 |    0.979 | 
     | U16529/ZN                               |   ^   | net713695                       | INV_X1    | 0.052 |   0.921 |    1.032 | 
     | U16528/A1                               |   ^   | net713695                       | NAND2_X1  | 0.000 |   0.921 |    1.032 | 
     | U16528/ZN                               |   v   | net714323                       | NAND2_X1  | 0.023 |   0.945 |    1.055 | 
     | U16534/A1                               |   v   | net714323                       | NAND2_X1  | 0.000 |   0.945 |    1.055 | 
     | U16534/ZN                               |   ^   | net714742                       | NAND2_X1  | 0.021 |   0.965 |    1.076 | 
     | U16592/A1                               |   ^   | net714742                       | AND2_X1   | 0.000 |   0.965 |    1.076 | 
     | U16592/ZN                               |   ^   | net742308                       | AND2_X1   | 0.046 |   1.011 |    1.122 | 
     | U16590/B2                               |   ^   | net742308                       | OAI21_X1  | 0.000 |   1.011 |    1.122 | 
     | U16590/ZN                               |   v   | n22764                          | OAI21_X1  | 0.020 |   1.031 |    1.141 | 
     | U16586/A1                               |   v   | n22764                          | NOR2_X1   | 0.000 |   1.031 |    1.141 | 
     | U16586/ZN                               |   ^   | net732819                       | NOR2_X1   | 0.094 |   1.125 |    1.236 | 
     | U16585/A1                               |   ^   | net732819                       | NOR2_X1   | 0.003 |   1.128 |    1.239 | 
     | U16585/ZN                               |   v   | net713921                       | NOR2_X1   | 0.006 |   1.134 |    1.244 | 
     | U16569/A1                               |   v   | net713921                       | AND2_X1   | 0.000 |   1.134 |    1.244 | 
     | U16569/ZN                               |   v   | net717607                       | AND2_X1   | 0.036 |   1.170 |    1.281 | 
     | U16588/A2                               |   v   | net717607                       | OR2_X1    | 0.000 |   1.170 |    1.281 | 
     | U16588/ZN                               |   v   | net713806                       | OR2_X1    | 0.049 |   1.219 |    1.329 | 
     | U16652/B1                               |   v   | net713806                       | AOI22_X1  | 0.000 |   1.219 |    1.329 | 
     | U16652/ZN                               |   ^   | net712473                       | AOI22_X1  | 0.062 |   1.281 |    1.392 | 
     | U16651/B1                               |   ^   | net712473                       | OAI21_X1  | 0.000 |   1.281 |    1.392 | 
     | U16651/ZN                               |   v   | n22777                          | OAI21_X1  | 0.020 |   1.301 |    1.412 | 
     | U16650/A1                               |   v   | n22777                          | NOR2_X1   | 0.000 |   1.301 |    1.412 | 
     | U16650/ZN                               |   ^   | net713757                       | NOR2_X1   | 0.027 |   1.329 |    1.439 | 
     | U16318/A1                               |   ^   | net713757                       | NAND3_X1  | 0.000 |   1.329 |    1.439 | 
     | U16318/ZN                               |   v   | net713488                       | NAND3_X1  | 0.056 |   1.384 |    1.494 | 
     | U16258/A1                               |   v   | net713488                       | OAI22_X2  | 0.002 |   1.386 |    1.496 | 
     | U16258/ZN                               |   ^   | net760672                       | OAI22_X2  | 0.053 |   1.439 |    1.549 | 
     | FE_RC_2_0/A1                            |   ^   | net760672                       | NAND2_X1  | 0.000 |   1.439 |    1.549 | 
     | FE_RC_2_0/ZN                            |   v   | FE_RN_1_0                       | NAND2_X1  | 0.023 |   1.462 |    1.572 | 
     | FE_RC_3_0/A                             |   v   | FE_RN_1_0                       | INV_X2    | 0.000 |   1.462 |    1.572 | 
     | FE_RC_3_0/ZN                            |   ^   | net765340                       | INV_X2    | 0.021 |   1.483 |    1.593 | 
     | FE_OCPC89_net765340/A                   |   ^   | net765340                       | BUF_X8    | 0.000 |   1.483 |    1.593 | 
     | FE_OCPC89_net765340/Z                   |   ^   | FE_OCPN89_net765340             | BUF_X8    | 0.025 |   1.508 |    1.618 | 
     | U16363/A                                |   ^   | FE_OCPN89_net765340             | INV_X8    | 0.004 |   1.511 |    1.622 | 
     | U16363/ZN                               |   v   | net716263                       | INV_X8    | 0.012 |   1.523 |    1.634 | 
     | U20997/A1                               |   v   | net716263                       | NAND3_X1  | 0.037 |   1.560 |    1.671 | 
     | U20997/ZN                               |   ^   | n26280                          | NAND3_X1  | 0.027 |   1.588 |    1.698 | 
     | U20902/A                                |   ^   | n26280                          | OAI21_X1  | 0.000 |   1.588 |    1.698 | 
     | U20902/ZN                               |   v   | core_inst/IDEX_RF_IN2/DFF_23/N3 | OAI21_X1  | 0.020 |   1.608 |    1.718 | 
     | core_inst/IDEX_RF_IN2/DFF_23/data_reg/D |   v   | core_inst/IDEX_RF_IN2/DFF_23/N3 | DFFR_X1   | 0.000 |   1.608 |    1.718 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |   -0.110 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.109 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.071 | 
     | DLX_CLK__L2_I3/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |   -0.070 | 
     | DLX_CLK__L2_I3/Z                         |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |   -0.007 | 
     | DLX_CLK__L3_I51/A                        |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.106 |   -0.004 | 
     | DLX_CLK__L3_I51/Z                        |   ^   | DLX_CLK__L3_N51 | CLKBUF_X3 | 0.065 |   0.171 |    0.061 | 
     | core_inst/IDEX_RF_IN2/DFF_23/data_reg/CK |   ^   | DLX_CLK__L3_N51 | DFFR_X1   | 0.001 |   0.172 |    0.061 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin core_inst/IDEX_RF_IN1/DFF_14/data_reg/CK 
Endpoint:   core_inst/IDEX_RF_IN1/DFF_14/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q    (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
- Setup                         0.032
+ Phase Shift                   1.580
= Required Time                 1.721
- Arrival Time                  1.609
= Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK                         |           |       |   0.000 |    0.111 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK                         | CLKBUF_X3 | 0.001 |   0.001 |    0.112 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.038 |   0.040 |    0.151 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.003 |   0.043 |    0.154 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.064 |   0.107 |    0.218 | 
     | DLX_CLK__L3_I33/A                       |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.003 |   0.110 |    0.221 | 
     | DLX_CLK__L3_I33/Z                       |   ^   | DLX_CLK__L3_N33                 | CLKBUF_X3 | 0.061 |   0.171 |    0.282 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK   |   ^   | DLX_CLK__L3_N33                 | DFFS_X1   | 0.001 |   0.171 |    0.283 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q    |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | DFFS_X1   | 0.100 |   0.271 |    0.382 | 
     | U19388/A1                               |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | NAND3_X1  | 0.000 |   0.271 |    0.382 | 
     | U19388/ZN                               |   ^   | n24135                          | NAND3_X1  | 0.021 |   0.292 |    0.403 | 
     | U18664/A                                |   ^   | n24135                          | OAI211_X1 | 0.000 |   0.292 |    0.403 | 
     | U18664/ZN                               |   v   | net750145                       | OAI211_X1 | 0.035 |   0.327 |    0.438 | 
     | FE_RC_4_0/B2                            |   v   | net750145                       | AOI22_X1  | 0.000 |   0.327 |    0.438 | 
     | FE_RC_4_0/ZN                            |   ^   | net786871                       | AOI22_X1  | 0.078 |   0.406 |    0.517 | 
     | U16036/A1                               |   ^   | net786871                       | AND2_X1   | 0.000 |   0.406 |    0.517 | 
     | U16036/ZN                               |   ^   | net742288                       | AND2_X1   | 0.059 |   0.464 |    0.576 | 
     | U16516/A2                               |   ^   | net742288                       | NAND3_X1  | 0.000 |   0.464 |    0.576 | 
     | U16516/ZN                               |   v   | net715786                       | NAND3_X1  | 0.031 |   0.495 |    0.607 | 
     | U16507/A2                               |   v   | net715786                       | NOR2_X1   | 0.000 |   0.495 |    0.607 | 
     | U16507/ZN                               |   ^   | net749609                       | NOR2_X1   | 0.041 |   0.536 |    0.647 | 
     | U16513/A2                               |   ^   | net749609                       | AND2_X1   | 0.000 |   0.536 |    0.647 | 
     | U16513/ZN                               |   ^   | net715445                       | AND2_X1   | 0.111 |   0.647 |    0.758 | 
     | U19392/A                                |   ^   | net715445                       | INV_X2    | 0.007 |   0.654 |    0.765 | 
     | U19392/ZN                               |   v   | net718337                       | INV_X2    | 0.051 |   0.704 |    0.816 | 
     | U16539/A1                               |   v   | net718337                       | OAI22_X1  | 0.003 |   0.707 |    0.819 | 
     | U16539/ZN                               |   ^   | n22762                          | OAI22_X1  | 0.039 |   0.747 |    0.858 | 
     | U16537/A1                               |   ^   | n22762                          | NOR3_X1   | 0.000 |   0.747 |    0.858 | 
     | U16537/ZN                               |   v   | net714058                       | NOR3_X1   | 0.022 |   0.769 |    0.880 | 
     | U16535/A                                |   v   | net714058                       | MUX2_X1   | 0.000 |   0.769 |    0.880 | 
     | U16535/Z                                |   v   | net713749                       | MUX2_X1   | 0.098 |   0.866 |    0.977 | 
     | U16529/A                                |   v   | net713749                       | INV_X1    | 0.003 |   0.869 |    0.980 | 
     | U16529/ZN                               |   ^   | net713695                       | INV_X1    | 0.052 |   0.921 |    1.032 | 
     | U16528/A1                               |   ^   | net713695                       | NAND2_X1  | 0.000 |   0.921 |    1.033 | 
     | U16528/ZN                               |   v   | net714323                       | NAND2_X1  | 0.023 |   0.945 |    1.056 | 
     | U16534/A1                               |   v   | net714323                       | NAND2_X1  | 0.000 |   0.945 |    1.056 | 
     | U16534/ZN                               |   ^   | net714742                       | NAND2_X1  | 0.021 |   0.965 |    1.077 | 
     | U16592/A1                               |   ^   | net714742                       | AND2_X1   | 0.000 |   0.965 |    1.077 | 
     | U16592/ZN                               |   ^   | net742308                       | AND2_X1   | 0.046 |   1.011 |    1.123 | 
     | U16590/B2                               |   ^   | net742308                       | OAI21_X1  | 0.000 |   1.011 |    1.123 | 
     | U16590/ZN                               |   v   | n22764                          | OAI21_X1  | 0.020 |   1.031 |    1.142 | 
     | U16586/A1                               |   v   | n22764                          | NOR2_X1   | 0.000 |   1.031 |    1.142 | 
     | U16586/ZN                               |   ^   | net732819                       | NOR2_X1   | 0.094 |   1.125 |    1.236 | 
     | U16585/A1                               |   ^   | net732819                       | NOR2_X1   | 0.003 |   1.128 |    1.240 | 
     | U16585/ZN                               |   v   | net713921                       | NOR2_X1   | 0.006 |   1.134 |    1.245 | 
     | U16569/A1                               |   v   | net713921                       | AND2_X1   | 0.000 |   1.134 |    1.245 | 
     | U16569/ZN                               |   v   | net717607                       | AND2_X1   | 0.036 |   1.170 |    1.282 | 
     | U16588/A2                               |   v   | net717607                       | OR2_X1    | 0.000 |   1.170 |    1.282 | 
     | U16588/ZN                               |   v   | net713806                       | OR2_X1    | 0.049 |   1.219 |    1.330 | 
     | U16652/B1                               |   v   | net713806                       | AOI22_X1  | 0.000 |   1.219 |    1.330 | 
     | U16652/ZN                               |   ^   | net712473                       | AOI22_X1  | 0.062 |   1.281 |    1.393 | 
     | U16651/B1                               |   ^   | net712473                       | OAI21_X1  | 0.000 |   1.281 |    1.393 | 
     | U16651/ZN                               |   v   | n22777                          | OAI21_X1  | 0.020 |   1.301 |    1.413 | 
     | U16650/A1                               |   v   | n22777                          | NOR2_X1   | 0.000 |   1.301 |    1.413 | 
     | U16650/ZN                               |   ^   | net713757                       | NOR2_X1   | 0.027 |   1.329 |    1.440 | 
     | U16318/A1                               |   ^   | net713757                       | NAND3_X1  | 0.000 |   1.329 |    1.440 | 
     | U16318/ZN                               |   v   | net713488                       | NAND3_X1  | 0.056 |   1.384 |    1.495 | 
     | U16258/A1                               |   v   | net713488                       | OAI22_X2  | 0.002 |   1.386 |    1.497 | 
     | U16258/ZN                               |   ^   | net760672                       | OAI22_X2  | 0.053 |   1.439 |    1.550 | 
     | FE_RC_2_0/A1                            |   ^   | net760672                       | NAND2_X1  | 0.000 |   1.439 |    1.550 | 
     | FE_RC_2_0/ZN                            |   v   | FE_RN_1_0                       | NAND2_X1  | 0.023 |   1.462 |    1.573 | 
     | FE_RC_3_0/A                             |   v   | FE_RN_1_0                       | INV_X2    | 0.000 |   1.462 |    1.573 | 
     | FE_RC_3_0/ZN                            |   ^   | net765340                       | INV_X2    | 0.021 |   1.483 |    1.594 | 
     | FE_OCPC98_net765340/A                   |   ^   | net765340                       | BUF_X2    | 0.000 |   1.483 |    1.594 | 
     | FE_OCPC98_net765340/Z                   |   ^   | FE_OCPN98_net765340             | BUF_X2    | 0.029 |   1.512 |    1.623 | 
     | FE_OCPC96_net765340/A                   |   ^   | FE_OCPN98_net765340             | BUF_X4    | 0.000 |   1.512 |    1.623 | 
     | FE_OCPC96_net765340/Z                   |   ^   | FE_OCPN96_net765340             | BUF_X4    | 0.039 |   1.551 |    1.662 | 
     | FE_OCPC93_net765340/A                   |   ^   | FE_OCPN96_net765340             | BUF_X1    | 0.001 |   1.551 |    1.663 | 
     | FE_OCPC93_net765340/Z                   |   ^   | FE_OCPN93_net765340             | BUF_X1    | 0.039 |   1.591 |    1.702 | 
     | U20829/B1                               |   ^   | FE_OCPN93_net765340             | OAI21_X1  | 0.000 |   1.591 |    1.702 | 
     | U20829/ZN                               |   v   | core_inst/IDEX_RF_IN1/DFF_14/N3 | OAI21_X1  | 0.019 |   1.609 |    1.721 | 
     | core_inst/IDEX_RF_IN1/DFF_14/data_reg/D |   v   | core_inst/IDEX_RF_IN1/DFF_14/N3 | DFFRS_X1  | 0.000 |   1.609 |    1.721 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |   -0.111 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.110 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.072 | 
     | DLX_CLK__L2_I2/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.069 | 
     | DLX_CLK__L2_I2/Z                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |   -0.004 | 
     | DLX_CLK__L3_I39/A                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.108 |   -0.003 | 
     | DLX_CLK__L3_I39/Z                        |   ^   | DLX_CLK__L3_N39 | CLKBUF_X3 | 0.062 |   0.170 |    0.059 | 
     | core_inst/IDEX_RF_IN1/DFF_14/data_reg/CK |   ^   | DLX_CLK__L3_N39 | DFFRS_X1  | 0.002 |   0.173 |    0.061 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin core_inst/IF_stage/PROGRAM_COUNTER/DFF_13/
data_reg/CK 
Endpoint:   core_inst/IF_stage/PROGRAM_COUNTER/DFF_13/data_reg/D (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q                 (v) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
- Setup                         0.035
+ Phase Shift                   1.580
= Required Time                 1.718
- Arrival Time                  1.607
= Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                       |           |       |   0.000 |    0.111 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                       | CLKBUF_X3 | 0.001 |   0.001 |    0.113 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.038 |   0.040 |    0.151 | 
     | DLX_CLK__L2_I2/A                                   |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.003 |   0.043 |    0.154 | 
     | DLX_CLK__L2_I2/Z                                   |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.064 |   0.107 |    0.218 | 
     | DLX_CLK__L3_I33/A                                  |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.003 |   0.110 |    0.221 | 
     | DLX_CLK__L3_I33/Z                                  |   ^   | DLX_CLK__L3_N33               | CLKBUF_X3 | 0.061 |   0.171 |    0.282 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK              |   ^   | DLX_CLK__L3_N33               | DFFS_X1   | 0.001 |   0.171 |    0.283 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q               |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17 | DFFS_X1   | 0.100 |   0.271 |    0.382 | 
     | U19388/A1                                          |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17 | NAND3_X1  | 0.000 |   0.271 |    0.382 | 
     | U19388/ZN                                          |   ^   | n24135                        | NAND3_X1  | 0.021 |   0.292 |    0.403 | 
     | U18664/A                                           |   ^   | n24135                        | OAI211_X1 | 0.000 |   0.292 |    0.403 | 
     | U18664/ZN                                          |   v   | net750145                     | OAI211_X1 | 0.035 |   0.327 |    0.438 | 
     | FE_RC_4_0/B2                                       |   v   | net750145                     | AOI22_X1  | 0.000 |   0.327 |    0.438 | 
     | FE_RC_4_0/ZN                                       |   ^   | net786871                     | AOI22_X1  | 0.078 |   0.406 |    0.517 | 
     | U16036/A1                                          |   ^   | net786871                     | AND2_X1   | 0.000 |   0.406 |    0.517 | 
     | U16036/ZN                                          |   ^   | net742288                     | AND2_X1   | 0.059 |   0.464 |    0.576 | 
     | U16516/A2                                          |   ^   | net742288                     | NAND3_X1  | 0.000 |   0.464 |    0.576 | 
     | U16516/ZN                                          |   v   | net715786                     | NAND3_X1  | 0.031 |   0.495 |    0.607 | 
     | U16507/A2                                          |   v   | net715786                     | NOR2_X1   | 0.000 |   0.495 |    0.607 | 
     | U16507/ZN                                          |   ^   | net749609                     | NOR2_X1   | 0.041 |   0.536 |    0.647 | 
     | U16513/A2                                          |   ^   | net749609                     | AND2_X1   | 0.000 |   0.536 |    0.647 | 
     | U16513/ZN                                          |   ^   | net715445                     | AND2_X1   | 0.111 |   0.647 |    0.758 | 
     | U19392/A                                           |   ^   | net715445                     | INV_X2    | 0.007 |   0.654 |    0.765 | 
     | U19392/ZN                                          |   v   | net718337                     | INV_X2    | 0.051 |   0.704 |    0.816 | 
     | U16539/A1                                          |   v   | net718337                     | OAI22_X1  | 0.003 |   0.707 |    0.819 | 
     | U16539/ZN                                          |   ^   | n22762                        | OAI22_X1  | 0.039 |   0.747 |    0.858 | 
     | U16537/A1                                          |   ^   | n22762                        | NOR3_X1   | 0.000 |   0.747 |    0.858 | 
     | U16537/ZN                                          |   v   | net714058                     | NOR3_X1   | 0.022 |   0.769 |    0.880 | 
     | U16535/A                                           |   v   | net714058                     | MUX2_X1   | 0.000 |   0.769 |    0.880 | 
     | U16535/Z                                           |   v   | net713749                     | MUX2_X1   | 0.098 |   0.866 |    0.978 | 
     | U16529/A                                           |   v   | net713749                     | INV_X1    | 0.003 |   0.869 |    0.980 | 
     | U16529/ZN                                          |   ^   | net713695                     | INV_X1    | 0.052 |   0.921 |    1.033 | 
     | U16528/A1                                          |   ^   | net713695                     | NAND2_X1  | 0.000 |   0.921 |    1.033 | 
     | U16528/ZN                                          |   v   | net714323                     | NAND2_X1  | 0.023 |   0.945 |    1.056 | 
     | U16534/A1                                          |   v   | net714323                     | NAND2_X1  | 0.000 |   0.945 |    1.056 | 
     | U16534/ZN                                          |   ^   | net714742                     | NAND2_X1  | 0.021 |   0.965 |    1.077 | 
     | U16592/A1                                          |   ^   | net714742                     | AND2_X1   | 0.000 |   0.965 |    1.077 | 
     | U16592/ZN                                          |   ^   | net742308                     | AND2_X1   | 0.046 |   1.011 |    1.123 | 
     | U16590/B2                                          |   ^   | net742308                     | OAI21_X1  | 0.000 |   1.011 |    1.123 | 
     | U16590/ZN                                          |   v   | n22764                        | OAI21_X1  | 0.020 |   1.031 |    1.142 | 
     | U16586/A1                                          |   v   | n22764                        | NOR2_X1   | 0.000 |   1.031 |    1.142 | 
     | U16586/ZN                                          |   ^   | net732819                     | NOR2_X1   | 0.094 |   1.125 |    1.237 | 
     | U16585/A1                                          |   ^   | net732819                     | NOR2_X1   | 0.003 |   1.128 |    1.240 | 
     | U16585/ZN                                          |   v   | net713921                     | NOR2_X1   | 0.006 |   1.134 |    1.245 | 
     | U16569/A1                                          |   v   | net713921                     | AND2_X1   | 0.000 |   1.134 |    1.245 | 
     | U16569/ZN                                          |   v   | net717607                     | AND2_X1   | 0.036 |   1.170 |    1.282 | 
     | U16588/A2                                          |   v   | net717607                     | OR2_X1    | 0.000 |   1.170 |    1.282 | 
     | U16588/ZN                                          |   v   | net713806                     | OR2_X1    | 0.049 |   1.219 |    1.330 | 
     | U16652/B1                                          |   v   | net713806                     | AOI22_X1  | 0.000 |   1.219 |    1.330 | 
     | U16652/ZN                                          |   ^   | net712473                     | AOI22_X1  | 0.062 |   1.281 |    1.393 | 
     | U16651/B1                                          |   ^   | net712473                     | OAI21_X1  | 0.000 |   1.281 |    1.393 | 
     | U16651/ZN                                          |   v   | n22777                        | OAI21_X1  | 0.020 |   1.301 |    1.413 | 
     | U16650/A1                                          |   v   | n22777                        | NOR2_X1   | 0.000 |   1.301 |    1.413 | 
     | U16650/ZN                                          |   ^   | net713757                     | NOR2_X1   | 0.027 |   1.329 |    1.440 | 
     | U16318/A1                                          |   ^   | net713757                     | NAND3_X1  | 0.000 |   1.329 |    1.440 | 
     | U16318/ZN                                          |   v   | net713488                     | NAND3_X1  | 0.056 |   1.384 |    1.495 | 
     | U16258/A1                                          |   v   | net713488                     | OAI22_X2  | 0.002 |   1.386 |    1.497 | 
     | U16258/ZN                                          |   ^   | net760672                     | OAI22_X2  | 0.053 |   1.439 |    1.550 | 
     | FE_RC_2_0/A1                                       |   ^   | net760672                     | NAND2_X1  | 0.000 |   1.439 |    1.550 | 
     | FE_RC_2_0/ZN                                       |   v   | FE_RN_1_0                     | NAND2_X1  | 0.023 |   1.462 |    1.573 | 
     | FE_RC_3_0/A                                        |   v   | FE_RN_1_0                     | INV_X2    | 0.000 |   1.462 |    1.573 | 
     | FE_RC_3_0/ZN                                       |   ^   | net765340                     | INV_X2    | 0.021 |   1.483 |    1.594 | 
     | FE_OCPC89_net765340/A                              |   ^   | net765340                     | BUF_X8    | 0.000 |   1.483 |    1.594 | 
     | FE_OCPC89_net765340/Z                              |   ^   | FE_OCPN89_net765340           | BUF_X8    | 0.025 |   1.508 |    1.619 | 
     | U16363/A                                           |   ^   | FE_OCPN89_net765340           | INV_X8    | 0.004 |   1.511 |    1.623 | 
     | U16363/ZN                                          |   v   | net716263                     | INV_X8    | 0.012 |   1.523 |    1.635 | 
     | U18560/A1                                          |   v   | net716263                     | NAND2_X1  | 0.031 |   1.555 |    1.666 | 
     | U18560/ZN                                          |   ^   | n26713                        | NAND2_X1  | 0.032 |   1.587 |    1.698 | 
     | U20872/A                                           |   ^   | n26713                        | OAI21_X1  | 0.000 |   1.587 |    1.698 | 
     | U20872/ZN                                          |   v   | n26784                        | OAI21_X1  | 0.019 |   1.607 |    1.718 | 
     | core_inst/IF_stage/PROGRAM_COUNTER/DFF_13/data_reg |   v   | n26784                        | DFFR_X1   | 0.000 |   1.607 |    1.718 | 
     | /D                                                 |       |                               |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |   -0.111 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.110 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.072 | 
     | DLX_CLK__L2_I2/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.069 | 
     | DLX_CLK__L2_I2/Z                                   |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |   -0.004 | 
     | DLX_CLK__L3_I39/A                                  |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.108 |   -0.003 | 
     | DLX_CLK__L3_I39/Z                                  |   ^   | DLX_CLK__L3_N39 | CLKBUF_X3 | 0.062 |   0.170 |    0.059 | 
     | core_inst/IF_stage/PROGRAM_COUNTER/DFF_13/data_reg |   ^   | DLX_CLK__L3_N39 | DFFR_X1   | 0.002 |   0.172 |    0.061 | 
     | /CK                                                |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin core_inst/IFID_IR/DFF_23/data_reg/CK 
Endpoint:   core_inst/IFID_IR/DFF_23/data_reg/D  (v) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q (v) triggered by  leading edge 
of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.170
- Setup                         0.031
+ Phase Shift                   1.580
= Required Time                 1.720
- Arrival Time                  1.608
= Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                               |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK                       |           |       |   0.000 |    0.111 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK                       | CLKBUF_X3 | 0.001 |   0.001 |    0.113 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.038 |   0.040 |    0.151 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.003 |   0.043 |    0.154 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.064 |   0.107 |    0.218 | 
     | DLX_CLK__L3_I33/A                     |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.003 |   0.110 |    0.221 | 
     | DLX_CLK__L3_I33/Z                     |   ^   | DLX_CLK__L3_N33               | CLKBUF_X3 | 0.061 |   0.171 |    0.282 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK |   ^   | DLX_CLK__L3_N33               | DFFS_X1   | 0.001 |   0.171 |    0.283 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q  |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17 | DFFS_X1   | 0.100 |   0.271 |    0.382 | 
     | U19388/A1                             |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17 | NAND3_X1  | 0.000 |   0.271 |    0.382 | 
     | U19388/ZN                             |   ^   | n24135                        | NAND3_X1  | 0.021 |   0.292 |    0.403 | 
     | U18664/A                              |   ^   | n24135                        | OAI211_X1 | 0.000 |   0.292 |    0.403 | 
     | U18664/ZN                             |   v   | net750145                     | OAI211_X1 | 0.035 |   0.327 |    0.439 | 
     | FE_RC_4_0/B2                          |   v   | net750145                     | AOI22_X1  | 0.000 |   0.327 |    0.439 | 
     | FE_RC_4_0/ZN                          |   ^   | net786871                     | AOI22_X1  | 0.078 |   0.406 |    0.517 | 
     | U16036/A1                             |   ^   | net786871                     | AND2_X1   | 0.000 |   0.406 |    0.517 | 
     | U16036/ZN                             |   ^   | net742288                     | AND2_X1   | 0.059 |   0.464 |    0.576 | 
     | U16516/A2                             |   ^   | net742288                     | NAND3_X1  | 0.000 |   0.464 |    0.576 | 
     | U16516/ZN                             |   v   | net715786                     | NAND3_X1  | 0.031 |   0.495 |    0.607 | 
     | U16507/A2                             |   v   | net715786                     | NOR2_X1   | 0.000 |   0.495 |    0.607 | 
     | U16507/ZN                             |   ^   | net749609                     | NOR2_X1   | 0.041 |   0.536 |    0.647 | 
     | U16513/A2                             |   ^   | net749609                     | AND2_X1   | 0.000 |   0.536 |    0.647 | 
     | U16513/ZN                             |   ^   | net715445                     | AND2_X1   | 0.111 |   0.647 |    0.758 | 
     | U19392/A                              |   ^   | net715445                     | INV_X2    | 0.007 |   0.654 |    0.765 | 
     | U19392/ZN                             |   v   | net718337                     | INV_X2    | 0.051 |   0.704 |    0.816 | 
     | U16539/A1                             |   v   | net718337                     | OAI22_X1  | 0.003 |   0.707 |    0.819 | 
     | U16539/ZN                             |   ^   | n22762                        | OAI22_X1  | 0.039 |   0.747 |    0.858 | 
     | U16537/A1                             |   ^   | n22762                        | NOR3_X1   | 0.000 |   0.747 |    0.858 | 
     | U16537/ZN                             |   v   | net714058                     | NOR3_X1   | 0.022 |   0.769 |    0.880 | 
     | U16535/A                              |   v   | net714058                     | MUX2_X1   | 0.000 |   0.769 |    0.880 | 
     | U16535/Z                              |   v   | net713749                     | MUX2_X1   | 0.098 |   0.866 |    0.978 | 
     | U16529/A                              |   v   | net713749                     | INV_X1    | 0.003 |   0.869 |    0.980 | 
     | U16529/ZN                             |   ^   | net713695                     | INV_X1    | 0.052 |   0.921 |    1.033 | 
     | U16528/A1                             |   ^   | net713695                     | NAND2_X1  | 0.000 |   0.921 |    1.033 | 
     | U16528/ZN                             |   v   | net714323                     | NAND2_X1  | 0.023 |   0.945 |    1.056 | 
     | U16534/A1                             |   v   | net714323                     | NAND2_X1  | 0.000 |   0.945 |    1.056 | 
     | U16534/ZN                             |   ^   | net714742                     | NAND2_X1  | 0.021 |   0.965 |    1.077 | 
     | U16592/A1                             |   ^   | net714742                     | AND2_X1   | 0.000 |   0.965 |    1.077 | 
     | U16592/ZN                             |   ^   | net742308                     | AND2_X1   | 0.046 |   1.011 |    1.123 | 
     | U16590/B2                             |   ^   | net742308                     | OAI21_X1  | 0.000 |   1.011 |    1.123 | 
     | U16590/ZN                             |   v   | n22764                        | OAI21_X1  | 0.020 |   1.031 |    1.142 | 
     | U16586/A1                             |   v   | n22764                        | NOR2_X1   | 0.000 |   1.031 |    1.142 | 
     | U16586/ZN                             |   ^   | net732819                     | NOR2_X1   | 0.094 |   1.125 |    1.237 | 
     | U16585/A1                             |   ^   | net732819                     | NOR2_X1   | 0.003 |   1.128 |    1.240 | 
     | U16585/ZN                             |   v   | net713921                     | NOR2_X1   | 0.006 |   1.134 |    1.246 | 
     | U16569/A1                             |   v   | net713921                     | AND2_X1   | 0.000 |   1.134 |    1.246 | 
     | U16569/ZN                             |   v   | net717607                     | AND2_X1   | 0.036 |   1.170 |    1.282 | 
     | U16588/A2                             |   v   | net717607                     | OR2_X1    | 0.000 |   1.170 |    1.282 | 
     | U16588/ZN                             |   v   | net713806                     | OR2_X1    | 0.049 |   1.219 |    1.330 | 
     | U16652/B1                             |   v   | net713806                     | AOI22_X1  | 0.000 |   1.219 |    1.330 | 
     | U16652/ZN                             |   ^   | net712473                     | AOI22_X1  | 0.062 |   1.281 |    1.393 | 
     | U16651/B1                             |   ^   | net712473                     | OAI21_X1  | 0.000 |   1.281 |    1.393 | 
     | U16651/ZN                             |   v   | n22777                        | OAI21_X1  | 0.020 |   1.301 |    1.413 | 
     | U16650/A1                             |   v   | n22777                        | NOR2_X1   | 0.000 |   1.301 |    1.413 | 
     | U16650/ZN                             |   ^   | net713757                     | NOR2_X1   | 0.027 |   1.329 |    1.440 | 
     | U16318/A1                             |   ^   | net713757                     | NAND3_X1  | 0.000 |   1.329 |    1.440 | 
     | U16318/ZN                             |   v   | net713488                     | NAND3_X1  | 0.056 |   1.384 |    1.496 | 
     | U16258/A1                             |   v   | net713488                     | OAI22_X2  | 0.002 |   1.386 |    1.497 | 
     | U16258/ZN                             |   ^   | net760672                     | OAI22_X2  | 0.053 |   1.439 |    1.550 | 
     | FE_RC_2_0/A1                          |   ^   | net760672                     | NAND2_X1  | 0.000 |   1.439 |    1.550 | 
     | FE_RC_2_0/ZN                          |   v   | FE_RN_1_0                     | NAND2_X1  | 0.023 |   1.462 |    1.573 | 
     | FE_RC_3_0/A                           |   v   | FE_RN_1_0                     | INV_X2    | 0.000 |   1.462 |    1.573 | 
     | FE_RC_3_0/ZN                          |   ^   | net765340                     | INV_X2    | 0.021 |   1.483 |    1.594 | 
     | FE_OCPC98_net765340/A                 |   ^   | net765340                     | BUF_X2    | 0.000 |   1.483 |    1.594 | 
     | FE_OCPC98_net765340/Z                 |   ^   | FE_OCPN98_net765340           | BUF_X2    | 0.029 |   1.512 |    1.623 | 
     | FE_OCPC97_net765340/A                 |   ^   | FE_OCPN98_net765340           | BUF_X1    | 0.000 |   1.512 |    1.623 | 
     | FE_OCPC97_net765340/Z                 |   ^   | FE_OCPN97_net765340           | BUF_X1    | 0.047 |   1.559 |    1.670 | 
     | FE_OCPC94_net765340/A                 |   ^   | FE_OCPN97_net765340           | BUF_X2    | 0.001 |   1.560 |    1.671 | 
     | FE_OCPC94_net765340/Z                 |   ^   | FE_OCPN94_net765340           | BUF_X2    | 0.037 |   1.597 |    1.709 | 
     | U16815/A1                             |   ^   | FE_OCPN94_net765340           | NOR2_X1   | 0.000 |   1.598 |    1.709 | 
     | U16815/ZN                             |   v   | core_inst/IFID_IR/DFF_23/N3   | NOR2_X1   | 0.010 |   1.608 |    1.720 | 
     | core_inst/IFID_IR/DFF_23/data_reg/D   |   v   | core_inst/IFID_IR/DFF_23/N3   | DFFR_X1   | 0.000 |   1.608 |    1.720 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |   -0.111 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.110 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.072 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.069 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |   -0.005 | 
     | DLX_CLK__L3_I42/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.001 |   0.108 |   -0.003 | 
     | DLX_CLK__L3_I42/Z                    |   ^   | DLX_CLK__L3_N42 | CLKBUF_X3 | 0.061 |   0.169 |    0.057 | 
     | core_inst/IFID_IR/DFF_23/data_reg/CK |   ^   | DLX_CLK__L3_N42 | DFFR_X1   | 0.001 |   0.170 |    0.059 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin core_inst/IDEX_RF_IN2/DFF_24/data_reg/CK 
Endpoint:   core_inst/IDEX_RF_IN2/DFF_24/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q    (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
- Setup                         0.033
+ Phase Shift                   1.580
= Required Time                 1.719
- Arrival Time                  1.607
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK                         |           |       |   0.000 |    0.112 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK                         | CLKBUF_X3 | 0.001 |   0.001 |    0.114 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.038 |   0.040 |    0.152 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.003 |   0.043 |    0.155 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.064 |   0.107 |    0.219 | 
     | DLX_CLK__L3_I33/A                       |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.003 |   0.110 |    0.222 | 
     | DLX_CLK__L3_I33/Z                       |   ^   | DLX_CLK__L3_N33                 | CLKBUF_X3 | 0.061 |   0.171 |    0.283 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK   |   ^   | DLX_CLK__L3_N33                 | DFFS_X1   | 0.001 |   0.171 |    0.284 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q    |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | DFFS_X1   | 0.100 |   0.271 |    0.383 | 
     | U19388/A1                               |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17   | NAND3_X1  | 0.000 |   0.271 |    0.383 | 
     | U19388/ZN                               |   ^   | n24135                          | NAND3_X1  | 0.021 |   0.292 |    0.404 | 
     | U18664/A                                |   ^   | n24135                          | OAI211_X1 | 0.000 |   0.292 |    0.404 | 
     | U18664/ZN                               |   v   | net750145                       | OAI211_X1 | 0.035 |   0.327 |    0.440 | 
     | FE_RC_4_0/B2                            |   v   | net750145                       | AOI22_X1  | 0.000 |   0.327 |    0.440 | 
     | FE_RC_4_0/ZN                            |   ^   | net786871                       | AOI22_X1  | 0.078 |   0.406 |    0.518 | 
     | U16036/A1                               |   ^   | net786871                       | AND2_X1   | 0.000 |   0.406 |    0.518 | 
     | U16036/ZN                               |   ^   | net742288                       | AND2_X1   | 0.059 |   0.464 |    0.577 | 
     | U16516/A2                               |   ^   | net742288                       | NAND3_X1  | 0.000 |   0.464 |    0.577 | 
     | U16516/ZN                               |   v   | net715786                       | NAND3_X1  | 0.031 |   0.495 |    0.608 | 
     | U16507/A2                               |   v   | net715786                       | NOR2_X1   | 0.000 |   0.495 |    0.608 | 
     | U16507/ZN                               |   ^   | net749609                       | NOR2_X1   | 0.041 |   0.536 |    0.648 | 
     | U16513/A2                               |   ^   | net749609                       | AND2_X1   | 0.000 |   0.536 |    0.648 | 
     | U16513/ZN                               |   ^   | net715445                       | AND2_X1   | 0.111 |   0.647 |    0.759 | 
     | U19392/A                                |   ^   | net715445                       | INV_X2    | 0.007 |   0.654 |    0.766 | 
     | U19392/ZN                               |   v   | net718337                       | INV_X2    | 0.051 |   0.704 |    0.817 | 
     | U16539/A1                               |   v   | net718337                       | OAI22_X1  | 0.003 |   0.707 |    0.820 | 
     | U16539/ZN                               |   ^   | n22762                          | OAI22_X1  | 0.039 |   0.747 |    0.859 | 
     | U16537/A1                               |   ^   | n22762                          | NOR3_X1   | 0.000 |   0.747 |    0.859 | 
     | U16537/ZN                               |   v   | net714058                       | NOR3_X1   | 0.022 |   0.769 |    0.881 | 
     | U16535/A                                |   v   | net714058                       | MUX2_X1   | 0.000 |   0.769 |    0.881 | 
     | U16535/Z                                |   v   | net713749                       | MUX2_X1   | 0.098 |   0.866 |    0.979 | 
     | U16529/A                                |   v   | net713749                       | INV_X1    | 0.003 |   0.869 |    0.981 | 
     | U16529/ZN                               |   ^   | net713695                       | INV_X1    | 0.052 |   0.921 |    1.034 | 
     | U16528/A1                               |   ^   | net713695                       | NAND2_X1  | 0.000 |   0.921 |    1.034 | 
     | U16528/ZN                               |   v   | net714323                       | NAND2_X1  | 0.023 |   0.945 |    1.057 | 
     | U16534/A1                               |   v   | net714323                       | NAND2_X1  | 0.000 |   0.945 |    1.057 | 
     | U16534/ZN                               |   ^   | net714742                       | NAND2_X1  | 0.021 |   0.965 |    1.078 | 
     | U16592/A1                               |   ^   | net714742                       | AND2_X1   | 0.000 |   0.965 |    1.078 | 
     | U16592/ZN                               |   ^   | net742308                       | AND2_X1   | 0.046 |   1.011 |    1.124 | 
     | U16590/B2                               |   ^   | net742308                       | OAI21_X1  | 0.000 |   1.011 |    1.124 | 
     | U16590/ZN                               |   v   | n22764                          | OAI21_X1  | 0.020 |   1.031 |    1.143 | 
     | U16586/A1                               |   v   | n22764                          | NOR2_X1   | 0.000 |   1.031 |    1.143 | 
     | U16586/ZN                               |   ^   | net732819                       | NOR2_X1   | 0.094 |   1.125 |    1.238 | 
     | U16585/A1                               |   ^   | net732819                       | NOR2_X1   | 0.003 |   1.128 |    1.241 | 
     | U16585/ZN                               |   v   | net713921                       | NOR2_X1   | 0.006 |   1.134 |    1.247 | 
     | U16569/A1                               |   v   | net713921                       | AND2_X1   | 0.000 |   1.134 |    1.247 | 
     | U16569/ZN                               |   v   | net717607                       | AND2_X1   | 0.036 |   1.170 |    1.283 | 
     | U16588/A2                               |   v   | net717607                       | OR2_X1    | 0.000 |   1.170 |    1.283 | 
     | U16588/ZN                               |   v   | net713806                       | OR2_X1    | 0.049 |   1.219 |    1.331 | 
     | U16652/B1                               |   v   | net713806                       | AOI22_X1  | 0.000 |   1.219 |    1.331 | 
     | U16652/ZN                               |   ^   | net712473                       | AOI22_X1  | 0.062 |   1.281 |    1.394 | 
     | U16651/B1                               |   ^   | net712473                       | OAI21_X1  | 0.000 |   1.281 |    1.394 | 
     | U16651/ZN                               |   v   | n22777                          | OAI21_X1  | 0.020 |   1.301 |    1.414 | 
     | U16650/A1                               |   v   | n22777                          | NOR2_X1   | 0.000 |   1.301 |    1.414 | 
     | U16650/ZN                               |   ^   | net713757                       | NOR2_X1   | 0.027 |   1.329 |    1.441 | 
     | U16318/A1                               |   ^   | net713757                       | NAND3_X1  | 0.000 |   1.329 |    1.441 | 
     | U16318/ZN                               |   v   | net713488                       | NAND3_X1  | 0.056 |   1.384 |    1.497 | 
     | U16258/A1                               |   v   | net713488                       | OAI22_X2  | 0.002 |   1.386 |    1.498 | 
     | U16258/ZN                               |   ^   | net760672                       | OAI22_X2  | 0.053 |   1.439 |    1.551 | 
     | FE_RC_2_0/A1                            |   ^   | net760672                       | NAND2_X1  | 0.000 |   1.439 |    1.551 | 
     | FE_RC_2_0/ZN                            |   v   | FE_RN_1_0                       | NAND2_X1  | 0.023 |   1.462 |    1.574 | 
     | FE_RC_3_0/A                             |   v   | FE_RN_1_0                       | INV_X2    | 0.000 |   1.462 |    1.574 | 
     | FE_RC_3_0/ZN                            |   ^   | net765340                       | INV_X2    | 0.021 |   1.483 |    1.595 | 
     | FE_OCPC89_net765340/A                   |   ^   | net765340                       | BUF_X8    | 0.000 |   1.483 |    1.595 | 
     | FE_OCPC89_net765340/Z                   |   ^   | FE_OCPN89_net765340             | BUF_X8    | 0.025 |   1.508 |    1.620 | 
     | U16363/A                                |   ^   | FE_OCPN89_net765340             | INV_X8    | 0.004 |   1.511 |    1.624 | 
     | U16363/ZN                               |   v   | net716263                       | INV_X8    | 0.012 |   1.523 |    1.636 | 
     | U21056/A1                               |   v   | net716263                       | NAND3_X1  | 0.037 |   1.560 |    1.673 | 
     | U21056/ZN                               |   ^   | n26659                          | NAND3_X1  | 0.027 |   1.587 |    1.700 | 
     | U20901/A                                |   ^   | n26659                          | OAI21_X1  | 0.000 |   1.587 |    1.700 | 
     | U20901/ZN                               |   v   | core_inst/IDEX_RF_IN2/DFF_24/N3 | OAI21_X1  | 0.020 |   1.607 |    1.719 | 
     | core_inst/IDEX_RF_IN2/DFF_24/data_reg/D |   v   | core_inst/IDEX_RF_IN2/DFF_24/N3 | DFFR_X1   | 0.000 |   1.607 |    1.719 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |   -0.112 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.111 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.073 | 
     | DLX_CLK__L2_I3/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |   -0.072 | 
     | DLX_CLK__L2_I3/Z                         |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |   -0.009 | 
     | DLX_CLK__L3_I51/A                        |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.106 |   -0.006 | 
     | DLX_CLK__L3_I51/Z                        |   ^   | DLX_CLK__L3_N51 | CLKBUF_X3 | 0.065 |   0.171 |    0.059 | 
     | core_inst/IDEX_RF_IN2/DFF_24/data_reg/CK |   ^   | DLX_CLK__L3_N51 | DFFR_X1   | 0.001 |   0.172 |    0.060 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin core_inst/IDEX_NPC/DFF_27/data_reg/CK 
Endpoint:   core_inst/IDEX_NPC/DFF_27/data_reg/D (v) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/Q (v) triggered by  leading edge 
of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
- Setup                         0.031
+ Phase Shift                   1.580
= Required Time                 1.720
- Arrival Time                  1.608
= Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                               |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK                       |           |       |   0.000 |    0.113 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK                       | CLKBUF_X3 | 0.001 |   0.001 |    0.114 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.038 |   0.039 |    0.152 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.003 |   0.042 |    0.155 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.064 |   0.107 |    0.220 | 
     | DLX_CLK__L3_I33/A                     |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.003 |   0.110 |    0.223 | 
     | DLX_CLK__L3_I33/Z                     |   ^   | DLX_CLK__L3_N33               | CLKBUF_X3 | 0.061 |   0.171 |    0.283 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK |   ^   | DLX_CLK__L3_N33               | DFFS_X1   | 0.001 |   0.171 |    0.284 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/Q  |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17 | DFFS_X1   | 0.100 |   0.271 |    0.384 | 
     | U19388/A1                             |   v   | cu_inst/FW_UNIT/ITD_EXMEM/N17 | NAND3_X1  | 0.000 |   0.271 |    0.384 | 
     | U19388/ZN                             |   ^   | n24135                        | NAND3_X1  | 0.021 |   0.292 |    0.405 | 
     | U18664/A                              |   ^   | n24135                        | OAI211_X1 | 0.000 |   0.292 |    0.405 | 
     | U18664/ZN                             |   v   | net750145                     | OAI211_X1 | 0.035 |   0.327 |    0.440 | 
     | FE_RC_4_0/B2                          |   v   | net750145                     | AOI22_X1  | 0.000 |   0.327 |    0.440 | 
     | FE_RC_4_0/ZN                          |   ^   | net786871                     | AOI22_X1  | 0.078 |   0.405 |    0.518 | 
     | U16036/A1                             |   ^   | net786871                     | AND2_X1   | 0.000 |   0.405 |    0.518 | 
     | U16036/ZN                             |   ^   | net742288                     | AND2_X1   | 0.059 |   0.464 |    0.577 | 
     | U16516/A2                             |   ^   | net742288                     | NAND3_X1  | 0.000 |   0.464 |    0.577 | 
     | U16516/ZN                             |   v   | net715786                     | NAND3_X1  | 0.031 |   0.495 |    0.608 | 
     | U16507/A2                             |   v   | net715786                     | NOR2_X1   | 0.000 |   0.495 |    0.608 | 
     | U16507/ZN                             |   ^   | net749609                     | NOR2_X1   | 0.041 |   0.536 |    0.649 | 
     | U16513/A2                             |   ^   | net749609                     | AND2_X1   | 0.000 |   0.536 |    0.649 | 
     | U16513/ZN                             |   ^   | net715445                     | AND2_X1   | 0.111 |   0.646 |    0.759 | 
     | U19392/A                              |   ^   | net715445                     | INV_X2    | 0.007 |   0.654 |    0.766 | 
     | U19392/ZN                             |   v   | net718337                     | INV_X2    | 0.051 |   0.704 |    0.817 | 
     | U16539/A1                             |   v   | net718337                     | OAI22_X1  | 0.003 |   0.707 |    0.820 | 
     | U16539/ZN                             |   ^   | n22762                        | OAI22_X1  | 0.039 |   0.747 |    0.860 | 
     | U16537/A1                             |   ^   | n22762                        | NOR3_X1   | 0.000 |   0.747 |    0.860 | 
     | U16537/ZN                             |   v   | net714058                     | NOR3_X1   | 0.022 |   0.769 |    0.881 | 
     | U16535/A                              |   v   | net714058                     | MUX2_X1   | 0.000 |   0.769 |    0.881 | 
     | U16535/Z                              |   v   | net713749                     | MUX2_X1   | 0.098 |   0.866 |    0.979 | 
     | U16529/A                              |   v   | net713749                     | INV_X1    | 0.003 |   0.869 |    0.982 | 
     | U16529/ZN                             |   ^   | net713695                     | INV_X1    | 0.052 |   0.921 |    1.034 | 
     | U16528/A1                             |   ^   | net713695                     | NAND2_X1  | 0.000 |   0.921 |    1.034 | 
     | U16528/ZN                             |   v   | net714323                     | NAND2_X1  | 0.023 |   0.945 |    1.058 | 
     | U16534/A1                             |   v   | net714323                     | NAND2_X1  | 0.000 |   0.945 |    1.058 | 
     | U16534/ZN                             |   ^   | net714742                     | NAND2_X1  | 0.021 |   0.965 |    1.078 | 
     | U16592/A1                             |   ^   | net714742                     | AND2_X1   | 0.000 |   0.965 |    1.078 | 
     | U16592/ZN                             |   ^   | net742308                     | AND2_X1   | 0.046 |   1.011 |    1.124 | 
     | U16590/B2                             |   ^   | net742308                     | OAI21_X1  | 0.000 |   1.011 |    1.124 | 
     | U16590/ZN                             |   v   | n22764                        | OAI21_X1  | 0.020 |   1.031 |    1.144 | 
     | U16586/A1                             |   v   | n22764                        | NOR2_X1   | 0.000 |   1.031 |    1.144 | 
     | U16586/ZN                             |   ^   | net732819                     | NOR2_X1   | 0.094 |   1.125 |    1.238 | 
     | U16585/A1                             |   ^   | net732819                     | NOR2_X1   | 0.003 |   1.128 |    1.241 | 
     | U16585/ZN                             |   v   | net713921                     | NOR2_X1   | 0.006 |   1.134 |    1.247 | 
     | U16569/A1                             |   v   | net713921                     | AND2_X1   | 0.000 |   1.134 |    1.247 | 
     | U16569/ZN                             |   v   | net717607                     | AND2_X1   | 0.036 |   1.170 |    1.283 | 
     | U16588/A2                             |   v   | net717607                     | OR2_X1    | 0.000 |   1.170 |    1.283 | 
     | U16588/ZN                             |   v   | net713806                     | OR2_X1    | 0.049 |   1.219 |    1.332 | 
     | U16652/B1                             |   v   | net713806                     | AOI22_X1  | 0.000 |   1.219 |    1.332 | 
     | U16652/ZN                             |   ^   | net712473                     | AOI22_X1  | 0.062 |   1.281 |    1.394 | 
     | U16651/B1                             |   ^   | net712473                     | OAI21_X1  | 0.000 |   1.281 |    1.394 | 
     | U16651/ZN                             |   v   | n22777                        | OAI21_X1  | 0.020 |   1.301 |    1.414 | 
     | U16650/A1                             |   v   | n22777                        | NOR2_X1   | 0.000 |   1.301 |    1.414 | 
     | U16650/ZN                             |   ^   | net713757                     | NOR2_X1   | 0.027 |   1.329 |    1.441 | 
     | U16318/A1                             |   ^   | net713757                     | NAND3_X1  | 0.000 |   1.329 |    1.441 | 
     | U16318/ZN                             |   v   | net713488                     | NAND3_X1  | 0.056 |   1.384 |    1.497 | 
     | U16258/A1                             |   v   | net713488                     | OAI22_X2  | 0.002 |   1.386 |    1.499 | 
     | U16258/ZN                             |   ^   | net760672                     | OAI22_X2  | 0.053 |   1.439 |    1.552 | 
     | FE_RC_2_0/A1                          |   ^   | net760672                     | NAND2_X1  | 0.000 |   1.439 |    1.552 | 
     | FE_RC_2_0/ZN                          |   v   | FE_RN_1_0                     | NAND2_X1  | 0.023 |   1.462 |    1.574 | 
     | FE_RC_3_0/A                           |   v   | FE_RN_1_0                     | INV_X2    | 0.000 |   1.462 |    1.574 | 
     | FE_RC_3_0/ZN                          |   ^   | net765340                     | INV_X2    | 0.021 |   1.483 |    1.596 | 
     | FE_OCPC89_net765340/A                 |   ^   | net765340                     | BUF_X8    | 0.000 |   1.483 |    1.596 | 
     | FE_OCPC89_net765340/Z                 |   ^   | FE_OCPN89_net765340           | BUF_X8    | 0.025 |   1.508 |    1.620 | 
     | U16363/A                              |   ^   | FE_OCPN89_net765340           | INV_X8    | 0.004 |   1.511 |    1.624 | 
     | U16363/ZN                             |   v   | net716263                     | INV_X8    | 0.012 |   1.523 |    1.636 | 
     | U17172/A1                             |   v   | net716263                     | AND2_X1   | 0.041 |   1.564 |    1.677 | 
     | U17172/ZN                             |   v   | core_inst/IDEX_NPC/DFF_27/N3  | AND2_X1   | 0.043 |   1.608 |    1.720 | 
     | core_inst/IDEX_NPC/DFF_27/data_reg/D  |   v   | core_inst/IDEX_NPC/DFF_27/N3  | DFFR_X1   | 0.000 |   1.608 |    1.720 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |   -0.113 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.112 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.073 | 
     | DLX_CLK__L2_I3/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |   -0.072 | 
     | DLX_CLK__L2_I3/Z                      |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |   -0.009 | 
     | DLX_CLK__L3_I46/A                     |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.004 |   0.107 |   -0.006 | 
     | DLX_CLK__L3_I46/Z                     |   ^   | DLX_CLK__L3_N46 | CLKBUF_X3 | 0.062 |   0.169 |    0.056 | 
     | core_inst/IDEX_NPC/DFF_27/data_reg/CK |   ^   | DLX_CLK__L3_N46 | DFFR_X1   | 0.002 |   0.171 |    0.058 | 
     +----------------------------------------------------------------------------------------------------------+ 

