
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359873500                       # Number of ticks simulated
final_tick                               2267536499500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              479771818                       # Simulator instruction rate (inst/s)
host_op_rate                                479755362                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              927371108                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823460                       # Number of bytes of host memory used
host_seconds                                     0.39                       # Real time elapsed on the host
sim_insts                                   186166976                       # Number of instructions simulated
sim_ops                                     186166976                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus04.inst       123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       210176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        82496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       108416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       593600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1153536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       123584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        35200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       108416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       572544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          572544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         3284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         1289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         9275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8946                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8946                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus04.inst    343409559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    584027443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     97812148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    229236107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst    301261415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data   1649468494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       177840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3205393006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst    343409559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     97812148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst    301261415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        742483123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1590959045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1590959045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1590959045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst    343409559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    584027443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     97812148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    229236107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst    301261415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data   1649468494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       177840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4796352051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855569                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280298                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575270                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852110                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001124                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428003                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853087                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574916                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         232.510176                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   231.935615                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574562                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.452999                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.454121                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362712500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362877000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.729676                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.155469                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574207                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881163                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882285                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141257500     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154416000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62917000     75.79%     75.79% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.21%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4896                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.298037                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67505                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4896                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.787786                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.112274                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.185762                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047094                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.863644                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.910738                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131486                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131486                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31309                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31309                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25776                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25776                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          587                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          587                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57085                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57085                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57085                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57085                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2861                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2861                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2124                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2124                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           19                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4985                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4985                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4985                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4985                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34170                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34170                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27900                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27900                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62070                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62070                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62070                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62070                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083728                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083728                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076129                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076129                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080313                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080313                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080313                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080313                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2983                       # number of writebacks
system.cpu04.dcache.writebacks::total            2983                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            269954                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.591561                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.397647                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.601727                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051558                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948441                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343724                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343724                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168199                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168199                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168199                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168199                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168199                       # number of overall hits
system.cpu04.icache.overall_hits::total        168199                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170641                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170641                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170641                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170641                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170641                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170641                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014311                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014311                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014311                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014311                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014311                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014311                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              355972500     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363027500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1920556500     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.637271                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39800                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.283422                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.951833                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.685438                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126859                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702511                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829370                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23769                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23769                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12959                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12959                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1548                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1548                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          645                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          645                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047413                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047413                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          816                       # number of writebacks
system.cpu05.dcache.writebacks::total             816                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.122550                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.877450                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383052                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616948                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558670500     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568446500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1708356500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12294                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.851019                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155492                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12294                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647796                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.562589                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.288430                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210083                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621657                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831740                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357106                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357106                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77162                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77162                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157236                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157236                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157236                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157236                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5614                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5614                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12472                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12472                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12472                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12472                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8098                       # number of writebacks
system.cpu06.dcache.writebacks::total            8098                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875805                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.316319                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.559486                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.402962                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596796                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.188665                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.043679                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144986                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685632                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687868                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.451803                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.307085                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144718                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707631                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002236                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709867                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.266745                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.122382                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144363                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791255                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091741                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.947732                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.144009                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775289                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998788                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855134                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143655                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002234                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855358                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143300                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777061                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998527                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855581                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142946                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855805                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142592                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002232                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362721500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132242                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.706712                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.425530                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892005                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006690                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898696                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18761                       # number of replacements
system.l2.tags.tagsinuse                  4009.022344                       # Cycle average of tags in use
system.l2.tags.total_refs                       21454                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18761                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143542                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1726.948385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.528016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.604215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.886812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       17.550436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       38.423532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        2.497215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.010372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.570941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        1.003190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   402.857734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   331.102616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst   133.479326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   147.244037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst   439.488739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   761.826779                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.421618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.004285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.009381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.098354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.080836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.032588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.035948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.107297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.185993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978765                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    421011                       # Number of tag accesses
system.l2.tags.data_accesses                   421011                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11900                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11900                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4950                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4950                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          223                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   801                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         2763                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4007                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         1040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         2440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4180                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          511                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         1263                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          733                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          769                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         2763                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         2947                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8988                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          511                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         1263                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          733                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          769                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         2763                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         2947                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2.overall_hits::total                    8988                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus04.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         1709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         6102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8354                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4175                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         1575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5500                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus04.inst         1931                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         3284                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          550                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         1289                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1694                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         9280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18029                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus04.inst         1931                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         3284                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          550                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         1289                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1694                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         9280                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            1                       # number of overall misses
system.l2.overall_misses::total                 18029                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              131                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         1932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         6609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         2615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         1445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         5618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         4547                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         2058                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        12227                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27017                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         4547                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         2058                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        12227                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27017                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.037037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.160305                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.884576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.884176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.923286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912507                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510266                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.602294                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.516955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.565682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568182                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.722234                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.626336                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.758976                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667321                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.722234                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.626336                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.758976                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667321                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8946                       # number of writebacks
system.l2.writebacks::total                      8946                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9675                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8946                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7064                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              138                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8590                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8349                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9675                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1726080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1726352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1726352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34545                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34545    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34545                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534661050                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532336219.298656                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324830.701344                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534661135                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532336304.255078                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324830.744922                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534661220                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532336389.211500                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324830.788500                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534661305                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532336474.167923                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324830.832078                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34663                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8137                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28488                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4579                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63151                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12716                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308138                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170529                       # Number of instructions committed
system.switch_cpus04.committedOps              170529                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164712                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17799                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164712                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227211                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116707                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63415                       # number of memory refs
system.switch_cpus04.num_load_insts             34867                       # Number of load instructions
system.switch_cpus04.num_store_insts            28548                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235043.380438                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73094.619562                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237214                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762786                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23478                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99750     58.46%     60.11% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.21% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35820     20.99%     81.22% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28828     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170641                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534661584                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3635953753.066797                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898707830.933203                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198186                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801814                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535073000                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658529888.617723                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876543111.382277                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634288                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365712                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534661560                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532336729.037189                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324830.962811                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534661645                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532336813.993611                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324831.006389                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534661730                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532336898.950033                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324831.049967                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534661815                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532336983.906456                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324831.093544                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534661900                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532337068.862878                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324831.137122                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534661985                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532337153.819300                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324831.180700                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534662070                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532337238.775723                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324831.224278                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534662155                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532337323.732144                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324831.267856                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534662330                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531770466.603992                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891863.396008                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        55511                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         9358                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2853                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1626                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18519                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                34                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4950                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5110                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             243                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9396                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10337                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         6469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        14457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         5815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        11754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        36732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 78542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       257728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       505808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       115712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       192856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       467008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1322368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2865232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18761                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            74306                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.864102                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.708938                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59735     80.39%     80.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5453      7.34%     87.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2270      3.05%     90.78% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1413      1.90%     92.69% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1165      1.57%     94.25% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    846      1.14%     95.39% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    436      0.59%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    237      0.32%     96.30% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    103      0.14%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    132      0.18%     96.61% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   235      0.32%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   211      0.28%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   109      0.15%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   167      0.22%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   308      0.41%     98.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  1439      1.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    47      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74306                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  4.207134                       # Number of seconds simulated
sim_ticks                                4207134007500                       # Number of ticks simulated
final_tick                               6475032028000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2509462                       # Simulator instruction rate (inst/s)
host_op_rate                                  2509462                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1209983826                       # Simulator tick rate (ticks/s)
host_mem_usage                                 859300                       # Number of bytes of host memory used
host_seconds                                  3477.02                       # Real time elapsed on the host
sim_insts                                  8725441097                       # Number of instructions simulated
sim_ops                                    8725441097                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst       967360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data       533504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst       139392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data       402304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst     17102656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data   1823279040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst       165760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data       398784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       399744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       999680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst       215040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data       894144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       269504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst        43840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data       259392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       180672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data       651264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        95744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data       356736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst        38720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data       590912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst        38784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data       251712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst        38272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data       252544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst        51264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data       239040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst        44288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data       259456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst       323712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data       369728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1849906176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst       967360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst       139392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst     17102656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst       165760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       399744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst       215040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst        43840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       180672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        95744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst        38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst        38272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst        51264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst        44288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst       323712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19894400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1361939520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1361939520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst        15115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data         8336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst         2178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data         6286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst       267229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data     28488735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst         2590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data         6231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         6246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data        15620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst         3360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data        13971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         4211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst          685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data         4053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         2823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data        10176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst         1496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data         5574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst          605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data         9233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst          606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data         3933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst          598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data         3946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst          801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data         3735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst          692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data         4054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst         5058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data         5777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28904784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      21280305                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           21280305                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       229933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       126809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        33132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data        95624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst      4065156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    433377933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst        39400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data        94788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst        95016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data       237615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst        51113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data       212530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst        11683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data        64059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst        10420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data        61655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst        42944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data       154800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst        22758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data        84793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst         9203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       140455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst         9219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data        59830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst         9097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data        60028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst        12185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data        56818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        10527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        61670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst        76944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data        87881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             439706977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       229933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        33132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst      4065156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst        39400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst        95016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst        51113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst        11683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst        10420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst        42944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst        22758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst         9203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst         9219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst         9097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst        12185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        10527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst        76944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4728730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       323721450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323721450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       323721450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       229933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       126809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        33132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data        95624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst      4065156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    433377933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst        39400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data        94788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst        95016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data       237615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst        51113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data       212530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst        11683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data        64059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst        10420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data        61655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst        42944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data       154800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst        22758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data        84793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst         9203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       140455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst         9219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data        59830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst         9097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data        60028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst        12185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data        56818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        10527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        61670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst        76944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data        87881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            763428427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   4417                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    87079                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                  18617     23.74%     23.74% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   373      0.48%     24.21% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  4308      5.49%     29.70% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   103      0.13%     29.83% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 55034     70.17%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              78435                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                   18617     44.42%     44.42% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    373      0.89%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   4308     10.28%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    103      0.25%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                  18515     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               41916                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           4203620650500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              27915500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22             211092000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              16891000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            3465561500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       4207342110500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.336428                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.534404                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpctx                  16      0.02%      0.02% # number of callpals executed
system.cpu00.kern.callpal::swpipl               68871     83.69%     83.71% # number of callpals executed
system.cpu00.kern.callpal::rdps                  8628     10.48%     94.19% # number of callpals executed
system.cpu00.kern.callpal::rti                   4781      5.81%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                82296                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            4799                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     16                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements           59279                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         469.367524                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           2873551                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           59279                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           48.475025                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    95.594680                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   373.772844                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.186708                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.730025                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.916733                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         7885725                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        7885725                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data      2515534                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       2515534                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      1258029                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      1258029                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        28344                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        28344                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        26746                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        26746                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data      3773563                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        3773563                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data      3773563                       # number of overall hits
system.cpu00.dcache.overall_hits::total       3773563                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        64098                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        64098                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data        12095                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        12095                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         1165                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         1165                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         2184                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         2184                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data        76193                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        76193                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data        76193                       # number of overall misses
system.cpu00.dcache.overall_misses::total        76193                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data      2579632                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      2579632                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      1270124                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      1270124                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        29509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        29509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        28930                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        28930                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data      3849756                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      3849756                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data      3849756                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      3849756                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.024848                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.024848                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.009523                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.009523                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.039479                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.039479                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.075493                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.075493                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.019792                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.019792                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.019792                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.019792                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8536                       # number of writebacks
system.cpu00.dcache.writebacks::total            8536                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           41442                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           8360229                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           41442                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          201.733242                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   257.227311                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   254.772689                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.502397                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.497603                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses        23864542                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses       23864542                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst     11870108                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      11870108                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst     11870108                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       11870108                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst     11870108                       # number of overall hits
system.cpu00.icache.overall_hits::total      11870108                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst        41442                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        41442                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst        41442                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        41442                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst        41442                       # number of overall misses
system.cpu00.icache.overall_misses::total        41442                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst     11911550                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     11911550                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst     11911550                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     11911550                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst     11911550                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     11911550                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.003479                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.003479                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.003479                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.003479                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.003479                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.003479                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        41442                       # number of writebacks
system.cpu00.icache.writebacks::total           41442                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    75556                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                  17383     25.97%     25.97% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  4308      6.44%     32.41% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 45135     67.44%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              66928                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                   17383     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    102      0.26%     55.77% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                  17281     44.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               39074                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           4204857689000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            2252171500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       4207337731500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.382874                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.583821                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu01.kern.callpal::swpipl               58108     81.67%     81.69% # number of callpals executed
system.cpu01.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu01.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                71146                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               6                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              4416                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 6                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   6                      
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.001359                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.002714                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         27793000      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       3792978656500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements           60464                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         434.965787                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1604828                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           60464                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           26.541876                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   102.456083                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   332.509703                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.200110                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.649433                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.849543                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         5912770                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        5912770                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data      1888868                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1888868                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data       922762                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       922762                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data        12771                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        12771                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data        12219                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        12219                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data      2811630                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        2811630                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data      2811630                       # number of overall hits
system.cpu01.dcache.overall_hits::total       2811630                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data        74397                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        74397                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data         4187                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         4187                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         1058                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         1058                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         1365                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         1365                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data        78584                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        78584                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data        78584                       # number of overall misses
system.cpu01.dcache.overall_misses::total        78584                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data      1963265                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1963265                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data       926949                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       926949                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data        13829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        13829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data        13584                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        13584                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data      2890214                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      2890214                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data      2890214                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      2890214                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.037895                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.037895                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.004517                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.004517                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.076506                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.076506                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.100486                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.100486                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.027190                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.027190                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.027190                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.027190                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         4849                       # number of writebacks
system.cpu01.dcache.writebacks::total            4849                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements           30805                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           4507302                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           30805                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          146.317221                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   385.002466                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   111.997534                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.751958                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.218745                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        18634495                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       18634495                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst      9271040                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       9271040                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst      9271040                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        9271040                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst      9271040                       # number of overall hits
system.cpu01.icache.overall_hits::total       9271040                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst        30805                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        30805                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst        30805                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        30805                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst        30805                       # number of overall misses
system.cpu01.icache.overall_misses::total        30805                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst      9301845                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      9301845                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst      9301845                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      9301845                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst      9301845                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      9301845                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003312                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003312                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003312                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003312                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003312                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003312                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks        30805                       # number of writebacks
system.cpu01.icache.writebacks::total           30805                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   1164                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                  6612204                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                 104934     41.17%     41.17% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   376      0.15%     41.32% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  4308      1.69%     43.01% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     3      0.00%     43.01% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                145273     56.99%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             254894                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                  104932     48.91%     48.91% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    376      0.18%     49.08% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   4308      2.01%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      3      0.00%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                 104929     48.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              214548                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           4193873153500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              26884000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22             211092000      0.01%     99.69% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                441000      0.00%     99.69% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           13230472500      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       4207342043000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999981                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.722288                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.841715                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                     2469     79.93%     79.93% # number of syscalls executed
system.cpu02.kern.syscall::4                       15      0.49%     80.41% # number of syscalls executed
system.cpu02.kern.syscall::6                       51      1.65%     82.07% # number of syscalls executed
system.cpu02.kern.syscall::15                       1      0.03%     82.10% # number of syscalls executed
system.cpu02.kern.syscall::17                     355     11.49%     93.59% # number of syscalls executed
system.cpu02.kern.syscall::45                     105      3.40%     96.99% # number of syscalls executed
system.cpu02.kern.syscall::48                       2      0.06%     97.05% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.03%     97.09% # number of syscalls executed
system.cpu02.kern.syscall::60                       1      0.03%     97.12% # number of syscalls executed
system.cpu02.kern.syscall::71                      64      2.07%     99.19% # number of syscalls executed
system.cpu02.kern.syscall::73                       6      0.19%     99.38% # number of syscalls executed
system.cpu02.kern.syscall::74                      15      0.49%     99.87% # number of syscalls executed
system.cpu02.kern.syscall::136                      1      0.03%     99.90% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.03%     99.94% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.03%     99.97% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.03%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 3089                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                1518      0.03%      0.03% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 517      0.01%      0.04% # number of callpals executed
system.cpu02.kern.callpal::tbi                      7      0.00%      0.04% # number of callpals executed
system.cpu02.kern.callpal::swpipl              210509      4.30%      4.34% # number of callpals executed
system.cpu02.kern.callpal::rdps                 10592      0.22%      4.56% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%      4.56% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.00%      4.56% # number of callpals executed
system.cpu02.kern.callpal::rti                  39698      0.81%      5.37% # number of callpals executed
system.cpu02.kern.callpal::callsys               3126      0.06%      5.43% # number of callpals executed
system.cpu02.kern.callpal::imb                      4      0.00%      5.43% # number of callpals executed
system.cpu02.kern.callpal::rdunique           4628727     94.57%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total              4894701                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel           40214                       # number of protection mode switches
system.cpu02.kern.mode_switch::user             39235                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel             39234                      
system.cpu02.kern.mode_good::user               39235                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.975630                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.987665                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      80474284000      1.91%      1.91% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       4127658911000     98.09%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    517                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements        93119656                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.810511                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs        3125929990                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs        93119656                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           33.568960                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     0.005353                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.805158                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.000010                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.999619                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.999630                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses      6531543156                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses     6531543156                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data   1977011263                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total    1977011263                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data   1113590460                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total   1113590460                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data     17688850                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total     17688850                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data     17776575                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total     17776575                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data   3090601723                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total     3090601723                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data   3090601723                       # number of overall hits
system.cpu02.dcache.overall_hits::total    3090601723                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data     50434313                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total     50434313                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data     42608438                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total     42608438                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        92705                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        92705                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         2824                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         2824                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data     93042751                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total     93042751                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data     93042751                       # number of overall misses
system.cpu02.dcache.overall_misses::total     93042751                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data   2027445576                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total   2027445576                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data   1156198898                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total   1156198898                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data     17781555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total     17781555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data     17779399                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total     17779399                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data   3183644474                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total   3183644474                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data   3183644474                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total   3183644474                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.024876                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.024876                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.036852                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.036852                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.005214                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.005214                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000159                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000159                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.029225                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.029225                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.029225                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.029225                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks     81189082                       # number of writebacks
system.cpu02.dcache.writebacks::total        81189082                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements         4732168                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.999995                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        8321603744                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs         4732168                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1758.518240                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     0.015149                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.984846                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.000030                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999970                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses     16797130810                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses    16797130810                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   8391467150                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    8391467150                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   8391467150                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     8391467150                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   8391467150                       # number of overall hits
system.cpu02.icache.overall_hits::total    8391467150                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst      4732170                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total      4732170                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst      4732170                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total      4732170                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst      4732170                       # number of overall misses
system.cpu02.icache.overall_misses::total      4732170                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   8396199320                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   8396199320                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   8396199320                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   8396199320                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   8396199320                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   8396199320                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000564                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000564                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000564                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000564                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000564                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000564                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks      4732168                       # number of writebacks
system.cpu02.icache.writebacks::total         4732168                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   4430                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    76435                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                  17599     26.16%     26.16% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  4308      6.40%     32.56% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   119      0.18%     32.74% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 45248     67.26%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              67274                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   17597     44.55%     44.55% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   4308     10.91%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    119      0.30%     55.75% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  17478     44.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               39502                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           4204786769000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22             211092000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              24196500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            2315686000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       4207337743500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.999886                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.386271                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.587181                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::48                       1     50.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     50.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    2                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   2      0.00%      0.00% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 161      0.22%      0.23% # number of callpals executed
system.cpu03.kern.callpal::tbi                      7      0.01%      0.24% # number of callpals executed
system.cpu03.kern.callpal::swpipl               58366     81.36%     81.60% # number of callpals executed
system.cpu03.kern.callpal::rdps                  8620     12.02%     93.62% # number of callpals executed
system.cpu03.kern.callpal::rti                   4481      6.25%     99.86% # number of callpals executed
system.cpu03.kern.callpal::callsys                 35      0.05%     99.91% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.00%     99.91% # number of callpals executed
system.cpu03.kern.callpal::rdunique                63      0.09%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                71736                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            4642                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                52                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                52                      
system.cpu03.kern.mode_good::user                  52                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.011202                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.022156                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      10792618500     99.95%     99.95% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            5858000      0.05%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    161                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements           63440                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         469.421194                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1774119                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           63440                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           27.965306                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.044901                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   469.376294                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000088                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.916751                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.916838                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         5964636                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        5964636                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data      1896436                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1896436                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data       935994                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       935994                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data        13405                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        13405                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data        12740                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        12740                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data      2832430                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        2832430                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data      2832430                       # number of overall hits
system.cpu03.dcache.overall_hits::total       2832430                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data        75091                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        75091                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         6040                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         6040                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         1184                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         1184                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         1475                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         1475                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data        81131                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        81131                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data        81131                       # number of overall misses
system.cpu03.dcache.overall_misses::total        81131                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data      1971527                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1971527                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data       942034                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       942034                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        14589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        14589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        14215                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        14215                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data      2913561                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2913561                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data      2913561                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2913561                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038088                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038088                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.006412                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.006412                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.081157                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.081157                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.103764                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.103764                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.027846                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.027846                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.027846                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.027846                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         6144                       # number of writebacks
system.cpu03.dcache.writebacks::total            6144                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements           34449                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           4488624                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs           34449                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          130.297657                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     9.454307                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   502.545693                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.018465                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.981535                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        18677229                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       18677229                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst      9286941                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       9286941                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst      9286941                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        9286941                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst      9286941                       # number of overall hits
system.cpu03.icache.overall_hits::total       9286941                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst        34449                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total        34449                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst        34449                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total        34449                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst        34449                       # number of overall misses
system.cpu03.icache.overall_misses::total        34449                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst      9321390                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      9321390                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst      9321390                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      9321390                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst      9321390                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      9321390                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.003696                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.003696                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.003696                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.003696                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.003696                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.003696                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks        34449                       # number of writebacks
system.cpu03.icache.writebacks::total           34449                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   4409                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    80240                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                  17991     26.40%     26.40% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  4308      6.32%     32.72% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   102      0.15%     32.87% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 45754     67.13%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              68155                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                   17984     44.65%     44.65% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   4308     10.70%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    102      0.25%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                  17882     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               40276                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           4204829774000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              16780500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            2280042500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       4207337689000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999611                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.390829                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.590947                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        4      8.89%      8.89% # number of syscalls executed
system.cpu04.kern.syscall::6                        5     11.11%     20.00% # number of syscalls executed
system.cpu04.kern.syscall::17                       3      6.67%     26.67% # number of syscalls executed
system.cpu04.kern.syscall::20                       2      4.44%     31.11% # number of syscalls executed
system.cpu04.kern.syscall::24                       2      4.44%     35.56% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      2.22%     37.78% # number of syscalls executed
system.cpu04.kern.syscall::45                       9     20.00%     57.78% # number of syscalls executed
system.cpu04.kern.syscall::47                       2      4.44%     62.22% # number of syscalls executed
system.cpu04.kern.syscall::48                       1      2.22%     64.44% # number of syscalls executed
system.cpu04.kern.syscall::54                       1      2.22%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::58                       1      2.22%     68.89% # number of syscalls executed
system.cpu04.kern.syscall::59                       1      2.22%     71.11% # number of syscalls executed
system.cpu04.kern.syscall::71                       8     17.78%     88.89% # number of syscalls executed
system.cpu04.kern.syscall::73                       2      4.44%     93.33% # number of syscalls executed
system.cpu04.kern.syscall::74                       2      4.44%     97.78% # number of syscalls executed
system.cpu04.kern.syscall::87                       1      2.22%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   45                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  16      0.02%      0.02% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 175      0.24%      0.26% # number of callpals executed
system.cpu04.kern.callpal::tbi                      3      0.00%      0.27% # number of callpals executed
system.cpu04.kern.callpal::swpipl               59098     81.31%     81.58% # number of callpals executed
system.cpu04.kern.callpal::rdps                  8620     11.86%     93.44% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.00%     93.44% # number of callpals executed
system.cpu04.kern.callpal::rti                   4647      6.39%     99.84% # number of callpals executed
system.cpu04.kern.callpal::callsys                 74      0.10%     99.94% # number of callpals executed
system.cpu04.kern.callpal::imb                     45      0.06%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                72679                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            4822                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               230                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               230                      
system.cpu04.kern.mode_good::user                 230                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.047698                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.091053                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       2453964500     89.73%     89.73% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user          280906500     10.27%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    175                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           80679                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         449.166067                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           2068918                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           80679                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           25.643823                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   449.166067                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.877277                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.877277                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         6641869                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        6641869                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data      2092468                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       2092468                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data      1048052                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      1048052                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data        15175                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        15175                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data        14705                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        14705                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data      3140520                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        3140520                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data      3140520                       # number of overall hits
system.cpu04.dcache.overall_hits::total       3140520                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data        88647                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        88647                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data        10068                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        10068                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data         1407                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         1407                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         1545                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         1545                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        98715                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        98715                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        98715                       # number of overall misses
system.cpu04.dcache.overall_misses::total        98715                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data      2181115                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      2181115                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data      1058120                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      1058120                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data        16582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        16582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data        16250                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        16250                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data      3239235                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      3239235                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data      3239235                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      3239235                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.040643                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.040643                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.009515                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.009515                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.084851                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.084851                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.095077                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.095077                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.030475                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.030475                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.030475                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.030475                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        14031                       # number of writebacks
system.cpu04.dcache.writebacks::total           14031                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements           45765                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999947                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           5592103                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs           45765                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          122.191697                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.000735                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999212                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000001                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999998                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses        20968159                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses       20968159                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst     10415366                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total      10415366                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst     10415366                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total       10415366                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst     10415366                       # number of overall hits
system.cpu04.icache.overall_hits::total      10415366                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst        45809                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        45809                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst        45809                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        45809                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst        45809                       # number of overall misses
system.cpu04.icache.overall_misses::total        45809                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst     10461175                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total     10461175                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst     10461175                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total     10461175                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst     10461175                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total     10461175                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.004379                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.004379                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.004379                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.004379                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.004379                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.004379                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks        45765                       # number of writebacks
system.cpu04.icache.writebacks::total           45765                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    77698                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                  17753     26.23%     26.23% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  4308      6.37%     32.60% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   102      0.15%     32.75% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 45508     67.25%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              67671                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                   17750     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   4308     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    102      0.26%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                  17648     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               39808                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           4204837697500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              16732000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            2272167500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       4207337689000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.999831                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.387800                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.588258                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::3                        3      9.38%      9.38% # number of syscalls executed
system.cpu05.kern.syscall::6                        3      9.38%     18.75% # number of syscalls executed
system.cpu05.kern.syscall::17                       1      3.12%     21.88% # number of syscalls executed
system.cpu05.kern.syscall::23                       1      3.12%     25.00% # number of syscalls executed
system.cpu05.kern.syscall::24                       1      3.12%     28.12% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      3.12%     31.25% # number of syscalls executed
system.cpu05.kern.syscall::45                       5     15.62%     46.88% # number of syscalls executed
system.cpu05.kern.syscall::47                       1      3.12%     50.00% # number of syscalls executed
system.cpu05.kern.syscall::60                       2      6.25%     56.25% # number of syscalls executed
system.cpu05.kern.syscall::71                       9     28.12%     84.38% # number of syscalls executed
system.cpu05.kern.syscall::74                       3      9.38%     93.75% # number of syscalls executed
system.cpu05.kern.syscall::132                      1      3.12%     96.88% # number of syscalls executed
system.cpu05.kern.syscall::136                      1      3.12%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   32                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                  15      0.02%      0.02% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  98      0.14%      0.16% # number of callpals executed
system.cpu05.kern.callpal::tbi                      3      0.00%      0.16% # number of callpals executed
system.cpu05.kern.callpal::swpipl               58732     81.51%     81.67% # number of callpals executed
system.cpu05.kern.callpal::rdps                  8624     11.97%     93.64% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.00%     93.64% # number of callpals executed
system.cpu05.kern.callpal::rti                   4529      6.29%     99.93% # number of callpals executed
system.cpu05.kern.callpal::callsys                 37      0.05%     99.98% # number of callpals executed
system.cpu05.kern.callpal::imb                     13      0.02%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                72052                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            4627                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               116                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               116                      
system.cpu05.kern.mode_good::user                 116                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.025070                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.048914                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       2869741000     95.62%     95.62% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user          131417000      4.38%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     98                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements           76539                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         441.212485                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1906210                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           76539                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           24.905081                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   441.212485                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.861743                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.861743                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         6357445                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        6357445                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data      2009160                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       2009160                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data       997878                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       997878                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data        14488                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        14488                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data        14008                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        14008                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data      3007038                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        3007038                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data      3007038                       # number of overall hits
system.cpu05.dcache.overall_hits::total       3007038                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data        85884                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        85884                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data         8074                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         8074                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         1280                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         1280                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         1411                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1411                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data        93958                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        93958                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data        93958                       # number of overall misses
system.cpu05.dcache.overall_misses::total        93958                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data      2095044                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      2095044                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data      1005952                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      1005952                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data        15768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        15768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data        15419                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        15419                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data      3100996                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      3100996                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data      3100996                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      3100996                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.040994                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.040994                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.008026                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.008026                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.081177                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.081177                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.091510                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.091510                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.030299                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.030299                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.030299                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.030299                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        10270                       # number of writebacks
system.cpu05.dcache.writebacks::total           10270                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements           38286                       # number of replacements
system.cpu05.icache.tags.tagsinuse         510.998808                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           4926164                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs           38286                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          128.667502                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     0.044601                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   510.954207                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.000087                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.997957                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.998045                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses        19932655                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses       19932655                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst      9908882                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       9908882                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst      9908882                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        9908882                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst      9908882                       # number of overall hits
system.cpu05.icache.overall_hits::total       9908882                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst        38297                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        38297                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst        38297                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        38297                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst        38297                       # number of overall misses
system.cpu05.icache.overall_misses::total        38297                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst      9947179                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      9947179                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst      9947179                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      9947179                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst      9947179                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      9947179                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003850                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003850                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003850                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003850                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003850                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003850                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks        38286                       # number of writebacks
system.cpu05.icache.writebacks::total           38286                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    75594                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                  17453     26.06%     26.06% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  4308      6.43%     32.50% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   102      0.15%     32.65% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 45103     67.35%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              66966                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                   17453     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   4308     10.99%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    102      0.26%     55.75% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                  17351     44.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               39214                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           4204854681500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            2255136500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       4207337689000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.384697                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.585581                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu06.kern.callpal::swpipl               58146     81.68%     81.70% # number of callpals executed
system.cpu06.kern.callpal::rdps                  8616     12.10%     93.80% # number of callpals executed
system.cpu06.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                71184                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           56452                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         433.754373                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1639309                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           56452                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           29.038989                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   433.754373                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.847177                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.847177                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         5812439                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        5812439                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data      1856556                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1856556                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data       911119                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       911119                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data        12976                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        12976                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data        12237                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total        12237                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data      2767675                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        2767675                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data      2767675                       # number of overall hits
system.cpu06.dcache.overall_hits::total       2767675                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data        70115                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        70115                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         4192                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         4192                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         1029                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         1029                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         1391                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         1391                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        74307                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        74307                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        74307                       # number of overall misses
system.cpu06.dcache.overall_misses::total        74307                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data      1926671                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1926671                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data       915311                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       915311                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data        14005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        14005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data        13628                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        13628                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data      2841982                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      2841982                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data      2841982                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      2841982                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.036392                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.036392                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.004580                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.004580                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.073474                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.073474                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.102069                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.102069                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.026146                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.026146                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.026146                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.026146                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         4115                       # number of writebacks
system.cpu06.dcache.writebacks::total            4115                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements           30075                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           4449070                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs           30075                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          147.932502                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses        18243963                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses       18243963                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst      9076869                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       9076869                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst      9076869                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        9076869                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst      9076869                       # number of overall hits
system.cpu06.icache.overall_hits::total       9076869                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst        30075                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total        30075                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst        30075                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total        30075                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst        30075                       # number of overall misses
system.cpu06.icache.overall_misses::total        30075                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst      9106944                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      9106944                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst      9106944                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      9106944                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst      9106944                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      9106944                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003302                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003302                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003302                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003302                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003302                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003302                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks        30075                       # number of writebacks
system.cpu06.icache.writebacks::total           30075                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    75558                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                  17383     25.97%     25.97% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  4308      6.44%     32.41% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 45137     67.44%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              66930                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                   17383     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    102      0.26%     55.77% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                  17281     44.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               39074                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           4204858685500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            2251078500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       4207337635000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.382857                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.583804                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu07.kern.callpal::swpipl               58110     81.67%     81.69% # number of callpals executed
system.cpu07.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu07.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                71148                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements           61682                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         460.869397                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1621133                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           61682                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           26.282108                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   460.869397                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.900136                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.900136                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         5917879                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        5917879                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data      1890474                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1890474                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data       922542                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       922542                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data        12953                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        12953                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data        12213                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total        12213                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data      2813016                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        2813016                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data      2813016                       # number of overall hits
system.cpu07.dcache.overall_hits::total       2813016                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data        75065                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        75065                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data         4181                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         4181                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         1052                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         1052                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         1373                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         1373                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data        79246                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        79246                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data        79246                       # number of overall misses
system.cpu07.dcache.overall_misses::total        79246                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data      1965539                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1965539                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data       926723                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       926723                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data        14005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        14005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data        13586                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        13586                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data      2892262                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2892262                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data      2892262                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2892262                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038191                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038191                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.004512                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.004512                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.075116                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.075116                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.101060                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.101060                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.027399                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.027399                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.027399                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.027399                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         4168                       # number of writebacks
system.cpu07.dcache.writebacks::total            4168                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements           30972                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           4417470                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs           30972                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          142.627857                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    80.231372                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   425.768628                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.156702                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.831579                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses        18647334                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses       18647334                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst      9277209                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       9277209                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst      9277209                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        9277209                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst      9277209                       # number of overall hits
system.cpu07.icache.overall_hits::total       9277209                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst        30972                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        30972                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst        30972                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        30972                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst        30972                       # number of overall misses
system.cpu07.icache.overall_misses::total        30972                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst      9308181                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      9308181                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst      9308181                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      9308181                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst      9308181                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      9308181                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003327                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003327                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003327                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003327                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003327                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003327                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks        30972                       # number of writebacks
system.cpu07.icache.writebacks::total           30972                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   4411                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    76215                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                  17596     26.12%     26.12% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  4308      6.40%     32.52% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   102      0.15%     32.67% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 45358     67.33%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              67364                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                   17596     44.55%     44.55% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   4308     10.91%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    102      0.26%     55.71% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                  17494     44.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               39500                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           4204633765500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            2268490500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       4207130127000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.385687                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.586367                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  24      0.03%      0.03% # number of callpals executed
system.cpu08.kern.callpal::tbi                      1      0.00%      0.04% # number of callpals executed
system.cpu08.kern.callpal::swpipl               58527     81.73%     81.77% # number of callpals executed
system.cpu08.kern.callpal::rdps                  8616     12.03%     93.80% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.00%     93.80% # number of callpals executed
system.cpu08.kern.callpal::rti                   4427      6.18%     99.99% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      0.01%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                71606                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            4452                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                18                      
system.cpu08.kern.mode_good::user                  17                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.004043                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.007832                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         63705000     68.63%     68.63% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           29125500     31.37%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     24                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements           76604                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         462.106347                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1795129                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           76604                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           23.433881                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   462.106347                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.902551                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.902551                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         6072451                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        6072451                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data      1915537                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1915537                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       951238                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       951238                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data        13508                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        13508                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data        12840                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total        12840                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data      2866775                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        2866775                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data      2866775                       # number of overall hits
system.cpu08.dcache.overall_hits::total       2866775                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        87629                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        87629                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         6378                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         6378                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data         1176                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         1176                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         1393                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         1393                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data        94007                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        94007                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data        94007                       # number of overall misses
system.cpu08.dcache.overall_misses::total        94007                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data      2003166                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      2003166                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       957616                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       957616                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data        14684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        14684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data        14233                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        14233                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data      2960782                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2960782                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data      2960782                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2960782                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.043745                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.043745                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.006660                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.006660                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.080087                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.080087                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.097871                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.097871                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.031751                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.031751                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.031751                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.031751                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        15339                       # number of writebacks
system.cpu08.dcache.writebacks::total           15339                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements           33449                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           4557272                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs           33449                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          136.245389                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000006                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.999994                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses        19020755                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses       19020755                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst      9460204                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       9460204                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst      9460204                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        9460204                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst      9460204                       # number of overall hits
system.cpu08.icache.overall_hits::total       9460204                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst        33449                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total        33449                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst        33449                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total        33449                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst        33449                       # number of overall misses
system.cpu08.icache.overall_misses::total        33449                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst      9493653                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      9493653                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst      9493653                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      9493653                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst      9493653                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      9493653                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.003523                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003523                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.003523                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003523                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.003523                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003523                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks        33449                       # number of writebacks
system.cpu08.icache.writebacks::total           33449                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   4414                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    76342                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                  17529     26.11%     26.11% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  4308      6.42%     32.53% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   103      0.15%     32.68% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 45190     67.32%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              67130                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                   17529     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   4308     10.94%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    103      0.26%     55.73% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                  17426     44.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               39366                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           4204846949000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              16945000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            2262745500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       4207337731500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.385616                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.586414                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  69      0.10%      0.10% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.01%      0.10% # number of callpals executed
system.cpu09.kern.callpal::swpipl               58241     81.55%     81.65% # number of callpals executed
system.cpu09.kern.callpal::rdps                  8619     12.07%     93.72% # number of callpals executed
system.cpu09.kern.callpal::rti                   4478      6.27%     99.99% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      0.01%    100.00% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                71421                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            4547                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.014735                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.029042                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1254927500     99.35%     99.35% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8205500      0.65%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     69                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements           61330                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         455.453853                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1573471                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           61330                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           25.655813                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     0.008185                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   455.445668                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.000016                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.889542                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.889558                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         5903207                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        5903207                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data      1880370                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1880370                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data       925111                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       925111                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data        13506                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        13506                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data        12683                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total        12683                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data      2805481                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        2805481                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data      2805481                       # number of overall hits
system.cpu09.dcache.overall_hits::total       2805481                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data        73768                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        73768                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         4922                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         4922                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data         1055                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         1055                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         1394                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         1394                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data        78690                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        78690                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data        78690                       # number of overall misses
system.cpu09.dcache.overall_misses::total        78690                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data      1954138                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1954138                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data       930033                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       930033                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data        14561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        14561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data        14077                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        14077                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data      2884171                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      2884171                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data      2884171                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      2884171                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.037750                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.037750                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.005292                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.005292                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.072454                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.072454                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.099027                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.099027                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.027283                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.027283                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.027283                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.027283                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         5314                       # number of writebacks
system.cpu09.dcache.writebacks::total            5314                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements           31661                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           4445549                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs           31661                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          140.410884                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    24.939833                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   487.060167                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.048711                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.951289                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses        18547113                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses       18547113                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst      9226065                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       9226065                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst      9226065                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        9226065                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst      9226065                       # number of overall hits
system.cpu09.icache.overall_hits::total       9226065                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst        31661                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total        31661                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst        31661                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total        31661                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst        31661                       # number of overall misses
system.cpu09.icache.overall_misses::total        31661                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst      9257726                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      9257726                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst      9257726                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      9257726                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst      9257726                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      9257726                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.003420                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003420                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.003420                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003420                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.003420                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003420                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks        31661                       # number of writebacks
system.cpu09.icache.writebacks::total           31661                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    75544                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                  17377     25.97%     25.97% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  4308      6.44%     32.41% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 45129     67.44%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              66916                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                   17377     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    102      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                  17275     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               39062                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           4204859771000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            2250089500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       4207337731500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.382792                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.583747                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu10.kern.callpal::swpipl               58096     81.67%     81.69% # number of callpals executed
system.cpu10.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu10.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                71134                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements           68493                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         413.381650                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1486970                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           68493                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           21.709810                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   183.606038                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   229.775612                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.358606                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.448780                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.807386                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         5924210                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        5924210                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data      1883415                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1883415                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data       922041                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       922041                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data        13049                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        13049                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data        12210                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total        12210                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data      2805456                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        2805456                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data      2805456                       # number of overall hits
system.cpu10.dcache.overall_hits::total       2805456                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data        82203                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        82203                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data         4134                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         4134                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         1050                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         1050                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         1367                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1367                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data        86337                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        86337                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data        86337                       # number of overall misses
system.cpu10.dcache.overall_misses::total        86337                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data      1965618                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1965618                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data       926175                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       926175                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data        14099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        14099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data        13577                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        13577                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data      2891793                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      2891793                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data      2891793                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      2891793                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.041820                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.041820                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.004464                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.004464                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.074473                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.074473                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.100685                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.100685                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.029856                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.029856                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.029856                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.029856                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         4109                       # number of writebacks
system.cpu10.dcache.writebacks::total            4109                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements           30779                       # number of replacements
system.cpu10.icache.tags.tagsinuse         425.825289                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           4636672                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs           30779                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          150.644011                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   325.945324                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    99.879965                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.636612                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.195078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.831690                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        18643876                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       18643876                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst      9275768                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       9275768                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst      9275768                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        9275768                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst      9275768                       # number of overall hits
system.cpu10.icache.overall_hits::total       9275768                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst        30780                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total        30780                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst        30780                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total        30780                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst        30780                       # number of overall misses
system.cpu10.icache.overall_misses::total        30780                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst      9306548                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      9306548                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst      9306548                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      9306548                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst      9306548                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      9306548                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003307                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003307                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003307                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003307                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003307                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003307                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks        30779                       # number of writebacks
system.cpu10.icache.writebacks::total           30779                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    75544                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                  17377     25.97%     25.97% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  4308      6.44%     32.41% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 45129     67.44%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              66916                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                   17377     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    102      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                  17275     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               39062                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           4204859771000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            2250089500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       4207337731500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.382792                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.583747                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu11.kern.callpal::swpipl               58096     81.67%     81.69% # number of callpals executed
system.cpu11.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu11.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                71134                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements           61409                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         407.542759                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1545837                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           61409                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           25.172809                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   169.835917                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   237.706842                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.331711                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.464271                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.795982                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         5917972                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        5917972                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data      1890769                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1890769                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data       922046                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       922046                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data        13085                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        13085                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data        12210                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        12210                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data      2812815                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        2812815                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data      2812815                       # number of overall hits
system.cpu11.dcache.overall_hits::total       2812815                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data        75221                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        75221                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         4110                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4110                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         1048                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         1048                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         1367                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         1367                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data        79331                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        79331                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data        79331                       # number of overall misses
system.cpu11.dcache.overall_misses::total        79331                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data      1965990                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      1965990                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data       926156                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       926156                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data        14133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        14133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data        13577                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        13577                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data      2892146                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      2892146                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data      2892146                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      2892146                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038261                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038261                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.004438                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.004438                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.074153                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.074153                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.100685                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.100685                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.027430                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.027430                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.027430                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027430                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         3973                       # number of writebacks
system.cpu11.dcache.writebacks::total            3973                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements           30768                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           4405255                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs           30768                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          143.176515                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   328.184473                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    96.815527                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.640985                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.189093                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        18645644                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       18645644                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst      9276670                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       9276670                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst      9276670                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        9276670                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst      9276670                       # number of overall hits
system.cpu11.icache.overall_hits::total       9276670                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst        30768                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total        30768                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst        30768                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total        30768                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst        30768                       # number of overall misses
system.cpu11.icache.overall_misses::total        30768                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst      9307438                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      9307438                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst      9307438                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      9307438                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst      9307438                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      9307438                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003306                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003306                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003306                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003306                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003306                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003306                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks        30768                       # number of writebacks
system.cpu11.icache.writebacks::total           30768                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    75544                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                  17376     25.97%     25.97% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  4308      6.44%     32.40% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 45130     67.44%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              66916                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                   17376     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    102      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                  17274     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               39060                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           4204859760500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            2250100000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       4207337731500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.382761                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu12.kern.callpal::swpipl               58096     81.67%     81.69% # number of callpals executed
system.cpu12.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu12.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                71134                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements           59914                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         409.818991                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1733236                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           59914                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           28.928731                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   171.762606                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   238.056384                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.335474                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.464954                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.800428                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         5919421                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        5919421                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data      1893317                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1893317                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data       922245                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       922245                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data        13119                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        13119                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data        12207                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        12207                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data      2815562                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        2815562                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data      2815562                       # number of overall hits
system.cpu12.dcache.overall_hits::total       2815562                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data        73832                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        73832                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data         4129                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         4129                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         1047                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         1047                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         1369                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         1369                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data        77961                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        77961                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data        77961                       # number of overall misses
system.cpu12.dcache.overall_misses::total        77961                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data      1967149                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1967149                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data       926374                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       926374                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data        14166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        14166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data        13576                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        13576                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data      2893523                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      2893523                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data      2893523                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      2893523                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.037532                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.037532                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.004457                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.004457                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.073909                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.073909                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.100840                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.100840                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.026943                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.026943                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.026943                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.026943                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         4127                       # number of writebacks
system.cpu12.dcache.writebacks::total            4127                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements           30761                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           4525718                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs           30761                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          147.125191                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   328.603450                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    96.396550                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.641804                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.188275                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        18653121                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       18653121                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst      9280419                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       9280419                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst      9280419                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        9280419                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst      9280419                       # number of overall hits
system.cpu12.icache.overall_hits::total       9280419                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst        30761                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total        30761                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst        30761                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total        30761                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst        30761                       # number of overall misses
system.cpu12.icache.overall_misses::total        30761                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst      9311180                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      9311180                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst      9311180                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      9311180                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst      9311180                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      9311180                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003304                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003304                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003304                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003304                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003304                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003304                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks        30761                       # number of writebacks
system.cpu12.icache.writebacks::total           30761                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    75544                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                  17380     25.97%     25.97% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  4308      6.44%     32.41% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 45126     67.44%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              66916                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                   17380     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    102      0.26%     55.77% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                  17278     44.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               39068                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           4204859802500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            2250058000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       4207337731500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.382883                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.583836                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu13.kern.callpal::swpipl               58096     81.67%     81.69% # number of callpals executed
system.cpu13.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu13.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                71134                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements           61181                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         419.825720                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1512091                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           61181                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           24.715042                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   171.647855                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   248.177864                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.335250                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.484722                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.819972                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         5913335                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        5913335                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data      1889225                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1889225                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data       921087                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       921087                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data        13160                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        13160                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data        12120                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        12120                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data      2810312                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        2810312                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data      2810312                       # number of overall hits
system.cpu13.dcache.overall_hits::total       2810312                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data        75196                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        75196                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data         4271                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         4271                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         1045                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         1045                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         1460                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         1460                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        79467                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        79467                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        79467                       # number of overall misses
system.cpu13.dcache.overall_misses::total        79467                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data      1964421                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1964421                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data       925358                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       925358                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data        14205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        14205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data        13580                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        13580                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data      2889779                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      2889779                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data      2889779                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      2889779                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038279                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038279                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.004616                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.004616                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.073566                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.073566                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.107511                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.107511                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.027499                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027499                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.027499                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.027499                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         3943                       # number of writebacks
system.cpu13.dcache.writebacks::total            3943                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements           30686                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           4318413                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs           30686                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          140.729095                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   328.903917                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    96.096083                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.642390                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.187688                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        18623868                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       18623868                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst      9265905                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       9265905                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst      9265905                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        9265905                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst      9265905                       # number of overall hits
system.cpu13.icache.overall_hits::total       9265905                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst        30686                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total        30686                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst        30686                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total        30686                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst        30686                       # number of overall misses
system.cpu13.icache.overall_misses::total        30686                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst      9296591                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      9296591                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst      9296591                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      9296591                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst      9296591                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      9296591                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003301                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003301                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003301                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003301                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003301                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003301                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks        30686                       # number of writebacks
system.cpu13.icache.writebacks::total           30686                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    75544                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                  17376     25.97%     25.97% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  4308      6.44%     32.40% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 45130     67.44%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              66916                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                   17376     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                    102      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                  17274     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               39060                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           4204859760500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            2250100000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       4207337731500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.382761                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu14.kern.callpal::swpipl               58096     81.67%     81.69% # number of callpals executed
system.cpu14.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu14.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                71134                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements           59977                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         414.657854                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1495026                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           59977                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           24.926655                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   166.031777                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   248.626078                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.324281                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.485598                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.809879                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         5921760                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        5921760                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data      1893857                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1893857                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data       922175                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       922175                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data        13191                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        13191                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data        12111                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        12111                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data      2816032                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        2816032                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data      2816032                       # number of overall hits
system.cpu14.dcache.overall_hits::total       2816032                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data        74179                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        74179                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data         4245                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         4245                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         1044                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         1044                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         1465                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         1465                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data        78424                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        78424                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data        78424                       # number of overall misses
system.cpu14.dcache.overall_misses::total        78424                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data      1968036                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1968036                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data       926420                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       926420                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data        14235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        14235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data        13576                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        13576                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data      2894456                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      2894456                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data      2894456                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      2894456                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.037692                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.037692                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.004582                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.004582                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.073340                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.073340                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.107911                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.107911                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.027095                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.027095                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.027095                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.027095                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         4129                       # number of writebacks
system.cpu14.dcache.writebacks::total            4129                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements           30801                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           4532242                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs           30801                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          147.145937                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   327.872503                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    97.127497                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.640376                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.189702                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        18658699                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       18658699                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst      9283148                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       9283148                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst      9283148                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        9283148                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst      9283148                       # number of overall hits
system.cpu14.icache.overall_hits::total       9283148                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst        30801                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        30801                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst        30801                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        30801                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst        30801                       # number of overall misses
system.cpu14.icache.overall_misses::total        30801                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst      9313949                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      9313949                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst      9313949                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      9313949                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst      9313949                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      9313949                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003307                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003307                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003307                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003307                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003307                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003307                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks        30801                       # number of writebacks
system.cpu14.icache.writebacks::total           30801                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    76148                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                  17557     26.00%     26.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  4308      6.38%     32.38% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   204      0.30%     32.69% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 45451     67.31%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              67520                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                   17557     44.31%     44.31% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   4308     10.87%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    204      0.51%     55.69% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                  17557     44.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               39626                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           4204848211500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              19890000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            2258538000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       4207337731500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.386284                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.586878                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu15.kern.callpal::swpipl               58700     81.83%     81.84% # number of callpals executed
system.cpu15.kern.callpal::rdps                  8616     12.01%     93.85% # number of callpals executed
system.cpu15.kern.callpal::rti                   4410      6.15%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                71738                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements           62167                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         477.366041                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1739205                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           62167                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           27.976338                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   157.082316                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   320.283725                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.306801                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.625554                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.932356                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         5942203                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        5942203                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data      1896978                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1896978                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data       926443                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       926443                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data        13006                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        13006                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data        12217                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        12217                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data      2823421                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        2823421                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data      2823421                       # number of overall hits
system.cpu15.dcache.overall_hits::total       2823421                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data        75399                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        75399                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         4995                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         4995                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         1165                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         1165                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         1502                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1502                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data        80394                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        80394                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data        80394                       # number of overall misses
system.cpu15.dcache.overall_misses::total        80394                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data      1972377                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1972377                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data       931438                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       931438                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data        14171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        14171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data        13719                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        13719                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data      2903815                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      2903815                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data      2903815                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      2903815                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.038227                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.038227                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.005363                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.005363                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.082210                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.082210                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.109483                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.109483                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.027686                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.027686                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.027686                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.027686                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         4485                       # number of writebacks
system.cpu15.dcache.writebacks::total            4485                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements           30824                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           4477244                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs           30824                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          145.251882                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   314.673146                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   116.326854                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.614596                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.227201                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        18716684                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       18716684                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst      9312106                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       9312106                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst      9312106                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        9312106                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst      9312106                       # number of overall hits
system.cpu15.icache.overall_hits::total       9312106                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst        30824                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total        30824                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst        30824                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total        30824                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst        30824                       # number of overall misses
system.cpu15.icache.overall_misses::total        30824                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst      9342930                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      9342930                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst      9342930                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      9342930                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst      9342930                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      9342930                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003299                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003299                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003299                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003299                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003299                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003299                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks        30824                       # number of writebacks
system.cpu15.icache.writebacks::total           30824                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24010752                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2962                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7067                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7067                       # Transaction distribution
system.iobus.trans_dist::WriteReq              455231                       # Transaction distribution
system.iobus.trans_dist::WriteResp             455231                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       147064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2974                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       172378                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  924596                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       588256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         4091                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1876                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       606535                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24628399                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               376109                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               376109                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3384981                       # Number of tag accesses
system.iocache.tags.data_accesses             3384981                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          941                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              941                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       375168                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       375168                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          941                       # number of demand (read+write) misses
system.iocache.demand_misses::total               941                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          941                       # number of overall misses
system.iocache.overall_misses::total              941                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          941                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            941                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          941                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             941                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          941                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            941                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375184                       # number of writebacks
system.iocache.writebacks::total               375184                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  29017016                       # number of replacements
system.l2.tags.tagsinuse                  3955.497585                       # Cycle average of tags in use
system.l2.tags.total_refs                   124608287                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29017016                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.294318                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1570.668487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.000040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.000501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     4.634833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     1.305101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.625583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     1.514553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   127.300229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  2228.287255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     0.587201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     0.840668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     0.601229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     0.792549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     2.079430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     4.337449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     0.219550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     0.483270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     0.185256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     0.739125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     0.288989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     1.268625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     0.272046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     0.651239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.166047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     1.774227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     0.156573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.713792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     0.132724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.320148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     0.184985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     0.535669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.212123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.543453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     1.658009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     1.416626                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.383464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.031079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.544015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.000205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.001059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965698                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          728                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994385                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1642449963                       # Number of tag accesses
system.l2.tags.data_accesses               1642449963                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     81286614                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         81286614                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      4224197                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4224197                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data          690                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data          175                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  924                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data          478                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus09.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus12.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                537                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data         1029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data           45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data     24997307                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data          265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data         2576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data          700                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data           43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data         1123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data          894                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data          898                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data           35                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data          917                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              25006858                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst        26327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst        28627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst      4464920                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst        31859                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst        39556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst        34936                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst        29307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst        30287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst        30626                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst        30165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst        30175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst        30162                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst        30163                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst        29885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst        30109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst        25766                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4922870                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data        47322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data        54990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data     39619654                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data        51008                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data        58573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data        56674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data        48329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data        52396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data        60163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data        51078                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data        52818                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data        50202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data        51323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data        51695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data        52219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data        55122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          40413566                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst        26327                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data        48351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst        28627                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data        55035                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst      4464920                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data     64616961                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst        31859                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data        51273                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst        39556                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data        61149                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst        34936                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data        57374                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst        29307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data        49176                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst        30287                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data        52439                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst        30626                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data        61286                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst        30165                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data        51178                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst        30175                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data        53712                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst        30162                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data        50240                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst        30163                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data        52221                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst        29885                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data        51730                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst        30109                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data        53136                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst        25766                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data        55163                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70343294                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst        26327                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data        48351                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst        28627                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data        55035                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst      4464920                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data     64616961                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst        31859                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data        51273                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst        39556                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data        61149                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst        34936                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data        57374                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst        29307                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data        49176                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst        30287                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data        52439                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst        30626                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data        61286                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst        30165                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data        51178                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst        30175                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data        53712                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst        30162                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data        50240                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst        30163                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data        52221                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst        29885                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data        51730                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst        30109                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data        53136                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst        25766                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data        55163                       # number of overall hits
system.l2.overall_hits::total                70343294                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data         7960                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data         2122                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data         1123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data         2136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data         2328                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data         2118                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data         2109                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data         2120                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data         1890                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data         2129                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data         2112                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data         2115                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data         2116                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data         2292                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data         2225                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data         2628                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              39523                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data         1874                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data         1087                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data          582                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data         1084                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data         1197                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data         1088                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data         1088                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data         1093                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data         1079                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data         1102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data         1089                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data         1089                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data         1090                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data         1177                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data         1187                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data         1144                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            18050                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data         2154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data         1138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data     17607794                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data         2315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         4165                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data         4268                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data          365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data         1132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data         2209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data         1833                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data          242                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data         1069                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data          234                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data         1052                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data          207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data         1303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            17631480                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst        15115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst         2178                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst       267250                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst         2590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         6246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst         3360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst          768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst          685                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         2823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst         1496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst          605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst          606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst          598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst          801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst          692                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst         5058                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           310871                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data         6182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data         6008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data     10881180                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data         4737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data        11460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data        10563                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3846                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data         3782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data         7968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data         4552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data         8991                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data         3724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data         3712                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data         3540                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data         3848                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data         5333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10969426                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst        15115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data         8336                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst         2178                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data         7146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst       267250                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data     28488974                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst         2590                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data         7052                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         6246                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data        15625                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst         3360                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data        14831                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst          768                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         4211                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst          685                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data         4914                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         2823                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data        10177                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst         1496                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data         6385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst          605                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data         9233                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst          606                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data         4793                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst          598                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data         3946                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst          801                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data         4592                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst          692                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data         4055                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst         5058                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data         6636                       # number of demand (read+write) misses
system.l2.demand_misses::total               28911777                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst        15115                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data         8336                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst         2178                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data         7146                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst       267250                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data     28488974                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst         2590                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data         7052                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         6246                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data        15625                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst         3360                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data        14831                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst          768                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         4211                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst          685                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data         4914                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         2823                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data        10177                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst         1496                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data         6385                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst          605                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data         9233                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst          606                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data         4793                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst          598                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data         3946                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst          801                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data         4592                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst          692                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data         4055                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst         5058                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data         6636                       # number of overall misses
system.l2.overall_misses::total              28911777                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     81286614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     81286614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      4224197                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4224197                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data         7968                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data         2122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data         1813                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data         2142                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data         2330                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data         2123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data         2113                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data         2124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data         2065                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data         2135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data         2114                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data         2117                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data         2117                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data         2300                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data         2228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data         2636                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            40447                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data         1901                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data         1089                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data         1060                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data         1088                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data         1199                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data         1092                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data         1092                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data         1094                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data         1083                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data         1103                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data         1089                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data         1089                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data         1091                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data         1182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data         1188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data         1147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18587                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data         3183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data         1183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data     42605101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data         2580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         6741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data         4968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         1212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data         1175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         3332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data         1933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data         1136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data         1107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data         1132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data         1087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data         1124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data         1344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          42638338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst        41442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst        30805                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst      4732170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst        34449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst        45802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst        38296                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst        30075                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst        30972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst        33449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst        31661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst        30780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst        30768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst        30761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst        30686                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst        30801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst        30824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5233741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data        53504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data        60998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data     50500834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data        55745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data        70033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data        67237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data        52175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data        56178                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data        68131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data        55630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data        61809                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data        53926                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data        55035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data        55235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data        56067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data        60455                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      51382992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst        41442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data        56687                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst        30805                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data        62181                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst      4732170                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data     93105935                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst        34449                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data        58325                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst        45802                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data        76774                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst        38296                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data        72205                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst        30075                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        53387                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst        30972                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data        57353                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst        33449                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data        71463                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst        31661                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data        57563                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst        30780                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data        62945                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst        30768                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data        55033                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst        30761                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data        56167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst        30686                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data        56322                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst        30801                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data        57191                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst        30824                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data        61799                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             99255071                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst        41442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data        56687                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst        30805                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data        62181                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst      4732170                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data     93105935                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst        34449                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data        58325                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst        45802                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data        76774                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst        38296                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data        72205                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst        30075                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        53387                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst        30972                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data        57353                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst        33449                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data        71463                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst        31661                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data        57563                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst        30780                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data        62945                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst        30768                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data        55033                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst        30761                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data        56167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst        30686                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data        56322                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst        30801                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data        57191                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst        30824                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data        61799                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            99255071                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.998996                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.619415                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.997199                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.999142                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.997645                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.998107                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.998117                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.915254                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.997190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.999054                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.999055                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.999528                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.996522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.998654                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.996965                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.977155                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.985797                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.998163                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.549057                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.996324                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.998332                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.996337                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.996337                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.999086                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.996307                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data     0.999093                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data     0.999083                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.995770                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.999158                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.997384                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.971109                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.676720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.961961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.413279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.897287                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.617861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.859098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.301155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.963404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.662965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.948267                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.213028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.965673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.206714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.967801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.184164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.969494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.413512                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.364727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.070703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.056475                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.075184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.136370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.087738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.025536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.022117                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.084397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.047251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.019656                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.019696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.019440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.026103                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.022467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.164093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.059397                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.115543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.098495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.215465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.084976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.163637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.157101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.073713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.067322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.116951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.081826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.145464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.069058                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.067448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.064090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.068632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.088214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.213484                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.364727                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.147053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.070703                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.114923                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.056475                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.305985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.075184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.120909                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.136370                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.203519                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.087738                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.205401                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.025536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.078877                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.022117                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.085680                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.084397                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.142409                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.047251                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.110922                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.019656                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.146684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.019696                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.087093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.019440                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.070255                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.026103                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.081531                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.022467                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.070903                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.164093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.107380                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.291288                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.364727                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.147053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.070703                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.114923                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.056475                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.305985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.075184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.120909                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.136370                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.203519                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.087738                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.205401                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.025536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.078877                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.022117                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.085680                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.084397                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.142409                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.047251                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.110922                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.019656                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.146684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.019696                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.087093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.019440                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.070255                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.026103                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.081531                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.022467                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.070903                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.164093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.107380                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.291288                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             20905121                       # number of writebacks
system.l2.writebacks::total                  20905121                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                6126                       # Transaction distribution
system.membus.trans_dist::ReadResp           11287364                       # Transaction distribution
system.membus.trans_dist::WriteReq              80063                       # Transaction distribution
system.membus.trans_dist::WriteResp             80063                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     21280305                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7727228                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            48478                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          24348                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           64513                       # Transaction distribution
system.membus.trans_dist::ReadExReq          17638199                       # Transaction distribution
system.membus.trans_dist::ReadExResp         17624540                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11281238                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        375168                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       375168                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1127449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1127449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       172378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     86592974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     86765352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               87892801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     24072000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     24072000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       606535                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3187837312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   3188443847                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3212515847                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          58462071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                58462071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            58462071                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits            2610552                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           1305503                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits            3916055                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits           1040232                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses       1040232                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             8414688684                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts          11911550                       # Number of instructions committed
system.switch_cpus00.committedOps            11911550                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses     11494677                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses         1078                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            537575                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts       920885                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts           11494677                       # number of integer instructions
system.switch_cpus00.num_fp_insts                1078                       # number of float instructions
system.switch_cpus00.num_int_register_reads     15759214                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes      9110251                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads          528                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes          544                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs             3921338                       # number of memory refs
system.switch_cpus00.num_load_insts           2611376                       # Number of load instructions
system.switch_cpus00.num_store_insts          1309962                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     8402780956.704235                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     11907727.295765                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.001415                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.998585                       # Percentage of idle cycles
system.switch_cpus00.Branches                 1668256                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass        44312      0.37%      0.37% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu         7471147     62.72%     63.09% # Class of executed instruction
system.switch_cpus00.op_class::IntMult          46536      0.39%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd            38      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::MemRead        2673961     22.45%     85.93% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       1318611     11.07%     97.00% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       356945      3.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total         11911550                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits            1977034                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits            945151                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits            2922185                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits            906306                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses        906306                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             8414679873                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts           9301845                       # Number of instructions committed
system.switch_cpus01.committedOps             9301845                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses      8979419                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus01.num_func_calls            368900                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts       750159                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts            8979419                       # number of integer instructions
system.switch_cpus01.num_fp_insts                 804                       # number of float instructions
system.switch_cpus01.num_int_register_reads     12414283                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes      7183747                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs             2926691                       # number of memory refs
system.switch_cpus01.num_load_insts           1977094                       # Number of load instructions
system.switch_cpus01.num_store_insts           949597                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     8405381982.913122                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     9297890.086878                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus01.Branches                 1291552                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass        41721      0.45%      0.45% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu         5960445     64.08%     64.53% # Class of executed instruction
system.switch_cpus01.op_class::IntMult          37220      0.40%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd            24      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::MemRead        2005304     21.56%     86.49% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite        949609     10.21%     96.69% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       307522      3.31%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total          9301845                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits         2040305891                       # DTB read hits
system.switch_cpus02.dtb.read_misses          1380098                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses     2025266696                       # DTB read accesses
system.switch_cpus02.dtb.write_hits        1174023245                       # DTB write hits
system.switch_cpus02.dtb.write_misses          330153                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 11                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses    1132980733                       # DTB write accesses
system.switch_cpus02.dtb.data_hits         3214329136                       # DTB hits
system.switch_cpus02.dtb.data_misses          1710251                       # DTB misses
system.switch_cpus02.dtb.data_acv                  11                       # DTB access violations
system.switch_cpus02.dtb.data_accesses     3158247429                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        8259092811                       # ITB hits
system.switch_cpus02.itb.fetch_misses            2554                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    8259095365                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             8414685261                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        8394489058                       # Number of instructions committed
system.switch_cpus02.committedOps          8394489058                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses   7925313272                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses    337727725                       # Number of float alu accesses
system.switch_cpus02.num_func_calls         136573309                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts   1102397103                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts         7925313272                       # number of integer instructions
system.switch_cpus02.num_fp_insts           337727725                       # number of float instructions
system.switch_cpus02.num_int_register_reads  11175644923                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes   5507469923                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads    418316593                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes    216514460                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs          3220971902                       # number of memory refs
system.switch_cpus02.num_load_insts        2046611112                       # Number of load instructions
system.switch_cpus02.num_store_insts       1174360790                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     18068181.507002                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     8396617079.492998                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.997853                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.002147                       # Percentage of idle cycles
system.switch_cpus02.Branches              1295954617                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass    195500106      2.33%      2.33% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu      4615318904     54.97%     57.30% # Class of executed instruction
system.switch_cpus02.op_class::IntMult       59004274      0.70%     58.00% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     58.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd     190508889      2.27%     60.27% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp      47040492      0.56%     60.83% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           184      0.00%     60.83% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult     24039997      0.29%     61.12% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv       1515314      0.02%     61.13% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt      1183215      0.01%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::MemRead     2064537318     24.59%     85.74% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite    1174401386     13.99%     99.72% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess     23149241      0.28%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       8396199320                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits            1985144                       # DTB read hits
system.switch_cpus03.dtb.read_misses              141                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   4                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1428                       # DTB read accesses
system.switch_cpus03.dtb.write_hits            960597                       # DTB write hits
system.switch_cpus03.dtb.write_misses              20                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses          1376                       # DTB write accesses
system.switch_cpus03.dtb.data_hits            2945741                       # DTB hits
system.switch_cpus03.dtb.data_misses              161                       # DTB misses
system.switch_cpus03.dtb.data_acv                  11                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2804                       # DTB accesses
system.switch_cpus03.itb.fetch_hits            929802                       # ITB hits
system.switch_cpus03.itb.fetch_misses             100                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses        929902                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             8414679917                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts           9321218                       # Number of instructions committed
system.switch_cpus03.committedOps             9321218                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses      8994161                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses         3504                       # Number of float alu accesses
system.switch_cpus03.num_func_calls            368258                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts       751825                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts            8994161                       # number of integer instructions
system.switch_cpus03.num_fp_insts                3504                       # number of float instructions
system.switch_cpus03.num_int_register_reads     12423598                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes      7181244                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads         1821                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes         1748                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs             2951801                       # number of memory refs
system.switch_cpus03.num_load_insts           1986265                       # Number of load instructions
system.switch_cpus03.num_store_insts           965536                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     8405362400.903804                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     9317516.096195                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001107                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998893                       # Percentage of idle cycles
system.switch_cpus03.Branches                 1292708                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass        44474      0.48%      0.48% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu         5945399     63.78%     64.26% # Class of executed instruction
system.switch_cpus03.op_class::IntMult          37012      0.40%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd           179      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt            45      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv            15      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::MemRead        2015378     21.62%     86.28% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite        965564     10.36%     96.64% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess       313324      3.36%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total          9321390                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits            2196051                       # DTB read hits
system.switch_cpus04.dtb.read_misses             1938                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   1                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses         111458                       # DTB read accesses
system.switch_cpus04.dtb.write_hits           1078795                       # DTB write hits
system.switch_cpus04.dtb.write_misses             164                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         51540                       # DTB write accesses
system.switch_cpus04.dtb.data_hits            3274846                       # DTB hits
system.switch_cpus04.dtb.data_misses             2102                       # DTB misses
system.switch_cpus04.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus04.dtb.data_accesses         162998                       # DTB accesses
system.switch_cpus04.itb.fetch_hits           1493114                       # ITB hits
system.switch_cpus04.itb.fetch_misses            1039                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses       1494153                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             8414679787                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts          10459063                       # Number of instructions committed
system.switch_cpus04.committedOps            10459063                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses     10091950                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses        10986                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            396859                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts       886780                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts           10091950                       # number of integer instructions
system.switch_cpus04.num_fp_insts               10986                       # number of float instructions
system.switch_cpus04.num_int_register_reads     13944378                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes      8009825                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         6792                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         6694                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs             3283555                       # number of memory refs
system.switch_cpus04.num_load_insts           2199636                       # Number of load instructions
system.switch_cpus04.num_store_insts          1083919                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     8404221470.222713                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     10458316.777287                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001243                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998757                       # Percentage of idle cycles
system.switch_cpus04.Branches                 1465395                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass        67059      0.64%      0.64% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu         6692683     63.98%     64.62% # Class of executed instruction
system.switch_cpus04.op_class::IntMult          38535      0.37%     64.99% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     64.99% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          2701      0.03%     65.01% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     65.01% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     65.01% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     65.01% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           517      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::MemRead        2232971     21.35%     86.36% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite       1084046     10.36%     96.72% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       342663      3.28%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total         10461175                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits            2109955                       # DTB read hits
system.switch_cpus05.dtb.read_misses              836                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses          59116                       # DTB read accesses
system.switch_cpus05.dtb.write_hits           1025945                       # DTB write hits
system.switch_cpus05.dtb.write_misses              76                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  8                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses         25966                       # DTB write accesses
system.switch_cpus05.dtb.data_hits            3135900                       # DTB hits
system.switch_cpus05.dtb.data_misses              912                       # DTB misses
system.switch_cpus05.dtb.data_acv                   8                       # DTB access violations
system.switch_cpus05.dtb.data_accesses          85082                       # DTB accesses
system.switch_cpus05.itb.fetch_hits           1183641                       # ITB hits
system.switch_cpus05.itb.fetch_misses             316                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses       1183957                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             8414679788                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts           9946259                       # Number of instructions committed
system.switch_cpus05.committedOps             9946259                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses      9600310                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses        10334                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            382934                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts       826519                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts            9600310                       # number of integer instructions
system.switch_cpus05.num_fp_insts               10334                       # number of float instructions
system.switch_cpus05.num_int_register_reads     13277579                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes      7639381                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads         6602                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes         6564                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs             3142396                       # number of memory refs
system.switch_cpus05.num_load_insts           2111648                       # Number of load instructions
system.switch_cpus05.num_store_insts          1030748                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     8404736216.410565                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     9943571.589435                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001182                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998818                       # Percentage of idle cycles
system.switch_cpus05.Branches                 1387145                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass        51991      0.52%      0.52% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu         6355866     63.90%     64.42% # Class of executed instruction
system.switch_cpus05.op_class::IntMult          38408      0.39%     64.80% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.80% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd          3007      0.03%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv           581      0.01%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::MemRead        2143237     21.55%     86.39% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite       1030839     10.36%     96.75% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       323250      3.25%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total          9947179                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits            1940616                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits            933687                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits            2874303                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            906648                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        906648                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             8414679788                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts           9106944                       # Number of instructions committed
system.switch_cpus06.committedOps             9106944                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses      8786910                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus06.num_func_calls            361942                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts       730562                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts            8786910                       # number of integer instructions
system.switch_cpus06.num_fp_insts                 804                       # number of float instructions
system.switch_cpus06.num_int_register_reads     12138818                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes      7025961                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs             2878809                       # number of memory refs
system.switch_cpus06.num_load_insts           1940676                       # Number of load instructions
system.switch_cpus06.num_store_insts           938133                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     8405576808.545006                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     9102979.454995                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001082                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998918                       # Percentage of idle cycles
system.switch_cpus06.Branches                 1262639                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass        41643      0.46%      0.46% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu         5814165     63.84%     64.30% # Class of executed instruction
system.switch_cpus06.op_class::IntMult          36401      0.40%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd            24      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::MemRead        1968892     21.62%     86.32% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite        938145     10.30%     96.62% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess       307674      3.38%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total          9106944                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits            1979484                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits            945102                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits            2924586                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits            906324                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses        906324                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             8414679680                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts           9308181                       # Number of instructions committed
system.switch_cpus07.committedOps             9308181                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses      8985563                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus07.num_func_calls            369026                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts       752689                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts            8985563                       # number of integer instructions
system.switch_cpus07.num_fp_insts                 804                       # number of float instructions
system.switch_cpus07.num_int_register_reads     12420906                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes      7187526                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs             2929092                       # number of memory refs
system.switch_cpus07.num_load_insts           1979544                       # Number of load instructions
system.switch_cpus07.num_store_insts           949548                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     8405375453.816393                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     9304226.183608                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus07.Branches                 1294435                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass        41687      0.45%      0.45% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu         5964428     64.08%     64.53% # Class of executed instruction
system.switch_cpus07.op_class::IntMult          37201      0.40%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd            24      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus07.op_class::MemRead        2007751     21.57%     86.49% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite        949560     10.20%     96.70% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess       307530      3.30%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total          9308181                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits            2017682                       # DTB read hits
system.switch_cpus08.dtb.read_misses               85                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          11963                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            976651                       # DTB write hits
system.switch_cpus08.dtb.write_misses              14                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses          6939                       # DTB write accesses
system.switch_cpus08.dtb.data_hits            2994333                       # DTB hits
system.switch_cpus08.dtb.data_misses               99                       # DTB misses
system.switch_cpus08.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          18902                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            968953                       # ITB hits
system.switch_cpus08.itb.fetch_misses              93                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        969046                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             8414264217                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts           9493547                       # Number of instructions committed
system.switch_cpus08.committedOps             9493547                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses      9164421                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses         1062                       # Number of float alu accesses
system.switch_cpus08.num_func_calls            373553                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts       772202                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts            9164421                       # number of integer instructions
system.switch_cpus08.num_fp_insts                1062                       # number of float instructions
system.switch_cpus08.num_int_register_reads     12666804                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes      7313598                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          527                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          510                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs             2999090                       # number of memory refs
system.switch_cpus08.num_load_insts           2017935                       # Number of load instructions
system.switch_cpus08.num_store_insts           981155                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     8404774885.283262                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     9489331.716738                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001128                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998872                       # Percentage of idle cycles
system.switch_cpus08.Branches                 1319949                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass        44945      0.47%      0.47% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu         6071603     63.95%     64.43% # Class of executed instruction
system.switch_cpus08.op_class::IntMult          37407      0.39%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            55      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::MemRead        2047148     21.56%     86.39% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        981447     10.34%     96.72% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       311048      3.28%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total          9493653                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits            1968100                       # DTB read hits
system.switch_cpus09.dtb.read_misses              329                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1834                       # DTB read accesses
system.switch_cpus09.dtb.write_hits            948875                       # DTB write hits
system.switch_cpus09.dtb.write_misses              35                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           874                       # DTB write accesses
system.switch_cpus09.dtb.data_hits            2916975                       # DTB hits
system.switch_cpus09.dtb.data_misses              364                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2708                       # DTB accesses
system.switch_cpus09.itb.fetch_hits            929368                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses        929493                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             8414679877                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts           9257341                       # Number of instructions committed
system.switch_cpus09.committedOps             9257341                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses      8931942                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses         1043                       # Number of float alu accesses
system.switch_cpus09.num_func_calls            365020                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts       750872                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts            8931942                       # number of integer instructions
system.switch_cpus09.num_fp_insts                1043                       # number of float instructions
system.switch_cpus09.num_int_register_reads     12329400                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes      7134141                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          516                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          529                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs             2922581                       # number of memory refs
system.switch_cpus09.num_load_insts           1969044                       # Number of load instructions
system.switch_cpus09.num_store_insts           953537                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     8405425987.062318                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     9253889.937682                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001100                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998900                       # Percentage of idle cycles
system.switch_cpus09.Branches                 1287208                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass        44401      0.48%      0.48% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu         5910960     63.85%     64.33% # Class of executed instruction
system.switch_cpus09.op_class::IntMult          36550      0.39%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            56      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::MemRead        1998300     21.59%     86.31% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite        953571     10.30%     96.61% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess       313885      3.39%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total          9257726                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits            1979657                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits            944648                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits            2924305                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits            906198                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses        906198                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             8414679873                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts           9306548                       # Number of instructions committed
system.switch_cpus10.committedOps             9306548                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses      8983933                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus10.num_func_calls            368882                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts       753817                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts            8983933                       # number of integer instructions
system.switch_cpus10.num_fp_insts                 804                       # number of float instructions
system.switch_cpus10.num_int_register_reads     12417900                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes      7185374                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs             2928811                       # number of memory refs
system.switch_cpus10.num_load_insts           1979717                       # Number of load instructions
system.switch_cpus10.num_store_insts           949094                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     8405377279.682921                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     9302593.317079                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus10.Branches                 1295448                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass        41676      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu         5963194     64.08%     64.52% # Class of executed instruction
system.switch_cpus10.op_class::IntMult          37157      0.40%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd            24      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::MemRead        2007917     21.58%     86.50% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite        949106     10.20%     96.70% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess       307474      3.30%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total          9306548                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits            1980063                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits            944663                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits            2924726                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits            906198                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses        906198                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             8414679873                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts           9307438                       # Number of instructions committed
system.switch_cpus11.committedOps             9307438                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses      8984791                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus11.num_func_calls            368876                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts       754285                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts            8984791                       # number of integer instructions
system.switch_cpus11.num_fp_insts                 804                       # number of float instructions
system.switch_cpus11.num_int_register_reads     12418731                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes      7185786                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs             2929232                       # number of memory refs
system.switch_cpus11.num_load_insts           1980123                       # Number of load instructions
system.switch_cpus11.num_store_insts           949109                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     8405376389.639358                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     9303483.360642                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus11.Branches                 1295942                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass        41676      0.45%      0.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu         5963664     64.07%     64.52% # Class of executed instruction
system.switch_cpus11.op_class::IntMult          37156      0.40%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd            24      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::MemRead        2008323     21.58%     86.50% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite        949121     10.20%     96.70% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess       307474      3.30%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total          9307438                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits            1981255                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits            944914                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits            2926169                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits            906198                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses        906198                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             8414679873                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts           9311180                       # Number of instructions committed
system.switch_cpus12.committedOps             9311180                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses      8988456                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus12.num_func_calls            369002                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts       754914                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts            8988456                       # number of integer instructions
system.switch_cpus12.num_fp_insts                 804                       # number of float instructions
system.switch_cpus12.num_int_register_reads     12423129                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes      7188541                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs             2930675                       # number of memory refs
system.switch_cpus12.num_load_insts           1981315                       # Number of load instructions
system.switch_cpus12.num_store_insts           949360                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     8405372647.456196                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     9307225.543804                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus12.Branches                 1296781                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass        41670      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu         5965952     64.07%     64.52% # Class of executed instruction
system.switch_cpus12.op_class::IntMult          37174      0.40%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd            24      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::MemRead        2009514     21.58%     86.50% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite        949372     10.20%     96.70% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       307474      3.30%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total          9311180                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits            1978566                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits            943937                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits            2922503                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits            906198                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses        906198                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             8414679873                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts           9296591                       # Number of instructions committed
system.switch_cpus13.committedOps             9296591                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses      8974028                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus13.num_func_calls            368450                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts       753818                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts            8974028                       # number of integer instructions
system.switch_cpus13.num_fp_insts                 804                       # number of float instructions
system.switch_cpus13.num_int_register_reads     12402436                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes      7176501                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs             2927009                       # number of memory refs
system.switch_cpus13.num_load_insts           1978626                       # Number of load instructions
system.switch_cpus13.num_store_insts           948383                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     8405387237.170293                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     9292635.829708                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001104                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998896                       # Percentage of idle cycles
system.switch_cpus13.Branches                 1294968                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass        41670      0.45%      0.45% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu         5955097     64.06%     64.51% # Class of executed instruction
system.switch_cpus13.op_class::IntMult          37102      0.40%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd            24      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::MemRead        2006829     21.59%     86.49% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite        948395     10.20%     96.69% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess       307474      3.31%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total          9296591                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits            1982211                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits            945029                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits            2927240                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits            906198                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses        906198                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             8414679873                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts           9313949                       # Number of instructions committed
system.switch_cpus14.committedOps             9313949                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses      8991138                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus14.num_func_calls            369008                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts       756011                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts            8991138                       # number of integer instructions
system.switch_cpus14.num_fp_insts                 804                       # number of float instructions
system.switch_cpus14.num_int_register_reads     12426351                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes      7190077                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs             2931746                       # number of memory refs
system.switch_cpus14.num_load_insts           1982271                       # Number of load instructions
system.switch_cpus14.num_store_insts           949475                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     8405369878.320661                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     9309994.679340                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus14.Branches                 1297958                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass        41673      0.45%      0.45% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu         5967637     64.07%     64.52% # Class of executed instruction
system.switch_cpus14.op_class::IntMult          37174      0.40%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd            24      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::MemRead        2010475     21.59%     86.50% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite        949492     10.19%     96.70% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       307474      3.30%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total          9313949                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits            1986488                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits            949965                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits            2936453                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits            911634                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses        911634                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             8414679873                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts           9342930                       # Number of instructions committed
system.switch_cpus15.committedOps             9342930                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses      9018380                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus15.num_func_calls            370134                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts       755501                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts            9018380                       # number of integer instructions
system.switch_cpus15.num_fp_insts                 804                       # number of float instructions
system.switch_cpus15.num_int_register_reads     12466081                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes      7212751                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs             2940959                       # number of memory refs
system.switch_cpus15.num_load_insts           1986548                       # Number of load instructions
system.switch_cpus15.num_store_insts           954411                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     8405340895.902110                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     9338977.097890                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001110                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998890                       # Percentage of idle cycles
system.switch_cpus15.Branches                 1299212                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass        41656      0.45%      0.45% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu         5984429     64.05%     64.50% # Class of executed instruction
system.switch_cpus15.op_class::IntMult          37237      0.40%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd            24      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::MemRead        2015139     21.57%     86.47% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite        954555     10.22%     96.68% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess       309890      3.32%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total          9342930                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests    198970597                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     97307942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      4681258                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         432215                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       160140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       272075                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               6126                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          56934422                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             80063                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            80063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     81286614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4224197                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11519082                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           42462                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         24885                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          67347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         42651997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        42651997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5233749                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     51694547                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        90945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       185885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        61946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       177371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side     13648272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side    278970547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        71465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       185186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side       102063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       236183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        81928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       221161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        60551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       167034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        62252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       177954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        68917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       219352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        64493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       178562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        61830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       199683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        61806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       177787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        61749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       174292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        61709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       178230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        61928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       175489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        69841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       181140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             296497551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side      3168192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      5027986                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side      1993024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      5306640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side    570630528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side  11156636365                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side      2369024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      5542652                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side      3600256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7188432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side      2792384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6649736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side      1950464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      4984016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side      2001920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      5305104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side      2269952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      6972376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side      2101248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      5341100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side      1987200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      5755664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side      1986432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      5298192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side      1983232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      5220432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side      1985472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      5292880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side      1992128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      5242000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side      2497088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      5365072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11846437191                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29769234                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        228826020                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.152793                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.273341                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              223392580     97.63%     97.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 731493      0.32%     97.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 871199      0.38%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 765390      0.33%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 814919      0.36%     99.02% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 172984      0.08%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 136777      0.06%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 116107      0.05%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 105435      0.05%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 102883      0.04%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::10                108334      0.05%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 98644      0.04%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::12                109300      0.05%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::13                107262      0.05%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::14                142740      0.06%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::15               1006728      0.44%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                 43245      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          228826020                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.094862                       # Number of seconds simulated
sim_ticks                                1094861709500                       # Number of ticks simulated
final_tick                               7569893737500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3006075                       # Simulator instruction rate (inst/s)
host_op_rate                                  3006075                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               96782706                       # Simulator tick rate (ticks/s)
host_mem_usage                                 863396                       # Number of bytes of host memory used
host_seconds                                 11312.58                       # Real time elapsed on the host
sim_insts                                 34006446435                       # Number of instructions simulated
sim_ops                                   34006446435                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst      4588800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data    594463488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst      3254976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data    582034240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst     10072640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data    782291776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst      2235264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data    600222976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst      2720960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data    609071552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst      2526464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data    578252416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst      2556032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data    576413184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst      2479936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data    579733056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst      2720256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data    577090240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst      1972608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data    581351936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst      1964224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data    587473088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst      2928512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data    604150016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst      2338560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data    607416448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst      3059008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data    602104960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst      2603776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data    597874112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst      2731008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data    612140864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         9722837376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst      4588800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst      3254976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst     10072640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst      2235264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst      2720960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst      2526464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst      2556032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst      2479936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst      2720256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst      1972608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst      1964224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst      2928512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst      2338560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst      3059008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst      2603776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst      2731008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      50753024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   2195339136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      2195339136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst        71700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data      9288492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst        50859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data      9094285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst       157385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data     12223309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst        34926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data      9378484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst        42515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data      9516743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst        39476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data      9035194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst        39938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data      9006456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst        38749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data      9058329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst        42504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data      9017035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst        30822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data      9083624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst        30691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data      9179267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst        45758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data      9439844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst        36540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data      9490882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst        47797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data      9407890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst        40684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data      9341783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst        42672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data      9564701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           151919334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      34302174                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           34302174                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst      4191214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data    542957602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst      2972956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data    531605257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst      9199920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    714511951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      2041595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data    548218072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst      2485209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    556299984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst      2307564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    528151100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst      2334571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data    526471224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst      2265068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data    529503453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst      2484566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data    527089618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst      1801696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data    530982069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst      1794038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data    536572868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst      2674778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data    551804863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst      2135941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data    554788283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst      2793967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data    549936996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst      2378178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data    546072720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst      2494386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data    559103363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8880425073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst      4191214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst      2972956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst      9199920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      2041595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst      2485209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst      2307564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst      2334571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst      2265068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst      2484566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst      1801696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst      1794038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst      2674778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst      2135941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst      2793967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst      2378178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst      2494386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46355648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2005129156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2005129156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2005129156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst      4191214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data    542957602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst      2972956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data    531605257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst      9199920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    714511951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      2041595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data    548218072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst      2485209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    556299984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst      2307564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    528151100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst      2334571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data    526471224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst      2265068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data    529503453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst      2484566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data    527089618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst      1801696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data    530982069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst      1794038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data    536572868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst      2674778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data    551804863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst      2135941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data    554788283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst      2793967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data    549936996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst      2378178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data    546072720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst      2494386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data    559103363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10885554229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    789                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                  4196269                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   7781     28.29%     28.29% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    80      0.29%     28.58% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  1121      4.08%     32.66% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   466      1.69%     34.35% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 18057     65.65%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              27505                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    7781     46.39%     46.39% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     80      0.48%     46.87% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   1121      6.68%     53.55% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    466      2.78%     56.33% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   7325     43.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               16773                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           1092070032000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6000000      0.00%     99.75% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              54929000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              55595000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            2675166500      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       1094861722500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.405660                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.609816                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::wripir                 415      1.23%      1.23% # number of callpals executed
system.cpu00.kern.callpal::swpctx                 863      2.57%      3.80% # number of callpals executed
system.cpu00.kern.callpal::swpipl               23305     69.30%     73.10% # number of callpals executed
system.cpu00.kern.callpal::rdps                  2245      6.68%     79.78% # number of callpals executed
system.cpu00.kern.callpal::rti                   2533      7.53%     87.31% # number of callpals executed
system.cpu00.kern.callpal::callsys                864      2.57%     89.88% # number of callpals executed
system.cpu00.kern.callpal::rdunique              3402     10.12%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                33627                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            3396                       # number of protection mode switches
system.cpu00.kern.mode_switch::user              1663                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel              1663                      
system.cpu00.kern.mode_good::user                1663                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.489694                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.657442                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     4548012476000     85.64%     85.64% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       762720535000     14.36%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                    863                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements        12828032                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         505.828752                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs         566620022                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs        12828032                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           44.170456                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data     1.169802                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   504.658950                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.002285                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.985662                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.987947                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses      1169863673                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses     1169863673                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data    387226027                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total     387226027                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data    178343787                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total    178343787                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        13174                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        13174                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        14133                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        14133                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data    565569814                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total      565569814                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data    565569814                       # number of overall hits
system.cpu00.dcache.overall_hits::total     565569814                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data     11825524                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total     11825524                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data      1058481                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total      1058481                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         6777                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         6777                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         5668                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         5668                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data     12884005                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total     12884005                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data     12884005                       # number of overall misses
system.cpu00.dcache.overall_misses::total     12884005                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data    399051551                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total    399051551                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data    179402268                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total    179402268                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        19951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        19951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        19801                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        19801                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data    578453819                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total    578453819                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data    578453819                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total    578453819                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.029634                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.029634                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.005900                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.005900                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.339682                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.339682                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.286248                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.286248                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022273                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022273                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022273                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022273                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks      2866297                       # number of writebacks
system.cpu00.dcache.writebacks::total         2866297                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements         3140989                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs        1485161568                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs         3140989                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          472.832464                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst     6.319643                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   505.680357                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.012343                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.987657                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses      3067051797                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses     3067051797                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst   1528814415                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total    1528814415                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst   1528814415                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total     1528814415                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst   1528814415                       # number of overall hits
system.cpu00.icache.overall_hits::total    1528814415                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst      3140989                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total      3140989                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst      3140989                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total      3140989                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst      3140989                       # number of overall misses
system.cpu00.icache.overall_misses::total      3140989                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst   1531955404                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total   1531955404                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst   1531955404                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total   1531955404                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst   1531955404                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total   1531955404                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002050                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002050                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002050                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002050                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002050                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002050                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks      3140989                       # number of writebacks
system.cpu00.icache.writebacks::total         3140989                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    914                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                  2127609                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   8016     31.38%     31.38% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  1121      4.39%     35.77% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   563      2.20%     37.97% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 15847     62.03%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              25547                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    8016     46.71%     46.71% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   1121      6.53%     53.25% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    563      3.28%     56.53% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   7460     43.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               17160                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           1092165571500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              54929000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              66304000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            2547488500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.470752                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.671703                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::71                       1     25.00%     25.00% # number of syscalls executed
system.cpu01.kern.syscall::73                       2     50.00%     75.00% # number of syscalls executed
system.cpu01.kern.syscall::74                       1     25.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    4                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                 404      1.26%      1.26% # number of callpals executed
system.cpu01.kern.callpal::swpctx                1061      3.32%      4.59% # number of callpals executed
system.cpu01.kern.callpal::swpipl               21172     66.29%     70.88% # number of callpals executed
system.cpu01.kern.callpal::rdps                  2247      7.04%     77.91% # number of callpals executed
system.cpu01.kern.callpal::rti                   2691      8.43%     86.34% # number of callpals executed
system.cpu01.kern.callpal::callsys               1004      3.14%     89.48% # number of callpals executed
system.cpu01.kern.callpal::rdunique              3360     10.52%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                31939                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel            2300                       # number of protection mode switches
system.cpu01.kern.mode_switch::user              1770                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              1452                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel              2288                      
system.cpu01.kern.mode_good::user                1770                      
system.cpu01.kern.mode_good::idle                 518                      
system.cpu01.kern.mode_switch_good::kernel     0.994783                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.356749                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.828685                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       2691696000      0.18%      0.18% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       732547052500     48.16%     48.34% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       785786821000     51.66%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   1061                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements        10606165                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         502.832742                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs         560532582                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs        10606165                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           52.849695                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    6539086469000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     3.275881                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   499.556862                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.006398                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.975697                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.982095                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          497                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses      1150543139                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses     1150543139                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data    381777759                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total     381777759                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data    177373817                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total    177373817                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data        11642                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        11642                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data        11715                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        11715                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data    559151576                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total      559151576                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data    559151576                       # number of overall hits
system.cpu01.dcache.overall_hits::total     559151576                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data      9996031                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total      9996031                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data       731608                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       731608                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         5678                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         5678                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         5330                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         5330                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data     10727639                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total     10727639                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data     10727639                       # number of overall misses
system.cpu01.dcache.overall_misses::total     10727639                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data    391773790                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total    391773790                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data    178105425                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total    178105425                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data        17320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        17320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data        17045                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        17045                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data    569879215                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total    569879215                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data    569879215                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total    569879215                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.025515                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.025515                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.004108                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.004108                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.327829                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.327829                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.312702                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.312702                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.018824                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.018824                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.018824                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.018824                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks      2345436                       # number of writebacks
system.cpu01.dcache.writebacks::total         2345436                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements         3225686                       # number of replacements
system.cpu01.icache.tags.tagsinuse         511.121741                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs        1425912220                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs         3225686                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          442.049294                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    6539578805500                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    21.692274                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   489.429468                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.042368                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.955917                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.998285                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses      2946354163                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses     2946354163                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst   1468338530                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total    1468338530                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst   1468338530                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total     1468338530                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst   1468338530                       # number of overall hits
system.cpu01.icache.overall_hits::total    1468338530                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst      3225701                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total      3225701                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst      3225701                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total      3225701                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst      3225701                       # number of overall misses
system.cpu01.icache.overall_misses::total      3225701                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst   1471564231                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total   1471564231                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst   1471564231                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total   1471564231                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst   1471564231                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total   1471564231                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.002192                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002192                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.002192                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002192                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.002192                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002192                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks      3225686                       # number of writebacks
system.cpu01.icache.writebacks::total         3225686                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    593                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                  3189636                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                 106501     47.62%     47.62% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     4      0.00%     47.62% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  1121      0.50%     48.12% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   426      0.19%     48.31% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                115616     51.69%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             223668                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                  106501     49.73%     49.73% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      4      0.00%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   1121      0.52%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    426      0.20%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                 106085     49.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              214137                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           1087583028000     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                286000      0.00%     99.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              54929000      0.01%     99.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              48527500      0.00%     99.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            7174844000      0.66%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       1094861614500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.917563                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.957388                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                        2      0.00%      0.00% # number of syscalls executed
system.cpu02.kern.syscall::4                       82      0.11%      0.12% # number of syscalls executed
system.cpu02.kern.syscall::6                        2      0.00%      0.12% # number of syscalls executed
system.cpu02.kern.syscall::17                       1      0.00%      0.12% # number of syscalls executed
system.cpu02.kern.syscall::45                       4      0.01%      0.13% # number of syscalls executed
system.cpu02.kern.syscall::71                       5      0.01%      0.13% # number of syscalls executed
system.cpu02.kern.syscall::256                  23920     33.29%     33.42% # number of syscalls executed
system.cpu02.kern.syscall::257                  47840     66.58%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                71856                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                1417      0.45%      0.45% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 893      0.28%      0.74% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      0.74% # number of callpals executed
system.cpu02.kern.callpal::swpipl              134619     42.95%     43.69% # number of callpals executed
system.cpu02.kern.callpal::rdps                  2304      0.74%     44.42% # number of callpals executed
system.cpu02.kern.callpal::rti                  87498     27.91%     72.33% # number of callpals executed
system.cpu02.kern.callpal::callsys              73635     23.49%     95.83% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%     95.83% # number of callpals executed
system.cpu02.kern.callpal::rdunique             13080      4.17%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               313448                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel           88391                       # number of protection mode switches
system.cpu02.kern.mode_switch::user             86886                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel             86886                      
system.cpu02.kern.mode_good::user               86886                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.982973                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.991414                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     189333112000     17.29%     17.29% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       905528502500     82.71%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    893                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements        14482209                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         509.700021                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         727375918                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs        14482209                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           50.225481                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   509.700021                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.995508                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.995508                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses      1498065935                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses     1498065935                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    468929442                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     468929442                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    258006280                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    258006280                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       130035                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       130035                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       133587                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       133587                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    726935722                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      726935722                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    726935722                       # number of overall hits
system.cpu02.dcache.overall_hits::total     726935722                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data     10711107                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total     10711107                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      3835538                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      3835538                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        15188                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        15188                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data        11535                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        11535                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data     14546645                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total     14546645                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data     14546645                       # number of overall misses
system.cpu02.dcache.overall_misses::total     14546645                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    479640549                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    479640549                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    261841818                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    261841818                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       145223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       145223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       145122                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       145122                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    741482367                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    741482367                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    741482367                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    741482367                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.022332                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.022332                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.014648                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.014648                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.104584                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.104584                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.079485                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.079485                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.019618                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.019618                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.019618                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.019618                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      5643329                       # number of writebacks
system.cpu02.dcache.writebacks::total         5643329                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements         3244038                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        1932522470                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs         3244038                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          595.715115                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          229                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      3735833808                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     3735833808                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   1863050847                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    1863050847                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   1863050847                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     1863050847                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   1863050847                       # number of overall hits
system.cpu02.icache.overall_hits::total    1863050847                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst      3244038                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total      3244038                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst      3244038                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total      3244038                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst      3244038                       # number of overall misses
system.cpu02.icache.overall_misses::total      3244038                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   1866294885                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   1866294885                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   1866294885                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   1866294885                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   1866294885                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   1866294885                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.001738                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.001738                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.001738                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.001738                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.001738                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.001738                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks      3244038                       # number of writebacks
system.cpu02.icache.writebacks::total         3244038                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    713                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                  5453288                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   7553     30.44%     30.44% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  1121      4.52%     34.96% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   474      1.91%     36.87% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 15662     63.13%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              24810                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    7553     46.46%     46.46% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   1121      6.90%     53.36% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    474      2.92%     56.27% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   7108     43.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               16256                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           1092589850500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              54929000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              57378000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            2132081000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       1094834238500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.453837                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.655220                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::wripir                 434      1.40%      1.40% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 906      2.92%      4.32% # number of callpals executed
system.cpu03.kern.callpal::swpipl               20767     66.91%     71.23% # number of callpals executed
system.cpu03.kern.callpal::rdps                  2246      7.24%     78.47% # number of callpals executed
system.cpu03.kern.callpal::rti                   2449      7.89%     86.36% # number of callpals executed
system.cpu03.kern.callpal::callsys                850      2.74%     89.10% # number of callpals executed
system.cpu03.kern.callpal::rdunique              3383     10.90%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                31035                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            3355                       # number of protection mode switches
system.cpu03.kern.mode_switch::user              1734                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel              1734                      
system.cpu03.kern.mode_good::user                1734                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.516841                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.681470                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     4468243885000     84.43%     84.43% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       823857150000     15.57%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    906                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements        12864237                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         504.145273                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs         611672649                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs        12864237                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           47.548304                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   504.145273                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.984659                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.984659                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses      1259845080                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses     1259845080                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data    415071054                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total     415071054                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data    195464538                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total    195464538                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data        10032                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        10032                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data        10642                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        10642                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data    610535592                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total      610535592                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data    610535592                       # number of overall hits
system.cpu03.dcache.overall_hits::total     610535592                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data     11765673                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total     11765673                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data      1139199                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total      1139199                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         6098                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         6098                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         5372                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         5372                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data     12904872                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total     12904872                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data     12904872                       # number of overall misses
system.cpu03.dcache.overall_misses::total     12904872                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data    426836727                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total    426836727                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data    196603737                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total    196603737                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        16130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        16130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        16014                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        16014                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data    623440464                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total    623440464                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data    623440464                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total    623440464                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.027565                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.027565                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.005794                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.005794                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.378053                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.378053                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.335456                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.335456                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.020699                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.020699                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.020699                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.020699                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks      2963605                       # number of writebacks
system.cpu03.dcache.writebacks::total         2963605                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements         3441985                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs        1561336753                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs         3441985                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          453.615211                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     0.744710                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.255290                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.001455                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.998545                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses      3309537143                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses     3309537143                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst   1649605594                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total    1649605594                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst   1649605594                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total     1649605594                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst   1649605594                       # number of overall hits
system.cpu03.icache.overall_hits::total    1649605594                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst      3441985                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total      3441985                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst      3441985                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total      3441985                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst      3441985                       # number of overall misses
system.cpu03.icache.overall_misses::total      3441985                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst   1653047579                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total   1653047579                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst   1653047579                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total   1653047579                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst   1653047579                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total   1653047579                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.002082                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.002082                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.002082                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.002082                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.002082                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.002082                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks      3441985                       # number of writebacks
system.cpu03.icache.writebacks::total         3441985                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    740                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                  4689296                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   7499     30.41%     30.41% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  1121      4.55%     34.96% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   465      1.89%     36.85% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 15572     63.15%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              24657                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    7499     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   1121      6.95%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    465      2.88%     56.34% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   7041     43.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               16126                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           1092691752000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              54929000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              55433000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            2032179000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.452158                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.654013                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::wripir                 414      1.35%      1.35% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 859      2.79%      4.14% # number of callpals executed
system.cpu04.kern.callpal::swpipl               20648     67.10%     71.24% # number of callpals executed
system.cpu04.kern.callpal::rdps                  2245      7.30%     78.54% # number of callpals executed
system.cpu04.kern.callpal::rti                   2423      7.87%     86.41% # number of callpals executed
system.cpu04.kern.callpal::callsys                836      2.72%     89.13% # number of callpals executed
system.cpu04.kern.callpal::rdunique              3345     10.87%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                30770                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            3282                       # number of protection mode switches
system.cpu04.kern.mode_switch::user              1681                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel              1681                      
system.cpu04.kern.mode_good::user                1681                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.512188                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.677413                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     4489168896500     84.70%     84.70% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       810680155000     15.30%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    859                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements        12824285                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         503.608155                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs         601172941                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs        12824285                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           46.877697                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   503.608155                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.983610                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.983610                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          497                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses      1238717850                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses     1238717850                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data    410322146                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total     410322146                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data    189711115                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total    189711115                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data        10714                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        10714                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data        10583                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        10583                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data    600033261                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total      600033261                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data    600033261                       # number of overall hits
system.cpu04.dcache.overall_hits::total     600033261                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data     12002765                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total     12002765                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data       861861                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       861861                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data         5143                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         5143                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         5200                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         5200                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data     12864626                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total     12864626                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data     12864626                       # number of overall misses
system.cpu04.dcache.overall_misses::total     12864626                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data    422324911                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total    422324911                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data    190572976                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total    190572976                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data        15857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        15857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data        15783                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        15783                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data    612897887                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total    612897887                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data    612897887                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total    612897887                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.028421                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.028421                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.004522                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.004522                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.324336                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.324336                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.329468                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.329468                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.020990                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.020990                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.020990                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.020990                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks      2703493                       # number of writebacks
system.cpu04.dcache.writebacks::total         2703493                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements         3400451                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs        1536064251                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs         3400451                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          451.723683                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          512                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses      3256469327                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses     3256469327                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst   1623133987                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total    1623133987                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst   1623133987                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total     1623133987                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst   1623133987                       # number of overall hits
system.cpu04.icache.overall_hits::total    1623133987                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst      3400451                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total      3400451                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst      3400451                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total      3400451                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst      3400451                       # number of overall misses
system.cpu04.icache.overall_misses::total      3400451                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst   1626534438                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total   1626534438                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst   1626534438                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total   1626534438                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst   1626534438                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total   1626534438                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.002091                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.002091                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.002091                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.002091                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.002091                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.002091                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks      3400451                       # number of writebacks
system.cpu04.icache.writebacks::total         3400451                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    852                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                  4754587                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   7787     31.04%     31.04% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  1121      4.47%     35.50% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   530      2.11%     37.62% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 15653     62.38%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              25091                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    7787     46.62%     46.62% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   1121      6.71%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    530      3.17%     56.51% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   7264     43.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               16702                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           1092241365000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              54929000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              62707500      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            2475291500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.464064                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.665657                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::wripir                 365      1.16%      1.16% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 989      3.16%      4.32% # number of callpals executed
system.cpu05.kern.callpal::swpipl               20871     66.61%     70.93% # number of callpals executed
system.cpu05.kern.callpal::rdps                  2248      7.17%     78.11% # number of callpals executed
system.cpu05.kern.callpal::rti                   2569      8.20%     86.31% # number of callpals executed
system.cpu05.kern.callpal::callsys                917      2.93%     89.23% # number of callpals executed
system.cpu05.kern.callpal::rdunique              3374     10.77%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                31333                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            3558                       # number of protection mode switches
system.cpu05.kern.mode_switch::user              1715                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel              1715                      
system.cpu05.kern.mode_good::user                1715                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.482012                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.650484                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     4536906298000     85.61%     85.61% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       762638713500     14.39%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    989                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements        11209900                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         502.555356                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs         565956978                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs        11209900                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           50.487246                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   502.555356                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.981553                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.981553                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses      1163394592                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses     1163394592                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data    386443919                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total     386443919                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data    178343330                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total    178343330                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data        11218                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        11218                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data        10601                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        10601                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data    564787249                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total      564787249                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data    564787249                       # number of overall hits
system.cpu05.dcache.overall_hits::total     564787249                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data     10469111                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total     10469111                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data       784215                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       784215                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         5393                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         5393                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         5805                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         5805                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data     11253326                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total     11253326                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data     11253326                       # number of overall misses
system.cpu05.dcache.overall_misses::total     11253326                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data    396913030                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total    396913030                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data    179127545                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total    179127545                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data        16611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        16611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data        16406                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        16406                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data    576040575                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total    576040575                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data    576040575                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total    576040575                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.026376                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.026376                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.004378                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.004378                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.324664                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.324664                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.353834                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.353834                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.019536                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.019536                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.019536                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.019536                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks      2487848                       # number of writebacks
system.cpu05.dcache.writebacks::total         2487848                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements         3153906                       # number of replacements
system.cpu05.icache.tags.tagsinuse         511.927243                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs        1470433514                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs         3153906                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          466.226170                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   511.927243                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.999858                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          298                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses      3066050295                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses     3066050295                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst   1528294287                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total    1528294287                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst   1528294287                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total     1528294287                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst   1528294287                       # number of overall hits
system.cpu05.icache.overall_hits::total    1528294287                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst      3153907                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total      3153907                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst      3153907                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total      3153907                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst      3153907                       # number of overall misses
system.cpu05.icache.overall_misses::total      3153907                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst   1531448194                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total   1531448194                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst   1531448194                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total   1531448194                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst   1531448194                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total   1531448194                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.002059                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.002059                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.002059                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.002059                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.002059                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.002059                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks      3153906                       # number of writebacks
system.cpu05.icache.writebacks::total         3153906                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    883                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                  3842230                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   7879     31.16%     31.16% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  1121      4.43%     35.60% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   541      2.14%     37.74% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 15743     62.26%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              25284                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    7879     46.66%     46.66% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   1121      6.64%     53.30% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    541      3.20%     56.50% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   7345     43.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               16886                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           1092210102000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              54929000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              63945000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            2505317000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.466557                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.667853                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::wripir                 372      1.18%      1.18% # number of callpals executed
system.cpu06.kern.callpal::swpctx                1010      3.20%      4.37% # number of callpals executed
system.cpu06.kern.callpal::swpipl               20995     66.42%     70.79% # number of callpals executed
system.cpu06.kern.callpal::rdps                  2249      7.11%     77.91% # number of callpals executed
system.cpu06.kern.callpal::rti                   2627      8.31%     86.22% # number of callpals executed
system.cpu06.kern.callpal::callsys                964      3.05%     89.27% # number of callpals executed
system.cpu06.kern.callpal::rdunique              3393     10.73%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                31610                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            3637                       # number of protection mode switches
system.cpu06.kern.mode_switch::user              1741                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel              1741                      
system.cpu06.kern.mode_good::user                1741                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.478691                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.647453                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     4557299498500     85.95%     85.95% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       744933595000     14.05%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                   1010                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements        11606898                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         501.238811                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         557584902                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs        11606898                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           48.039097                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   501.238811                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.978982                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.978982                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          503                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses      1147795250                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses     1147795250                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data    380678744                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total     380678744                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data    175712894                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total    175712894                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data        11385                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        11385                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data        11100                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total        11100                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    556391638                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      556391638                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    556391638                       # number of overall hits
system.cpu06.dcache.overall_hits::total     556391638                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data     10697962                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total     10697962                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data       952174                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       952174                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         5544                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         5544                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         5571                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         5571                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data     11650136                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total     11650136                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data     11650136                       # number of overall misses
system.cpu06.dcache.overall_misses::total     11650136                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data    391376706                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total    391376706                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data    176665068                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total    176665068                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data        16929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        16929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data        16671                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        16671                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    568041774                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    568041774                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    568041774                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    568041774                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.027334                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.027334                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.005390                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.005390                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.327485                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.327485                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.334173                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.334173                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.020509                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.020509                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.020509                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.020509                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks      2657912                       # number of writebacks
system.cpu06.dcache.writebacks::total         2657912                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements         3097002                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs        1440834800                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs         3097002                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          465.235347                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses      2995487134                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses     2995487134                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst   1493098064                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total    1493098064                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst   1493098064                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total     1493098064                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst   1493098064                       # number of overall hits
system.cpu06.icache.overall_hits::total    1493098064                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst      3097002                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total      3097002                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst      3097002                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total      3097002                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst      3097002                       # number of overall misses
system.cpu06.icache.overall_misses::total      3097002                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst   1496195066                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total   1496195066                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst   1496195066                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total   1496195066                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst   1496195066                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total   1496195066                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.002070                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.002070                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.002070                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.002070                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.002070                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.002070                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks      3097002                       # number of writebacks
system.cpu06.icache.writebacks::total         3097002                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    887                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                  2356283                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   7789     31.04%     31.04% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  1121      4.47%     35.51% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   533      2.12%     37.63% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 15652     62.37%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              25095                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    7789     46.62%     46.62% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   1121      6.71%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    533      3.19%     56.52% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   7264     43.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               16707                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           1092197236000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              54929000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              63065000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            2519063000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.464094                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.665750                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::wripir                 363      1.16%      1.16% # number of callpals executed
system.cpu07.kern.callpal::swpctx                 996      3.18%      4.34% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.00%      4.34% # number of callpals executed
system.cpu07.kern.callpal::swpipl               20867     66.59%     70.93% # number of callpals executed
system.cpu07.kern.callpal::rdps                  2254      7.19%     78.12% # number of callpals executed
system.cpu07.kern.callpal::rti                   2574      8.21%     86.34% # number of callpals executed
system.cpu07.kern.callpal::callsys                918      2.93%     89.27% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.00%     89.27% # number of callpals executed
system.cpu07.kern.callpal::rdunique              3363     10.73%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                31337                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            3570                       # number of protection mode switches
system.cpu07.kern.mode_switch::user              1686                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel              1686                      
system.cpu07.kern.mode_good::user                1686                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.472269                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.641553                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     4569740429500     86.19%     86.19% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       732441485500     13.81%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                    996                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements        11481867                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         501.096865                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         559053999                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs        11481867                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           48.690165                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   501.096865                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.978705                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.978705                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses      1150212944                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses     1150212944                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    380482254                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     380482254                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data    177308746                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total    177308746                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data        11760                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        11760                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data        11350                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total        11350                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    557791000                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      557791000                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    557791000                       # number of overall hits
system.cpu07.dcache.overall_hits::total     557791000                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data     10464891                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total     10464891                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data      1058044                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total      1058044                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         5403                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         5403                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         5535                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         5535                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data     11522935                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total     11522935                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data     11522935                       # number of overall misses
system.cpu07.dcache.overall_misses::total     11522935                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    390947145                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    390947145                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data    178366790                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total    178366790                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data        17163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        17163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data        16885                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        16885                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    569313935                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    569313935                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    569313935                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    569313935                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.026768                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.026768                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.005932                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.005932                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.314805                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.314805                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.327806                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.327806                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.020240                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.020240                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.020240                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.020240                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks      2803423                       # number of writebacks
system.cpu07.dcache.writebacks::total         2803423                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements         3047791                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.501442                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs        1413877051                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs         3047791                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          463.902233                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    6571796373000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     6.901402                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   504.600039                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.013479                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.985547                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.999026                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      2945492961                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     2945492961                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst   1468174785                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total    1468174785                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst   1468174785                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total     1468174785                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst   1468174785                       # number of overall hits
system.cpu07.icache.overall_hits::total    1468174785                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst      3047797                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total      3047797                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst      3047797                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total      3047797                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst      3047797                       # number of overall misses
system.cpu07.icache.overall_misses::total      3047797                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst   1471222582                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total   1471222582                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst   1471222582                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total   1471222582                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst   1471222582                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total   1471222582                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.002072                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.002072                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.002072                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.002072                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.002072                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.002072                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks      3047791                       # number of writebacks
system.cpu07.icache.writebacks::total         3047791                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    906                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                  4620106                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   8122     31.43%     31.43% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  1121      4.34%     35.77% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   572      2.21%     37.98% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 16028     62.02%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              25843                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    8122     46.75%     46.75% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   1121      6.45%     53.21% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    572      3.29%     56.50% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   7557     43.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               17372                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           1092108692500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              54929000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              67421500      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            2603250000      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.471487                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.672213                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::wripir                 410      1.27%      1.27% # number of callpals executed
system.cpu08.kern.callpal::swpctx                1073      3.32%      4.59% # number of callpals executed
system.cpu08.kern.callpal::swpipl               21410     66.32%     70.91% # number of callpals executed
system.cpu08.kern.callpal::rdps                  2253      6.98%     77.89% # number of callpals executed
system.cpu08.kern.callpal::rti                   2740      8.49%     86.38% # number of callpals executed
system.cpu08.kern.callpal::callsys               1046      3.24%     89.62% # number of callpals executed
system.cpu08.kern.callpal::rdunique              3351     10.38%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                32283                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            3813                       # number of protection mode switches
system.cpu08.kern.mode_switch::user              1831                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel              1831                      
system.cpu08.kern.mode_good::user                1831                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.480199                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.648831                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     4546911181000     85.76%     85.76% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user       754936109500     14.24%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                   1073                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements        11016184                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         500.963451                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs         561298491                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs        11016184                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           50.952171                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   500.963451                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.978444                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.978444                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses      1153541972                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses     1153541972                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data    382988605                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total     382988605                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data    177161393                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total    177161393                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data        11807                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        11807                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data        11305                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total        11305                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data    560149998                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total      560149998                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data    560149998                       # number of overall hits
system.cpu08.dcache.overall_hits::total     560149998                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data     10365085                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total     10365085                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data       694211                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       694211                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data         5906                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         5906                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         6053                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         6053                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data     11059296                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total     11059296                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data     11059296                       # number of overall misses
system.cpu08.dcache.overall_misses::total     11059296                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data    393353690                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total    393353690                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data    177855604                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total    177855604                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data        17713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        17713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data        17358                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        17358                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data    571209294                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total    571209294                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data    571209294                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total    571209294                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.026351                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.026351                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.003903                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.003903                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.333427                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.333427                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.348715                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.348715                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.019361                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.019361                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.019361                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.019361                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks      2398576                       # number of writebacks
system.cpu08.dcache.writebacks::total         2398576                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements         3075573                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs        1456513413                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs         3075573                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          473.574652                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses      3035988869                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses     3035988869                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst   1513381075                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total    1513381075                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst   1513381075                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total     1513381075                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst   1513381075                       # number of overall hits
system.cpu08.icache.overall_hits::total    1513381075                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst      3075573                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total      3075573                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst      3075573                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total      3075573                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst      3075573                       # number of overall misses
system.cpu08.icache.overall_misses::total      3075573                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst   1516456648                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total   1516456648                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst   1516456648                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total   1516456648                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst   1516456648                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total   1516456648                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.002028                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.002028                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.002028                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.002028                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.002028                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.002028                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks      3075573                       # number of writebacks
system.cpu08.icache.writebacks::total         3075573                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    796                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                  4465041                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   7515     30.46%     30.46% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  1121      4.54%     35.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   467      1.89%     36.89% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 15571     63.11%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              24674                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    7515     46.51%     46.51% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   1121      6.94%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    467      2.89%     56.34% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   7055     43.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               16158                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           1092457977000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              54929000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              55657000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            2265730000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.453086                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.654859                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::wripir                 420      1.36%      1.36% # number of callpals executed
system.cpu09.kern.callpal::swpctx                 861      2.79%      4.16% # number of callpals executed
system.cpu09.kern.callpal::swpipl               20654     67.03%     71.19% # number of callpals executed
system.cpu09.kern.callpal::rdps                  2253      7.31%     78.50% # number of callpals executed
system.cpu09.kern.callpal::rti                   2432      7.89%     86.39% # number of callpals executed
system.cpu09.kern.callpal::callsys                844      2.74%     89.13% # number of callpals executed
system.cpu09.kern.callpal::rdunique              3349     10.87%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                30813                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            3293                       # number of protection mode switches
system.cpu09.kern.mode_switch::user              1633                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel              1633                      
system.cpu09.kern.mode_good::user                1633                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.495900                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.663013                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     4542895730000     85.69%     85.69% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       758911426000     14.31%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                    861                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements        11365653                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         501.336366                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs         564284221                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs        11365653                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           49.648201                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   501.336366                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.979173                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.979173                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses      1160239415                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses     1160239415                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data    385434210                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total     385434210                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data    177544746                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total    177544746                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data        10870                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        10870                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data        11031                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total        11031                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data    562978956                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total      562978956                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data    562978956                       # number of overall hits
system.cpu09.dcache.overall_hits::total     562978956                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data     10510325                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total     10510325                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data       897624                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       897624                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data         5121                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         5121                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         4810                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         4810                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data     11407949                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total     11407949                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data     11407949                       # number of overall misses
system.cpu09.dcache.overall_misses::total     11407949                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data    395944535                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total    395944535                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data    178442370                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total    178442370                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data        15991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        15991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data        15841                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        15841                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data    574386905                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total    574386905                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data    574386905                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total    574386905                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.026545                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.026545                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.005030                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.005030                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.320243                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.320243                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.303642                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.303642                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.019861                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.019861                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.019861                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.019861                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks      2667285                       # number of writebacks
system.cpu09.dcache.writebacks::total         2667285                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements         3101056                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs        1439544107                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs         3101056                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          464.210936                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     2.233153                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   509.766847                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.004362                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.995638                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses      3050204880                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses     3050204880                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst   1520450856                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total    1520450856                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst   1520450856                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total     1520450856                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst   1520450856                       # number of overall hits
system.cpu09.icache.overall_hits::total    1520450856                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst      3101056                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total      3101056                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst      3101056                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total      3101056                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst      3101056                       # number of overall misses
system.cpu09.icache.overall_misses::total      3101056                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst   1523551912                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total   1523551912                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst   1523551912                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total   1523551912                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst   1523551912                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total   1523551912                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.002035                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.002035                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.002035                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.002035                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.002035                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.002035                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks      3101056                       # number of writebacks
system.cpu09.icache.writebacks::total         3101056                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    779                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                  4357588                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   7493     30.45%     30.45% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  1121      4.56%     35.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   467      1.90%     36.90% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 15527     63.10%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              24608                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    7493     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   1121      6.96%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    467      2.90%     56.35% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   7034     43.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               16115                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           1092572322500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              54929000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              55638000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            2151403500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.453017                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.654868                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::wripir                 420      1.37%      1.37% # number of callpals executed
system.cpu10.kern.callpal::swpctx                 861      2.80%      4.17% # number of callpals executed
system.cpu10.kern.callpal::swpipl               20591     67.02%     71.19% # number of callpals executed
system.cpu10.kern.callpal::rdps                  2252      7.33%     78.52% # number of callpals executed
system.cpu10.kern.callpal::rti                   2429      7.91%     86.42% # number of callpals executed
system.cpu10.kern.callpal::callsys                840      2.73%     89.16% # number of callpals executed
system.cpu10.kern.callpal::rdunique              3331     10.84%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                30724                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            3290                       # number of protection mode switches
system.cpu10.kern.mode_switch::user              1650                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel              1650                      
system.cpu10.kern.mode_good::user                1650                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.501520                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.668016                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     6796421884000     89.78%     89.78% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user       773417320000     10.22%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                    861                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements        11452886                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         497.569804                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         577453911                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        11452886                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           50.419948                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    6571709550500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.603755                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   484.966049                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.024617                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.947199                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.971816                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          490                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses      1185067882                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses     1185067882                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data    393463505                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     393463505                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data    181671702                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total    181671702                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data        10029                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        10029                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data        10719                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total        10719                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data    575135207                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      575135207                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data    575135207                       # number of overall hits
system.cpu10.dcache.overall_hits::total     575135207                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data     10778399                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     10778399                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data       803601                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       803601                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         5918                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         5918                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         5070                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         5070                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data     11582000                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     11582000                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data     11582000                       # number of overall misses
system.cpu10.dcache.overall_misses::total     11582000                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data    404241904                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    404241904                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data    182475303                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total    182475303                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data        15947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        15947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data        15789                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        15789                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data    586717207                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    586717207                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data    586717207                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    586717207                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.026663                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.026663                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.004404                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.004404                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.371104                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.371104                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.321110                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.321110                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.019740                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.019740                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.019740                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.019740                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks      2470826                       # number of writebacks
system.cpu10.dcache.writebacks::total         2470826                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements         3259246                       # number of replacements
system.cpu10.icache.tags.tagsinuse         504.638052                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs        1471642069                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs         3259246                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          451.528381                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    6705128326500                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    34.526592                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   470.111460                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.067435                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.918186                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.985621                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses      3107752488                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses     3107752488                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst   1548987246                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total    1548987246                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst   1548987246                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total     1548987246                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst   1548987246                       # number of overall hits
system.cpu10.icache.overall_hits::total    1548987246                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst      3259332                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total      3259332                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst      3259332                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total      3259332                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst      3259332                       # number of overall misses
system.cpu10.icache.overall_misses::total      3259332                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst   1552246578                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total   1552246578                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst   1552246578                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total   1552246578                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst   1552246578                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total   1552246578                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.002100                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002100                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.002100                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002100                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.002100                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002100                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks      3259246                       # number of writebacks
system.cpu10.icache.writebacks::total         3259246                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    755                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                  5178459                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   7512     30.45%     30.45% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  1121      4.54%     34.99% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   462      1.87%     36.86% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 15579     63.14%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              24674                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    7512     46.52%     46.52% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   1121      6.94%     53.47% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    462      2.86%     56.33% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   7052     43.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               16147                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           1092563757500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              54929000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              54476500      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            2161130000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.452661                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.654414                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::wripir                 523      1.69%      1.69% # number of callpals executed
system.cpu11.kern.callpal::swpctx                 864      2.80%      4.49% # number of callpals executed
system.cpu11.kern.callpal::swpipl               20661     66.84%     71.33% # number of callpals executed
system.cpu11.kern.callpal::rdps                  2258      7.30%     78.63% # number of callpals executed
system.cpu11.kern.callpal::rti                   2431      7.86%     86.50% # number of callpals executed
system.cpu11.kern.callpal::callsys                842      2.72%     89.22% # number of callpals executed
system.cpu11.kern.callpal::rdunique              3332     10.78%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                30911                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            3295                       # number of protection mode switches
system.cpu11.kern.mode_switch::user              1673                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel              1673                      
system.cpu11.kern.mode_good::user                1673                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.507739                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.673510                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     6773101757000     89.47%     89.47% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       796749296000     10.53%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                    864                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements        14565921                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         498.487954                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         583630659                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        14565921                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           40.068229                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    6568230196500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    10.907275                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   487.580679                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.021303                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.952306                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.973609                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses      1206679374                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses     1206679374                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data    398895355                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     398895355                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data    182510693                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total    182510693                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data        10044                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        10044                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data        10601                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        10601                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    581406048                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      581406048                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    581406048                       # number of overall hits
system.cpu11.dcache.overall_hits::total     581406048                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data     13312061                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     13312061                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data      1290811                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      1290811                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         6060                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         6060                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         5345                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         5345                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data     14602872                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     14602872                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data     14602872                       # number of overall misses
system.cpu11.dcache.overall_misses::total     14602872                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data    412207416                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    412207416                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data    183801504                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total    183801504                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data        16104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        16104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data        15946                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        15946                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    596008920                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    596008920                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    596008920                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    596008920                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.032295                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.032295                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.007023                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.007023                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.376304                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.376304                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.335194                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.335194                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.024501                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.024501                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.024501                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.024501                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks      3182864                       # number of writebacks
system.cpu11.dcache.writebacks::total         3182864                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements         3225875                       # number of replacements
system.cpu11.icache.tags.tagsinuse         504.799834                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs        1532442718                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs         3225875                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          475.047148                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    6699791104000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    34.187715                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   470.612119                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.066773                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.919164                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.985937                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses      3201196390                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses     3201196390                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst   1595759252                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total    1595759252                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst   1595759252                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total     1595759252                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst   1595759252                       # number of overall hits
system.cpu11.icache.overall_hits::total    1595759252                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst      3225962                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total      3225962                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst      3225962                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total      3225962                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst      3225962                       # number of overall misses
system.cpu11.icache.overall_misses::total      3225962                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst   1598985214                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total   1598985214                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst   1598985214                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total   1598985214                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst   1598985214                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total   1598985214                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.002018                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002018                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.002018                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002018                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.002018                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002018                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks      3225875                       # number of writebacks
system.cpu11.icache.writebacks::total         3225875                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    730                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                  5559610                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   7490     30.37%     30.37% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  1121      4.55%     34.91% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   466      1.89%     36.80% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 15586     63.20%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              24663                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    7490     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   1121      6.96%     53.46% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    466      2.89%     56.35% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   7031     43.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               16108                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           1092720736500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              54929000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              55545000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            2003082500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.451110                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.653124                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::wripir                 419      1.36%      1.36% # number of callpals executed
system.cpu12.kern.callpal::swpctx                 861      2.80%      4.16% # number of callpals executed
system.cpu12.kern.callpal::swpipl               20649     67.08%     71.24% # number of callpals executed
system.cpu12.kern.callpal::rdps                  2252      7.32%     78.55% # number of callpals executed
system.cpu12.kern.callpal::rti                   2427      7.88%     86.43% # number of callpals executed
system.cpu12.kern.callpal::callsys                839      2.73%     89.16% # number of callpals executed
system.cpu12.kern.callpal::rdunique              3337     10.84%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                30784                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            3288                       # number of protection mode switches
system.cpu12.kern.mode_switch::user              1696                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel              1696                      
system.cpu12.kern.mode_good::user                1696                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.515815                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.680578                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     6746968646000     89.13%     89.13% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user       822879769000     10.87%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                    861                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements        14949285                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         498.598467                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         603538346                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        14949285                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           40.372389                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    6567400752000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    11.185383                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   487.413084                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.021846                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.951979                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.973825                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          497                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses      1248035859                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses     1248035859                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data    411543489                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     411543489                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data    189959447                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total    189959447                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data        10842                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        10842                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data        11057                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        11057                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data    601502936                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      601502936                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data    601502936                       # number of overall hits
system.cpu12.dcache.overall_hits::total     601502936                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data     13584311                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     13584311                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data      1406613                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      1406613                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         5142                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         5142                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         4741                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         4741                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data     14990924                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     14990924                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data     14990924                       # number of overall misses
system.cpu12.dcache.overall_misses::total     14990924                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data    425127800                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    425127800                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data    191366060                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total    191366060                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data        15984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        15984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data        15798                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        15798                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data    616493860                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    616493860                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data    616493860                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    616493860                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.031953                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.031953                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.007350                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.007350                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.321697                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.321697                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.300101                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.300101                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.024316                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.024316                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.024316                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.024316                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks      3323099                       # number of writebacks
system.cpu12.dcache.writebacks::total         3323099                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements         3374150                       # number of replacements
system.cpu12.icache.tags.tagsinuse         504.933397                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs        1569522688                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs         3374150                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          465.160911                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    6716164541500                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    28.882402                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   476.050994                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.056411                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.929787                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.986198                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses      3305201597                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses     3305201597                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst   1647539443                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total    1647539443                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst   1647539443                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total     1647539443                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst   1647539443                       # number of overall hits
system.cpu12.icache.overall_hits::total    1647539443                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst      3374237                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total      3374237                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst      3374237                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total      3374237                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst      3374237                       # number of overall misses
system.cpu12.icache.overall_misses::total      3374237                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst   1650913680                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total   1650913680                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst   1650913680                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total   1650913680                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst   1650913680                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total   1650913680                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.002044                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.002044                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.002044                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.002044                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.002044                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.002044                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks      3374150                       # number of writebacks
system.cpu12.icache.writebacks::total         3374150                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    751                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                  4878899                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   7885     30.54%     30.54% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  1121      4.34%     34.88% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   466      1.80%     36.68% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 16349     63.32%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              25821                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    7885     46.66%     46.66% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   1121      6.63%     53.30% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    466      2.76%     56.05% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   7426     43.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               16898                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           1092614755500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              54929000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              55545000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            2109063500      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.454217                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.654429                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::wripir                 616      1.91%      1.91% # number of callpals executed
system.cpu13.kern.callpal::swpctx                 861      2.66%      4.57% # number of callpals executed
system.cpu13.kern.callpal::swpipl               21608     66.83%     71.40% # number of callpals executed
system.cpu13.kern.callpal::rdps                  2248      6.95%     78.35% # number of callpals executed
system.cpu13.kern.callpal::rti                   2626      8.12%     86.47% # number of callpals executed
system.cpu13.kern.callpal::callsys               1038      3.21%     89.68% # number of callpals executed
system.cpu13.kern.callpal::rdunique              3336     10.32%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                32333                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            3487                       # number of protection mode switches
system.cpu13.kern.mode_switch::user              1871                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel              1871                      
system.cpu13.kern.mode_good::user                1871                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.536564                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.698395                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     6765257206500     89.37%     89.37% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       804587327500     10.63%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                    861                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements        11794383                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         500.701696                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         598694380                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        11794383                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           50.760975                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    6557628651500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.831427                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   490.870269                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.019202                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.958731                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.977933                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses      1228369721                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses     1228369721                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data    407553467                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     407553467                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data    188843355                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total    188843355                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data        11810                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        11810                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data        11215                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        11215                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data    596396822                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      596396822                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data    596396822                       # number of overall hits
system.cpu13.dcache.overall_hits::total     596396822                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data     11109834                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     11109834                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data       727948                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       727948                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         5719                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         5719                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         6155                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         6155                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data     11837782                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     11837782                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data     11837782                       # number of overall misses
system.cpu13.dcache.overall_misses::total     11837782                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data    418663301                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    418663301                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data    189571303                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    189571303                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data        17529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        17529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data        17370                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        17370                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data    608234604                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    608234604                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data    608234604                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    608234604                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.026536                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.026536                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.003840                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.003840                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.326259                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.326259                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.354347                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.354347                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.019463                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.019463                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.019463                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.019463                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks      2499231                       # number of writebacks
system.cpu13.dcache.writebacks::total         2499231                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements         3397122                       # number of replacements
system.cpu13.icache.tags.tagsinuse         505.530606                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs        1532811737                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs         3397122                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          451.208917                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    6698910645500                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    30.170950                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   475.359656                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.058928                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.928437                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.987364                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          307                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses      3232743051                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses     3232743051                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst   1611275712                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total    1611275712                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst   1611275712                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total     1611275712                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst   1611275712                       # number of overall hits
system.cpu13.icache.overall_hits::total    1611275712                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst      3397209                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total      3397209                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst      3397209                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total      3397209                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst      3397209                       # number of overall misses
system.cpu13.icache.overall_misses::total      3397209                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst   1614672921                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total   1614672921                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst   1614672921                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total   1614672921                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst   1614672921                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total   1614672921                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.002104                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.002104                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.002104                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.002104                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.002104                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.002104                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks      3397122                       # number of writebacks
system.cpu13.icache.writebacks::total         3397122                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    767                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                  5257862                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   7521     30.44%     30.44% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  1121      4.54%     34.98% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                   469      1.90%     36.88% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 15595     63.12%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              24706                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    7521     46.51%     46.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   1121      6.93%     53.44% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                    469      2.90%     56.35% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   7059     43.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               16170                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           1092392601500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              54929000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              55875500      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            2330887000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.452645                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.654497                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::wripir                 419      1.35%      1.35% # number of callpals executed
system.cpu14.kern.callpal::swpctx                 864      2.79%      4.15% # number of callpals executed
system.cpu14.kern.callpal::swpipl               20654     66.78%     70.92% # number of callpals executed
system.cpu14.kern.callpal::rdps                  2246      7.26%     78.19% # number of callpals executed
system.cpu14.kern.callpal::rti                   2462      7.96%     86.15% # number of callpals executed
system.cpu14.kern.callpal::callsys                872      2.82%     88.97% # number of callpals executed
system.cpu14.kern.callpal::rdunique              3413     11.03%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                30930                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            3326                       # number of protection mode switches
system.cpu14.kern.mode_switch::user              1692                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel              1692                      
system.cpu14.kern.mode_good::user                1692                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.508719                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.674372                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     6782728266000     89.60%     89.60% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       787124086000     10.40%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                    864                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements        13769876                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         499.566303                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         576747469                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        13769876                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           41.884725                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    6551203666000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.718026                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   490.848277                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.017027                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.958688                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.975715                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses      1190357158                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses     1190357158                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data    394216158                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     394216158                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data    180212482                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total    180212482                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data        10995                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        10995                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data        10626                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        10626                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data    574428640                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      574428640                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data    574428640                       # number of overall hits
system.cpu14.dcache.overall_hits::total     574428640                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data     12841668                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     12841668                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data       972039                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       972039                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         5164                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         5164                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         5370                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         5370                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data     13813707                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     13813707                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data     13813707                       # number of overall misses
system.cpu14.dcache.overall_misses::total     13813707                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data    407057826                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    407057826                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data    181184521                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    181184521                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data        16159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        16159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data        15996                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        15996                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data    588242347                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    588242347                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data    588242347                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    588242347                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.031548                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.031548                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.005365                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.005365                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.319574                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.319574                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.335709                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.335709                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.023483                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.023483                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.023483                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.023483                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks      2839102                       # number of writebacks
system.cpu14.dcache.writebacks::total         2839102                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements         3140913                       # number of replacements
system.cpu14.icache.tags.tagsinuse         505.900235                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs        1500722812                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs         3140913                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          477.798275                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    6679202727000                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    32.845699                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   473.054536                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.064152                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.923935                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.988086                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses      3163319470                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses     3163319470                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst   1576948235                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total    1576948235                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst   1576948235                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total     1576948235                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst   1576948235                       # number of overall hits
system.cpu14.icache.overall_hits::total    1576948235                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst      3141000                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total      3141000                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst      3141000                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total      3141000                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst      3141000                       # number of overall misses
system.cpu14.icache.overall_misses::total      3141000                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst   1580089235                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total   1580089235                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst   1580089235                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total   1580089235                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst   1580089235                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total   1580089235                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.001988                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.001988                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.001988                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.001988                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.001988                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.001988                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks      3140913                       # number of writebacks
system.cpu14.icache.writebacks::total         3140913                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    718                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                  5855024                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   7556     30.34%     30.34% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  1121      4.50%     34.84% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   512      2.06%     36.89% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 15717     63.11%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              24906                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    7556     46.25%     46.25% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   1121      6.86%     53.12% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    512      3.13%     56.25% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   7147     43.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               16336                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           1092696124500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              54929000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              56916500      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            2026323000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       1094834293000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.454731                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.655906                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::wripir                 419      1.35%      1.35% # number of callpals executed
system.cpu15.kern.callpal::swpctx                 860      2.77%      4.12% # number of callpals executed
system.cpu15.kern.callpal::swpipl               20896     67.38%     71.51% # number of callpals executed
system.cpu15.kern.callpal::rdps                  2243      7.23%     78.74% # number of callpals executed
system.cpu15.kern.callpal::rti                   2424      7.82%     86.56% # number of callpals executed
system.cpu15.kern.callpal::callsys                837      2.70%     89.26% # number of callpals executed
system.cpu15.kern.callpal::rdunique              3332     10.74%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                31011                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            3284                       # number of protection mode switches
system.cpu15.kern.mode_switch::user              1704                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel              1704                      
system.cpu15.kern.mode_good::user                1704                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.518879                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.683240                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     6739533419500     89.03%     89.03% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       830312429500     10.97%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                    860                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements        14153154                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         506.738775                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         607457625                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        14153154                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           42.920301                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    6539073434500                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     5.319685                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   501.419089                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.010390                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.979334                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.989724                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          501                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses      1253616996                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses     1253616996                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data    414641029                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     414641029                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data    190846827                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    190846827                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         9817                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         9817                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data        10617                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        10617                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    605487856                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      605487856                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    605487856                       # number of overall hits
system.cpu15.dcache.overall_hits::total     605487856                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data     13196297                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     13196297                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data       998429                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       998429                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         6028                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         6028                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         5195                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         5195                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data     14194726                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     14194726                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data     14194726                       # number of overall misses
system.cpu15.dcache.overall_misses::total     14194726                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data    427837326                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    427837326                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data    191845256                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    191845256                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data        15845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        15845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data        15812                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        15812                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    619682582                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    619682582                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    619682582                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    619682582                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.030844                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.030844                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.005204                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.005204                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.380435                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.380435                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.328548                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.328548                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.022906                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.022906                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.022906                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.022906                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks      2951813                       # number of writebacks
system.cpu15.dcache.writebacks::total         2951813                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements         3316777                       # number of replacements
system.cpu15.icache.tags.tagsinuse         507.096188                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs        1585499146                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs         3316777                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          478.024041                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    6691010441500                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    22.309100                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   484.787087                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.043572                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.946850                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.990422                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses      3334902390                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses     3334902390                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst   1662475908                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total    1662475908                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst   1662475908                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total     1662475908                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst   1662475908                       # number of overall hits
system.cpu15.icache.overall_hits::total    1662475908                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst      3316858                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total      3316858                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst      3316858                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total      3316858                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst      3316858                       # number of overall misses
system.cpu15.icache.overall_misses::total      3316858                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst   1665792766                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total   1665792766                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst   1665792766                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total   1665792766                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst   1665792766                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total   1665792766                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.001991                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.001991                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.001991                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.001991                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.001991                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.001991                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks      3316777                       # number of writebacks
system.cpu15.icache.writebacks::total         3316777                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  525                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 525                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34245                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34245                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        67376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        69020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   69540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       269504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       270954                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   287370                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  260                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             240                       # number of writebacks
system.iocache.writebacks::total                  240                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                 174414055                       # number of replacements
system.l2.tags.tagsinuse                  4028.328250                       # Cycle average of tags in use
system.l2.tags.total_refs                   144834368                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 174414055                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.830405                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1032.697661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     8.319394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data   134.632670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     8.088651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data   140.578947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst    18.259123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   613.085133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     8.489797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data   160.478215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     7.711360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   165.805500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     5.135808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   132.049740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     5.365221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   130.171861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     6.145656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data   125.400636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     5.441749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data   126.831193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     5.171353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data   142.894879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     5.506857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data   127.893864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     7.522342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data   157.396057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     8.933439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data   205.813170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     7.262718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data   152.648954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     6.791419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data   147.643235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     9.409428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data   208.752216                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.252123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.002031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.032869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.001975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.034321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.004458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.149679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.002073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.039179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.001883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.040480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.001254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.032239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.001310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.031780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.001500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.030615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.001329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.030965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.001263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.034886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.001344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.031224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.001837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.038427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.002181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.050247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.001773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.037268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.001658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.036046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.002297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.050965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983479                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3703                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989014                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3671271052                       # Number of tag accesses
system.l2.tags.data_accesses               3671271052                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     46804139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         46804139                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3393470                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3393470                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data         1797                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data          686                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data         3859                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data          836                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data          976                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data          581                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data          694                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data          948                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data          797                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data          414                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data          894                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data         1071                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data          708                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data          883                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data          611                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data          773                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                16528                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data          480                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data          159                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data          230                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data          373                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data          228                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data          182                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data           99                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data          102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus09.data          109                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data          254                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus12.data           67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data          257                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data          160                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2773                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data       472615                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data       133540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data       373994                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data       513573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data       330261                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data       266375                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data       442904                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data       496088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data       173594                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data       371138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data       220880                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data       762233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data       829259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data       203029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data       468567                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data       405896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6463946                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst      3069289                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst      3174842                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst      3086653                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst      3407059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst      3357936                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst      3114431                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst      3057064                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst      3009048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst      3033069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst      3070234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst      3228641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst      3180204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst      3337697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst      3349412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst      3100316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst      3274186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           50850081                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data      3073184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data      1373839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data      1873355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data      2969061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data      2971331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data      1908839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data      2158088                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data      1928730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data      1821799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data      1912229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data      2047564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data      4357166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data      4620016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data      2172183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data      3963485                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data      4177844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          43328713                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst      3069289                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data      3545799                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst      3174842                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data      1507379                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst      3086653                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data      2247349                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst      3407059                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data      3482634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst      3357936                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data      3301592                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst      3114431                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data      2175214                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst      3057064                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data      2600992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst      3009048                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data      2424818                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst      3033069                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data      1995393                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst      3070234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data      2283367                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst      3228641                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data      2268444                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst      3180204                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data      5119399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst      3337697                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data      5449275                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst      3349412                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data      2375212                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst      3100316                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data      4432052                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst      3274186                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data      4583740                       # number of demand (read+write) hits
system.l2.demand_hits::total                100642740                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst      3069289                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data      3545799                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst      3174842                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data      1507379                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst      3086653                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data      2247349                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst      3407059                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data      3482634                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst      3357936                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data      3301592                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst      3114431                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data      2175214                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst      3057064                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data      2600992                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst      3009048                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data      2424818                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst      3033069                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data      1995393                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst      3070234                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data      2283367                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst      3228641                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data      2268444                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst      3180204                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data      5119399                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst      3337697                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data      5449275                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst      3349412                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data      2375212                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst      3100316                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data      4432052                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst      3274186                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data      4583740                       # number of overall hits
system.l2.overall_hits::total               100642740                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data         4462                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data         5404                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data         7169                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data         2304                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data         2096                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data         2554                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data         2502                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data         2522                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data         2568                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data         2050                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data         6959                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data         1918                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data         1852                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data         2289                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data         1774                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data         2783                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              51206                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data          694                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data          647                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data          948                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          699                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data          574                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data          646                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data          530                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          605                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data          463                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data          522                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          545                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data          686                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data          538                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data          721                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data          597                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data          814                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            10229                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data       554057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data       506930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data      3419258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data       607714                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data       514560                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data       497538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data       490865                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data       545800                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data       500945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data       507815                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data       480232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data       509857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data       558768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data       505119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data       484626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data       573864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            11257948                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst        71700                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst        50859                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst       157385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst        34926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst        42515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst        39476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst        39938                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst        38749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst        42504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst        30822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst        30691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst        45758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst        36540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst        47797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst        40684                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst        42672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           793016                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data      8735033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data      8587434                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data      8804057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data      8770787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data      9002183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data      8537678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data      8515594                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data      8512564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data      8516092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data      8575842                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data      8699770                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data      8930009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data      8932116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data      8902797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data      8857174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data      8990865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       139869995                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst        71700                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data      9289090                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst        50859                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data      9094364                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst       157385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data     12223315                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst        34926                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data      9378501                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst        42515                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data      9516743                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst        39476                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data      9035216                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst        39938                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data      9006459                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst        38749                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data      9058364                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst        42504                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data      9017037                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst        30822                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data      9083657                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst        30691                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data      9180002                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst        45758                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data      9439866                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst        36540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data      9490884                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst        47797                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data      9407916                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst        40684                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data      9341800                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst        42672                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data      9564729                       # number of demand (read+write) misses
system.l2.demand_misses::total              151920959                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst        71700                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data      9289090                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst        50859                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data      9094364                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst       157385                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data     12223315                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst        34926                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data      9378501                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst        42515                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data      9516743                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst        39476                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data      9035216                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst        39938                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data      9006459                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst        38749                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data      9058364                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst        42504                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data      9017037                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst        30822                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data      9083657                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst        30691                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data      9180002                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst        45758                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data      9439866                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst        36540                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data      9490884                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst        47797                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data      9407916                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst        40684                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data      9341800                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst        42672                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data      9564729                       # number of overall misses
system.l2.overall_misses::total             151920959                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     46804139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     46804139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3393470                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3393470                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data         6259                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data         6090                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data        11028                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data         3140                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data         3072                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data         3135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data         3196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data         3470                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data         3365                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data         2464                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data         7853                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data         2989                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data         2560                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data         3172                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data         2385                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data         3556                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            67734                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data         1174                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data          806                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data          976                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data          929                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data          947                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data          874                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data          712                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          704                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          565                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data          631                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          560                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data          940                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data          605                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data          978                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data          627                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data          974                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          13002                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data      1026672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data       640470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data      3793252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data      1121287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data       844821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data       763913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data       933769                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data      1041888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data       674539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data       878953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data       701112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data      1272090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data      1388027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data       708148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data       953193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data       979760                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          17721894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst      3140989                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst      3225701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst      3244038                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst      3441985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst      3400451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst      3153907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst      3097002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst      3047797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst      3075573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst      3101056                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst      3259332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst      3225962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst      3374237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst      3397209                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst      3141000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst      3316858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       51643097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data     11808217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data      9961273                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data     10677412                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data     11739848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data     11973514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data     10446517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data     10673682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data     10441294                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data     10337891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data     10488071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data     10747334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data     13287175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data     13552132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data     11074980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data     12820659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data     13168709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     183198708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst      3140989                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data     12834889                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst      3225701                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data     10601743                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst      3244038                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data     14470664                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst      3441985                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data     12861135                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst      3400451                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data     12818335                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst      3153907                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data     11210430                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst      3097002                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data     11607451                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst      3047797                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data     11483182                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst      3075573                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data     11012430                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst      3101056                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data     11367024                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst      3259332                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data     11448446                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst      3225962                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data     14559265                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst      3374237                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data     14940159                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst      3397209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data     11783128                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst      3141000                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data     13773852                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst      3316858                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data     14148469                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252563699                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst      3140989                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data     12834889                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst      3225701                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data     10601743                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst      3244038                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data     14470664                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst      3441985                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data     12861135                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst      3400451                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data     12818335                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst      3153907                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data     11210430                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst      3097002                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data     11607451                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst      3047797                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data     11483182                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst      3075573                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data     11012430                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst      3101056                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data     11367024                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst      3259332                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data     11448446                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst      3225962                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data     14559265                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst      3374237                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data     14940159                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst      3397209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data     11783128                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst      3141000                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data     13773852                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst      3316858                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data     14148469                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252563699                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.712893                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.887356                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.650073                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.733758                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.682292                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.814673                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.782854                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.726801                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.763150                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.831981                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.886158                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.641686                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.723437                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.721627                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.743816                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.782621                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.755987                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.591141                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.802730                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.971311                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.752422                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.606125                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.739130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.744382                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.859375                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.819469                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data     0.827258                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.973214                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.729787                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data     0.889256                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.737219                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.952153                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.835729                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.786725                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.539663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.791497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.901405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.541979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.609076                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.651302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.525681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.523857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.742648                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.577750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.684958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.400803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.402563                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.713296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.508424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.585719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.635256                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.022827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.015767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.048515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.010147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.012503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.012517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.012896                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.012714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.013820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.009939                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.009416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.014184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.010829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.014069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.012953                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.012865                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015356                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.739742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.862082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.824550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.747095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.751841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.817275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.797812                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.815279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.823775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.817676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.809482                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.672077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.659093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.803866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.690852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.682745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.763488                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.022827                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.723737                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.015767                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.857818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.048515                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.844696                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.010147                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.729213                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.012503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.742432                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.012517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.805965                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.012896                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.775920                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.012714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.788837                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.013820                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.818805                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.009939                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.799124                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.009416                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.801856                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.014184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.648375                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.010829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.635260                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.014069                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.798423                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.012953                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.678227                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.012865                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.676026                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.601515                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.022827                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.723737                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.015767                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.857818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.048515                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.844696                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.010147                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.729213                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.012503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.742432                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.012517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.805965                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.012896                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.775920                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.012714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.788837                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.013820                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.818805                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.009939                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.799124                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.009416                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.801856                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.014184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.648375                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.010829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.635260                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.014069                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.798423                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.012953                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.678227                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.012865                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.676026                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.601515                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             34301934                       # number of writebacks
system.l2.writebacks::total                  34301934                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 521                       # Transaction distribution
system.membus.trans_dist::ReadResp          140663536                       # Transaction distribution
system.membus.trans_dist::WriteReq              33989                       # Transaction distribution
system.membus.trans_dist::WriteResp             33989                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     34302174                       # Transaction distribution
system.membus.trans_dist::CleanEvict        116308679                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           213675                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          89982                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           63060                       # Transaction distribution
system.membus.trans_dist::ReadExReq          11518247                       # Transaction distribution
system.membus.trans_dist::ReadExResp         11256323                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     140663015                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           256                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        69020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    455077906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    455146926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              455147702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       270954                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11918161152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  11918432106                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11918447722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples         303130542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1               303130542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           303130542                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits          396618290                       # DTB read hits
system.switch_cpus00.dtb.read_misses          3677757                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses      399015314                       # DTB read accesses
system.switch_cpus00.dtb.write_hits         179422391                       # DTB write hits
system.switch_cpus00.dtb.write_misses          482947                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses     179212145                       # DTB write accesses
system.switch_cpus00.dtb.data_hits          576040681                       # DTB hits
system.switch_cpus00.dtb.data_misses          4160704                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses      578227459                       # DTB accesses
system.switch_cpus00.itb.fetch_hits        1525851043                       # ITB hits
system.switch_cpus00.itb.fetch_misses             271                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses    1525851314                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             2189724208                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts        1527794700                       # Number of instructions committed
system.switch_cpus00.committedOps          1527794700                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    909253727                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses   1075636679                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           7301502                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     40718680                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          909253727                       # number of integer instructions
system.switch_cpus00.num_fp_insts          1075636679                       # number of float instructions
system.switch_cpus00.num_int_register_reads   2143205677                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    356535200                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads   1336443891                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes    910861829                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs           582659665                       # number of memory refs
system.switch_cpus00.num_load_insts         402749736                       # Number of load instructions
system.switch_cpus00.num_store_insts        179909929                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     657768770.006214                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     1531955437.993786                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.699611                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.300389                       # Percentage of idle cycles
system.switch_cpus00.Branches                50489463                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass     23273994      1.52%      1.52% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       288158010     18.81%     20.33% # Class of executed instruction
system.switch_cpus00.op_class::IntMult          24551      0.00%     20.33% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     20.33% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd     294671625     19.24%     39.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp      13422348      0.88%     40.44% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt       2674202      0.17%     40.62% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult    282395188     18.43%     59.05% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv       1738249      0.11%     59.16% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt      1142692      0.07%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      402782963     26.29%     85.53% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite     179913422     11.74%     97.27% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess     41758160      2.73%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total       1531955404                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits          390591911                       # DTB read hits
system.switch_cpus01.dtb.read_misses          1897452                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses      391209835                       # DTB read accesses
system.switch_cpus01.dtb.write_hits         178122042                       # DTB write hits
system.switch_cpus01.dtb.write_misses          196245                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses     177654981                       # DTB write accesses
system.switch_cpus01.dtb.data_hits          568713953                       # DTB hits
system.switch_cpus01.dtb.data_misses          2093697                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses      568864816                       # DTB accesses
system.switch_cpus01.itb.fetch_hits        1465496613                       # ITB hits
system.switch_cpus01.itb.fetch_misses             289                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses    1465496902                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             2189669500                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts        1469470534                       # Number of instructions committed
system.switch_cpus01.committedOps          1469470534                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    867862923                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses   1060166655                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           7308792                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     37255241                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          867862923                       # number of integer instructions
system.switch_cpus01.num_fp_insts          1060166655                       # number of float instructions
system.switch_cpus01.num_int_register_reads   2084026675                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    325510332                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads   1315881117                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes    897678190                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs           572012120                       # number of memory refs
system.switch_cpus01.num_load_insts         393688562                       # Number of load instructions
system.switch_cpus01.num_store_insts        178323558                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     718142129.279911                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     1471527370.720089                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.672032                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.327968                       # Percentage of idle cycles
system.switch_cpus01.Branches                46999550                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     16018335      1.09%      1.09% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       275912507     18.75%     19.84% # Class of executed instruction
system.switch_cpus01.op_class::IntMult          23699      0.00%     19.84% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     19.84% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd     291553308     19.81%     39.65% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp      13337402      0.91%     40.56% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt       2741330      0.19%     40.74% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult    276329701     18.78%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv       1508648      0.10%     59.63% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt      1015683      0.07%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::MemRead      393715045     26.75%     86.45% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite     178324721     12.12%     98.57% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess     21083852      1.43%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total       1471564231                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          478195709                       # DTB read hits
system.switch_cpus02.dtb.read_misses          2479004                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      472752927                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         262071896                       # DTB write hits
system.switch_cpus02.dtb.write_misses          394385                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     244001312                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          740267605                       # DTB hits
system.switch_cpus02.dtb.data_misses          2873389                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      716754239                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        1815038587                       # ITB hits
system.switch_cpus02.itb.fetch_misses            1248                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    1815039835                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             2189724012                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        1863421496                       # Number of instructions committed
system.switch_cpus02.committedOps          1863421496                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses   1164812410                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses   1241931991                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          15084210                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     46845217                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts         1164812410                       # number of integer instructions
system.switch_cpus02.num_fp_insts          1241931991                       # number of float instructions
system.switch_cpus02.num_int_register_reads   2646915187                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    479877061                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads   1526744824                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes   1030469326                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           744736744                       # number of memory refs
system.switch_cpus02.num_load_insts         482264820                       # Number of load instructions
system.switch_cpus02.num_store_insts        262471924                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     323427966.587356                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1866296045.412644                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.852297                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.147703                       # Percentage of idle cycles
system.switch_cpus02.Branches                65016489                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     24236284      1.30%      1.30% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       382165914     20.48%     21.78% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        1933474      0.10%     21.88% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     21.88% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd     353974331     18.97%     40.85% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp      18190706      0.97%     41.82% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt      11035229      0.59%     42.41% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult    295344331     15.83%     58.24% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv       1912956      0.10%     58.34% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt      1979489      0.11%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      482439483     25.85%     84.30% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     262487364     14.06%     98.36% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess     30595324      1.64%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       1866294885                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits          423700202                       # DTB read hits
system.switch_cpus03.dtb.read_misses          4691354                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses      427300221                       # DTB read accesses
system.switch_cpus03.dtb.write_hits         196619568                       # DTB write hits
system.switch_cpus03.dtb.write_misses          728945                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses     196769317                       # DTB write accesses
system.switch_cpus03.dtb.data_hits          620319770                       # DTB hits
system.switch_cpus03.dtb.data_misses          5420299                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses      624069538                       # DTB accesses
system.switch_cpus03.itb.fetch_hits        1648095063                       # ITB hits
system.switch_cpus03.itb.fetch_misses             360                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses    1648095423                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             2189669190                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts        1647627280                       # Number of instructions committed
system.switch_cpus03.committedOps          1647627280                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    988604317                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses   1143413014                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           8119535                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     45326457                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          988604317                       # number of integer instructions
system.switch_cpus03.num_fp_insts          1143413014                       # number of float instructions
system.switch_cpus03.num_int_register_reads   2303693935                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    393764593                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads   1419330273                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes    964198195                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs           628897470                       # number of memory refs
system.switch_cpus03.num_load_insts         431544211                       # Number of load instructions
system.switch_cpus03.num_store_insts        197353259                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     536662902.093162                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     1653006287.906838                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.754911                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.245089                       # Percentage of idle cycles
system.switch_cpus03.Branches                56175412                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     28588159      1.73%      1.73% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       309832090     18.74%     20.47% # Class of executed instruction
system.switch_cpus03.op_class::IntMult          19720      0.00%     20.47% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     20.47% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd     313004013     18.93%     39.41% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp      14790444      0.89%     40.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt       2954315      0.18%     40.48% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult    297730264     18.01%     58.49% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv       1711808      0.10%     58.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt      1149367      0.07%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::MemRead      431569114     26.11%     84.77% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite     197354555     11.94%     96.71% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess     54343730      3.29%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total       1653047579                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits          419652636                       # DTB read hits
system.switch_cpus04.dtb.read_misses          4114833                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses      422690351                       # DTB read accesses
system.switch_cpus04.dtb.write_hits         190588674                       # DTB write hits
system.switch_cpus04.dtb.write_misses          541868                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses     190566332                       # DTB write accesses
system.switch_cpus04.dtb.data_hits          610241310                       # DTB hits
system.switch_cpus04.dtb.data_misses          4656701                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses      613256683                       # DTB accesses
system.switch_cpus04.itb.fetch_hits        1621737029                       # ITB hits
system.switch_cpus04.itb.fetch_misses             239                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses    1621737268                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             2189669326                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts        1621877737                       # Number of instructions committed
system.switch_cpus04.committedOps          1621877737                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    964299349                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses   1139990405                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           7852548                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     43341980                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          964299349                       # number of integer instructions
system.switch_cpus04.num_fp_insts          1139990405                       # number of float instructions
system.switch_cpus04.num_int_register_reads   2271395812                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    379565339                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads   1418483422                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes    964634782                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs           617590720                       # number of memory refs
system.switch_cpus04.num_load_insts         426455601                       # Number of load instructions
system.switch_cpus04.num_store_insts        191135119                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     563175569.464228                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     1626493756.535772                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.742803                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.257197                       # Percentage of idle cycles
system.switch_cpus04.Branches                53841451                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     25615286      1.57%      1.57% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       303550238     18.66%     20.24% # Class of executed instruction
system.switch_cpus04.op_class::IntMult          18946      0.00%     20.24% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     20.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd     311833834     19.17%     39.41% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp      14589647      0.90%     40.31% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt       3075548      0.19%     40.50% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult    300146447     18.45%     58.95% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv       2049738      0.13%     59.08% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt      1332632      0.08%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::MemRead      426480129     26.22%     85.38% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite     191136370     11.75%     97.13% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess     46705623      2.87%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total       1626534438                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits          394221278                       # DTB read hits
system.switch_cpus05.dtb.read_misses          4049185                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses      397057192                       # DTB read accesses
system.switch_cpus05.dtb.write_hits         179143623                       # DTB write hits
system.switch_cpus05.dtb.write_misses          672177                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses     179183962                       # DTB write accesses
system.switch_cpus05.dtb.data_hits          573364901                       # DTB hits
system.switch_cpus05.dtb.data_misses          4721362                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses      576241154                       # DTB accesses
system.switch_cpus05.itb.fetch_hits        1525668453                       # ITB hits
system.switch_cpus05.itb.fetch_misses             241                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses    1525668694                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             2189669438                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts        1526726832                       # Number of instructions committed
system.switch_cpus05.committedOps          1526726832                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    913237003                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses   1065838086                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           7369234                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts     41500196                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          913237003                       # number of integer instructions
system.switch_cpus05.num_fp_insts          1065838086                       # number of float instructions
system.switch_cpus05.num_int_register_reads   2137211147                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    361554015                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads   1322255936                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes    901755278                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs           580799609                       # number of memory refs
system.switch_cpus05.num_load_insts         400978826                       # Number of load instructions
system.switch_cpus05.num_store_insts        179820783                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     658259608.204046                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     1531409829.795954                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.699379                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.300621                       # Percentage of idle cycles
system.switch_cpus05.Branches                51343287                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass     25134769      1.64%      1.64% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       288946361     18.87%     20.51% # Class of executed instruction
system.switch_cpus05.op_class::IntMult          22990      0.00%     20.51% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     20.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd     293062109     19.14%     39.65% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp      13407968      0.88%     40.52% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt       2679422      0.17%     40.70% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult    277533526     18.12%     58.82% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv       1479410      0.10%     58.92% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt       999006      0.07%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::MemRead      401004148     26.18%     85.17% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite     179821889     11.74%     96.91% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess     47356596      3.09%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total       1531448194                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits          389207956                       # DTB read hits
system.switch_cpus06.dtb.read_misses          3294769                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses      391258680                       # DTB read accesses
system.switch_cpus06.dtb.write_hits         176681438                       # DTB write hits
system.switch_cpus06.dtb.write_misses          513951                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses     176549375                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          565889394                       # DTB hits
system.switch_cpus06.dtb.data_misses          3808720                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses      567808055                       # DTB accesses
system.switch_cpus06.itb.fetch_hits        1490262629                       # ITB hits
system.switch_cpus06.itb.fetch_misses             238                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses    1490262867                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             2189669469                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts        1492386346                       # Number of instructions committed
system.switch_cpus06.committedOps          1492386346                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    888922081                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses   1053428428                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           7239518                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts     39631256                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          888922081                       # number of integer instructions
system.switch_cpus06.num_fp_insts          1053428428                       # number of float instructions
system.switch_cpus06.num_int_register_reads   2097911809                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    345827609                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads   1306878118                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes    891835761                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           571888857                       # number of memory refs
system.switch_cpus06.num_load_insts         394688404                       # Number of load instructions
system.switch_cpus06.num_store_insts        177200453                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     693511910.962375                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     1496157558.037625                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.683280                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.316720                       # Percentage of idle cycles
system.switch_cpus06.Branches                49310000                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     21834159      1.46%      1.46% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       281784257     18.83%     20.29% # Class of executed instruction
system.switch_cpus06.op_class::IntMult          23436      0.00%     20.29% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     20.29% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd     289727151     19.36%     39.66% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp      13177871      0.88%     40.54% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt       2627373      0.18%     40.71% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult    274444274     18.34%     59.06% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv       1449062      0.10%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt       980064      0.07%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::MemRead      394714150     26.38%     85.60% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite     177201575     11.84%     97.44% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess     38231694      2.56%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total       1496195066                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          389713271                       # DTB read hits
system.switch_cpus07.dtb.read_misses          2026724                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses      390496844                       # DTB read accesses
system.switch_cpus07.dtb.write_hits         178383389                       # DTB write hits
system.switch_cpus07.dtb.write_misses          296321                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses     178037367                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          568096660                       # DTB hits
system.switch_cpus07.dtb.data_misses          2323045                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses      568534211                       # DTB accesses
system.switch_cpus07.itb.fetch_hits        1465274846                       # ITB hits
system.switch_cpus07.itb.fetch_misses             247                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses    1465275093                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             2189669473                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts        1468899537                       # Number of instructions committed
system.switch_cpus07.committedOps          1468899537                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    868874088                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses   1056882003                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           7273407                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     37377104                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          868874088                       # number of integer instructions
system.switch_cpus07.num_fp_insts          1056882003                       # number of float instructions
system.switch_cpus07.num_int_register_reads   2081397022                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    327007720                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads   1311632445                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes    894414630                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           571675747                       # number of memory refs
system.switch_cpus07.num_load_insts         392991032                       # Number of load instructions
system.switch_cpus07.num_store_insts        178684715                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     718483776.007537                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     1471185696.992463                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.671876                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.328124                       # Percentage of idle cycles
system.switch_cpus07.Branches                47116640                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass     16570340      1.13%      1.13% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       275339730     18.72%     19.84% # Class of executed instruction
system.switch_cpus07.op_class::IntMult          23360      0.00%     19.84% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     19.84% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd     290561990     19.75%     39.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp      13233811      0.90%     40.49% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt       2632581      0.18%     40.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult    275338891     18.71%     59.39% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv       1458538      0.10%     59.49% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt       984955      0.07%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      393019115     26.71%     86.27% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite     178685813     12.15%     98.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess     23373458      1.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total       1471222582                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits          390721779                       # DTB read hits
system.switch_cpus08.dtb.read_misses          3951217                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses      393369444                       # DTB read accesses
system.switch_cpus08.dtb.write_hits         177872617                       # DTB write hits
system.switch_cpus08.dtb.write_misses          634666                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses     177835272                       # DTB write accesses
system.switch_cpus08.dtb.data_hits          568594396                       # DTB hits
system.switch_cpus08.dtb.data_misses          4585883                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses      571204716                       # DTB accesses
system.switch_cpus08.itb.fetch_hits        1510279129                       # ITB hits
system.switch_cpus08.itb.fetch_misses             247                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses    1510279376                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             2189669492                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts        1511870765                       # Number of instructions committed
system.switch_cpus08.committedOps          1511870765                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses    904579643                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses   1055988894                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           7323270                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     41055895                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts          904579643                       # number of integer instructions
system.switch_cpus08.num_fp_insts          1055988894                       # number of float instructions
system.switch_cpus08.num_int_register_reads   2117525857                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    357778946                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads   1309769622                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes    893130846                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs           575835225                       # number of memory refs
system.switch_cpus08.num_load_insts         397322620                       # Number of load instructions
system.switch_cpus08.num_store_insts        178512605                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     673250849.234891                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     1516418642.765109                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.692533                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.307467                       # Percentage of idle cycles
system.switch_cpus08.Branches                50853302                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass     24641532      1.62%      1.62% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu       286484960     18.89%     20.52% # Class of executed instruction
system.switch_cpus08.op_class::IntMult          23929      0.00%     20.52% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     20.52% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd     290167089     19.13%     39.65% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp      13316446      0.88%     40.53% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt       2667717      0.18%     40.71% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult    274818935     18.12%     58.83% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv       1471695      0.10%     58.93% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt       993546      0.07%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::MemRead      397349549     26.20%     85.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite     178513844     11.77%     96.97% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess     46007406      3.03%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total       1516456648                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits          393400286                       # DTB read hits
system.switch_cpus09.dtb.read_misses          3828032                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses      396097430                       # DTB read accesses
system.switch_cpus09.dtb.write_hits         178458198                       # DTB write hits
system.switch_cpus09.dtb.write_misses          604378                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses     178469726                       # DTB write accesses
system.switch_cpus09.dtb.data_hits          571858484                       # DTB hits
system.switch_cpus09.dtb.data_misses          4432410                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses      574567156                       # DTB accesses
system.switch_cpus09.itb.fetch_hits        1518200601                       # ITB hits
system.switch_cpus09.itb.fetch_misses             230                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses    1518200831                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             2189669382                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts        1519119502                       # Number of instructions committed
system.switch_cpus09.committedOps          1519119502                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses    907016885                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses   1064843476                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           7324845                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     40941109                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts          907016885                       # number of integer instructions
system.switch_cpus09.num_fp_insts          1064843476                       # number of float instructions
system.switch_cpus09.num_int_register_reads   2129251642                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    357096334                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads   1321177005                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes    901142518                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs           578855725                       # number of memory refs
system.switch_cpus09.num_load_insts         399788558                       # Number of load instructions
system.switch_cpus09.num_store_insts        179067167                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     666155633.509538                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     1523513748.490462                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.695773                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.304227                       # Percentage of idle cycles
system.switch_cpus09.Branches                50742731                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass     24147549      1.58%      1.58% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       287301192     18.86%     20.44% # Class of executed instruction
system.switch_cpus09.op_class::IntMult          21358      0.00%     20.44% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     20.44% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd     292763163     19.22%     39.66% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp      13369372      0.88%     40.54% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt       2661061      0.17%     40.71% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult    277453638     18.21%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv       1486778      0.10%     59.02% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt      1003528      0.07%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::MemRead      399813206     26.24%     85.33% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite     179068430     11.75%     97.08% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess     44462637      2.92%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total       1523551912                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits          401729929                       # DTB read hits
system.switch_cpus10.dtb.read_misses          3765318                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses      404393372                       # DTB read accesses
system.switch_cpus10.dtb.write_hits         182491083                       # DTB write hits
system.switch_cpus10.dtb.write_misses          559708                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses     182476874                       # DTB write accesses
system.switch_cpus10.dtb.data_hits          584221012                       # DTB hits
system.switch_cpus10.dtb.data_misses          4325026                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses      586870246                       # DTB accesses
system.switch_cpus10.itb.fetch_hits        1547211567                       # ITB hits
system.switch_cpus10.itb.fetch_misses             250                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses    1547211817                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             2189669365                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts        1547921552                       # Number of instructions committed
system.switch_cpus10.committedOps          1547921552                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses    923580900                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses   1087025517                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           7570625                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts     41519741                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts          923580900                       # number of integer instructions
system.switch_cpus10.num_fp_insts          1087025517                       # number of float instructions
system.switch_cpus10.num_int_register_reads   2171382810                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    362507015                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads   1348597207                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes    919745558                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs           591078551                       # number of memory refs
system.switch_cpus10.num_load_insts         408023169                       # Number of load instructions
system.switch_cpus10.num_store_insts        183055382                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     637461633.675332                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     1552207731.324668                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.708878                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.291122                       # Percentage of idle cycles
system.switch_cpus10.Branches                51634454                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass     24166702      1.56%      1.56% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu       292423412     18.84%     20.40% # Class of executed instruction
system.switch_cpus10.op_class::IntMult          19809      0.00%     20.40% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     20.40% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd     298914212     19.26%     39.65% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp      13836153      0.89%     40.55% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt       2893017      0.19%     40.73% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult    282903366     18.23%     58.96% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv       1552244      0.10%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt      1044632      0.07%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::MemRead      408047726     26.29%     85.41% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite     183056645     11.79%     97.20% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess     43388660      2.80%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total       1552246578                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits          409209100                       # DTB read hits
system.switch_cpus11.dtb.read_misses          4524285                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses      412622928                       # DTB read accesses
system.switch_cpus11.dtb.write_hits         183817439                       # DTB write hits
system.switch_cpus11.dtb.write_misses          621453                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses     183859825                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          593026539                       # DTB hits
system.switch_cpus11.dtb.data_misses          5145738                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses      596482753                       # DTB accesses
system.switch_cpus11.itb.fetch_hits        1593877543                       # ITB hits
system.switch_cpus11.itb.fetch_misses             228                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses    1593877771                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             2189669341                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts        1593839476                       # Number of instructions committed
system.switch_cpus11.committedOps          1593839476                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    948880433                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses   1113138260                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           7522629                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     43125484                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          948880433                       # number of integer instructions
system.switch_cpus11.num_fp_insts          1113138260                       # number of float instructions
system.switch_cpus11.num_int_register_reads   2224527802                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    378455725                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads   1385605050                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes    943144719                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           601191394                       # number of memory refs
system.switch_cpus11.num_load_insts         416747805                       # Number of load instructions
system.switch_cpus11.num_store_insts        184443589                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     590724142.958446                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     1598945198.041554                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.730222                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.269778                       # Percentage of idle cycles
system.switch_cpus11.Branches                53204585                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass     27004804      1.69%      1.69% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       300100934     18.77%     20.46% # Class of executed instruction
system.switch_cpus11.op_class::IntMult          20126      0.00%     20.46% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     20.46% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd     304697465     19.06%     39.51% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp      14100260      0.88%     40.40% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt       3049653      0.19%     40.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult    293818255     18.38%     58.96% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv       2053816      0.13%     59.09% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt      1325698      0.08%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::MemRead      416773194     26.06%     85.24% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite     184444962     11.54%     96.77% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess     51596047      3.23%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total       1598985214                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits          421860792                       # DTB read hits
system.switch_cpus12.dtb.read_misses          4851185                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses      425622621                       # DTB read accesses
system.switch_cpus12.dtb.write_hits         191381880                       # DTB write hits
system.switch_cpus12.dtb.write_misses          675821                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses     191495702                       # DTB write accesses
system.switch_cpus12.dtb.data_hits          613242672                       # DTB hits
system.switch_cpus12.dtb.data_misses          5527006                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses      617118323                       # DTB accesses
system.switch_cpus12.itb.fetch_hits        1646136510                       # ITB hits
system.switch_cpus12.itb.fetch_misses             233                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses    1646136743                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             2189669316                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts        1645386674                       # Number of instructions committed
system.switch_cpus12.committedOps          1645386674                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    981495340                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses   1145230161                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           7850886                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     44965410                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          981495340                       # number of integer instructions
system.switch_cpus12.num_fp_insts          1145230161                       # number of float instructions
system.switch_cpus12.num_int_register_reads   2294874500                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    392311694                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads   1425305271                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes    968870153                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs           622057259                       # number of memory refs
system.switch_cpus12.num_load_insts         429994969                       # Number of load instructions
system.switch_cpus12.num_store_insts        192062290                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     538796923.247054                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     1650872392.752946                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.753937                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.246063                       # Percentage of idle cycles
system.switch_cpus12.Branches                55476294                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass     28836629      1.75%      1.75% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       308593903     18.69%     20.44% # Class of executed instruction
system.switch_cpus12.op_class::IntMult          18579      0.00%     20.44% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     20.44% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd     312826671     18.95%     39.39% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp      14601909      0.88%     40.27% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt       2941454      0.18%     40.45% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult    302133904     18.30%     58.75% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv       2105009      0.13%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt      1363770      0.08%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::MemRead      430019530     26.05%     85.01% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite     192063553     11.63%     96.64% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess     55408769      3.36%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total       1650913680                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits          415891069                       # DTB read hits
system.switch_cpus13.dtb.read_misses          4207950                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses      418946783                       # DTB read accesses
system.switch_cpus13.dtb.write_hits         189588870                       # DTB write hits
system.switch_cpus13.dtb.write_misses          636776                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses     189620597                       # DTB write accesses
system.switch_cpus13.dtb.data_hits          605479939                       # DTB hits
system.switch_cpus13.dtb.data_misses          4844726                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses      608567380                       # DTB accesses
system.switch_cpus13.itb.fetch_hits        1609568748                       # ITB hits
system.switch_cpus13.itb.fetch_misses             253                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses    1609569001                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             2189669337                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts        1609828195                       # Number of instructions committed
system.switch_cpus13.committedOps          1609828195                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    962063838                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses   1125045988                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           7891724                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     43522537                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          962063838                       # number of integer instructions
system.switch_cpus13.num_fp_insts          1125045988                       # number of float instructions
system.switch_cpus13.num_int_register_reads   2254064608                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    380765856                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads   1396578935                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes    951258212                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs           613119212                       # number of memory refs
system.switch_cpus13.num_load_insts         422888780                       # Number of load instructions
system.switch_cpus13.num_store_insts        190230432                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     575036793.336565                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     1614632543.663435                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.737386                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.262614                       # Percentage of idle cycles
system.switch_cpus13.Branches                54082246                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass     26251230      1.63%      1.63% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu       304026368     18.83%     20.45% # Class of executed instruction
system.switch_cpus13.op_class::IntMult          19040      0.00%     20.46% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     20.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd     308945203     19.13%     39.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp      14473626      0.90%     40.49% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt       3147794      0.19%     40.68% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult    293218510     18.16%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv       1709852      0.11%     58.95% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt      1139929      0.07%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::MemRead      422916290     26.19%     85.21% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite     190232286     11.78%     96.99% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess     48592793      3.01%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total       1614672921                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits          403960648                       # DTB read hits
system.switch_cpus14.dtb.read_misses          4583609                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses      407408746                       # DTB read accesses
system.switch_cpus14.dtb.write_hits         181200540                       # DTB write hits
system.switch_cpus14.dtb.write_misses          641503                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses     181241161                       # DTB write accesses
system.switch_cpus14.dtb.data_hits          585161188                       # DTB hits
system.switch_cpus14.dtb.data_misses          5225112                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses      588649907                       # DTB accesses
system.switch_cpus14.itb.fetch_hits        1574626700                       # ITB hits
system.switch_cpus14.itb.fetch_misses             230                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses    1574626930                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             2189669353                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts        1574864123                       # Number of instructions committed
system.switch_cpus14.committedOps          1574864123                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses    937874512                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses   1098300523                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           7387255                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts     42869316                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts          937874512                       # number of integer instructions
system.switch_cpus14.num_fp_insts          1098300523                       # number of float instructions
system.switch_cpus14.num_int_register_reads   2196394726                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    374478896                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads   1367053166                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes    930875172                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs           593504238                       # number of memory refs
system.switch_cpus14.num_load_insts         411657594                       # Number of load instructions
system.switch_cpus14.num_store_insts        181846644                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     609619668.638875                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     1580049684.361125                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.721593                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.278407                       # Percentage of idle cycles
system.switch_cpus14.Branches                52771976                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass     27230700      1.72%      1.72% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       296317333     18.75%     20.48% # Class of executed instruction
system.switch_cpus14.op_class::IntMult          21908      0.00%     20.48% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     20.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd     300595926     19.02%     39.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp      13786662      0.87%     40.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt       2767103      0.18%     40.55% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult    290167074     18.36%     58.91% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv       1992853      0.13%     59.04% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt      1289024      0.08%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::MemRead      411682418     26.05%     85.18% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite     181847905     11.51%     96.68% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess     52390329      3.32%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total       1580089235                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits          424382897                       # DTB read hits
system.switch_cpus15.dtb.read_misses          5084300                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses      428390426                       # DTB read accesses
system.switch_cpus15.dtb.write_hits         191860940                       # DTB write hits
system.switch_cpus15.dtb.write_misses          737877                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses     192033962                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          616243837                       # DTB hits
system.switch_cpus15.dtb.data_misses          5822177                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses      620424388                       # DTB accesses
system.switch_cpus15.itb.fetch_hits        1661003755                       # ITB hits
system.switch_cpus15.itb.fetch_misses             250                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses    1661004005                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             2189669304                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts        1659970589                       # Number of instructions committed
system.switch_cpus15.committedOps          1659970589                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    989622374                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses   1153360584                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           7800940                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     45449412                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          989622374                       # number of integer instructions
system.switch_cpus15.num_fp_insts          1153360584                       # number of float instructions
system.switch_cpus15.num_int_register_reads   2311423984                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    397584637                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads   1436790016                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes    976005908                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           625540873                       # number of memory refs
system.switch_cpus15.num_load_insts         432937471                       # Number of load instructions
system.switch_cpus15.num_store_insts        192603402                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     523918173.004360                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     1665751130.995640                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.760732                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.239268                       # Percentage of idle cycles
system.switch_cpus15.Branches                55904397                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     29846253      1.79%      1.79% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       310593739     18.65%     20.44% # Class of executed instruction
system.switch_cpus15.op_class::IntMult          18813      0.00%     20.44% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     20.44% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd     314074169     18.85%     39.29% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp      14678014      0.88%     40.17% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt       2930624      0.18%     40.35% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult    305936744     18.37%     58.72% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv       2307780      0.14%     58.85% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt      1478264      0.09%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::MemRead      432962115     25.99%     84.93% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite     192604721     11.56%     96.50% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess     58361530      3.50%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total       1665792766                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests    506293069                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests    187330658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests    136746933                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops      121605910                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops    120289066                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1316844                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                521                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         235374944                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             33989                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            33989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     46804139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3393470                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       132039585                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          228578                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         92755                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         321333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         17983818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        17983818                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      51643097                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    183731326                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side      6477869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     36953463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side      6643887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side     31335884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side      6949744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side     42702665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side      7088580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side     36855781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side      7007631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side     37521334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side      6488996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side     32730808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side      6365123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side     33379578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side      6269167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side     33297048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side      6319476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side     32111689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side      6372543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side     33084413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side      6707206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side     33472415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side      6645933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side     41656719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side      6997130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side     42786000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side      7017939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side     34435490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side      6461262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side     39522283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side      6867178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side     41140128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             689665362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side    213560320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side   1007558924                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side    218763904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side    835947264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side    237165184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side   1290509742                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side    233382080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side   1015278240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side    230859520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side    996002496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side    213445696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side    879072512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side    209159744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side    915370768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side    206167680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side    916521800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side    207609792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side    860933176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side    209375168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side    900446528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side    220663936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side    898628672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side    218878144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side   1137955912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side    231865152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side   1171707184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side    231726720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side    917134168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side    212496768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side   1065440456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side    227220480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side   1096997224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            19427845354                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       174414575                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        680742154                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.178425                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           4.377349                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              417279657     61.30%     61.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1              130212919     19.13%     80.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                7493770      1.10%     81.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                6479654      0.95%     82.48% # Request fanout histogram
system.tol2bus.snoop_fanout::4                6565719      0.96%     83.44% # Request fanout histogram
system.tol2bus.snoop_fanout::5                6466823      0.95%     84.39% # Request fanout histogram
system.tol2bus.snoop_fanout::6                6227926      0.91%     85.31% # Request fanout histogram
system.tol2bus.snoop_fanout::7                5787493      0.85%     86.16% # Request fanout histogram
system.tol2bus.snoop_fanout::8                5677919      0.83%     86.99% # Request fanout histogram
system.tol2bus.snoop_fanout::9                6623712      0.97%     87.97% # Request fanout histogram
system.tol2bus.snoop_fanout::10               7715196      1.13%     89.10% # Request fanout histogram
system.tol2bus.snoop_fanout::11               9320333      1.37%     90.47% # Request fanout histogram
system.tol2bus.snoop_fanout::12              10972950      1.61%     92.08% # Request fanout histogram
system.tol2bus.snoop_fanout::13              13270027      1.95%     94.03% # Request fanout histogram
system.tol2bus.snoop_fanout::14              17015668      2.50%     96.53% # Request fanout histogram
system.tol2bus.snoop_fanout::15              23406335      3.44%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::16                226053      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          680742154                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.546214                       # Number of seconds simulated
sim_ticks                                546214011000                       # Number of ticks simulated
final_tick                               8116107748500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               81687698                       # Simulator instruction rate (inst/s)
host_op_rate                                 81687695                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1270563919                       # Simulator tick rate (ticks/s)
host_mem_usage                                 864420                       # Number of bytes of host memory used
host_seconds                                   429.90                       # Real time elapsed on the host
sim_insts                                 35117447910                       # Number of instructions simulated
sim_ops                                   35117447910                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst        95552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data        55744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data        25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst      1321536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data    237307648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        50816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data       105152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       124672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       638528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        11136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        30464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst        11328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data        20992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data        22912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst        13504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data        34816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        10560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data        20992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst        26112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data        47104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data        22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data        23488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst        20544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data        33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data        21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst        20352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data        27904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          240205376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst        95552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst      1321536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        50816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       124672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        11136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst        11328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst        13504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        10560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst        26112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst        12416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst        20544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst        20352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1766848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    116992128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116992128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst         1493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data          871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst          240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data          406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst        20649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data      3707932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data         1643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         9977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data          476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst          177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data          328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst          184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data          358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst          211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data          544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst          165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data          328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst          408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data          736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data          352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data          367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst          321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data          517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst          156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data          331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst          318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data          436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3753209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1828002                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1828002                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       174935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       102055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        28121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data        47571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst      2419447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    434459101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst        93033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data       192511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst       228248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data      1169007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst        20388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data        55773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst        20739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data        38432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst        21559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data        41947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst        24723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data        63741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst        19333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data        38432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst        47805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data        86237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst        20505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data        41244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst        22731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data        43001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst        37612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data        60577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        18279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        38783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst        37260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data        51086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             439764215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       174935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        28121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst      2419447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst        93033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst       228248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst        20388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst        20739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst        21559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst        24723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst        19333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst        47805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst        20505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst        22731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst        37612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        18279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst        37260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3234717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       214187344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214187344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       214187344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       174935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       102055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        28121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data        47571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst      2419447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    434459101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst        93033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data       192511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst       228248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data      1169007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst        20388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data        55773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst        20739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data        38432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst        21559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data        41947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst        24723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data        63741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst        19333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data        38432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst        47805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data        86237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst        20505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data        41244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst        22731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data        43001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst        37612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data        60577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        18279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        38783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst        37260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data        51086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            653951559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    565                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    28261                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   9709     35.82%     35.82% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                  2475      9.13%     44.95% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   559      2.06%     47.01% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     9      0.03%     47.04% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 14356     52.96%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              27108                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    9709     43.25%     43.25% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                   2475     11.02%     54.27% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    559      2.49%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      9      0.04%     56.80% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   9699     43.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               22451                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           544298341000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21             185625000      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              27391000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               1732500      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            1494528000      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       546007617500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.675606                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.828206                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  11      0.04%      0.05% # number of callpals executed
system.cpu00.kern.callpal::swpipl               21018     83.39%     83.44% # number of callpals executed
system.cpu00.kern.callpal::rdps                  1120      4.44%     87.88% # number of callpals executed
system.cpu00.kern.callpal::rti                   3047     12.09%     99.97% # number of callpals executed
system.cpu00.kern.callpal::callsys                  2      0.01%     99.98% # number of callpals executed
system.cpu00.kern.callpal::rdunique                 5      0.02%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                25204                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            3056                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 2                      
system.cpu00.kern.mode_good::user                   2                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.000654                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.001308                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     467695477500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements            4600                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         493.593633                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1426453                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            5063                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          281.740668                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   493.593633                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.964050                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.964050                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2847358                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2847358                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data       886980                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        886980                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data       489558                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       489558                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        18605                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        18605                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        17551                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        17551                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data      1376538                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1376538                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data      1376538                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1376538                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data         5131                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         5131                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data         2040                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2040                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          162                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          810                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          810                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data         7171                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         7171                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data         7171                       # number of overall misses
system.cpu00.dcache.overall_misses::total         7171                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data       892111                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       892111                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data       491598                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       491598                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        18767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        18767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        18361                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        18361                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data      1383709                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1383709                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data      1383709                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1383709                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.005752                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.005752                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.004150                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.004150                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.008632                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.008632                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.044115                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.044115                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.005182                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.005182                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.005182                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.005182                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          731                       # number of writebacks
system.cpu00.dcache.writebacks::total             731                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            4589                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          51766412                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            5101                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        10148.287003                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         9060123                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        9060123                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst      4523178                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       4523178                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst      4523178                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        4523178                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst      4523178                       # number of overall hits
system.cpu00.icache.overall_hits::total       4523178                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         4589                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         4589                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         4589                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         4589                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         4589                       # number of overall misses
system.cpu00.icache.overall_misses::total         4589                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst      4527767                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      4527767                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst      4527767                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      4527767                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst      4527767                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      4527767                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001014                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001014                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001014                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001014                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001014                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001014                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         4589                       # number of writebacks
system.cpu00.icache.writebacks::total            4589                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     9773                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   2268     26.30%     26.30% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  5787     67.11%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               8623                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    2268     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    559     10.97%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   2259     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                5095                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           545715100500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               1741000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             295193500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.390358                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.590862                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.kern.callpal::swpctx                  11      0.12%      0.12% # number of callpals executed
system.cpu01.kern.callpal::swpipl                7485     81.44%     81.56% # number of callpals executed
system.cpu01.kern.callpal::rdps                  1118     12.16%     93.72% # number of callpals executed
system.cpu01.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu01.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 9191                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               4                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               577                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 4                      
system.cpu01.kern.mode_good::user                   2                      
system.cpu01.kern.mode_good::idle                   2                      
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.003466                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.013722                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel          7029000      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user             304500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       480920242500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements            5121                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         486.708432                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            324444                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            5579                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           58.154508                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   486.708432                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.950602                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.950602                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          659208                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         659208                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data       209008                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        209008                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data       106723                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       106723                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         1715                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         1568                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data       315731                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         315731                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data       315731                       # number of overall hits
system.cpu01.dcache.overall_hits::total        315731                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         6297                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         6297                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data          620                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          620                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          113                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          234                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          234                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         6917                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         6917                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         6917                       # number of overall misses
system.cpu01.dcache.overall_misses::total         6917                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data       215305                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       215305                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data       107343                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       107343                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         1802                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         1802                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data       322648                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       322648                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data       322648                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       322648                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.029247                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.029247                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.005776                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.005776                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.061816                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.061816                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.129856                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.129856                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.021438                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.021438                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.021438                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.021438                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          409                       # number of writebacks
system.cpu01.dcache.writebacks::total             409                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3537                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          54122233                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            4049                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        13366.814769                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst            1                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst          511                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.001953                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.998047                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         2006945                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        2006945                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst       998167                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        998167                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst       998167                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         998167                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst       998167                       # number of overall hits
system.cpu01.icache.overall_hits::total        998167                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         3537                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         3537                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         3537                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         3537                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         3537                       # number of overall misses
system.cpu01.icache.overall_misses::total         3537                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst      1001704                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      1001704                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst      1001704                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      1001704                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst      1001704                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      1001704                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003531                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003531                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003531                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003531                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003531                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003531                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         3537                       # number of writebacks
system.cpu01.icache.writebacks::total            3537                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      5                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   541411                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  62593     48.20%     48.20% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     1      0.00%     48.20% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   559      0.43%     48.63% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.00%     48.63% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 66709     51.37%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             129863                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   62593     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      1      0.00%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    559      0.44%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.00%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  62592     49.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              125746                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           535194930500     98.02%     98.02% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                 71500      0.00%     98.02% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              27391000      0.01%     98.02% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.00%     98.02% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           10785235500      1.98%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       546007793000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.938284                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.968297                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      0.06%      0.06% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      0.06%      0.12% # number of syscalls executed
system.cpu02.kern.syscall::4                       99      5.70%      5.81% # number of syscalls executed
system.cpu02.kern.syscall::6                       18      1.04%      6.85% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      0.06%      6.90% # number of syscalls executed
system.cpu02.kern.syscall::45                      34      1.96%      8.86% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.06%      8.92% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      0.06%      8.98% # number of syscalls executed
system.cpu02.kern.syscall::73                      21      1.21%     10.18% # number of syscalls executed
system.cpu02.kern.syscall::121                   1561     89.82%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 1738                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 107      0.07%      0.07% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 150      0.10%      0.18% # number of callpals executed
system.cpu02.kern.callpal::tbi                      3      0.00%      0.18% # number of callpals executed
system.cpu02.kern.callpal::swpipl              126964     88.02%     88.20% # number of callpals executed
system.cpu02.kern.callpal::rdps                  8213      5.69%     93.90% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.00%     93.90% # number of callpals executed
system.cpu02.kern.callpal::rti                   2338      1.62%     95.52% # number of callpals executed
system.cpu02.kern.callpal::callsys               1748      1.21%     96.73% # number of callpals executed
system.cpu02.kern.callpal::imb                      6      0.00%     96.74% # number of callpals executed
system.cpu02.kern.callpal::rdunique              4707      3.26%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               144237                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            2489                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              2314                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              2315                      
system.cpu02.kern.mode_good::user                2314                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.930092                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.963773                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      27201980000      4.98%      4.98% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       518735722000     95.02%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    150                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         4485901                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.831439                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         364162875                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         4486405                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           81.170308                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.831439                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.999671                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.999671                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       741736461                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      741736461                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    217428977                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     217428977                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    144203254                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    144203254                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data      1245218                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total      1245218                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data      1258544                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total      1258544                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    361632231                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      361632231                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    361632231                       # number of overall hits
system.cpu02.dcache.overall_hits::total     361632231                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      4157452                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      4157452                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       315008                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       315008                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        15595                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        15595                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          388                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          388                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      4472460                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      4472460                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      4472460                       # number of overall misses
system.cpu02.dcache.overall_misses::total      4472460                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    221586429                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    221586429                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    144518262                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    144518262                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data      1260813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total      1260813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data      1258932                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total      1258932                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    366104691                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    366104691                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    366104691                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    366104691                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.018762                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.018762                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.002180                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.002180                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.012369                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.012369                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000308                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000308                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.012216                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.012216                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.012216                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.012216                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      2277294                       # number of writebacks
system.cpu02.dcache.writebacks::total         2277294                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          496238                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.999918                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        1091802782                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          496750                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         2197.891861                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.999918                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      2184246283                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     2184246283                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   1091378777                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    1091378777                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   1091378777                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     1091378777                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   1091378777                       # number of overall hits
system.cpu02.icache.overall_hits::total    1091378777                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       496243                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       496243                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       496243                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       496243                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       496243                       # number of overall misses
system.cpu02.icache.overall_misses::total       496243                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   1091875020                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   1091875020                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   1091875020                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   1091875020                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   1091875020                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   1091875020                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000454                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000454                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000454                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000454                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000454                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000454                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       496238                       # number of writebacks
system.cpu02.icache.writebacks::total          496238                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    569                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    10558                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   2361     26.77%     26.77% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   559      6.34%     33.10% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    10      0.11%     33.22% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  5891     66.78%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               8821                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    2361     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    559     10.59%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     10      0.19%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   2351     44.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                5281                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           545707373500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              27391000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               1898500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             302859500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       546039522500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.399083                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.598685                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    4                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   2      0.02%      0.02% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  69      0.73%      0.75% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.05%      0.80% # number of callpals executed
system.cpu03.kern.callpal::swpipl                7614     80.44%     81.25% # number of callpals executed
system.cpu03.kern.callpal::rdps                  1119     11.82%     93.07% # number of callpals executed
system.cpu03.kern.callpal::rti                    638      6.74%     99.81% # number of callpals executed
system.cpu03.kern.callpal::callsys                 11      0.12%     99.93% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.02%     99.95% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 9465                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             707                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                69                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                69                      
system.cpu03.kern.mode_good::user                  69                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.097595                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.177835                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     546026201000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8491000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     69                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            7233                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         486.620735                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            360052                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            7688                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           46.832986                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   486.620735                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.950431                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.950431                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          739600                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         739600                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data       232201                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        232201                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data       119538                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       119538                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         2160                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         2160                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         2029                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         2029                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data       351739                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         351739                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data       351739                       # number of overall hits
system.cpu03.dcache.overall_hits::total        351739                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         7819                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         7819                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         1244                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1244                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          153                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          248                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          248                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         9063                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         9063                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         9063                       # number of overall misses
system.cpu03.dcache.overall_misses::total         9063                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data       240020                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       240020                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data       120782                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       120782                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         2313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         2313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         2277                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         2277                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data       360802                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       360802                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data       360802                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       360802                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.032576                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.032576                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.010300                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.010300                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.066148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.066148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.108915                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.108915                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.025119                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.025119                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.025119                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.025119                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1346                       # number of writebacks
system.cpu03.dcache.writebacks::total            1346                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            4892                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          94259747                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            5404                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        17442.588268                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         2287342                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        2287342                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst      1136333                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       1136333                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst      1136333                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        1136333                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst      1136333                       # number of overall hits
system.cpu03.icache.overall_hits::total       1136333                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         4892                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4892                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         4892                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4892                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         4892                       # number of overall misses
system.cpu03.icache.overall_misses::total         4892                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst      1141225                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      1141225                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst      1141225                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      1141225                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst      1141225                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      1141225                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.004287                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.004287                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.004287                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.004287                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.004287                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.004287                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         4892                       # number of writebacks
system.cpu03.icache.writebacks::total            4892                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    567                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    10973                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   2507     27.55%     27.55% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   559      6.14%     33.70% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     9      0.10%     33.79% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  6024     66.21%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               9099                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    2505     44.98%     44.98% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    559     10.04%     55.02% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      9      0.16%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   2496     44.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                5569                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           545911008500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              27391000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               1680000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             305426000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       546245505500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999202                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.414343                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.612045                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu04.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   13                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  16      0.16%      0.16% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  64      0.66%      0.82% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.01%      0.83% # number of callpals executed
system.cpu04.kern.callpal::swpipl                7862     80.58%     81.41% # number of callpals executed
system.cpu04.kern.callpal::rdps                  1119     11.47%     92.88% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.01%     92.89% # number of callpals executed
system.cpu04.kern.callpal::rti                    669      6.86%     99.74% # number of callpals executed
system.cpu04.kern.callpal::callsys                 17      0.17%     99.92% # number of callpals executed
system.cpu04.kern.callpal::imb                      3      0.03%     99.95% # number of callpals executed
system.cpu04.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 9757                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             732                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                99                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                98                      
system.cpu04.kern.mode_good::user                  99                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.133880                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.237064                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     546188526500     99.99%     99.99% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75806000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     64                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           17399                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         485.091152                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            487609                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           17911                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           27.223996                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   485.091152                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.947444                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.947444                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          416                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         1015585                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        1015585                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data       285803                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        285803                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data       186954                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       186954                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         2890                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         2890                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         2826                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2826                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       472757                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         472757                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       472757                       # number of overall hits
system.cpu04.dcache.overall_hits::total        472757                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data        11793                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        11793                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         7485                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         7485                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          240                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          240                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          252                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          252                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        19278                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        19278                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        19278                       # number of overall misses
system.cpu04.dcache.overall_misses::total        19278                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data       297596                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       297596                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data       194439                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       194439                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         3130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         3130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       492035                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       492035                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       492035                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       492035                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.039628                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.039628                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.038495                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.038495                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.076677                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.076677                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.081871                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.081871                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.039180                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.039180                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.039180                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.039180                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8444                       # number of writebacks
system.cpu04.dcache.writebacks::total            8444                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            8093                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999914                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          93383274                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            8604                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs        10853.472106                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999914                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         2917630                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        2917630                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst      1446674                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       1446674                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst      1446674                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        1446674                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst      1446674                       # number of overall hits
system.cpu04.icache.overall_hits::total       1446674                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         8094                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         8094                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         8094                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         8094                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         8094                       # number of overall misses
system.cpu04.icache.overall_misses::total         8094                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst      1454768                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      1454768                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst      1454768                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      1454768                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst      1454768                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      1454768                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.005564                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.005564                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.005564                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.005564                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.005564                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.005564                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         8093                       # number of writebacks
system.cpu04.icache.writebacks::total            8093                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           545714187000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             296115500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu05.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu05.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu05.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu05.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu05.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 9196                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 2                      
system.cpu05.kern.mode_good::user                   2                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     467696455500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            5335                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         490.885833                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            324569                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            5788                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           56.076192                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   490.885833                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.958761                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.958761                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          661252                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         661252                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data       209470                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        209470                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data       106843                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       106843                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         1743                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         1569                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1569                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data       316313                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         316313                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data       316313                       # number of overall hits
system.cpu05.dcache.overall_hits::total        316313                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         6548                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         6548                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          636                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          636                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          120                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          237                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         7184                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         7184                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         7184                       # number of overall misses
system.cpu05.dcache.overall_misses::total         7184                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data       216018                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       216018                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data       107479                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       107479                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         1863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data       323497                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       323497                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data       323497                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       323497                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.030312                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.030312                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.005917                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.005917                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.064412                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.064412                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.131229                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.131229                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.022207                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.022207                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.022207                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.022207                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          382                       # number of writebacks
system.cpu05.dcache.writebacks::total             382                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            3572                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          63886268                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            4084                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        15643.062684                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         2012480                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        2012480                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst      1000882                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       1000882                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst      1000882                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        1000882                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst      1000882                       # number of overall hits
system.cpu05.icache.overall_hits::total       1000882                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         3572                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         3572                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         3572                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         3572                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         3572                       # number of overall misses
system.cpu05.icache.overall_misses::total         3572                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst      1004454                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      1004454                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst      1004454                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      1004454                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst      1004454                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      1004454                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003556                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003556                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003556                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003556                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003556                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003556                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         3572                       # number of writebacks
system.cpu05.icache.writebacks::total            3572                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           545714228500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             296074000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu06.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu06.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu06.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu06.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu06.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 9196                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 2                      
system.cpu06.kern.mode_good::user                   2                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     467696629500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements            5043                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         487.717574                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            325180                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            5497                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           59.155903                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   487.717574                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.952573                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.952573                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          661452                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         661452                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data       209878                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        209878                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data       106849                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       106849                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1752                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1752                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1567                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1567                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       316727                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         316727                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       316727                       # number of overall hits
system.cpu06.dcache.overall_hits::total        316727                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         6340                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         6340                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data          626                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          626                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          122                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          122                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          239                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          239                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data         6966                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         6966                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data         6966                       # number of overall misses
system.cpu06.dcache.overall_misses::total         6966                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data       216218                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       216218                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data       107475                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       107475                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       323693                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       323693                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       323693                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       323693                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.029322                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.029322                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.005825                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.005825                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.065101                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.065101                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.132337                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.132337                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.021520                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.021520                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.021520                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.021520                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          363                       # number of writebacks
system.cpu06.dcache.writebacks::total             363                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            3577                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          57941977                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4089                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        14170.207141                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         2012861                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        2012861                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst      1001065                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       1001065                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst      1001065                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        1001065                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst      1001065                       # number of overall hits
system.cpu06.icache.overall_hits::total       1001065                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         3577                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         3577                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         3577                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         3577                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         3577                       # number of overall misses
system.cpu06.icache.overall_misses::total         3577                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst      1004642                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      1004642                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst      1004642                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      1004642                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst      1004642                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      1004642                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003560                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003560                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003560                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003560                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003560                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003560                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         3577                       # number of writebacks
system.cpu06.icache.writebacks::total            3577                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           545713957000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             296345500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu07.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu07.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu07.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu07.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu07.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 9196                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 2                      
system.cpu07.kern.mode_good::user                   2                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     467696271500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements            5188                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         485.695642                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            322764                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            5636                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           57.268275                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   485.695642                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.948624                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.948624                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          662062                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         662062                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data       209981                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        209981                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data       106848                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       106848                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         1763                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1763                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         1569                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1569                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       316829                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         316829                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       316829                       # number of overall hits
system.cpu07.dcache.overall_hits::total        316829                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data         6468                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         6468                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data          625                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          625                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          122                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          122                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          237                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data         7093                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         7093                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data         7093                       # number of overall misses
system.cpu07.dcache.overall_misses::total         7093                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data       216449                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       216449                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data       107473                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       107473                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         1885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       323922                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       323922                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       323922                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       323922                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.029882                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.029882                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.005815                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.005815                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.064721                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.064721                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.131229                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.131229                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.021897                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.021897                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.021897                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.021897                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          372                       # number of writebacks
system.cpu07.dcache.writebacks::total             372                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            3566                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          60284870                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            4078                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        14782.949975                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         2014094                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        2014094                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst      1001698                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       1001698                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst      1001698                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        1001698                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst      1001698                       # number of overall hits
system.cpu07.icache.overall_hits::total       1001698                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         3566                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         3566                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         3566                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         3566                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         3566                       # number of overall misses
system.cpu07.icache.overall_misses::total         3566                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst      1005264                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      1005264                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst      1005264                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      1005264                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst      1005264                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      1005264                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003547                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003547                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003547                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003547                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003547                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003547                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         3566                       # number of writebacks
system.cpu07.icache.writebacks::total            3566                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   2270     26.31%     26.31% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   559      6.48%     32.79% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     9      0.10%     32.90% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  5789     67.10%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    2270     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    559     10.96%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   2261     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                5099                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           545713868500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             296434000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.390568                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.591051                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu08.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu08.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu08.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu08.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu08.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 9196                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 2                      
system.cpu08.kern.mode_good::user                   2                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     467695647500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            6642                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         485.338755                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            323357                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            7085                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           45.639661                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   485.338755                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.947927                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.947927                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          661865                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         661865                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       207949                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        207949                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       106633                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       106633                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         1774                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1774                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         1571                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1571                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       314582                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         314582                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       314582                       # number of overall hits
system.cpu08.dcache.overall_hits::total        314582                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         7915                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         7915                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data          586                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          586                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          123                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          236                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          236                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         8501                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         8501                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         8501                       # number of overall misses
system.cpu08.dcache.overall_misses::total         8501                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       215864                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       215864                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       107219                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       107219                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       323083                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       323083                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       323083                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       323083                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.036667                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.036667                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.005465                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.005465                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.064839                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.064839                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.130603                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.130603                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.026312                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.026312                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.026312                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.026312                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         1470                       # number of writebacks
system.cpu08.dcache.writebacks::total            1470                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3546                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          62919913                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4058                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        15505.153524                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         2007186                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        2007186                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       998274                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        998274                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       998274                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         998274                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       998274                       # number of overall hits
system.cpu08.icache.overall_hits::total        998274                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         3546                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         3546                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         3546                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         3546                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         3546                       # number of overall misses
system.cpu08.icache.overall_misses::total         3546                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst      1001820                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      1001820                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst      1001820                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      1001820                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst      1001820                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      1001820                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.003540                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003540                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.003540                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003540                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.003540                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003540                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3546                       # number of writebacks
system.cpu08.icache.writebacks::total            3546                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           545713759000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             296543500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu09.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu09.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu09.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu09.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 9196                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 2                      
system.cpu09.kern.mode_good::user                   2                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     467695927500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            5203                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         486.908543                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            325126                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            5660                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           57.442756                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   486.908543                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.950993                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.950993                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          663004                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         663004                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data       210313                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        210313                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data       106849                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       106849                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         1782                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         1782                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         1569                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1569                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       317162                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         317162                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       317162                       # number of overall hits
system.cpu09.dcache.overall_hits::total        317162                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         6542                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         6542                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          630                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          630                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          125                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          125                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          237                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         7172                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         7172                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         7172                       # number of overall misses
system.cpu09.dcache.overall_misses::total         7172                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data       216855                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       216855                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data       107479                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       107479                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       324334                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       324334                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       324334                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       324334                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.030168                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.030168                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.005862                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.005862                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.065548                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.065548                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.131229                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.131229                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022113                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022113                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022113                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022113                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          365                       # number of writebacks
system.cpu09.dcache.writebacks::total             365                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            3573                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          86712650                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            4085                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        21227.086903                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         2016361                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        2016361                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst      1002821                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       1002821                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst      1002821                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        1002821                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst      1002821                       # number of overall hits
system.cpu09.icache.overall_hits::total       1002821                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         3573                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         3573                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         3573                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         3573                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         3573                       # number of overall misses
system.cpu09.icache.overall_misses::total         3573                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst      1006394                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      1006394                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst      1006394                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      1006394                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst      1006394                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      1006394                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.003550                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003550                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.003550                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003550                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.003550                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003550                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         3573                       # number of writebacks
system.cpu09.icache.writebacks::total            3573                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                     9852                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   2269     26.08%     26.08% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   559      6.42%     32.50% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     9      0.10%     32.61% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  5864     67.39%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               8701                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           545712540500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             297762000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.385402                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.585795                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu10.kern.callpal::swpipl                7563     81.59%     81.72% # number of callpals executed
system.cpu10.kern.callpal::rdps                  1118     12.06%     93.78% # number of callpals executed
system.cpu10.kern.callpal::rti                    570      6.15%     99.92% # number of callpals executed
system.cpu10.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu10.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 9270                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 2                      
system.cpu10.kern.mode_good::user                   2                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     467695749500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements            8473                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         486.387351                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            361579                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            8922                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           40.526676                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   486.387351                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.949975                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.949975                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          745598                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         745598                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       236585                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        236585                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data       116601                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       116601                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         1756                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1756                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         1608                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1608                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       353186                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         353186                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       353186                       # number of overall hits
system.cpu10.dcache.overall_hits::total        353186                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data        10016                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        10016                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data          623                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          623                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          162                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          198                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          198                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data        10639                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        10639                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data        10639                       # number of overall misses
system.cpu10.dcache.overall_misses::total        10639                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       246601                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       246601                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data       117224                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       117224                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       363825                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       363825                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       363825                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       363825                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.040616                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.040616                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.005315                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.005315                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.084463                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.084463                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.109635                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.109635                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.029242                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.029242                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.029242                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.029242                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          604                       # number of writebacks
system.cpu10.dcache.writebacks::total             604                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            4329                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          85194092                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            4841                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        17598.449081                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst            1                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          511                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.001953                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.998047                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         2326723                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        2326723                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst      1156868                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       1156868                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst      1156868                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        1156868                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst      1156868                       # number of overall hits
system.cpu10.icache.overall_hits::total       1156868                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         4329                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4329                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         4329                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4329                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         4329                       # number of overall misses
system.cpu10.icache.overall_misses::total         4329                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst      1161197                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      1161197                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst      1161197                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      1161197                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst      1161197                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      1161197                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003728                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003728                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003728                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003728                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003728                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003728                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         4329                       # number of writebacks
system.cpu10.icache.writebacks::total            4329                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           545713440500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             296862000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu11.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu11.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu11.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu11.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu11.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 9196                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 2                      
system.cpu11.kern.mode_good::user                   2                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     467696455500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements            5221                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         489.069490                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            325700                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            5668                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           57.462950                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   489.069490                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.955214                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.955214                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          664003                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         664003                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       210702                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        210702                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data       106854                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       106854                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         1803                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1803                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         1568                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       317556                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         317556                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       317556                       # number of overall hits
system.cpu11.dcache.overall_hits::total        317556                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data         6595                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         6595                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data          631                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          631                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          126                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          238                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          238                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data         7226                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         7226                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data         7226                       # number of overall misses
system.cpu11.dcache.overall_misses::total         7226                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       217297                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       217297                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data       107485                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       107485                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       324782                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       324782                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       324782                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       324782                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.030350                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.030350                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.005871                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.005871                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.065319                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.065319                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.131783                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.131783                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022249                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022249                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022249                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022249                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          375                       # number of writebacks
system.cpu11.dcache.writebacks::total             375                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            3568                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          71292292                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            4080                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        17473.600980                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst            4                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst          508                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.007812                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.992188                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         2018710                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        2018710                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst      1004003                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       1004003                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst      1004003                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        1004003                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst      1004003                       # number of overall hits
system.cpu11.icache.overall_hits::total       1004003                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         3568                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         3568                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         3568                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         3568                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         3568                       # number of overall misses
system.cpu11.icache.overall_misses::total         3568                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst      1007571                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      1007571                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst      1007571                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      1007571                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst      1007571                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      1007571                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003541                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003541                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003541                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003541                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003541                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003541                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         3568                       # number of writebacks
system.cpu11.icache.writebacks::total            3568                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           545713366500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             296936000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu12.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu12.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu12.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu12.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu12.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 9196                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 2                      
system.cpu12.kern.mode_good::user                   2                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     467696303500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            5094                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         486.405388                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            324474                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            5546                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           58.505950                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   486.405388                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.950011                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.950011                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          664381                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         664381                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       210991                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        210991                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data       106845                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       106845                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         1813                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1813                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         1561                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1561                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       317836                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         317836                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       317836                       # number of overall hits
system.cpu12.dcache.overall_hits::total        317836                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         6519                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         6519                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data          644                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          127                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          245                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          245                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         7163                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         7163                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         7163                       # number of overall misses
system.cpu12.dcache.overall_misses::total         7163                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       217510                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       217510                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data       107489                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       107489                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       324999                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       324999                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       324999                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       324999                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.029971                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.029971                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.005991                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.005991                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.065464                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.065464                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.135659                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.135659                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022040                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022040                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022040                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022040                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          395                       # number of writebacks
system.cpu12.dcache.writebacks::total             395                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3586                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          85880427                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            4098                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        20956.668375                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          512                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         2019178                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        2019178                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst      1004210                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       1004210                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst      1004210                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        1004210                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst      1004210                       # number of overall hits
system.cpu12.icache.overall_hits::total       1004210                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         3586                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         3586                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         3586                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         3586                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         3586                       # number of overall misses
system.cpu12.icache.overall_misses::total         3586                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst      1007796                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      1007796                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst      1007796                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      1007796                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst      1007796                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      1007796                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003558                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003558                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003558                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003558                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003558                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003558                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         3586                       # number of writebacks
system.cpu12.icache.writebacks::total            3586                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     9862                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   2270     26.06%     26.06% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   559      6.42%     32.48% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     9      0.10%     32.58% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  5873     67.42%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               8711                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    2270     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    559     10.96%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   2261     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                5099                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           545711996500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             298306000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.384982                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.585352                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu13.kern.callpal::swpipl                7573     81.61%     81.73% # number of callpals executed
system.cpu13.kern.callpal::rdps                  1118     12.05%     93.78% # number of callpals executed
system.cpu13.kern.callpal::rti                    570      6.14%     99.92% # number of callpals executed
system.cpu13.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu13.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 9280                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 2                      
system.cpu13.kern.mode_good::user                   2                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     467695999500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            7812                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         486.429117                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            365596                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            8261                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           44.255659                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   486.429117                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.950057                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.950057                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          754694                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         754694                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       240965                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        240965                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data       117647                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       117647                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         1770                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1770                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         1607                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       358612                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         358612                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       358612                       # number of overall hits
system.cpu13.dcache.overall_hits::total        358612                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         9396                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         9396                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data          641                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          641                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          170                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          200                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          200                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        10037                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        10037                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        10037                       # number of overall misses
system.cpu13.dcache.overall_misses::total        10037                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       250361                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       250361                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data       118288                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       118288                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       368649                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       368649                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       368649                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       368649                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.037530                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.037530                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.005419                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.005419                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.087629                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.087629                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.110681                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.110681                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.027226                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027226                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.027226                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.027226                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          673                       # number of writebacks
system.cpu13.dcache.writebacks::total             673                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            4399                       # number of replacements
system.cpu13.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          86685049                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            4911                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        17651.201181                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst            3                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst          509                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.005859                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.994141                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         2362791                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        2362791                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst      1174797                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       1174797                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst      1174797                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        1174797                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst      1174797                       # number of overall hits
system.cpu13.icache.overall_hits::total       1174797                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         4399                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4399                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         4399                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4399                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         4399                       # number of overall misses
system.cpu13.icache.overall_misses::total         4399                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst      1179196                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      1179196                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst      1179196                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      1179196                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst      1179196                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      1179196                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003731                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003731                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003731                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003731                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003731                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003731                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         4399                       # number of writebacks
system.cpu13.icache.writebacks::total            4399                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           545713108000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             297194500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu14.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu14.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu14.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu14.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu14.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 9196                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 2                      
system.cpu14.kern.mode_good::user                   2                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     467696551500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            5128                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         488.323063                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            326027                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            5582                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           58.406843                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   488.323063                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.953756                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.953756                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          665548                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         665548                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       211429                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        211429                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data       106847                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       106847                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         1835                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1835                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         1564                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1564                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       318276                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         318276                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       318276                       # number of overall hits
system.cpu14.dcache.overall_hits::total        318276                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         6597                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         6597                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data          647                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          647                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          126                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          242                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          242                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         7244                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         7244                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         7244                       # number of overall misses
system.cpu14.dcache.overall_misses::total         7244                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       218026                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       218026                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data       107494                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       107494                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         1961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         1961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       325520                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       325520                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       325520                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       325520                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.030258                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.030258                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.006019                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.006019                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.064253                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.064253                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.133998                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.133998                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.022254                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.022254                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.022254                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.022254                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          387                       # number of writebacks
system.cpu14.dcache.writebacks::total             387                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            3571                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          84046478                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            4083                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        20584.491305                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     4.856177                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   507.143823                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.009485                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.990515                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         2021719                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        2021719                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst      1005503                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       1005503                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst      1005503                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        1005503                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst      1005503                       # number of overall hits
system.cpu14.icache.overall_hits::total       1005503                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         3571                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         3571                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         3571                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         3571                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         3571                       # number of overall misses
system.cpu14.icache.overall_misses::total         3571                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst      1009074                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      1009074                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst      1009074                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      1009074                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst      1009074                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      1009074                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003539                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003539                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003539                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003539                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003539                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003539                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         3571                       # number of writebacks
system.cpu14.icache.writebacks::total            3571                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     9820                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   2282     26.32%     26.32% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   559      6.45%     32.77% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    17      0.20%     32.97% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  5811     67.03%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               8669                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    2282     44.41%     44.41% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    559     10.88%     55.28% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     17      0.33%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   2281     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                5139                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           545712303000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               1976500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             297755500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       546039426000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.392531                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.592802                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu15.kern.callpal::swpipl                7531     81.52%     81.65% # number of callpals executed
system.cpu15.kern.callpal::rdps                  1118     12.10%     93.75% # number of callpals executed
system.cpu15.kern.callpal::rti                    570      6.17%     99.92% # number of callpals executed
system.cpu15.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu15.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 9238                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 2                      
system.cpu15.kern.mode_good::user                   2                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     467696079500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            5248                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         495.076080                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            326120                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            5701                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           57.203999                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   495.076080                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.966945                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.966945                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          666205                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         666205                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data       211487                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        211487                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data       107062                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       107062                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         1801                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1801                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         1570                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1570                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       318549                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         318549                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       318549                       # number of overall hits
system.cpu15.dcache.overall_hits::total        318549                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         6608                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         6608                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data          690                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          690                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          139                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          246                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          246                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         7298                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         7298                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         7298                       # number of overall misses
system.cpu15.dcache.overall_misses::total         7298                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data       218095                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       218095                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data       107752                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       107752                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         1816                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         1816                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       325847                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       325847                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       325847                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       325847                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.030299                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.030299                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.006404                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.006404                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.071649                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.071649                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.135463                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.135463                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.022397                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.022397                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.022397                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.022397                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          384                       # number of writebacks
system.cpu15.dcache.writebacks::total             384                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            3602                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          84940576                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            4114                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        20646.712688                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     0.856164                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   511.143836                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.001672                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.998328                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         2024410                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        2024410                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst      1006802                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       1006802                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst      1006802                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        1006802                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst      1006802                       # number of overall hits
system.cpu15.icache.overall_hits::total       1006802                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         3602                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         3602                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         3602                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         3602                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         3602                       # number of overall misses
system.cpu15.icache.overall_misses::total         3602                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst      1010404                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      1010404                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst      1010404                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      1010404                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst      1010404                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      1010404                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003565                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003565                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003565                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003565                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003565                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003565                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         3602                       # number of writebacks
system.cpu15.icache.writebacks::total            3602                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   4                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    32768                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                14868                       # Transaction distribution
system.iobus.trans_dist::ReadResp               14868                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19659                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19659                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        23392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio        19806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        24782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        68028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   69054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        93568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio        27228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        12391                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       133214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   165990                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  513                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  529                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 4617                       # Number of tag accesses
system.iocache.tags.data_accesses                4617                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          512                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          512                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             512                       # number of writebacks
system.iocache.writebacks::total                  512                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3763805                       # number of replacements
system.l2.tags.tagsinuse                  3962.557263                       # Cycle average of tags in use
system.l2.tags.total_refs                     5961184                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3767755                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.582158                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1534.508485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     5.207874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     2.662986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.304692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     1.177136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   334.186769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  2064.418312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     0.404239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     0.337401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     0.324444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     0.595852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     0.045666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     0.602619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     0.049482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     0.180851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     0.059507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     0.323616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     0.063795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     1.675111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     0.044483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     0.175334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     2.550899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     3.113867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     0.009650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.248841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     0.154832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.108577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     4.078661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     1.556083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.679207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     1.237123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     0.742290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     0.728580                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.374636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.001271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.081589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.504008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.000147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.000409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3950                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          938                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.964355                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84556476                       # Number of tag accesses
system.l2.tags.data_accesses                 84556476                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2293994                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2293994                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       453503                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           453503                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data           91                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data           48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data           68                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data           32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  289                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data           50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data           40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                130                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data           87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        82780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data           66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data          108                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data           68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data           74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83847                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst         3096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst         3297                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst       475594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst         4098                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         6146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst         3398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         3400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst         3382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst         3335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst         3408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst         3921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst         3393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst         3392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst         4078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst         3415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst         3284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             530637                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data         3384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data         4626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data       689602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data         4889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         6539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data         4350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         4250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data         4352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data         5490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data         4360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data         5364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data         4204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data         4264                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data         4797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data         4387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data         4582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            759440                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst         3096                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data         3471                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst         3297                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data         4632                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst       475594                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data       772382                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst         4098                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data         4948                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         6146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         7000                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst         3398                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data         4361                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         3400                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         4316                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst         3382                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data         4362                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst         3335                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data         5562                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst         3408                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data         4368                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst         3921                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data         5472                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst         3393                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data         4218                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst         3392                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data         4332                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst         4078                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data         4811                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst         3415                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data         4461                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst         3284                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data         4591                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1373924                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst         3096                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data         3471                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst         3297                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data         4632                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst       475594                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data       772382                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst         4098                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data         4948                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         6146                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         7000                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst         3398                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data         4361                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         3400                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         4316                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst         3382                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data         4362                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst         3335                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data         5562                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst         3408                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data         4368                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst         3921                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data         5472                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst         3393                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data         4218                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst         3392                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data         4332                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst         4078                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data         4811                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst         3415                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data         4461                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst         3284                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data         4591                       # number of overall hits
system.l2.overall_hits::total                 1373924                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data         1572                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data          357                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data          159                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data          354                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data          354                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data          360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data          349                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data          354                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data          260                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data          357                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data          207                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data          353                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data          368                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data          245                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data          365                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data          393                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6407                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data          656                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data          179                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          179                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data          178                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data          182                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data          178                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          181                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data          176                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data          182                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          100                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data          182                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data          188                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data          116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data          187                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data          184                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3114                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data          230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data          159                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data       231746                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         6522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data           97                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data          160                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data          107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data          156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data           99                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data          156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data           98                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data          198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data           97                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data          166                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              240862                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst         1493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst          240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst        20649                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1948                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst          177                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst          184                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst          211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst          165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst          408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst          175                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst          194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst          321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst          156                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst          318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            27607                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data          642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data          307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data      3476190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         3458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data          231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data          258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data          438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data          232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data          638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data          256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data          270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data          416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data          235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data          330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3485268                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst         1493                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data          872                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst          240                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data          466                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst        20649                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data      3707936                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          794                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data         1702                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         1948                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         9980                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          174                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data          536                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst          177                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data          328                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst          184                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data          418                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst          211                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data          545                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst          165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data          388                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst          408                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data          737                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst          175                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data          412                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst          194                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data          368                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst          321                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data          614                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst          156                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data          332                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst          318                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data          496                       # number of demand (read+write) misses
system.l2.demand_misses::total                3753737                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst         1493                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data          872                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst          240                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data          466                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst        20649                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data      3707936                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          794                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data         1702                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         1948                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         9980                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          174                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data          536                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst          177                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data          328                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst          184                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data          418                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst          211                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data          545                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst          165                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data          388                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst          408                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data          737                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst          175                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data          412                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst          194                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data          368                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst          321                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data          614                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst          156                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data          332                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst          318                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data          496                       # number of overall misses
system.l2.overall_misses::total               3753737                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2293994                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2293994                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       453503                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       453503                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data         1576                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data          359                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data          250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data          360                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          361                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data          362                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data          356                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data          356                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data          308                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data          358                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data          275                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data          357                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data          371                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data          277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data          373                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data          397                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6696                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data          658                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data          180                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data          116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data          179                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data          182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data          182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data          180                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          181                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data          182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data          182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data          188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data          143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data          188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data          185                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3244                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data          317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data          165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data       314526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         6983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data          163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data          170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data          179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data          164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data          207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data          170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data          166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data          212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data          171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data          175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            324709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst         4589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst         3537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst       496243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         4892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         8094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         3572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         3577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst         3566                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         3546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         3573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst         4329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst         3568                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst         3586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst         4399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst         3571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst         3602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         558244                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data         4026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data         4933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data      4165792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data         5882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         9997                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         4724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         4481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data         4610                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data         5928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data         4592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data         6002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data         4460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data         4534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data         5213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data         4622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data         4912                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4244708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst         4589                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data         4343                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst         3537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data         5098                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst       496243                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data      4480318                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         4892                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data         6650                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         8094                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data        16980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         3572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         4897                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         3577                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data         4644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst         3566                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data         4780                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         3546                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data         6107                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         3573                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data         4756                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst         4329                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data         6209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst         3568                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data         4630                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst         3586                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data         4700                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst         4399                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data         5425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst         3571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data         4793                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst         3602                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data         5087                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5127661                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst         4589                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data         4343                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst         3537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data         5098                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst       496243                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data      4480318                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         4892                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data         6650                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         8094                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data        16980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         3572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         4897                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         3577                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data         4644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst         3566                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data         4780                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         3546                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data         6107                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         3573                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data         4756                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst         4329                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data         6209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst         3568                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data         4630                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst         3586                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data         4700                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst         4399                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data         5425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst         3571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data         4793                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst         3602                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data         5087                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5127661                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.997462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.994429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.636000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.983333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.980609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.994475                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.980337                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.994382                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.844156                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.997207                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.752727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.988796                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.991914                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.884477                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.978552                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.989924                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.956840                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.996960                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.994444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.568966                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.978022                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.988889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.988764                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.811189                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.994681                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.994595                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.959926                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.725552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.963636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.736810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.923177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.933983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.936416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.595092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.941176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.597765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.951220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.478261                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.917647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.590361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.933962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.567251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.948571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.741778                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.325343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.067854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.041611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.162306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.240672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.048712                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.049483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.051598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.059504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.046180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.094248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.049047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.054099                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.072971                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.043685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.088284                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.049453                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.159463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.062234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.834461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.168820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.345904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.079170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.051551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.055965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.073887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.050523                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.106298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.057399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.059550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.079800                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.050844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.067182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.821085                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.325343                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.200783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.067854                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.091408                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.041611                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.827606                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.162306                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.255940                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.240672                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.587750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.048712                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.109455                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.049483                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.070629                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.051598                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.087448                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.059504                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.089242                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.046180                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.081581                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.094248                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.118699                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.049047                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.088985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.054099                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.078298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.072971                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.113180                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.043685                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.069268                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.088284                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.097503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.732056                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.325343                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.200783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.067854                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.091408                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.041611                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.827606                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.162306                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.255940                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.240672                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.587750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.048712                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.109455                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.049483                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.070629                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.051598                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.087448                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.059504                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.089242                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.046180                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.081581                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.094248                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.118699                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.049047                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.088985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.054099                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.078298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.072971                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.113180                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.043685                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.069268                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.088284                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.097503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.732056                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1827490                       # number of writebacks
system.l2.writebacks::total                   1827490                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14867                       # Transaction distribution
system.membus.trans_dist::ReadResp            3527743                       # Transaction distribution
system.membus.trans_dist::WriteReq              19147                       # Transaction distribution
system.membus.trans_dist::WriteResp             19147                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1828002                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1911426                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7638                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4357                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           10049                       # Transaction distribution
system.membus.trans_dist::ReadExReq            241602                       # Transaction distribution
system.membus.trans_dist::ReadExResp           240334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3512876                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           512                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          512                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        68028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11268646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11336674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11338212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       133214                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    357164736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    357297950                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               357330782                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           7540428                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 7540428    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7540428                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits             920721                       # DTB read hits
system.switch_cpus00.dtb.read_misses                8                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus00.dtb.write_hits            522897                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus00.dtb.data_hits            1443618                       # DTB hits
system.switch_cpus00.dtb.data_misses                8                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus00.itb.fetch_hits            484694                       # ITB hits
system.switch_cpus00.itb.fetch_misses               6                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses        484700                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             1092015780                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts           4527759                       # Number of instructions committed
system.switch_cpus00.committedOps             4527759                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses      4354333                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            359575                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts       303874                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts            4354333                       # number of integer instructions
system.switch_cpus00.num_fp_insts                 268                       # number of float instructions
system.switch_cpus00.num_int_register_reads      5654219                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes      3393641                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs             1449242                       # number of memory refs
system.switch_cpus00.num_load_insts            925743                       # Number of load instructions
system.switch_cpus00.num_store_insts           523499                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1087490279.401528                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     4525500.598472                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.004144                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.995856                       # Percentage of idle cycles
system.switch_cpus00.Branches                  729372                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass        20227      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu         2856244     63.08%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::IntMult           7526      0.17%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             8      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::MemRead         983071     21.71%     85.41% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite        524623     11.59%     96.99% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       136068      3.01%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total          4527767                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits             217069                       # DTB read hits
system.switch_cpus01.dtb.read_misses                8                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus01.dtb.write_hits            109705                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus01.dtb.data_hits             326774                       # DTB hits
system.switch_cpus01.dtb.data_misses                8                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus01.itb.fetch_hits            117808                       # ITB hits
system.switch_cpus01.itb.fetch_misses               6                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses        117814                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts           1001696                       # Number of instructions committed
system.switch_cpus01.committedOps             1001696                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       962515                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus01.num_func_calls             40886                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        75590                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             962515                       # number of integer instructions
system.switch_cpus01.num_fp_insts                 268                       # number of float instructions
system.switch_cpus01.num_int_register_reads      1322093                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       767606                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs              327447                       # number of memory refs
system.switch_cpus01.num_load_insts            217141                       # Number of load instructions
system.switch_cpus01.num_store_insts           110306                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1091078597.471946                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     1000822.528055                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000916                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999084                       # Percentage of idle cycles
system.switch_cpus01.Branches                  136301                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass         5350      0.53%      0.53% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          621451     62.04%     62.57% # Class of executed instruction
system.switch_cpus01.op_class::IntMult           3930      0.39%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             8      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::MemRead         220805     22.04%     85.01% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite        110309     11.01%     96.02% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess        39851      3.98%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total          1001704                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          222789532                       # DTB read hits
system.switch_cpus02.dtb.read_misses           391586                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      215130563                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         145779160                       # DTB write hits
system.switch_cpus02.dtb.write_misses            4234                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 14                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     139778237                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          368568692                       # DTB hits
system.switch_cpus02.dtb.data_misses           395820                       # DTB misses
system.switch_cpus02.dtb.data_acv                  14                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      354908800                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        1038736991                       # ITB hits
system.switch_cpus02.itb.fetch_misses             779                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    1038737770                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             1092015390                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        1091479186                       # Number of instructions committed
system.switch_cpus02.committedOps          1091479186                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    982822238                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses      6256489                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          69677211                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts    113091161                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          982822238                       # number of integer instructions
system.switch_cpus02.num_fp_insts             6256489                       # number of float instructions
system.switch_cpus02.num_int_register_reads   1309578274                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    683974201                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads      3126527                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes      3125567                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           369023363                       # number of memory refs
system.switch_cpus02.num_load_insts         223238838                       # Number of load instructions
system.switch_cpus02.num_store_insts        145784525                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     552018.414772                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1091463371.585228                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.999494                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.000506                       # Percentage of idle cycles
system.switch_cpus02.Branches               194274670                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     95589395      8.75%      8.75% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       621167224     56.89%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         160165      0.01%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd          3775      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp            77      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           166      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            19      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      224651461     20.57%     86.23% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     145788218     13.35%     99.59% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      4514519      0.41%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       1091875020                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits             241723                       # DTB read hits
system.switch_cpus03.dtb.read_misses              334                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1920                       # DTB read accesses
system.switch_cpus03.dtb.write_hits            123524                       # DTB write hits
system.switch_cpus03.dtb.write_misses              38                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           914                       # DTB write accesses
system.switch_cpus03.dtb.data_hits             365247                       # DTB hits
system.switch_cpus03.dtb.data_misses              372                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2834                       # DTB accesses
system.switch_cpus03.itb.fetch_hits            140923                       # ITB hits
system.switch_cpus03.itb.fetch_misses             131                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses        141054                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             1092079614                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts           1140832                       # Number of instructions committed
system.switch_cpus03.committedOps             1140832                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses      1096287                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          564                       # Number of float alu accesses
system.switch_cpus03.num_func_calls             43671                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        93265                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts            1096287                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 564                       # number of float instructions
system.switch_cpus03.num_int_register_reads      1499102                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       868662                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          285                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          291                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs              367028                       # number of memory refs
system.switch_cpus03.num_load_insts            242679                       # Number of load instructions
system.switch_cpus03.num_store_insts           124349                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1090939190.831128                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     1140423.168872                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001044                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998956                       # Percentage of idle cycles
system.switch_cpus03.Branches                  157818                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         8203      0.72%      0.72% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          710993     62.30%     63.02% # Class of executed instruction
system.switch_cpus03.op_class::IntMult           4028      0.35%     63.37% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     63.37% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            32      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::MemRead         247390     21.68%     85.05% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite        124364     10.90%     95.95% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        46212      4.05%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total          1141225                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits             300194                       # DTB read hits
system.switch_cpus04.dtb.read_misses              379                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34145                       # DTB read accesses
system.switch_cpus04.dtb.write_hits            198039                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15555                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             498233                       # DTB hits
system.switch_cpus04.dtb.data_misses              485                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49700                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            279568                       # ITB hits
system.switch_cpus04.itb.fetch_misses             158                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        279726                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             1092491971                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts           1454278                       # Number of instructions committed
system.switch_cpus04.committedOps             1454278                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses      1398094                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3886                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             49499                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts       123719                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts            1398094                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3886                       # number of float instructions
system.switch_cpus04.num_int_register_reads      1948202                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes      1062611                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2499                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2488                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              500031                       # number of memory refs
system.switch_cpus04.num_load_insts            301105                       # Number of load instructions
system.switch_cpus04.num_store_insts           198926                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1091037527.862197                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     1454443.137803                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001331                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998669                       # Percentage of idle cycles
system.switch_cpus04.Branches                  195904                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass        15127      1.04%      1.04% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          879022     60.42%     61.46% # Class of executed instruction
system.switch_cpus04.op_class::IntMult           4431      0.30%     61.77% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     61.77% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1180      0.08%     61.85% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     61.85% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     61.85% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     61.85% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.02%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::MemRead         307019     21.10%     82.97% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite        199011     13.68%     96.65% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        48751      3.35%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total          1454768                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits             217817                       # DTB read hits
system.switch_cpus05.dtb.read_misses                8                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus05.dtb.write_hits            109878                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus05.dtb.data_hits             327695                       # DTB hits
system.switch_cpus05.dtb.data_misses                8                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus05.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus05.itb.fetch_misses               6                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts           1004446                       # Number of instructions committed
system.switch_cpus05.committedOps             1004446                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       965191                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus05.num_func_calls             40950                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        76306                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             965191                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 268                       # number of float instructions
system.switch_cpus05.num_int_register_reads      1325581                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       769402                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs              328369                       # number of memory refs
system.switch_cpus05.num_load_insts            217889                       # Number of load instructions
system.switch_cpus05.num_store_insts           110480                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1091075848.349491                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     1003571.650509                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000919                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999081                       # Percentage of idle cycles
system.switch_cpus05.Branches                  137132                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         5356      0.53%      0.53% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu          623242     62.05%     62.58% # Class of executed instruction
system.switch_cpus05.op_class::IntMult           3933      0.39%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             8      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::MemRead         221562     22.06%     85.03% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite        110486     11.00%     96.03% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess        39867      3.97%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total          1004454                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits             218028                       # DTB read hits
system.switch_cpus06.dtb.read_misses                8                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus06.dtb.write_hits            109885                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             327913                       # DTB hits
system.switch_cpus06.dtb.data_misses                8                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus06.itb.fetch_misses               6                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts           1004634                       # Number of instructions committed
system.switch_cpus06.committedOps             1004634                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       965368                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus06.num_func_calls             40946                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        76465                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             965368                       # number of integer instructions
system.switch_cpus06.num_fp_insts                 268                       # number of float instructions
system.switch_cpus06.num_int_register_reads      1325549                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       769426                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              328587                       # number of memory refs
system.switch_cpus06.num_load_insts            218100                       # Number of load instructions
system.switch_cpus06.num_store_insts           110487                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1091075660.409483                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     1003759.590517                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000919                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999081                       # Percentage of idle cycles
system.switch_cpus06.Branches                  137298                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         5356      0.53%      0.53% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          623212     62.03%     62.57% # Class of executed instruction
system.switch_cpus06.op_class::IntMult           3933      0.39%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             8      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::MemRead         221773     22.07%     85.03% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite        110493     11.00%     96.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess        39867      3.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total          1004642                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits             218270                       # DTB read hits
system.switch_cpus07.dtb.read_misses                8                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus07.dtb.write_hits            109894                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             328164                       # DTB hits
system.switch_cpus07.dtb.data_misses                8                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus07.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus07.itb.fetch_misses               6                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts           1005256                       # Number of instructions committed
system.switch_cpus07.committedOps             1005256                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses       965980                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             40948                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts        76746                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts             965980                       # number of integer instructions
system.switch_cpus07.num_fp_insts                 268                       # number of float instructions
system.switch_cpus07.num_int_register_reads      1326247                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes       769758                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              328838                       # number of memory refs
system.switch_cpus07.num_load_insts            218342                       # Number of load instructions
system.switch_cpus07.num_store_insts           110496                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     1091075038.607968                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     1004381.392032                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000920                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999080                       # Percentage of idle cycles
system.switch_cpus07.Branches                  137592                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         5355      0.53%      0.53% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu          623584     62.03%     62.56% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           3933      0.39%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             8      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::MemRead         222015     22.09%     85.04% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite        110502     10.99%     96.03% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess        39867      3.97%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total          1005264                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             217697                       # DTB read hits
system.switch_cpus08.dtb.read_misses                8                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            109652                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             327349                       # DTB hits
system.switch_cpus08.dtb.data_misses                8                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus08.itb.fetch_misses               6                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts           1001812                       # Number of instructions committed
system.switch_cpus08.committedOps             1001812                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       962574                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             40810                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        76571                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             962574                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 268                       # number of float instructions
system.switch_cpus08.num_int_register_reads      1321279                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       766850                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              328023                       # number of memory refs
system.switch_cpus08.num_load_insts            217769                       # Number of load instructions
system.switch_cpus08.num_store_insts           110254                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1091078481.508962                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     1000938.491038                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000917                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999083                       # Percentage of idle cycles
system.switch_cpus08.Branches                  137240                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         5355      0.53%      0.53% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          620972     61.98%     62.52% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           3915      0.39%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             8      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         221443     22.10%     85.01% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        110260     11.01%     96.02% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess        39867      3.98%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total          1001820                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits             218698                       # DTB read hits
system.switch_cpus09.dtb.read_misses                8                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus09.dtb.write_hits            109922                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             328620                       # DTB hits
system.switch_cpus09.dtb.data_misses                8                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus09.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus09.itb.fetch_misses               6                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts           1006386                       # Number of instructions committed
system.switch_cpus09.committedOps             1006386                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       967087                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             40950                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        77231                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             967087                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 268                       # number of float instructions
system.switch_cpus09.num_int_register_reads      1327523                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       770373                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              329294                       # number of memory refs
system.switch_cpus09.num_load_insts            218770                       # Number of load instructions
system.switch_cpus09.num_store_insts           110524                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     1091073908.968560                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     1005511.031440                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000921                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999079                       # Percentage of idle cycles
system.switch_cpus09.Branches                  138101                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         5356      0.53%      0.53% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          624257     62.03%     62.56% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           3933      0.39%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             8      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::MemRead         222443     22.10%     85.06% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite        110530     10.98%     96.04% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        39867      3.96%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total          1006394                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             248455                       # DTB read hits
system.switch_cpus10.dtb.read_misses                8                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus10.dtb.write_hits            119678                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             368133                       # DTB hits
system.switch_cpus10.dtb.data_misses                8                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus10.itb.fetch_hits            118524                       # ITB hits
system.switch_cpus10.itb.fetch_misses               6                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses        118530                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts           1161189                       # Number of instructions committed
system.switch_cpus10.committedOps             1161189                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses      1119693                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus10.num_func_calls             46206                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        93868                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts            1119693                       # number of integer instructions
system.switch_cpus10.num_fp_insts                 268                       # number of float instructions
system.switch_cpus10.num_int_register_reads      1544603                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes       894043                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              368807                       # number of memory refs
system.switch_cpus10.num_load_insts            248527                       # Number of load instructions
system.switch_cpus10.num_store_insts           120280                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1090919155.367362                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     1160264.632638                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001062                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998938                       # Percentage of idle cycles
system.switch_cpus10.Branches                  161966                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         5470      0.47%      0.47% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu          738434     63.59%     64.06% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           4599      0.40%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             8      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         252237     21.72%     86.18% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite        120286     10.36%     96.54% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        40163      3.46%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total          1161197                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             219162                       # DTB read hits
system.switch_cpus11.dtb.read_misses                8                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus11.dtb.write_hits            109950                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             329112                       # DTB hits
system.switch_cpus11.dtb.data_misses                8                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus11.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus11.itb.fetch_misses               6                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts           1007563                       # Number of instructions committed
system.switch_cpus11.committedOps             1007563                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses       968241                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             40952                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts        77746                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts             968241                       # number of integer instructions
system.switch_cpus11.num_fp_insts                 268                       # number of float instructions
system.switch_cpus11.num_int_register_reads      1328825                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes       771005                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              329786                       # number of memory refs
system.switch_cpus11.num_load_insts            219234                       # Number of load instructions
system.switch_cpus11.num_store_insts           110552                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1091072732.344149                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     1006687.655851                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000922                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999078                       # Percentage of idle cycles
system.switch_cpus11.Branches                  138640                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass         5357      0.53%      0.53% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu          624941     62.02%     62.56% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           3933      0.39%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             8      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         222907     22.12%     85.07% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite        110558     10.97%     96.04% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess        39867      3.96%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total          1007571                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             219386                       # DTB read hits
system.switch_cpus12.dtb.read_misses                8                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus12.dtb.write_hits            109965                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             329351                       # DTB hits
system.switch_cpus12.dtb.data_misses                8                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus12.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus12.itb.fetch_misses               6                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts           1007788                       # Number of instructions committed
system.switch_cpus12.committedOps             1007788                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       968454                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus12.num_func_calls             40948                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        77908                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             968454                       # number of integer instructions
system.switch_cpus12.num_fp_insts                 268                       # number of float instructions
system.switch_cpus12.num_int_register_reads      1328841                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       771054                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              330025                       # number of memory refs
system.switch_cpus12.num_load_insts            219458                       # Number of load instructions
system.switch_cpus12.num_store_insts           110567                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1091072507.415948                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     1006912.584051                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000922                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999078                       # Percentage of idle cycles
system.switch_cpus12.Branches                  138810                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         5357      0.53%      0.53% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu          624927     62.01%     62.54% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           3933      0.39%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             8      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         223131     22.14%     85.07% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite        110573     10.97%     96.04% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess        39867      3.96%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total          1007796                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             252237                       # DTB read hits
system.switch_cpus13.dtb.read_misses                8                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus13.dtb.write_hits            120764                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             373001                       # DTB hits
system.switch_cpus13.dtb.data_misses                8                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus13.itb.fetch_hits            118614                       # ITB hits
system.switch_cpus13.itb.fetch_misses               6                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses        118620                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts           1179188                       # Number of instructions committed
system.switch_cpus13.committedOps             1179188                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses      1137425                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus13.num_func_calls             46776                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        96243                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts            1137425                       # number of integer instructions
system.switch_cpus13.num_fp_insts                 268                       # number of float instructions
system.switch_cpus13.num_int_register_reads      1569355                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       908061                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              373675                       # number of memory refs
system.switch_cpus13.num_load_insts            252309                       # Number of load instructions
system.switch_cpus13.num_store_insts           121366                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1090901162.110978                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     1178257.889022                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001079                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998921                       # Percentage of idle cycles
system.switch_cpus13.Branches                  165148                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         5484      0.47%      0.47% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          751433     63.72%     64.19% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           4671      0.40%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             8      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         256025     21.71%     86.30% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite        121372     10.29%     96.59% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess        40203      3.41%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total          1179196                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             219923                       # DTB read hits
system.switch_cpus14.dtb.read_misses                8                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus14.dtb.write_hits            109991                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             329914                       # DTB hits
system.switch_cpus14.dtb.data_misses                8                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus14.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus14.itb.fetch_misses               6                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts           1009066                       # Number of instructions committed
system.switch_cpus14.committedOps             1009066                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       969704                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             40950                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts        78492                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             969704                       # number of integer instructions
system.switch_cpus14.num_fp_insts                 268                       # number of float instructions
system.switch_cpus14.num_int_register_reads      1330214                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       771714                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              330588                       # number of memory refs
system.switch_cpus14.num_load_insts            219995                       # Number of load instructions
system.switch_cpus14.num_store_insts           110593                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1091071229.823768                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     1008190.176232                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000923                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999077                       # Percentage of idle cycles
system.switch_cpus14.Branches                  139419                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         5356      0.53%      0.53% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          625637     62.00%     62.53% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           3933      0.39%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             8      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         223671     22.17%     85.09% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite        110602     10.96%     96.05% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess        39867      3.95%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total          1009074                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits             219971                       # DTB read hits
system.switch_cpus15.dtb.read_misses                8                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus15.dtb.write_hits            110228                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             330199                       # DTB hits
system.switch_cpus15.dtb.data_misses                8                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus15.itb.fetch_hits            118236                       # ITB hits
system.switch_cpus15.itb.fetch_misses               6                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses        118242                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             1092079420                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts           1010396                       # Number of instructions committed
system.switch_cpus15.committedOps             1010396                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses       970953                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus15.num_func_calls             41020                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts        78275                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts             970953                       # number of integer instructions
system.switch_cpus15.num_fp_insts                 268                       # number of float instructions
system.switch_cpus15.num_int_register_reads      1332263                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes       772921                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              330873                       # number of memory refs
system.switch_cpus15.num_load_insts            220043                       # Number of load instructions
system.switch_cpus15.num_store_insts           110830                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     1091069900.248181                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     1009519.751819                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000924                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999076                       # Percentage of idle cycles
system.switch_cpus15.Branches                  139299                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass         5335      0.53%      0.53% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu          626502     62.01%     62.53% # Class of executed instruction
system.switch_cpus15.op_class::IntMult           3933      0.39%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             8      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::MemRead         223743     22.14%     85.07% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite        110848     10.97%     96.04% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess        40035      3.96%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total          1010404                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     10324747                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4950742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       458119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          31953                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        17557                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        14396                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq              14867                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4858872                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             19147                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            19147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2293994                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       453503                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2172966                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7399                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4487                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           325977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          325977                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        558244                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4285761                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        10035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        68073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         7314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side        16390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side      1438554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side     13417591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        10456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side        22520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        19361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        53071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         7224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side        17035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         7250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        16468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         7207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side        16743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         7198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        20617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         7230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side        16888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         8991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side        25396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         7216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side        17021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         7276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side        16863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         9169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side        23313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         7251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side        17015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         8259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side        17232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15352227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       348544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       474528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       241728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       456448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     60307904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side    432957902                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       356096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       654936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       721088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      1767424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       233728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       471880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       235072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side       456968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       233024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side       465864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       233728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       629256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       234048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       470152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       298368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side       715208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       233472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side       474568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       236160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       470856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       305280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       681352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       235520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side       475656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       298048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side       477064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              506851870                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3764831                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14123592                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.320718                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.975209                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13604247     96.32%     96.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  69992      0.50%     96.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39153      0.28%     97.10% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  46042      0.33%     97.42% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  47909      0.34%     97.76% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  13833      0.10%     97.86% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  11695      0.08%     97.94% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  12555      0.09%     98.03% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  10878      0.08%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  10865      0.08%     98.18% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 10865      0.08%     98.26% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 11222      0.08%     98.34% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 16455      0.12%     98.46% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 17050      0.12%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 26508      0.19%     98.77% # Request fanout histogram
system.tol2bus.snoop_fanout::15                171876      1.22%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  2447      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14123592                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
