

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_38_5'
================================================================
* Date:           Fri Jan 23 18:03:10 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      258|      258|  2.580 us|  2.580 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_5  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [top.cpp:38]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln33_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln33"   --->   Operation 7 'read' 'zext_ln33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln38 = store i9 0, i9 %i_1" [top.cpp:38]   --->   Operation 8 'store' 'store_ln38' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body38"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [top.cpp:38]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.92ns)   --->   "%icmp_ln38 = icmp_eq  i9 %i, i9 256" [top.cpp:38]   --->   Operation 12 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.92ns)   --->   "%add_ln38 = add i9 %i, i9 1" [top.cpp:38]   --->   Operation 13 'add' 'add_ln38' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.body38.split, void %land.end49.i.i.i.exitStub" [top.cpp:38]   --->   Operation 14 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i9 %i" [top.cpp:38]   --->   Operation 15 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_ln40_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln38, i6 %zext_ln33_read" [top.cpp:40]   --->   Operation 16 'bitconcatenate' 'add_ln40_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i14 %add_ln40_2" [top.cpp:40]   --->   Operation 17 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln40" [top.cpp:40]   --->   Operation 18 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.35ns)   --->   "%empty_17 = load i14 %tmp_addr" [top.cpp:40]   --->   Operation 19 'load' 'empty_17' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln38 = store i9 %add_ln38, i9 %i_1" [top.cpp:38]   --->   Operation 20 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_load5 = load i24 %empty"   --->   Operation 39 'load' 'p_load5' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load5"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:40]   --->   Operation 21 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:39]   --->   Operation 22 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:38]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [top.cpp:38]   --->   Operation 24 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i24 %p_load" [top.cpp:40]   --->   Operation 25 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:1.35ns O:1.35ns )   --->   "%empty_17 = load i14 %tmp_addr" [top.cpp:40]   --->   Operation 26 'load' 'empty_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i24 %empty_17" [top.cpp:40]   --->   Operation 27 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.10ns)   --->   "%add_ln40 = add i24 %empty_17, i24 %p_load" [top.cpp:40]   --->   Operation 28 'add' 'add_ln40' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.10ns)   --->   "%add_ln40_1 = add i25 %sext_ln40_1, i25 %sext_ln40" [top.cpp:40]   --->   Operation 29 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln40_1, i32 24" [top.cpp:40]   --->   Operation 30 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln40, i32 23" [top.cpp:40]   --->   Operation 31 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%xor_ln40 = xor i1 %tmp_1, i1 1" [top.cpp:40]   --->   Operation 32 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%and_ln40 = and i1 %tmp_7, i1 %xor_ln40" [top.cpp:40]   --->   Operation 33 'and' 'and_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%xor_ln40_1 = xor i1 %tmp_1, i1 %tmp_7" [top.cpp:40]   --->   Operation 34 'xor' 'xor_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%select_ln40 = select i1 %and_ln40, i24 8388607, i24 8388608" [top.cpp:40]   --->   Operation 35 'select' 'select_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln40_1 = select i1 %xor_ln40_1, i24 %select_ln40, i24 %add_ln40" [top.cpp:40]   --->   Operation 36 'select' 'select_ln40_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln40 = store i24 %select_ln40_1, i24 %empty" [top.cpp:40]   --->   Operation 37 'store' 'store_ln40' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.body38" [top.cpp:38]   --->   Operation 38 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.899ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln38', top.cpp:38) of constant 0 on local variable 'i', top.cpp:38 [7]  (0.489 ns)
	'load' operation 9 bit ('i', top.cpp:38) on local variable 'i', top.cpp:38 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln38', top.cpp:38) [12]  (0.921 ns)
	'store' operation 0 bit ('store_ln38', top.cpp:38) of variable 'add_ln38', top.cpp:38 on local variable 'i', top.cpp:38 [36]  (0.489 ns)

 <State 2>: 3.385ns
The critical path consists of the following:
	'load' operation 24 bit ('empty_17', top.cpp:40) on array 'tmp' [25]  (1.352 ns)
	'add' operation 24 bit ('add_ln40', top.cpp:40) [27]  (1.110 ns)
	'select' operation 24 bit ('select_ln40_1', top.cpp:40) [35]  (0.435 ns)
	'store' operation 0 bit ('store_ln40', top.cpp:40) of variable 'select_ln40_1', top.cpp:40 on local variable 'empty' [37]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
