$date
	Thu Sep 22 10:15:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 1 ! L $end
$var wire 1 " G $end
$var wire 1 # E $end
$var reg 4 $ x [3:0] $end
$var reg 4 % y [3:0] $end
$scope module q4 $end
$var wire 1 # E $end
$var wire 1 " G $end
$var wire 1 ! L $end
$var wire 4 & x [3:0] $end
$var wire 4 ' y [3:0] $end
$var wire 1 ( l2 $end
$var wire 1 ) l1 $end
$var wire 1 * g2 $end
$var wire 1 + g1 $end
$var wire 1 , e2 $end
$var wire 1 - e1 $end
$scope module stage0 $end
$var wire 1 - e $end
$var wire 1 + g $end
$var wire 1 ) l $end
$var wire 1 . x0 $end
$var wire 1 / x1 $end
$var wire 1 0 y0 $end
$var wire 1 1 y1 $end
$upscope $end
$scope module stage1 $end
$var wire 1 , e $end
$var wire 1 * g $end
$var wire 1 ( l $end
$var wire 1 2 x0 $end
$var wire 1 3 x1 $end
$var wire 1 4 y0 $end
$var wire 1 5 y1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
04
03
02
11
00
1/
1.
0-
1,
0+
0*
1)
0(
b11 '
b1 &
b11 %
b1 $
0#
0"
1!
$end
#20
0!
0,
1"
1*
13
b111 %
b111 '
#40
0)
1+
01
b101 %
b101 '
#60
