Time resolution is 1 ps
   Cycle  Start  Reset     Busy |            State     AXIS_v     AXIS_r  AXIS_last   DMAStart   DMAReady    DMADone      DMAOp   CmpStart   CmpReady    CmpDone      CmpOp
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 35 ns  Iteration: 0  Process: /scheduler_hls_tb/Initial222_7
  File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Verilog/scheduler_hls_tb.sv
   Cycle  Start  Reset     Busy |            State     AXIS_v     AXIS_r  AXIS_last   DMAStart   DMAReady    DMADone      DMAOp   CmpStart   CmpReady    CmpDone      CmpOp
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 35 ns  Iteration: 0  Process: /scheduler_hls_tb/Initial222_7
  File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Verilog/scheduler_hls_tb.sv
