#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe9c8c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe9ca50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe8f2d0 .functor NOT 1, L_0xeed200, C4<0>, C4<0>, C4<0>;
L_0xeecad0 .functor XOR 2, L_0xeecf10, L_0xeecfb0, C4<00>, C4<00>;
L_0xeed0f0 .functor XOR 2, L_0xeecad0, L_0xeed050, C4<00>, C4<00>;
v0xee8520_0 .net *"_ivl_10", 1 0, L_0xeed050;  1 drivers
v0xee8620_0 .net *"_ivl_12", 1 0, L_0xeed0f0;  1 drivers
v0xee8700_0 .net *"_ivl_2", 1 0, L_0xeece70;  1 drivers
v0xee87c0_0 .net *"_ivl_4", 1 0, L_0xeecf10;  1 drivers
v0xee88a0_0 .net *"_ivl_6", 1 0, L_0xeecfb0;  1 drivers
v0xee89d0_0 .net *"_ivl_8", 1 0, L_0xeecad0;  1 drivers
v0xee8ab0_0 .net "a", 0 0, v0xee5030_0;  1 drivers
v0xee8b50_0 .net "b", 0 0, v0xee50d0_0;  1 drivers
v0xee8bf0_0 .net "c", 0 0, v0xee5170_0;  1 drivers
v0xee8c90_0 .var "clk", 0 0;
v0xee8d30_0 .net "d", 0 0, v0xee52b0_0;  1 drivers
v0xee8dd0_0 .net "out_pos_dut", 0 0, L_0xeecd30;  1 drivers
v0xee8e70_0 .net "out_pos_ref", 0 0, L_0xeea3a0;  1 drivers
v0xee8f10_0 .net "out_sop_dut", 0 0, L_0xeeb930;  1 drivers
v0xee8fb0_0 .net "out_sop_ref", 0 0, L_0xebf7e0;  1 drivers
v0xee9050_0 .var/2u "stats1", 223 0;
v0xee90f0_0 .var/2u "strobe", 0 0;
v0xee9190_0 .net "tb_match", 0 0, L_0xeed200;  1 drivers
v0xee9260_0 .net "tb_mismatch", 0 0, L_0xe8f2d0;  1 drivers
v0xee9300_0 .net "wavedrom_enable", 0 0, v0xee5580_0;  1 drivers
v0xee93d0_0 .net "wavedrom_title", 511 0, v0xee5620_0;  1 drivers
L_0xeece70 .concat [ 1 1 0 0], L_0xeea3a0, L_0xebf7e0;
L_0xeecf10 .concat [ 1 1 0 0], L_0xeea3a0, L_0xebf7e0;
L_0xeecfb0 .concat [ 1 1 0 0], L_0xeecd30, L_0xeeb930;
L_0xeed050 .concat [ 1 1 0 0], L_0xeea3a0, L_0xebf7e0;
L_0xeed200 .cmp/eeq 2, L_0xeece70, L_0xeed0f0;
S_0xe9cbe0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe9ca50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe8f6b0 .functor AND 1, v0xee5170_0, v0xee52b0_0, C4<1>, C4<1>;
L_0xe8fa90 .functor NOT 1, v0xee5030_0, C4<0>, C4<0>, C4<0>;
L_0xe8fe70 .functor NOT 1, v0xee50d0_0, C4<0>, C4<0>, C4<0>;
L_0xe900f0 .functor AND 1, L_0xe8fa90, L_0xe8fe70, C4<1>, C4<1>;
L_0xea7560 .functor AND 1, L_0xe900f0, v0xee5170_0, C4<1>, C4<1>;
L_0xebf7e0 .functor OR 1, L_0xe8f6b0, L_0xea7560, C4<0>, C4<0>;
L_0xee9820 .functor NOT 1, v0xee50d0_0, C4<0>, C4<0>, C4<0>;
L_0xee9890 .functor OR 1, L_0xee9820, v0xee52b0_0, C4<0>, C4<0>;
L_0xee99a0 .functor AND 1, v0xee5170_0, L_0xee9890, C4<1>, C4<1>;
L_0xee9a60 .functor NOT 1, v0xee5030_0, C4<0>, C4<0>, C4<0>;
L_0xee9b30 .functor OR 1, L_0xee9a60, v0xee50d0_0, C4<0>, C4<0>;
L_0xee9ba0 .functor AND 1, L_0xee99a0, L_0xee9b30, C4<1>, C4<1>;
L_0xee9d20 .functor NOT 1, v0xee50d0_0, C4<0>, C4<0>, C4<0>;
L_0xee9d90 .functor OR 1, L_0xee9d20, v0xee52b0_0, C4<0>, C4<0>;
L_0xee9cb0 .functor AND 1, v0xee5170_0, L_0xee9d90, C4<1>, C4<1>;
L_0xee9f20 .functor NOT 1, v0xee5030_0, C4<0>, C4<0>, C4<0>;
L_0xeea020 .functor OR 1, L_0xee9f20, v0xee52b0_0, C4<0>, C4<0>;
L_0xeea0e0 .functor AND 1, L_0xee9cb0, L_0xeea020, C4<1>, C4<1>;
L_0xeea290 .functor XNOR 1, L_0xee9ba0, L_0xeea0e0, C4<0>, C4<0>;
v0xe8ec00_0 .net *"_ivl_0", 0 0, L_0xe8f6b0;  1 drivers
v0xe8f000_0 .net *"_ivl_12", 0 0, L_0xee9820;  1 drivers
v0xe8f3e0_0 .net *"_ivl_14", 0 0, L_0xee9890;  1 drivers
v0xe8f7c0_0 .net *"_ivl_16", 0 0, L_0xee99a0;  1 drivers
v0xe8fba0_0 .net *"_ivl_18", 0 0, L_0xee9a60;  1 drivers
v0xe8ff80_0 .net *"_ivl_2", 0 0, L_0xe8fa90;  1 drivers
v0xe90200_0 .net *"_ivl_20", 0 0, L_0xee9b30;  1 drivers
v0xee35a0_0 .net *"_ivl_24", 0 0, L_0xee9d20;  1 drivers
v0xee3680_0 .net *"_ivl_26", 0 0, L_0xee9d90;  1 drivers
v0xee3760_0 .net *"_ivl_28", 0 0, L_0xee9cb0;  1 drivers
v0xee3840_0 .net *"_ivl_30", 0 0, L_0xee9f20;  1 drivers
v0xee3920_0 .net *"_ivl_32", 0 0, L_0xeea020;  1 drivers
v0xee3a00_0 .net *"_ivl_36", 0 0, L_0xeea290;  1 drivers
L_0x7f03047da018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xee3ac0_0 .net *"_ivl_38", 0 0, L_0x7f03047da018;  1 drivers
v0xee3ba0_0 .net *"_ivl_4", 0 0, L_0xe8fe70;  1 drivers
v0xee3c80_0 .net *"_ivl_6", 0 0, L_0xe900f0;  1 drivers
v0xee3d60_0 .net *"_ivl_8", 0 0, L_0xea7560;  1 drivers
v0xee3e40_0 .net "a", 0 0, v0xee5030_0;  alias, 1 drivers
v0xee3f00_0 .net "b", 0 0, v0xee50d0_0;  alias, 1 drivers
v0xee3fc0_0 .net "c", 0 0, v0xee5170_0;  alias, 1 drivers
v0xee4080_0 .net "d", 0 0, v0xee52b0_0;  alias, 1 drivers
v0xee4140_0 .net "out_pos", 0 0, L_0xeea3a0;  alias, 1 drivers
v0xee4200_0 .net "out_sop", 0 0, L_0xebf7e0;  alias, 1 drivers
v0xee42c0_0 .net "pos0", 0 0, L_0xee9ba0;  1 drivers
v0xee4380_0 .net "pos1", 0 0, L_0xeea0e0;  1 drivers
L_0xeea3a0 .functor MUXZ 1, L_0x7f03047da018, L_0xee9ba0, L_0xeea290, C4<>;
S_0xee4500 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe9ca50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xee5030_0 .var "a", 0 0;
v0xee50d0_0 .var "b", 0 0;
v0xee5170_0 .var "c", 0 0;
v0xee5210_0 .net "clk", 0 0, v0xee8c90_0;  1 drivers
v0xee52b0_0 .var "d", 0 0;
v0xee53a0_0 .var/2u "fail", 0 0;
v0xee5440_0 .var/2u "fail1", 0 0;
v0xee54e0_0 .net "tb_match", 0 0, L_0xeed200;  alias, 1 drivers
v0xee5580_0 .var "wavedrom_enable", 0 0;
v0xee5620_0 .var "wavedrom_title", 511 0;
E_0xe9b230/0 .event negedge, v0xee5210_0;
E_0xe9b230/1 .event posedge, v0xee5210_0;
E_0xe9b230 .event/or E_0xe9b230/0, E_0xe9b230/1;
S_0xee4830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xee4500;
 .timescale -12 -12;
v0xee4a70_0 .var/2s "i", 31 0;
E_0xe9b0d0 .event posedge, v0xee5210_0;
S_0xee4b70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xee4500;
 .timescale -12 -12;
v0xee4d70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xee4e50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xee4500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xee5800 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe9ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xeea550 .functor NOT 1, v0xee50d0_0, C4<0>, C4<0>, C4<0>;
L_0xeea6f0 .functor AND 1, v0xee5030_0, L_0xeea550, C4<1>, C4<1>;
L_0xeea7d0 .functor NOT 1, v0xee5170_0, C4<0>, C4<0>, C4<0>;
L_0xeea950 .functor AND 1, L_0xeea6f0, L_0xeea7d0, C4<1>, C4<1>;
L_0xeeaa90 .functor NOT 1, v0xee52b0_0, C4<0>, C4<0>, C4<0>;
L_0xeeac10 .functor AND 1, L_0xeea950, L_0xeeaa90, C4<1>, C4<1>;
L_0xeead60 .functor NOT 1, v0xee5030_0, C4<0>, C4<0>, C4<0>;
L_0xeeaee0 .functor NOT 1, v0xee50d0_0, C4<0>, C4<0>, C4<0>;
L_0xeeafa0 .functor AND 1, L_0xeead60, L_0xeeaee0, C4<1>, C4<1>;
L_0xeeb0b0 .functor NOT 1, v0xee5170_0, C4<0>, C4<0>, C4<0>;
L_0xeeb180 .functor AND 1, L_0xeeafa0, L_0xeeb0b0, C4<1>, C4<1>;
L_0xeeb240 .functor AND 1, L_0xeeb180, v0xee52b0_0, C4<1>, C4<1>;
L_0xeeb370 .functor OR 1, L_0xeeac10, L_0xeeb240, C4<0>, C4<0>;
L_0xeeb480 .functor AND 1, v0xee5030_0, v0xee50d0_0, C4<1>, C4<1>;
L_0xeeb300 .functor NOT 1, v0xee5170_0, C4<0>, C4<0>, C4<0>;
L_0xeeb570 .functor AND 1, L_0xeeb480, L_0xeeb300, C4<1>, C4<1>;
L_0xeeb710 .functor NOT 1, v0xee52b0_0, C4<0>, C4<0>, C4<0>;
L_0xeeb780 .functor AND 1, L_0xeeb570, L_0xeeb710, C4<1>, C4<1>;
L_0xeeb930 .functor OR 1, L_0xeeb370, L_0xeeb780, C4<0>, C4<0>;
L_0xeeba90 .functor NOT 1, v0xee50d0_0, C4<0>, C4<0>, C4<0>;
L_0xeebbb0 .functor NOT 1, v0xee52b0_0, C4<0>, C4<0>, C4<0>;
L_0xeebe00 .functor NOT 1, v0xee5030_0, C4<0>, C4<0>, C4<0>;
L_0xeebfd0 .functor NOT 1, v0xee50d0_0, C4<0>, C4<0>, C4<0>;
L_0xeec0e0 .functor NOT 1, v0xee5170_0, C4<0>, C4<0>, C4<0>;
L_0xeec360 .functor NOT 1, v0xee52b0_0, C4<0>, C4<0>, C4<0>;
L_0xeec510 .functor NOT 1, v0xee50d0_0, C4<0>, C4<0>, C4<0>;
L_0xeec920 .functor NOT 1, v0xee5170_0, C4<0>, C4<0>, C4<0>;
v0xee59c0_0 .net *"_ivl_0", 0 0, L_0xeea550;  1 drivers
v0xee5aa0_0 .net *"_ivl_10", 0 0, L_0xeeac10;  1 drivers
v0xee5b80_0 .net *"_ivl_12", 0 0, L_0xeead60;  1 drivers
v0xee5c70_0 .net *"_ivl_14", 0 0, L_0xeeaee0;  1 drivers
v0xee5d50_0 .net *"_ivl_16", 0 0, L_0xeeafa0;  1 drivers
v0xee5e80_0 .net *"_ivl_18", 0 0, L_0xeeb0b0;  1 drivers
v0xee5f60_0 .net *"_ivl_2", 0 0, L_0xeea6f0;  1 drivers
v0xee6040_0 .net *"_ivl_20", 0 0, L_0xeeb180;  1 drivers
v0xee6120_0 .net *"_ivl_22", 0 0, L_0xeeb240;  1 drivers
v0xee6290_0 .net *"_ivl_24", 0 0, L_0xeeb370;  1 drivers
v0xee6370_0 .net *"_ivl_26", 0 0, L_0xeeb480;  1 drivers
v0xee6450_0 .net *"_ivl_28", 0 0, L_0xeeb300;  1 drivers
v0xee6530_0 .net *"_ivl_30", 0 0, L_0xeeb570;  1 drivers
v0xee6610_0 .net *"_ivl_32", 0 0, L_0xeeb710;  1 drivers
v0xee66f0_0 .net *"_ivl_34", 0 0, L_0xeeb780;  1 drivers
v0xee67d0_0 .net *"_ivl_38", 0 0, L_0xeeba90;  1 drivers
v0xee68b0_0 .net *"_ivl_4", 0 0, L_0xeea7d0;  1 drivers
v0xee6aa0_0 .net *"_ivl_40", 0 0, L_0xeeb890;  1 drivers
v0xee6b80_0 .net *"_ivl_42", 0 0, L_0xeebc70;  1 drivers
v0xee6c60_0 .net *"_ivl_44", 0 0, L_0xeebbb0;  1 drivers
v0xee6d40_0 .net *"_ivl_46", 0 0, L_0xeebd60;  1 drivers
v0xee6e20_0 .net *"_ivl_48", 0 0, L_0xeebe00;  1 drivers
v0xee6f00_0 .net *"_ivl_50", 0 0, L_0xeebfd0;  1 drivers
v0xee6fe0_0 .net *"_ivl_52", 0 0, L_0xeec040;  1 drivers
v0xee70c0_0 .net *"_ivl_54", 0 0, L_0xeec0e0;  1 drivers
v0xee71a0_0 .net *"_ivl_56", 0 0, L_0xeec2c0;  1 drivers
v0xee7280_0 .net *"_ivl_58", 0 0, L_0xeec360;  1 drivers
v0xee7360_0 .net *"_ivl_6", 0 0, L_0xeea950;  1 drivers
v0xee7440_0 .net *"_ivl_60", 0 0, L_0xeec470;  1 drivers
v0xee7520_0 .net *"_ivl_63", 0 0, L_0xeec660;  1 drivers
v0xee7600_0 .net *"_ivl_64", 0 0, L_0xeec510;  1 drivers
v0xee76e0_0 .net *"_ivl_66", 0 0, L_0xeec880;  1 drivers
v0xee77c0_0 .net *"_ivl_68", 0 0, L_0xeec920;  1 drivers
v0xee7ab0_0 .net *"_ivl_70", 0 0, L_0xeeca30;  1 drivers
v0xee7b90_0 .net *"_ivl_72", 0 0, L_0xeecbe0;  1 drivers
v0xee7c70_0 .net *"_ivl_8", 0 0, L_0xeeaa90;  1 drivers
v0xee7d50_0 .net "a", 0 0, v0xee5030_0;  alias, 1 drivers
v0xee7df0_0 .net "b", 0 0, v0xee50d0_0;  alias, 1 drivers
v0xee7ee0_0 .net "c", 0 0, v0xee5170_0;  alias, 1 drivers
v0xee7fd0_0 .net "d", 0 0, v0xee52b0_0;  alias, 1 drivers
v0xee80c0_0 .net "out_pos", 0 0, L_0xeecd30;  alias, 1 drivers
v0xee8180_0 .net "out_sop", 0 0, L_0xeeb930;  alias, 1 drivers
L_0xeeb890 .arith/sum 1, v0xee5030_0, L_0xeeba90;
L_0xeebc70 .arith/sum 1, L_0xeeb890, v0xee5170_0;
L_0xeebd60 .arith/sum 1, L_0xeebc70, L_0xeebbb0;
L_0xeec040 .arith/sum 1, L_0xeebe00, L_0xeebfd0;
L_0xeec2c0 .arith/sum 1, L_0xeec040, L_0xeec0e0;
L_0xeec470 .arith/sum 1, L_0xeec2c0, L_0xeec360;
L_0xeec660 .arith/mult 1, L_0xeebd60, L_0xeec470;
L_0xeec880 .arith/sum 1, v0xee5030_0, L_0xeec510;
L_0xeeca30 .arith/sum 1, L_0xeec880, L_0xeec920;
L_0xeecbe0 .arith/sum 1, L_0xeeca30, v0xee52b0_0;
L_0xeecd30 .arith/mult 1, L_0xeec660, L_0xeecbe0;
S_0xee8300 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe9ca50;
 .timescale -12 -12;
E_0xe849f0 .event anyedge, v0xee90f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xee90f0_0;
    %nor/r;
    %assign/vec4 v0xee90f0_0, 0;
    %wait E_0xe849f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xee4500;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee5440_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xee4500;
T_4 ;
    %wait E_0xe9b230;
    %load/vec4 v0xee54e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xee53a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xee4500;
T_5 ;
    %wait E_0xe9b0d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %wait E_0xe9b0d0;
    %load/vec4 v0xee53a0_0;
    %store/vec4 v0xee5440_0, 0, 1;
    %fork t_1, S_0xee4830;
    %jmp t_0;
    .scope S_0xee4830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xee4a70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xee4a70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe9b0d0;
    %load/vec4 v0xee4a70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee4a70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xee4a70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xee4500;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe9b230;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xee52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee5170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee50d0_0, 0;
    %assign/vec4 v0xee5030_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xee53a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xee5440_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe9ca50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee8c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee90f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe9ca50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xee8c90_0;
    %inv;
    %store/vec4 v0xee8c90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe9ca50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xee5210_0, v0xee9260_0, v0xee8ab0_0, v0xee8b50_0, v0xee8bf0_0, v0xee8d30_0, v0xee8fb0_0, v0xee8f10_0, v0xee8e70_0, v0xee8dd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe9ca50;
T_9 ;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xee9050_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe9ca50;
T_10 ;
    %wait E_0xe9b230;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee9050_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee9050_0, 4, 32;
    %load/vec4 v0xee9190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee9050_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee9050_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee9050_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xee8fb0_0;
    %load/vec4 v0xee8fb0_0;
    %load/vec4 v0xee8f10_0;
    %xor;
    %load/vec4 v0xee8fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee9050_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee9050_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xee8e70_0;
    %load/vec4 v0xee8e70_0;
    %load/vec4 v0xee8dd0_0;
    %xor;
    %load/vec4 v0xee8e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee9050_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xee9050_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee9050_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter8/response1/top_module.sv";
