********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.74
BUILT  : Sep  7 2023
DATE   : 2023-10-18.20:03:16
COMMAND: -y ../../../.././rtl +libext+.v+.sv /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/./rtl/design136_40_35_top.v -DYOSYS=1 -DSYNTHESIS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/design136_40_35_top/run_1/synth_1_1/synthesis/slpp_all/surelog.log.

[WRN:PA0205] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/design136_40_35_top.v:5:1: No timescale set for "design136_40_35_top".

[INF:CP0300] Compilation...

[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/decoder.v:25:1: Compile module "work@decoder".

[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/decoder.v:3:1: Compile module "work@decoder_top".

[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/design136_40_35_top.v:151:1: Compile module "work@design136_40_35".

[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/design136_40_35_top.v:5:1: Compile module "work@design136_40_35_top".

[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/mod_n_counter.v:1:1: Compile module "work@mod_n_counter".

[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/parity_generator.v:28:1: Compile module "work@paritygenerator".

[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/parity_generator.v:3:1: Compile module "work@paritygenerator_top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/decoder.v:3:59: Implicit port type (wire) for "data_out".

[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/design136_40_35_top.v:151:357: Implicit port type (wire) for "d_out0",
there are 39 more instances of this message.

[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/design136_40_35_top.v:5:76: Implicit port type (wire) for "out".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/design136_40_35_top/test/rtl/design136_40_35_top.v:5:1: Top level module "work@design136_40_35_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 2331.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 8
