// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module product_1 (
        ap_ready,
        a_V,
        w_V,
        ap_return
);


output   ap_ready;
input  [15:0] a_V;
input  [6:0] w_V;
output  [15:0] ap_return;

wire  signed [21:0] r_V_fu_43_p2;

filtering_networkbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 22 ))
filtering_networkbkb_U2(
    .din0(a_V),
    .din1(w_V),
    .dout(r_V_fu_43_p2)
);

assign ap_ready = 1'b1;

assign ap_return = {{r_V_fu_43_p2[21:6]}};

endmodule //product_1
