# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\yoonj\Desktop\wonjongbot\git\Intel-FPGA-Academy\lab1\output_files\sw_and_led.csv
# Generated on: Thu Jul 21 14:08:27 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
LEDR[9],Output,PIN_B11,7,B7_N0,PIN_C18,,,,,,
LEDR[8],Output,PIN_A11,7,B7_N0,PIN_E12,,,,,,
LEDR[7],Output,PIN_D14,7,B7_N0,PIN_D14,,,,,,
LEDR[6],Output,PIN_E14,7,B7_N0,PIN_H13,,,,,,
LEDR[5],Output,PIN_C13,7,B7_N0,PIN_C13,2.5 V,,,,,
LEDR[4],Output,PIN_D13,7,B7_N0,PIN_D13,2.5 V,,,,,
LEDR[3],Output,PIN_B10,7,B7_N0,PIN_B10,2.5 V,,,,,
LEDR[2],Output,PIN_A10,7,B7_N0,PIN_A10,2.5 V,,,,,
LEDR[1],Output,PIN_A9,7,B7_N0,PIN_A9,2.5 V,,,,,
LEDR[0],Output,PIN_A8,7,B7_N0,PIN_A8,2.5 V,,,,,
SW[9],Input,PIN_F15,7,B7_N0,PIN_F15,2.5 V,,,,,
SW[8],Input,PIN_B14,7,B7_N0,PIN_B14,2.5 V,,,,,
SW[7],Input,PIN_A14,7,B7_N0,PIN_A14,2.5 V,,,,,
SW[6],Input,PIN_A13,7,B7_N0,PIN_A13,2.5 V,,,,,
SW[5],Input,PIN_B12,7,B7_N0,PIN_B12,2.5 V,,,,,
SW[4],Input,PIN_A12,7,B7_N0,PIN_A12,2.5 V,,,,,
SW[3],Input,PIN_C12,7,B7_N0,PIN_C12,2.5 V,,,,,
SW[2],Input,PIN_D12,7,B7_N0,PIN_D12,2.5 V,,,,,
SW[1],Input,PIN_C11,7,B7_N0,PIN_C11,2.5 V,,,,,
SW[0],Input,PIN_C10,7,B7_N0,PIN_C10,2.5 V,,,,,
