// Seed: 1425888271
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  output wire id_33;
  inout wire id_32;
  output wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0(
      id_4, id_32
  ); id_34(
      .id_0(id_26), .id_1(id_17 + id_17), .id_2(1), .id_3(1), .id_4(id_6), .id_5(id_5), .id_6(1)
  );
  wire id_35 = id_19;
  xor (
      id_23,
      id_3,
      id_32,
      id_28,
      id_6,
      id_27,
      id_30,
      id_5,
      id_19,
      id_10,
      id_11,
      id_9,
      id_2,
      id_29,
      id_8,
      id_4
  );
  always @(posedge id_8 or posedge id_11) begin
    disable id_36;
    assert (1);
    id_20 <= id_6;
  end
endmodule
