Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 03:49:31 2023
| Host         : DESKTOP-B7717B6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     104         
TIMING-18  Warning           Missing input or output delay   22          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (686)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (194)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (686)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[9]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (194)
--------------------------------------------------
 There are 194 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.518        0.000                      0                  237        0.190        0.000                      0                  237        4.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.518        0.000                      0                  237        0.190        0.000                      0                  237        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 2.055ns (28.813%)  route 5.077ns (71.187%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.638     5.159    graph_unit/CLK
    SLICE_X3Y3           FDCE                                         r  graph_unit/y_padl_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  graph_unit/y_padl_reg_reg[5]/Q
                         net (fo=11, routed)          1.174     6.790    graph_unit/y_padl_reg_reg[9]_0[5]
    SLICE_X3Y0           LUT6 (Prop_lut6_I5_O)        0.124     6.914 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.433     7.346    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.118     7.464 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.607     8.072    graph_unit/y_padl_reg_reg[8]_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.352     8.424 r  graph_unit/padl_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.424    graph_unit/padl_on0_carry__0_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.780 f  graph_unit/padl_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.691     9.471    vga_unit/rgb_reg[11]_i_2_0[0]
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.373     9.844 r  vga_unit/rgb_reg[11]_i_8/O
                         net (fo=2, routed)           0.655    10.498    vga_unit/rgb_reg[11]_i_8_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.124    10.622 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=9, routed)           1.173    11.795    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I2_O)        0.152    11.947 r  vga_unit/rgb_reg[2]_i_1/O
                         net (fo=2, routed)           0.344    12.291    rgb_next[2]
    SLICE_X1Y14          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)       -0.285    14.809    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 2.055ns (28.813%)  route 5.077ns (71.187%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.638     5.159    graph_unit/CLK
    SLICE_X3Y3           FDCE                                         r  graph_unit/y_padl_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  graph_unit/y_padl_reg_reg[5]/Q
                         net (fo=11, routed)          1.174     6.790    graph_unit/y_padl_reg_reg[9]_0[5]
    SLICE_X3Y0           LUT6 (Prop_lut6_I5_O)        0.124     6.914 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.433     7.346    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.118     7.464 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.607     8.072    graph_unit/y_padl_reg_reg[8]_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.352     8.424 r  graph_unit/padl_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.424    graph_unit/padl_on0_carry__0_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.780 f  graph_unit/padl_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.691     9.471    vga_unit/rgb_reg[11]_i_2_0[0]
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.373     9.844 r  vga_unit/rgb_reg[11]_i_8/O
                         net (fo=2, routed)           0.655    10.498    vga_unit/rgb_reg[11]_i_8_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.124    10.622 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=9, routed)           1.173    11.795    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I2_O)        0.152    11.947 r  vga_unit/rgb_reg[2]_i_1/O
                         net (fo=2, routed)           0.344    12.291    rgb_next[2]
    SLICE_X1Y14          FDCE                                         r  rgb_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  rgb_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)       -0.282    14.812    rgb_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 2.318ns (33.315%)  route 4.640ns (66.685%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X7Y3           FDCE                                         r  graph_unit/y_padr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  graph_unit/y_padr_reg_reg[1]/Q
                         net (fo=19, routed)          0.900     6.512    graph_unit/Q[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I0_O)        0.153     6.665 r  graph_unit/y_padr_next0_carry_i_10/O
                         net (fo=2, routed)           0.438     7.103    graph_unit/y_padr_next0_carry_i_10_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.331     7.434 r  graph_unit/padr_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.489     7.923    graph_unit/padr_on0_carry__0_i_3_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I1_O)        0.124     8.047 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.545     8.591    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.970 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=3, routed)           0.865     9.835    graph_unit/x_delta_next219_in
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.399    10.234 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.162    10.396    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.326    10.722 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.889    11.611    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X10Y7          LUT5 (Prop_lut5_I0_O)        0.150    11.761 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.353    12.114    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.449    14.790    rcounter_unit/CLK
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y7          FDCE (Setup_fdce_C_CE)      -0.373    14.642    rcounter_unit/r_digr1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 2.318ns (33.315%)  route 4.640ns (66.685%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X7Y3           FDCE                                         r  graph_unit/y_padr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  graph_unit/y_padr_reg_reg[1]/Q
                         net (fo=19, routed)          0.900     6.512    graph_unit/Q[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I0_O)        0.153     6.665 r  graph_unit/y_padr_next0_carry_i_10/O
                         net (fo=2, routed)           0.438     7.103    graph_unit/y_padr_next0_carry_i_10_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.331     7.434 r  graph_unit/padr_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.489     7.923    graph_unit/padr_on0_carry__0_i_3_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I1_O)        0.124     8.047 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.545     8.591    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.970 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=3, routed)           0.865     9.835    graph_unit/x_delta_next219_in
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.399    10.234 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.162    10.396    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.326    10.722 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.889    11.611    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X10Y7          LUT5 (Prop_lut5_I0_O)        0.150    11.761 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.353    12.114    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.449    14.790    rcounter_unit/CLK
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y7          FDCE (Setup_fdce_C_CE)      -0.373    14.642    rcounter_unit/r_digr1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 2.318ns (33.315%)  route 4.640ns (66.685%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X7Y3           FDCE                                         r  graph_unit/y_padr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  graph_unit/y_padr_reg_reg[1]/Q
                         net (fo=19, routed)          0.900     6.512    graph_unit/Q[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I0_O)        0.153     6.665 r  graph_unit/y_padr_next0_carry_i_10/O
                         net (fo=2, routed)           0.438     7.103    graph_unit/y_padr_next0_carry_i_10_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.331     7.434 r  graph_unit/padr_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.489     7.923    graph_unit/padr_on0_carry__0_i_3_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I1_O)        0.124     8.047 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.545     8.591    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.970 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=3, routed)           0.865     9.835    graph_unit/x_delta_next219_in
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.399    10.234 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.162    10.396    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.326    10.722 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.889    11.611    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X10Y7          LUT5 (Prop_lut5_I0_O)        0.150    11.761 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.353    12.114    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.449    14.790    rcounter_unit/CLK
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[2]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y7          FDCE (Setup_fdce_C_CE)      -0.373    14.642    rcounter_unit/r_digr1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 2.318ns (33.315%)  route 4.640ns (66.685%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X7Y3           FDCE                                         r  graph_unit/y_padr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  graph_unit/y_padr_reg_reg[1]/Q
                         net (fo=19, routed)          0.900     6.512    graph_unit/Q[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I0_O)        0.153     6.665 r  graph_unit/y_padr_next0_carry_i_10/O
                         net (fo=2, routed)           0.438     7.103    graph_unit/y_padr_next0_carry_i_10_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.331     7.434 r  graph_unit/padr_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.489     7.923    graph_unit/padr_on0_carry__0_i_3_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I1_O)        0.124     8.047 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.545     8.591    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.970 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=3, routed)           0.865     9.835    graph_unit/x_delta_next219_in
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.399    10.234 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.162    10.396    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.326    10.722 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.889    11.611    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X10Y7          LUT5 (Prop_lut5_I0_O)        0.150    11.761 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.353    12.114    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.449    14.790    rcounter_unit/CLK
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[3]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y7          FDCE (Setup_fdce_C_CE)      -0.373    14.642    rcounter_unit/r_digr1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 graph_unit/y_padl_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 2.053ns (28.687%)  route 5.104ns (71.313%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.638     5.159    graph_unit/CLK
    SLICE_X3Y3           FDCE                                         r  graph_unit/y_padl_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  graph_unit/y_padl_reg_reg[5]/Q
                         net (fo=11, routed)          1.174     6.790    graph_unit/y_padl_reg_reg[9]_0[5]
    SLICE_X3Y0           LUT6 (Prop_lut6_I5_O)        0.124     6.914 r  graph_unit/padl_on0_carry_i_9/O
                         net (fo=8, routed)           0.433     7.346    graph_unit/padl_on0_carry_i_9_n_0
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.118     7.464 r  graph_unit/padl_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.607     8.072    graph_unit/y_padl_reg_reg[8]_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.352     8.424 r  graph_unit/padl_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.424    graph_unit/padl_on0_carry__0_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.780 f  graph_unit/padl_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.691     9.471    vga_unit/rgb_reg[11]_i_2_0[0]
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.373     9.844 r  vga_unit/rgb_reg[11]_i_8/O
                         net (fo=2, routed)           0.655    10.498    vga_unit/rgb_reg[11]_i_8_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.124    10.622 f  vga_unit/rgb_reg[11]_i_2/O
                         net (fo=9, routed)           0.972    11.594    vga_unit/rgb_reg[11]_i_2_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I2_O)        0.150    11.744 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.572    12.316    rgb_next[7]
    SLICE_X2Y14          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)       -0.249    14.845    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 2.292ns (32.685%)  route 4.720ns (67.315%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X7Y3           FDCE                                         r  graph_unit/y_padr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  graph_unit/y_padr_reg_reg[1]/Q
                         net (fo=19, routed)          0.900     6.512    graph_unit/Q[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I0_O)        0.153     6.665 r  graph_unit/y_padr_next0_carry_i_10/O
                         net (fo=2, routed)           0.438     7.103    graph_unit/y_padr_next0_carry_i_10_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.331     7.434 r  graph_unit/padr_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.489     7.923    graph_unit/padr_on0_carry__0_i_3_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I1_O)        0.124     8.047 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.545     8.591    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.970 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=3, routed)           0.865     9.835    graph_unit/x_delta_next219_in
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.399    10.234 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.162    10.396    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.326    10.722 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.691    11.413    graph_unit/x_ball_reg_reg[9]_1
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.124    11.537 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.632    12.169    timer_unit/E[0]
    SLICE_X8Y8           FDPE                                         r  timer_unit/timer_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.449    14.790    timer_unit/CLK
    SLICE_X8Y8           FDPE                                         r  timer_unit/timer_reg_reg[6]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y8           FDPE (Setup_fdpe_C_CE)      -0.169    14.846    timer_unit/timer_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 2.292ns (33.225%)  route 4.607ns (66.775%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X7Y3           FDCE                                         r  graph_unit/y_padr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  graph_unit/y_padr_reg_reg[1]/Q
                         net (fo=19, routed)          0.900     6.512    graph_unit/Q[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I0_O)        0.153     6.665 r  graph_unit/y_padr_next0_carry_i_10/O
                         net (fo=2, routed)           0.438     7.103    graph_unit/y_padr_next0_carry_i_10_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.331     7.434 r  graph_unit/padr_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.489     7.923    graph_unit/padr_on0_carry__0_i_3_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I1_O)        0.124     8.047 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.545     8.591    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.970 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=3, routed)           0.865     9.835    graph_unit/x_delta_next219_in
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.399    10.234 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.162    10.396    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.326    10.722 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.691    11.413    graph_unit/x_ball_reg_reg[9]_1
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.124    11.537 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.518    12.055    timer_unit/E[0]
    SLICE_X11Y8          FDPE                                         r  timer_unit/timer_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    timer_unit/CLK
    SLICE_X11Y8          FDPE                                         r  timer_unit/timer_reg_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y8          FDPE (Setup_fdpe_C_CE)      -0.205    14.811    timer_unit/timer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 2.292ns (33.225%)  route 4.607ns (66.775%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.635     5.156    graph_unit/CLK
    SLICE_X7Y3           FDCE                                         r  graph_unit/y_padr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  graph_unit/y_padr_reg_reg[1]/Q
                         net (fo=19, routed)          0.900     6.512    graph_unit/Q[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I0_O)        0.153     6.665 r  graph_unit/y_padr_next0_carry_i_10/O
                         net (fo=2, routed)           0.438     7.103    graph_unit/y_padr_next0_carry_i_10_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.331     7.434 r  graph_unit/padr_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.489     7.923    graph_unit/padr_on0_carry__0_i_3_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I1_O)        0.124     8.047 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.545     8.591    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.970 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=3, routed)           0.865     9.835    graph_unit/x_delta_next219_in
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.399    10.234 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=1, routed)           0.162    10.396    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.326    10.722 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.691    11.413    graph_unit/x_ball_reg_reg[9]_1
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.124    11.537 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.518    12.055    timer_unit/E[0]
    SLICE_X11Y8          FDPE                                         r  timer_unit/timer_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    timer_unit/CLK
    SLICE_X11Y8          FDPE                                         r  timer_unit/timer_reg_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y8          FDPE (Setup_fdpe_C_CE)      -0.205    14.811    timer_unit/timer_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  2.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.164ns (65.783%)  route 0.085ns (34.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    rcounter_unit/CLK
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  rcounter_unit/r_digr1_reg[0]/Q
                         net (fo=7, routed)           0.085     1.697    digr1[0]
    SLICE_X13Y7          FDRE                                         r  num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  num1_reg[0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X13Y7          FDRE (Hold_fdre_C_D)         0.046     1.507    num1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    timer_unit/CLK
    SLICE_X11Y8          FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDPE (Prop_fdpe_C_Q)         0.128     1.576 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.082     1.658    timer_unit/Q[1]
    SLICE_X11Y8          LUT6 (Prop_lut6_I3_O)        0.099     1.757 r  timer_unit/timer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.757    timer_unit/timer_next[2]
    SLICE_X11Y8          FDPE                                         r  timer_unit/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    timer_unit/CLK
    SLICE_X11Y8          FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y8          FDPE (Hold_fdpe_C_D)         0.092     1.540    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.176%)  route 0.144ns (46.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    rcounter_unit/CLK
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  rcounter_unit/r_digr1_reg[1]/Q
                         net (fo=6, routed)           0.144     1.757    digr1[1]
    SLICE_X13Y6          FDRE                                         r  num1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  num1_reg[1]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X13Y6          FDRE (Hold_fdre_C_D)         0.070     1.535    num1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.107%)  route 0.151ns (47.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    lcounter_unit/CLK
    SLICE_X12Y6          FDCE                                         r  lcounter_unit/r_digl1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  lcounter_unit/r_digl1_reg[0]/Q
                         net (fo=7, routed)           0.151     1.764    digl1[0]
    SLICE_X13Y7          FDRE                                         r  num3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  num3_reg[0]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X13Y7          FDRE (Hold_fdre_C_D)         0.075     1.539    num3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcounter_unit/r_digl0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.553%)  route 0.163ns (43.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    lcounter_unit/CLK
    SLICE_X12Y5          FDCE                                         r  lcounter_unit/r_digl0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  lcounter_unit/r_digl0_reg[0]/Q
                         net (fo=8, routed)           0.163     1.776    lcounter_unit/Q[0]
    SLICE_X14Y6          LUT5 (Prop_lut5_I3_O)        0.048     1.824 r  lcounter_unit/r_digl0[3]_i_2/O
                         net (fo=1, routed)           0.000     1.824    lcounter_unit/digl0_next[3]
    SLICE_X14Y6          FDCE                                         r  lcounter_unit/r_digl0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    lcounter_unit/CLK
    SLICE_X14Y6          FDCE                                         r  lcounter_unit/r_digl0_reg[3]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y6          FDCE (Hold_fdce_C_D)         0.131     1.596    lcounter_unit/r_digl0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcounter_unit/r_digl0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.212ns (55.956%)  route 0.167ns (44.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    lcounter_unit/CLK
    SLICE_X12Y5          FDCE                                         r  lcounter_unit/r_digl0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  lcounter_unit/r_digl0_reg[0]/Q
                         net (fo=8, routed)           0.167     1.780    lcounter_unit/Q[0]
    SLICE_X14Y6          LUT4 (Prop_lut4_I1_O)        0.048     1.828 r  lcounter_unit/r_digl0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    lcounter_unit/digl0_next[2]
    SLICE_X14Y6          FDCE                                         r  lcounter_unit/r_digl0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    lcounter_unit/CLK
    SLICE_X14Y6          FDCE                                         r  lcounter_unit/r_digl0_reg[2]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y6          FDCE (Hold_fdce_C_D)         0.133     1.598    lcounter_unit/r_digl0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcounter_unit/r_digl0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.203%)  route 0.163ns (43.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    lcounter_unit/CLK
    SLICE_X12Y5          FDCE                                         r  lcounter_unit/r_digl0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  lcounter_unit/r_digl0_reg[0]/Q
                         net (fo=8, routed)           0.163     1.776    lcounter_unit/Q[0]
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.045     1.821 r  lcounter_unit/r_digl0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    lcounter_unit/digl0_next[1]
    SLICE_X14Y6          FDCE                                         r  lcounter_unit/r_digl0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    lcounter_unit/CLK
    SLICE_X14Y6          FDCE                                         r  lcounter_unit/r_digl0_reg[1]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y6          FDCE (Hold_fdce_C_D)         0.120     1.585    lcounter_unit/r_digl0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.592     1.475    graph_unit/CLK
    SLICE_X5Y9           FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.168     1.784    graph_unit/y_delta_reg[8]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.042     1.826 r  graph_unit/y_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.826    graph_unit/y_delta_reg[8]_i_1_n_0
    SLICE_X5Y9           FDCE                                         r  graph_unit/y_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     1.990    graph_unit/CLK
    SLICE_X5Y9           FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y9           FDCE (Hold_fdce_C_D)         0.105     1.580    graph_unit/y_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.198%)  route 0.163ns (49.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    lcounter_unit/CLK
    SLICE_X14Y6          FDCE                                         r  lcounter_unit/r_digl0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  lcounter_unit/r_digl0_reg[2]/Q
                         net (fo=7, routed)           0.163     1.776    digl0[2]
    SLICE_X15Y6          FDRE                                         r  num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X15Y6          FDRE                                         r  num2_reg[2]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X15Y6          FDRE (Hold_fdre_C_D)         0.066     1.528    num2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.634%)  route 0.196ns (51.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  FSM_onehot_state_reg_reg[1]/Q
                         net (fo=14, routed)          0.196     1.786    graph_unit/FSM_onehot_state_reg_reg[2]_1
    SLICE_X8Y8           LUT5 (Prop_lut5_I2_O)        0.045     1.831 r  graph_unit/timer_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.831    timer_unit/D[5]
    SLICE_X8Y8           FDPE                                         r  timer_unit/timer_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    timer_unit/CLK
    SLICE_X8Y8           FDPE                                         r  timer_unit/timer_reg_reg[6]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y8           FDPE (Hold_fdpe_C_D)         0.120     1.581    timer_unit/timer_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X9Y8     FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y8     FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y8     FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y7    num0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y5    num0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y5    num0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y7    num0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y7    num1_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y7    num0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y7    num0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y5    num0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y5    num0_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y7    num0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y7    num0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y5    num0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y5    num0_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.793ns  (logic 4.492ns (45.865%)  route 5.302ns (54.135%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.064     1.520    q7seg/ps[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I4_O)        0.124     1.644 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.808     2.452    q7seg/sel0[0]
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.152     2.604 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.430     6.034    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     9.793 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.793    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.761ns  (logic 4.239ns (43.432%)  route 5.521ns (56.568%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.965     1.421    q7seg/ps[0]
    SLICE_X13Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.545 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.107     2.652    q7seg/sel0[1]
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.124     2.776 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.449     6.225    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.761 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.761    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.721ns  (logic 4.471ns (45.999%)  route 5.249ns (54.001%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.965     1.421    q7seg/ps[0]
    SLICE_X13Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.545 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.107     2.652    q7seg/sel0[1]
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.153     2.805 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.177     5.982    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738     9.721 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.721    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.586ns  (logic 4.576ns (47.742%)  route 5.009ns (52.258%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.960     1.379    q7seg/ps[1]
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.299     1.678 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819     2.496    q7seg/sel0[3]
    SLICE_X14Y8          LUT4 (Prop_lut4_I0_O)        0.150     2.646 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.231     5.877    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708     9.586 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.586    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 4.353ns (45.429%)  route 5.229ns (54.571%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.960     1.379    q7seg/ps[1]
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.299     1.678 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819     2.496    q7seg/sel0[3]
    SLICE_X14Y8          LUT4 (Prop_lut4_I0_O)        0.124     2.620 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.450     6.071    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.581 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.581    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.529ns  (logic 4.233ns (44.423%)  route 5.296ns (55.577%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.064     1.520    q7seg/ps[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I4_O)        0.124     1.644 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.808     2.452    q7seg/sel0[0]
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.124     2.576 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.424     6.000    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.529 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.529    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.376ns  (logic 4.224ns (45.049%)  route 5.152ns (54.951%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.965     1.421    q7seg/ps[0]
    SLICE_X13Y6          LUT6 (Prop_lut6_I4_O)        0.124     1.545 f  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.121     2.666    q7seg/sel0[1]
    SLICE_X14Y8          LUT4 (Prop_lut4_I1_O)        0.124     2.790 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.066     5.856    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.376 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.376    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.043ns  (logic 4.457ns (49.284%)  route 4.586ns (50.716%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.128     1.547    q7seg/ps[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.327     1.874 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.458     5.332    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     9.043 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.043    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.643ns  (logic 4.469ns (51.708%)  route 4.174ns (48.292%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.906     1.325    q7seg/ps[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I1_O)        0.325     1.650 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.268     4.918    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     8.643 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.643    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 4.228ns (49.272%)  route 4.353ns (50.728%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.128     1.547    q7seg/ps[1]
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.299     1.846 r  q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.225     5.071    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     8.582 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.582    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE                         0.000     0.000 r  uart/transmitter/temp_reg[7]/C
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.058     0.199    uart/transmitter/data7
    SLICE_X4Y1           LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  uart/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.244    uart/transmitter/bit_out_i_3_n_0
    SLICE_X4Y1           FDRE                                         r  uart/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.421%)  route 0.103ns (35.579%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE                         0.000     0.000 r  uart/transmitter/count_reg[3]/C
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.103     0.244    uart/transmitter/count_reg[3]
    SLICE_X4Y0           LUT6 (Prop_lut6_I3_O)        0.045     0.289 r  uart/transmitter/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.289    uart/transmitter/p_0_in__0[7]
    SLICE_X4Y0           FDRE                                         r  uart/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart/receiver/last_bit
    SLICE_X11Y0          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart/receiver/receiving_i_1_n_0
    SLICE_X11Y0          FDRE                                         r  uart/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  uart/last_rec_reg/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/last_rec_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart/receiver/last_rec
    SLICE_X9Y2           LUT6 (Prop_lut6_I0_O)        0.099     0.296 r  uart/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart/receiver_n_1
    SLICE_X9Y2           FDRE                                         r  uart/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart/receiver/last_bit
    SLICE_X11Y0          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart/receiver/received_i_1_n_0
    SLICE_X11Y0          FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE                         0.000     0.000 r  uart/data_in_reg[0]/C
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[0]/Q
                         net (fo=1, routed)           0.161     0.302    uart/transmitter/Q[0]
    SLICE_X5Y1           FDRE                                         r  uart/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[7]/Q
                         net (fo=1, routed)           0.161     0.302    uart/transmitter/Q[7]
    SLICE_X5Y1           FDRE                                         r  uart/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.782%)  route 0.181ns (56.218%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=5, routed)           0.181     0.322    uart/data_out[2]
    SLICE_X8Y2           FDRE                                         r  uart/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.406%)  route 0.184ns (56.594%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[6]/C
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[6]/Q
                         net (fo=2, routed)           0.184     0.325    uart/data_out[6]
    SLICE_X8Y1           FDRE                                         r  uart/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.246ns (71.061%)  route 0.100ns (28.939%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE                         0.000     0.000 r  uart/receiver/count_reg[0]/C
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/receiver/count_reg[0]/Q
                         net (fo=11, routed)          0.100     0.248    uart/receiver/count_reg[0]
    SLICE_X10Y0          LUT6 (Prop_lut6_I4_O)        0.098     0.346 r  uart/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.346    uart/receiver/p_0_in[5]
    SLICE_X10Y0          FDRE                                         r  uart/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.717ns  (logic 4.554ns (46.864%)  route 5.163ns (53.136%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.568     5.089    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  num0_reg[0]/Q
                         net (fo=1, routed)           0.925     6.532    q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.808     7.464    q7seg/sel0[0]
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.152     7.616 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.430    11.046    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    14.806 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.806    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.604ns  (logic 4.239ns (44.139%)  route 5.365ns (55.861%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  num1_reg[1]/Q
                         net (fo=1, routed)           0.808     6.354    q7seg/Q[1]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.478 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.107     7.586    q7seg/sel0[1]
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.710 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.449    11.159    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.694 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.694    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.564ns  (logic 4.471ns (46.752%)  route 5.093ns (53.248%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  num1_reg[1]/Q
                         net (fo=1, routed)           0.808     6.354    q7seg/Q[1]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.478 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.107     7.586    q7seg/sel0[1]
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.153     7.739 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.177    10.916    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    14.655 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.655    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.468ns  (logic 4.496ns (47.489%)  route 4.972ns (52.511%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.568     5.089    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  num0_reg[0]/Q
                         net (fo=1, routed)           0.925     6.532    q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.816     7.472    q7seg/sel0[0]
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.146     7.618 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.231    10.849    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    14.558 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.558    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.468ns  (logic 4.277ns (45.171%)  route 5.191ns (54.829%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.568     5.089    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  num0_reg[0]/Q
                         net (fo=1, routed)           0.925     6.532    q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.816     7.472    q7seg/sel0[0]
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.596 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.450    11.046    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.557 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.557    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.453ns  (logic 4.295ns (45.438%)  route 5.158ns (54.562%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.568     5.089    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  num0_reg[0]/Q
                         net (fo=1, routed)           0.925     6.532    q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.808     7.464    q7seg/sel0[0]
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.124     7.588 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.424    11.013    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.542 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.542    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.220ns  (logic 4.224ns (45.813%)  route 4.996ns (54.187%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  num1_reg[1]/Q
                         net (fo=1, routed)           0.808     6.354    q7seg/Q[1]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.478 f  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.121     7.600    q7seg/sel0[1]
    SLICE_X14Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.724 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.066    10.790    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.310 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.310    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 4.180ns (61.429%)  route 2.625ns (38.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           2.625     8.257    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.702    11.960 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.960    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.654ns  (logic 3.975ns (59.745%)  route 2.679ns (40.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  rgb_reg_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  rgb_reg_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.679     8.289    rgb_reg_reg[10]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.808 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.808    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 4.099ns (61.712%)  route 2.543ns (38.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.543     8.114    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.680    11.794 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.794    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.805%)  route 0.136ns (42.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    vga_unit/v_sync_reg_reg_0
    SLICE_X9Y6           FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.136     1.726    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.045     1.771 r  vga_unit/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    vga_unit/h_count_next_0[1]
    SLICE_X8Y6           FDCE                                         r  vga_unit/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.189ns (58.195%)  route 0.136ns (41.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    vga_unit/v_sync_reg_reg_0
    SLICE_X9Y6           FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.136     1.726    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X8Y6           LUT3 (Prop_lut3_I2_O)        0.048     1.774 r  vga_unit/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    vga_unit/h_count_next[2]_i_1_n_0
    SLICE_X8Y6           FDCE                                         r  vga_unit/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.543%)  route 0.149ns (44.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y5          FDCE                                         r  vga_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga_unit/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.149     1.739    vga_unit/h_count_reg_reg[9]_0[8]
    SLICE_X10Y5          LUT5 (Prop_lut5_I1_O)        0.045     1.784 r  vga_unit/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.784    vga_unit/h_count_next_0[8]
    SLICE_X10Y5          FDCE                                         r  vga_unit/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.235%)  route 0.133ns (41.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.479    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y0           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 f  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=26, routed)          0.133     1.754    vga_unit/Q[0]
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.045     1.799 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X0Y0           FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.380%)  route 0.143ns (40.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    vga_unit/v_sync_reg_reg_0
    SLICE_X8Y4           FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.143     1.756    vga_unit/h_count_reg_reg[9]_0[9]
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.801 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.801    vga_unit/h_count_next_0[9]
    SLICE_X9Y4           FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.477    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y9           FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=15, routed)          0.146     1.764    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X3Y8           LUT1 (Prop_lut1_I0_O)        0.045     1.809 r  vga_unit/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vga_unit/h_count_next_0[0]
    SLICE_X3Y8           FDCE                                         r  vga_unit/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.103%)  route 0.146ns (43.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.478    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y6           FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=23, routed)          0.146     1.765    vga_unit/Q[6]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.079%)  route 0.146ns (43.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.479    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y1           FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_unit/v_count_reg_reg[4]/Q
                         net (fo=23, routed)          0.146     1.766    vga_unit/Q[4]
    SLICE_X2Y0           LUT6 (Prop_lut6_I5_O)        0.045     1.811 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.811    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X2Y0           FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.148%)  route 0.151ns (44.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.479    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y0           FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.151     1.771    vga_unit/Q[5]
    SLICE_X2Y0           LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  vga_unit/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.816    vga_unit/v_count_next[7]_i_1_n_0
    SLICE_X2Y0           FDCE                                         r  vga_unit/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.326%)  route 0.184ns (49.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y5          FDCE                                         r  vga_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga_unit/h_count_reg_reg[5]/Q
                         net (fo=29, routed)          0.184     1.774    vga_unit/h_count_reg_reg[9]_0[5]
    SLICE_X10Y5          LUT4 (Prop_lut4_I3_O)        0.045     1.819 r  vga_unit/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga_unit/h_count_next_0[6]
    SLICE_X10Y5          FDCE                                         r  vga_unit/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           192 Endpoints
Min Delay           192 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            timer_unit/timer_reg_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.538ns  (logic 1.441ns (26.027%)  route 4.097ns (73.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.097     5.538    timer_unit/AR[0]
    SLICE_X10Y9          FDPE                                         f  timer_unit/timer_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.449     4.790    timer_unit/CLK
    SLICE_X10Y9          FDPE                                         r  timer_unit/timer_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lcounter_unit/r_digl0_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.536ns  (logic 1.441ns (26.036%)  route 4.094ns (73.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.094     5.536    lcounter_unit/AR[0]
    SLICE_X14Y6          FDCE                                         f  lcounter_unit/r_digl0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450     4.791    lcounter_unit/CLK
    SLICE_X14Y6          FDCE                                         r  lcounter_unit/r_digl0_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lcounter_unit/r_digl0_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.536ns  (logic 1.441ns (26.036%)  route 4.094ns (73.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.094     5.536    lcounter_unit/AR[0]
    SLICE_X14Y6          FDCE                                         f  lcounter_unit/r_digl0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450     4.791    lcounter_unit/CLK
    SLICE_X14Y6          FDCE                                         r  lcounter_unit/r_digl0_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lcounter_unit/r_digl0_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.536ns  (logic 1.441ns (26.036%)  route 4.094ns (73.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.094     5.536    lcounter_unit/AR[0]
    SLICE_X14Y6          FDCE                                         f  lcounter_unit/r_digl0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450     4.791    lcounter_unit/CLK
    SLICE_X14Y6          FDCE                                         r  lcounter_unit/r_digl0_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rcounter_unit/r_digr1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.441ns (26.746%)  route 3.947ns (73.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.947     5.389    rcounter_unit/AR[0]
    SLICE_X12Y7          FDCE                                         f  rcounter_unit/r_digr1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.449     4.790    rcounter_unit/CLK
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rcounter_unit/r_digr1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.441ns (26.746%)  route 3.947ns (73.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.947     5.389    rcounter_unit/AR[0]
    SLICE_X12Y7          FDCE                                         f  rcounter_unit/r_digr1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.449     4.790    rcounter_unit/CLK
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rcounter_unit/r_digr1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.441ns (26.746%)  route 3.947ns (73.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.947     5.389    rcounter_unit/AR[0]
    SLICE_X12Y7          FDCE                                         f  rcounter_unit/r_digr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.449     4.790    rcounter_unit/CLK
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rcounter_unit/r_digr1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.441ns (26.746%)  route 3.947ns (73.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.947     5.389    rcounter_unit/AR[0]
    SLICE_X12Y7          FDCE                                         f  rcounter_unit/r_digr1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.449     4.790    rcounter_unit/CLK
    SLICE_X12Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            timer_unit/timer_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.247ns  (logic 1.441ns (27.467%)  route 3.806ns (72.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.806     5.247    timer_unit/AR[0]
    SLICE_X11Y8          FDPE                                         f  timer_unit/timer_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450     4.791    timer_unit/CLK
    SLICE_X11Y8          FDPE                                         r  timer_unit/timer_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            timer_unit/timer_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.247ns  (logic 1.441ns (27.467%)  route 3.806ns (72.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.806     5.247    timer_unit/AR[0]
    SLICE_X11Y8          FDPE                                         f  timer_unit/timer_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450     4.791    timer_unit/CLK
    SLICE_X11Y8          FDPE                                         r  timer_unit/timer_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[3]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    vga_unit/v_count_next[3]
    SLICE_X1Y4           FDCE                                         r  vga_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     1.993    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y4           FDCE                                         r  vga_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[7]/C
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_unit/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.059     0.207    vga_unit/h_count_next[7]
    SLICE_X11Y5          FDCE                                         r  vga_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y5          FDCE                                         r  vga_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[8]/C
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_unit/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.059     0.207    vga_unit/v_count_next[8]
    SLICE_X3Y0           FDCE                                         r  vga_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.867     1.994    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y0           FDCE                                         r  vga_unit/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[9]/C
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/h_count_next[9]
    SLICE_X8Y4           FDCE                                         r  vga_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    vga_unit/v_sync_reg_reg_0
    SLICE_X8Y4           FDCE                                         r  vga_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[9]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.120     0.261    vga_unit/v_count_next[9]
    SLICE_X1Y4           FDCE                                         r  vga_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     1.993    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y4           FDCE                                         r  vga_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[7]/C
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.112     0.276    vga_unit/v_count_next[7]
    SLICE_X3Y0           FDCE                                         r  vga_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.867     1.994    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y0           FDCE                                         r  vga_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/h_count_next[5]
    SLICE_X11Y5          FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y5          FDCE                                         r  vga_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[5]/C
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/v_count_next[5]
    SLICE_X3Y0           FDCE                                         r  vga_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.867     1.994    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y0           FDCE                                         r  vga_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.172     0.313    vga_unit/v_count_next[1]
    SLICE_X1Y4           FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     1.993    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y4           FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.187%)  route 0.180ns (54.813%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[2]/C
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_unit/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.180     0.328    vga_unit/h_count_next[2]
    SLICE_X9Y6           FDCE                                         r  vga_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    vga_unit/v_sync_reg_reg_0
    SLICE_X9Y6           FDCE                                         r  vga_unit/h_count_reg_reg[2]/C





