
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -1.12

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -1.12

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -1.12

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.32 source latency counter[3]$_DFF_PN0_/CLK ^
  -0.32 target latency counter[8]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[1]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold68/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold68/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net91 (net)
                  0.12    0.00    1.11 ^ hold7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.24    0.22    1.34 ^ hold7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net7 (net)
                  0.24    0.00    1.34 ^ counter[1]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.34   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.27    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.14    0.06    0.06 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.14    0.20 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.07    0.00    0.20 ^ clkbuf_1_1__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.04    0.05    0.11    0.32 ^ clkbuf_1_1__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk_in (net)
                  0.05    0.00    0.32 ^ counter[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.32   clock reconvergence pessimism
                          0.25    0.57   library removal time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: div_ratio[6] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.04    0.00    0.00    0.20 v div_ratio[6] (in)
                                         div_ratio[6] (net)
                  0.00    0.00    0.20 v input7/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    11    0.16    0.08    0.13    0.33 v input7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net13 (net)
                  0.08    0.00    0.33 v _0891_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     2    0.04    0.39    0.19    0.52 ^ _0891_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _0035_ (net)
                  0.39    0.00    0.52 ^ _0892_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.07    0.12    0.64 v _0892_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0000_ (net)
                  0.07    0.00    0.64 v clk_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.27    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.14    0.06    0.06 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.14    0.20 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.07    0.00    0.20 ^ clkbuf_1_0__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.04    0.05    0.11    0.32 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_in (net)
                  0.05    0.00    0.32 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.32   clock reconvergence pessimism
                          0.05    0.36   library hold time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold68/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold68/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net91 (net)
                  0.12    0.00    1.11 ^ hold7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.24    0.22    1.34 ^ hold7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net7 (net)
                  0.24    0.00    1.34 ^ clk_out$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.34   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.27    0.00    0.00   10.00 ^ clk_in (in)
                                         clk_in (net)
                  0.14    0.06   10.06 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.14   10.20 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.07    0.00   10.20 ^ clkbuf_1_0__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.04    0.05    0.11   10.32 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_in (net)
                  0.05    0.00   10.32 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.32   clock reconvergence pessimism
                          0.08   10.40   library recovery time
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  9.06   slack (MET)


Startpoint: div_ratio[5] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     2    0.31    0.00    0.00    0.20 v div_ratio[5] (in)
                                         div_ratio[5] (net)
                  0.01    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     7    0.31    0.07    0.11    0.31 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net12 (net)
                  0.21    0.08    0.39 v _0835_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.01    0.05    0.17    0.56 v _0835_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0584_ (net)
                  0.05    0.00    0.56 v _1481_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    1.07 ^ _1481_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0585_ (net)
                  0.15    0.00    1.07 ^ _0976_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.15 v _0976_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0603_ (net)
                  0.09    0.00    1.15 v _1486_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    1.67 ^ _1486_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0605_ (net)
                  0.15    0.00    1.67 ^ _0977_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.75 v _0977_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0623_ (net)
                  0.09    0.00    1.75 v _1491_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.52    2.27 ^ _1491_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0626_ (net)
                  0.17    0.00    2.27 ^ _0979_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    2.36 v _0979_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0639_ (net)
                  0.10    0.00    2.37 v _1495_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.54    2.90 ^ _1495_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _0643_ (net)
                  0.11    0.00    2.90 ^ _0982_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    3.00 v _0982_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0721_ (net)
                  0.10    0.00    3.00 v _1519_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     5    0.09    0.19    0.40    3.40 ^ _1519_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0723_ (net)
                  0.19    0.00    3.40 ^ rebuffer56/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.06    0.15    3.55 ^ rebuffer56/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net79 (net)
                  0.06    0.00    3.55 ^ _1093_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     8    0.11    0.21    0.45    4.00 v _1093_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _0148_ (net)
                  0.21    0.01    4.00 v _1166_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.03    0.15    0.73    4.73 ^ _1166_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0220_ (net)
                  0.15    0.00    4.73 ^ _1168_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.03    0.24    0.17    4.90 v _1168_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0222_ (net)
                  0.24    0.00    4.90 v _1169_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     5    0.08    0.34    0.24    5.14 ^ _1169_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0223_ (net)
                  0.34    0.00    5.15 ^ _1175_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     3    0.05    0.14    0.26    5.41 ^ _1175_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0229_ (net)
                  0.14    0.00    5.41 ^ _1176_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.03    0.13    0.28    5.70 v _1176_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0230_ (net)
                  0.13    0.00    5.70 v _1177_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.08    0.09    0.16    5.86 v _1177_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0231_ (net)
                  0.09    0.00    5.86 v _1252_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.03    0.12    0.36    6.22 ^ _1252_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0305_ (net)
                  0.12    0.00    6.22 ^ _1253_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.09    0.28    0.16    6.38 v _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0306_ (net)
                  0.28    0.00    6.38 v _1301_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     4    0.06    0.32    0.27    6.65 ^ _1301_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _0353_ (net)
                  0.32    0.00    6.65 ^ _1310_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.06    0.13    0.27    6.92 ^ _1310_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0362_ (net)
                  0.13    0.00    6.92 ^ rebuffer22/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     1    0.03    0.10    0.16    7.09 ^ rebuffer22/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net45 (net)
                  0.10    0.00    7.09 ^ rebuffer21/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.03    0.05    0.11    7.19 ^ rebuffer21/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net44 (net)
                  0.05    0.00    7.19 ^ rebuffer18/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     2    0.04    0.06    0.10    7.30 ^ rebuffer18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net41 (net)
                  0.06    0.00    7.30 ^ _1390_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.05    7.34 v _1390_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0441_ (net)
                  0.10    0.00    7.34 v _1391_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.04    0.19    0.43    7.77 v _1391_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0442_ (net)
                  0.19    0.00    7.77 v _1392_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.05    0.18    0.14    7.91 ^ _1392_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0443_ (net)
                  0.18    0.00    7.91 ^ _1393_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     6    0.07    0.27    0.16    8.07 v _1393_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0775_ (net)
                  0.27    0.00    8.07 v _1425_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.04    0.17    0.44    8.51 ^ _1425_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0782_ (net)
                  0.17    0.00    8.51 ^ _1538_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     3    0.04    0.11    0.21    8.72 ^ _1538_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0783_ (net)
                  0.11    0.00    8.72 ^ _1445_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.02    0.10    0.31    9.03 v _1445_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0493_ (net)
                  0.10    0.00    9.03 v _1446_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.08    0.24    9.27 v _1446_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _0494_ (net)
                  0.08    0.00    9.27 v _1461_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.01    0.10    0.24    9.51 v _1461_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0509_ (net)
                  0.10    0.00    9.51 v _1463_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.04    0.10    0.19    9.70 v _1463_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0785_ (net)
                  0.10    0.00    9.70 v _1539_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.06    0.16    9.86 v _1539_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0786_ (net)
                  0.06    0.00    9.86 v _0874_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.05    9.91 ^ _0874_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0018_ (net)
                  0.06    0.00    9.91 ^ _0875_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15   10.06 ^ _0875_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0019_ (net)
                  0.08    0.00   10.06 ^ _0876_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.12    0.07   10.13 v _0876_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0020_ (net)
                  0.12    0.00   10.13 v _0877_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.09   10.22 ^ _0877_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0021_ (net)
                  0.10    0.00   10.22 ^ _0878_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.16   10.38 ^ _0878_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0022_ (net)
                  0.09    0.00   10.38 ^ _0879_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.13    0.08   10.46 v _0879_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0023_ (net)
                  0.13    0.00   10.46 v _0880_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.10   10.56 ^ _0880_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0024_ (net)
                  0.11    0.00   10.56 ^ _0881_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.16   10.72 ^ _0881_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0025_ (net)
                  0.09    0.00   10.72 ^ _0882_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.13    0.08   10.80 v _0882_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0026_ (net)
                  0.13    0.00   10.80 v _0883_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.10   10.89 ^ _0883_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0027_ (net)
                  0.10    0.00   10.89 ^ _0884_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15   11.05 ^ _0884_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0028_ (net)
                  0.08    0.00   11.05 ^ _0885_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.13    0.07   11.12 v _0885_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0029_ (net)
                  0.13    0.00   11.12 v _0892_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.24    0.14   11.27 ^ _0892_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0000_ (net)
                  0.24    0.00   11.27 ^ clk_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                 11.27   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.27    0.00    0.00   10.00 ^ clk_in (in)
                                         clk_in (net)
                  0.14    0.06   10.06 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.14   10.20 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.07    0.00   10.20 ^ clkbuf_1_0__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.04    0.05    0.11   10.32 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_in (net)
                  0.05    0.00   10.32 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.32   clock reconvergence pessimism
                         -0.17   10.15   library setup time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 -1.12   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold68/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold68/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net91 (net)
                  0.12    0.00    1.11 ^ hold7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.24    0.22    1.34 ^ hold7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net7 (net)
                  0.24    0.00    1.34 ^ clk_out$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.34   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.27    0.00    0.00   10.00 ^ clk_in (in)
                                         clk_in (net)
                  0.14    0.06   10.06 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.14   10.20 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.07    0.00   10.20 ^ clkbuf_1_0__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.04    0.05    0.11   10.32 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_in (net)
                  0.05    0.00   10.32 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.32   clock reconvergence pessimism
                          0.08   10.40   library recovery time
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  9.06   slack (MET)


Startpoint: div_ratio[5] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     2    0.31    0.00    0.00    0.20 v div_ratio[5] (in)
                                         div_ratio[5] (net)
                  0.01    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     7    0.31    0.07    0.11    0.31 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net12 (net)
                  0.21    0.08    0.39 v _0835_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.01    0.05    0.17    0.56 v _0835_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0584_ (net)
                  0.05    0.00    0.56 v _1481_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    1.07 ^ _1481_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0585_ (net)
                  0.15    0.00    1.07 ^ _0976_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.15 v _0976_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0603_ (net)
                  0.09    0.00    1.15 v _1486_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    1.67 ^ _1486_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0605_ (net)
                  0.15    0.00    1.67 ^ _0977_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.75 v _0977_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0623_ (net)
                  0.09    0.00    1.75 v _1491_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.52    2.27 ^ _1491_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0626_ (net)
                  0.17    0.00    2.27 ^ _0979_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    2.36 v _0979_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0639_ (net)
                  0.10    0.00    2.37 v _1495_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.54    2.90 ^ _1495_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _0643_ (net)
                  0.11    0.00    2.90 ^ _0982_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    3.00 v _0982_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0721_ (net)
                  0.10    0.00    3.00 v _1519_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     5    0.09    0.19    0.40    3.40 ^ _1519_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0723_ (net)
                  0.19    0.00    3.40 ^ rebuffer56/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.06    0.15    3.55 ^ rebuffer56/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net79 (net)
                  0.06    0.00    3.55 ^ _1093_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     8    0.11    0.21    0.45    4.00 v _1093_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _0148_ (net)
                  0.21    0.01    4.00 v _1166_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.03    0.15    0.73    4.73 ^ _1166_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0220_ (net)
                  0.15    0.00    4.73 ^ _1168_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.03    0.24    0.17    4.90 v _1168_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0222_ (net)
                  0.24    0.00    4.90 v _1169_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     5    0.08    0.34    0.24    5.14 ^ _1169_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0223_ (net)
                  0.34    0.00    5.15 ^ _1175_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     3    0.05    0.14    0.26    5.41 ^ _1175_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0229_ (net)
                  0.14    0.00    5.41 ^ _1176_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.03    0.13    0.28    5.70 v _1176_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0230_ (net)
                  0.13    0.00    5.70 v _1177_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.08    0.09    0.16    5.86 v _1177_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0231_ (net)
                  0.09    0.00    5.86 v _1252_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.03    0.12    0.36    6.22 ^ _1252_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0305_ (net)
                  0.12    0.00    6.22 ^ _1253_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.09    0.28    0.16    6.38 v _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0306_ (net)
                  0.28    0.00    6.38 v _1301_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     4    0.06    0.32    0.27    6.65 ^ _1301_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _0353_ (net)
                  0.32    0.00    6.65 ^ _1310_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.06    0.13    0.27    6.92 ^ _1310_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0362_ (net)
                  0.13    0.00    6.92 ^ rebuffer22/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     1    0.03    0.10    0.16    7.09 ^ rebuffer22/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net45 (net)
                  0.10    0.00    7.09 ^ rebuffer21/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.03    0.05    0.11    7.19 ^ rebuffer21/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net44 (net)
                  0.05    0.00    7.19 ^ rebuffer18/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     2    0.04    0.06    0.10    7.30 ^ rebuffer18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net41 (net)
                  0.06    0.00    7.30 ^ _1390_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.05    7.34 v _1390_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0441_ (net)
                  0.10    0.00    7.34 v _1391_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.04    0.19    0.43    7.77 v _1391_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0442_ (net)
                  0.19    0.00    7.77 v _1392_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.05    0.18    0.14    7.91 ^ _1392_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0443_ (net)
                  0.18    0.00    7.91 ^ _1393_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     6    0.07    0.27    0.16    8.07 v _1393_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0775_ (net)
                  0.27    0.00    8.07 v _1425_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.04    0.17    0.44    8.51 ^ _1425_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0782_ (net)
                  0.17    0.00    8.51 ^ _1538_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     3    0.04    0.11    0.21    8.72 ^ _1538_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0783_ (net)
                  0.11    0.00    8.72 ^ _1445_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.02    0.10    0.31    9.03 v _1445_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0493_ (net)
                  0.10    0.00    9.03 v _1446_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.08    0.24    9.27 v _1446_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _0494_ (net)
                  0.08    0.00    9.27 v _1461_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.01    0.10    0.24    9.51 v _1461_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0509_ (net)
                  0.10    0.00    9.51 v _1463_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.04    0.10    0.19    9.70 v _1463_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0785_ (net)
                  0.10    0.00    9.70 v _1539_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.06    0.16    9.86 v _1539_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0786_ (net)
                  0.06    0.00    9.86 v _0874_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.05    9.91 ^ _0874_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0018_ (net)
                  0.06    0.00    9.91 ^ _0875_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15   10.06 ^ _0875_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0019_ (net)
                  0.08    0.00   10.06 ^ _0876_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.12    0.07   10.13 v _0876_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0020_ (net)
                  0.12    0.00   10.13 v _0877_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.09   10.22 ^ _0877_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0021_ (net)
                  0.10    0.00   10.22 ^ _0878_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.16   10.38 ^ _0878_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0022_ (net)
                  0.09    0.00   10.38 ^ _0879_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.13    0.08   10.46 v _0879_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0023_ (net)
                  0.13    0.00   10.46 v _0880_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.10   10.56 ^ _0880_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0024_ (net)
                  0.11    0.00   10.56 ^ _0881_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.16   10.72 ^ _0881_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0025_ (net)
                  0.09    0.00   10.72 ^ _0882_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.13    0.08   10.80 v _0882_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0026_ (net)
                  0.13    0.00   10.80 v _0883_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.10   10.89 ^ _0883_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0027_ (net)
                  0.10    0.00   10.89 ^ _0884_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15   11.05 ^ _0884_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0028_ (net)
                  0.08    0.00   11.05 ^ _0885_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.13    0.07   11.12 v _0885_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0029_ (net)
                  0.13    0.00   11.12 v _0892_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.24    0.14   11.27 ^ _0892_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0000_ (net)
                  0.24    0.00   11.27 ^ clk_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                 11.27   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.27    0.00    0.00   10.00 ^ clk_in (in)
                                         clk_in (net)
                  0.14    0.06   10.06 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.14   10.20 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.07    0.00   10.20 ^ clkbuf_1_0__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.04    0.05    0.11   10.32 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_in (net)
                  0.05    0.00   10.32 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.32   clock reconvergence pessimism
                         -0.17   10.15   library setup time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 -1.12   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.0659565925598145

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7378

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2083383947610855

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9338

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.20    0.20 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11    0.32 ^ clkbuf_1_1__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.32 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.57    0.89 ^ counter[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.11    1.00 v _0908_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.38    1.38 ^ _1540_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.07    1.45 v _0912_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.07    1.52 ^ _0913_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.15    1.68 ^ _0914_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.08    1.76 v _0915_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.09    1.85 ^ _0916_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    2.01 ^ _0917_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.08    2.10 v _0918_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.09    2.19 ^ _0919_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    2.34 ^ _0920_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.08    2.42 v _0921_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.11    2.53 ^ _0922_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.08    2.61 v _0923_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.15    2.77 ^ _0924_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.15    2.91 v _0925_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.17    3.09 v _0927_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    3.09 v counter[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.09   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk_in (in)
   0.20   10.20 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11   10.32 ^ clkbuf_1_1__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.32 ^ counter[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.32   clock reconvergence pessimism
  -0.11   10.20   library setup time
          10.20   data required time
---------------------------------------------------------
          10.20   data required time
          -3.09   data arrival time
---------------------------------------------------------
           7.12   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.20    0.20 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11    0.32 ^ clkbuf_1_1__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.32 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.47    0.79 v counter[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    0.88 ^ _0908_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.13    1.02 ^ _0926_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.02 ^ counter[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.02   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.20    0.20 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11    0.32 ^ clkbuf_1_1__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.32 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.32   clock reconvergence pessimism
  -0.03    0.29   library hold time
           0.29   data required time
---------------------------------------------------------
           0.29   data required time
          -1.02   data arrival time
---------------------------------------------------------
           0.73   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3172

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3167

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
11.2669

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-1.1210

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-9.949498

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.97e-03   8.41e-04   5.92e-09   2.81e-03   1.4%
Combinational          1.10e-01   8.63e-02   2.10e-07   1.96e-01  97.2%
Clock                  2.23e-03   6.01e-04   2.74e-06   2.83e-03   1.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.14e-01   8.78e-02   2.95e-06   2.02e-01 100.0%
                          56.6%      43.4%       0.0%
