
CAN_LoopBack.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ee4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080030b4  080030b4  000130b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003120  08003120  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003120  08003120  00013120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003128  08003128  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003128  08003128  00013128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800312c  0800312c  0001312c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003130  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  20000070  080031a0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000144  080031a0  00020144  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a1be  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001786  00000000  00000000  0002a25e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a8  00000000  00000000  0002b9e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000710  00000000  00000000  0002c190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000213ae  00000000  00000000  0002c8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a09f  00000000  00000000  0004dc4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9de2  00000000  00000000  00057ced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00121acf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022b4  00000000  00000000  00121b20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800309c 	.word	0x0800309c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	0800309c 	.word	0x0800309c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <main>:
CAN_HandleTypeDef hcan;

char msg[50];

int main()
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	HAL_Init();
 80005c8:	f000 fa70 	bl	8000aac <HAL_Init>

	SystemClock_Config_HSI(SYS_CLOCK_FREQ_50MHZ);
 80005cc:	2032      	movs	r0, #50	; 0x32
 80005ce:	f000 f809 	bl	80005e4 <SystemClock_Config_HSI>

	GPIO_Init();
 80005d2:	f000 f91b 	bl	800080c <GPIO_Init>

	UART2_Init();
 80005d6:	f000 f93d 	bl	8000854 <UART2_Init>

	CAN1_Init();
 80005da:	f000 f899 	bl	8000710 <CAN1_Init>

	CAN1_Tx();
 80005de:	f000 f8cf 	bl	8000780 <CAN1_Tx>

	while(1)
 80005e2:	e7fe      	b.n	80005e2 <main+0x1e>

080005e4 <SystemClock_Config_HSI>:



}

void SystemClock_Config_HSI(uint8_t clock_freq) {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b096      	sub	sp, #88	; 0x58
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;
	uint32_t FLatency = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	657b      	str	r3, [r7, #84]	; 0x54

	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f2:	2302      	movs	r3, #2
 80005f4:	623b      	str	r3, [r7, #32]
	osc_init.HSIState = RCC_HSI_ON;
 80005f6:	2301      	movs	r3, #1
 80005f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc_init.HSICalibrationValue = 16;
 80005fa:	2310      	movs	r3, #16
 80005fc:	633b      	str	r3, [r7, #48]	; 0x30
	osc_init.PLL.PLLState = RCC_PLL_ON;
 80005fe:	2302      	movs	r3, #2
 8000600:	63bb      	str	r3, [r7, #56]	; 0x38
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000602:	2300      	movs	r3, #0
 8000604:	63fb      	str	r3, [r7, #60]	; 0x3c

	switch (clock_freq)
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	2b78      	cmp	r3, #120	; 0x78
 800060a:	d038      	beq.n	800067e <SystemClock_Config_HSI+0x9a>
 800060c:	2b78      	cmp	r3, #120	; 0x78
 800060e:	dc78      	bgt.n	8000702 <SystemClock_Config_HSI+0x11e>
 8000610:	2b32      	cmp	r3, #50	; 0x32
 8000612:	d002      	beq.n	800061a <SystemClock_Config_HSI+0x36>
 8000614:	2b54      	cmp	r3, #84	; 0x54
 8000616:	d019      	beq.n	800064c <SystemClock_Config_HSI+0x68>
		FLatency = FLASH_ACR_LATENCY_3WS;
		break;
	}

	default:
		return;
 8000618:	e073      	b.n	8000702 <SystemClock_Config_HSI+0x11e>
		osc_init.PLL.PLLM = 16;
 800061a:	2310      	movs	r3, #16
 800061c:	643b      	str	r3, [r7, #64]	; 0x40
		osc_init.PLL.PLLN = 100;
 800061e:	2364      	movs	r3, #100	; 0x64
 8000620:	647b      	str	r3, [r7, #68]	; 0x44
		osc_init.PLL.PLLP = 2;
 8000622:	2302      	movs	r3, #2
 8000624:	64bb      	str	r3, [r7, #72]	; 0x48
		osc_init.PLL.PLLQ = 2;
 8000626:	2302      	movs	r3, #2
 8000628:	64fb      	str	r3, [r7, #76]	; 0x4c
		osc_init.PLL.PLLR = 2;
 800062a:	2302      	movs	r3, #2
 800062c:	653b      	str	r3, [r7, #80]	; 0x50
		clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 800062e:	230f      	movs	r3, #15
 8000630:	60fb      	str	r3, [r7, #12]
		clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000632:	2302      	movs	r3, #2
 8000634:	613b      	str	r3, [r7, #16]
		clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000636:	2300      	movs	r3, #0
 8000638:	617b      	str	r3, [r7, #20]
		clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 800063a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800063e:	61bb      	str	r3, [r7, #24]
		clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000644:	61fb      	str	r3, [r7, #28]
		FLatency = FLASH_ACR_LATENCY_1WS;
 8000646:	2301      	movs	r3, #1
 8000648:	657b      	str	r3, [r7, #84]	; 0x54
		break;
 800064a:	e031      	b.n	80006b0 <SystemClock_Config_HSI+0xcc>
		osc_init.PLL.PLLM = 16;
 800064c:	2310      	movs	r3, #16
 800064e:	643b      	str	r3, [r7, #64]	; 0x40
		osc_init.PLL.PLLN = 168;
 8000650:	23a8      	movs	r3, #168	; 0xa8
 8000652:	647b      	str	r3, [r7, #68]	; 0x44
		osc_init.PLL.PLLP = 2;
 8000654:	2302      	movs	r3, #2
 8000656:	64bb      	str	r3, [r7, #72]	; 0x48
		osc_init.PLL.PLLQ = 2;
 8000658:	2302      	movs	r3, #2
 800065a:	64fb      	str	r3, [r7, #76]	; 0x4c
		osc_init.PLL.PLLR = 2;
 800065c:	2302      	movs	r3, #2
 800065e:	653b      	str	r3, [r7, #80]	; 0x50
		clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 8000660:	230f      	movs	r3, #15
 8000662:	60fb      	str	r3, [r7, #12]
		clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000664:	2302      	movs	r3, #2
 8000666:	613b      	str	r3, [r7, #16]
		clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
		clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 800066c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000670:	61bb      	str	r3, [r7, #24]
		clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000672:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000676:	61fb      	str	r3, [r7, #28]
		FLatency = FLASH_ACR_LATENCY_2WS;
 8000678:	2302      	movs	r3, #2
 800067a:	657b      	str	r3, [r7, #84]	; 0x54
		break;
 800067c:	e018      	b.n	80006b0 <SystemClock_Config_HSI+0xcc>
		osc_init.PLL.PLLM = 16;
 800067e:	2310      	movs	r3, #16
 8000680:	643b      	str	r3, [r7, #64]	; 0x40
		osc_init.PLL.PLLN = 240;
 8000682:	23f0      	movs	r3, #240	; 0xf0
 8000684:	647b      	str	r3, [r7, #68]	; 0x44
		osc_init.PLL.PLLP = 2;
 8000686:	2302      	movs	r3, #2
 8000688:	64bb      	str	r3, [r7, #72]	; 0x48
		osc_init.PLL.PLLQ = 2;
 800068a:	2302      	movs	r3, #2
 800068c:	64fb      	str	r3, [r7, #76]	; 0x4c
		osc_init.PLL.PLLR = 2;
 800068e:	2302      	movs	r3, #2
 8000690:	653b      	str	r3, [r7, #80]	; 0x50
		clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 8000692:	230f      	movs	r3, #15
 8000694:	60fb      	str	r3, [r7, #12]
		clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000696:	2302      	movs	r3, #2
 8000698:	613b      	str	r3, [r7, #16]
		clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069a:	2300      	movs	r3, #0
 800069c:	617b      	str	r3, [r7, #20]
		clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 800069e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006a2:	61bb      	str	r3, [r7, #24]
		clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80006a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a8:	61fb      	str	r3, [r7, #28]
		FLatency = FLASH_ACR_LATENCY_3WS;
 80006aa:	2303      	movs	r3, #3
 80006ac:	657b      	str	r3, [r7, #84]	; 0x54
		break;
 80006ae:	bf00      	nop
	}
	if (HAL_RCC_OscConfig(&osc_init) != HAL_OK) {
 80006b0:	f107 0320 	add.w	r3, r7, #32
 80006b4:	4618      	mov	r0, r3
 80006b6:	f001 f9f9 	bl	8001aac <HAL_RCC_OscConfig>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <SystemClock_Config_HSI+0xe0>
		Error_handler();
 80006c0:	f000 f8ee 	bl	80008a0 <Error_handler>
	}
	if (HAL_RCC_ClockConfig(&clk_init, FLatency) != HAL_OK) {
 80006c4:	f107 030c 	add.w	r3, r7, #12
 80006c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 ff2a 	bl	8001524 <HAL_RCC_ClockConfig>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config_HSI+0xf6>
		Error_handler();
 80006d6:	f000 f8e3 	bl	80008a0 <Error_handler>
	}
	//systick configuration

	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 80006da:	f001 f809 	bl	80016f0 <HAL_RCC_GetHCLKFreq>
 80006de:	4603      	mov	r3, r0
 80006e0:	4a0a      	ldr	r2, [pc, #40]	; (800070c <SystemClock_Config_HSI+0x128>)
 80006e2:	fba2 2303 	umull	r2, r3, r2, r3
 80006e6:	099b      	lsrs	r3, r3, #6
 80006e8:	4618      	mov	r0, r3
 80006ea:	f000 fd50 	bl	800118e <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80006ee:	2004      	movs	r0, #4
 80006f0:	f000 fd5a 	bl	80011a8 <HAL_SYSTICK_CLKSourceConfig>

	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80006f4:	2200      	movs	r2, #0
 80006f6:	2100      	movs	r1, #0
 80006f8:	f04f 30ff 	mov.w	r0, #4294967295
 80006fc:	f000 fd1d 	bl	800113a <HAL_NVIC_SetPriority>
 8000700:	e000      	b.n	8000704 <SystemClock_Config_HSI+0x120>
		return;
 8000702:	bf00      	nop

}
 8000704:	3758      	adds	r7, #88	; 0x58
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	10624dd3 	.word	0x10624dd3

08000710 <CAN1_Init>:

void CAN1_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0

	hcan.Instance=CAN1;
 8000714:	4b18      	ldr	r3, [pc, #96]	; (8000778 <CAN1_Init+0x68>)
 8000716:	4a19      	ldr	r2, [pc, #100]	; (800077c <CAN1_Init+0x6c>)
 8000718:	601a      	str	r2, [r3, #0]
	hcan.Init.Mode=CAN_MODE_LOOPBACK;
 800071a:	4b17      	ldr	r3, [pc, #92]	; (8000778 <CAN1_Init+0x68>)
 800071c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000720:	609a      	str	r2, [r3, #8]
	hcan.Init.AutoWakeUp=DISABLE;
 8000722:	4b15      	ldr	r3, [pc, #84]	; (8000778 <CAN1_Init+0x68>)
 8000724:	2200      	movs	r2, #0
 8000726:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission=ENABLE;
 8000728:	4b13      	ldr	r3, [pc, #76]	; (8000778 <CAN1_Init+0x68>)
 800072a:	2201      	movs	r2, #1
 800072c:	76da      	strb	r2, [r3, #27]
	hcan.Init.AutoBusOff=DISABLE;
 800072e:	4b12      	ldr	r3, [pc, #72]	; (8000778 <CAN1_Init+0x68>)
 8000730:	2200      	movs	r2, #0
 8000732:	765a      	strb	r2, [r3, #25]
	hcan.Init.ReceiveFifoLocked=DISABLE;
 8000734:	4b10      	ldr	r3, [pc, #64]	; (8000778 <CAN1_Init+0x68>)
 8000736:	2200      	movs	r2, #0
 8000738:	771a      	strb	r2, [r3, #28]
	hcan.Init.TimeTriggeredMode=DISABLE;
 800073a:	4b0f      	ldr	r3, [pc, #60]	; (8000778 <CAN1_Init+0x68>)
 800073c:	2200      	movs	r2, #0
 800073e:	761a      	strb	r2, [r3, #24]
	hcan.Init.TransmitFifoPriority=DISABLE;
 8000740:	4b0d      	ldr	r3, [pc, #52]	; (8000778 <CAN1_Init+0x68>)
 8000742:	2200      	movs	r2, #0
 8000744:	775a      	strb	r2, [r3, #29]

	//CAN bit timings
	hcan.Init.Prescaler=5;
 8000746:	4b0c      	ldr	r3, [pc, #48]	; (8000778 <CAN1_Init+0x68>)
 8000748:	2205      	movs	r2, #5
 800074a:	605a      	str	r2, [r3, #4]
	hcan.Init.SyncJumpWidth=CAN_SJW_1TQ;
 800074c:	4b0a      	ldr	r3, [pc, #40]	; (8000778 <CAN1_Init+0x68>)
 800074e:	2200      	movs	r2, #0
 8000750:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1=CAN_BS1_8TQ;
 8000752:	4b09      	ldr	r3, [pc, #36]	; (8000778 <CAN1_Init+0x68>)
 8000754:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000758:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2=CAN_BS1_2TQ ;
 800075a:	4b07      	ldr	r3, [pc, #28]	; (8000778 <CAN1_Init+0x68>)
 800075c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000760:	615a      	str	r2, [r3, #20]

	if(	HAL_CAN_Init(&hcan)!=HAL_OK)
 8000762:	4805      	ldr	r0, [pc, #20]	; (8000778 <CAN1_Init+0x68>)
 8000764:	f000 fa14 	bl	8000b90 <HAL_CAN_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <CAN1_Init+0x62>
	{
		Error_handler();
 800076e:	f000 f897 	bl	80008a0 <Error_handler>
	}
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	200000d0 	.word	0x200000d0
 800077c:	40006400 	.word	0x40006400

08000780 <CAN1_Tx>:


void CAN1_Tx(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b08a      	sub	sp, #40	; 0x28
 8000784:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef TxHeader;
	uint32_t TxMailbox;
	uint8_t our_message[5]={'H','E','L','L','O'};
 8000786:	4a1c      	ldr	r2, [pc, #112]	; (80007f8 <CAN1_Tx+0x78>)
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800078e:	6018      	str	r0, [r3, #0]
 8000790:	3304      	adds	r3, #4
 8000792:	7019      	strb	r1, [r3, #0]

	TxHeader.DLC=5;
 8000794:	2305      	movs	r3, #5
 8000796:	623b      	str	r3, [r7, #32]
	TxHeader.StdId=0x65D;
 8000798:	f240 635d 	movw	r3, #1629	; 0x65d
 800079c:	613b      	str	r3, [r7, #16]
	TxHeader.IDE=CAN_ID_STD;
 800079e:	2300      	movs	r3, #0
 80007a0:	61bb      	str	r3, [r7, #24]
	TxHeader.RTR=CAN_RTR_DATA;
 80007a2:	2300      	movs	r3, #0
 80007a4:	61fb      	str	r3, [r7, #28]

	if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, our_message, &TxMailbox)!=HAL_OK)
 80007a6:	f107 030c 	add.w	r3, r7, #12
 80007aa:	1d3a      	adds	r2, r7, #4
 80007ac:	f107 0110 	add.w	r1, r7, #16
 80007b0:	4812      	ldr	r0, [pc, #72]	; (80007fc <CAN1_Tx+0x7c>)
 80007b2:	f000 fae8 	bl	8000d86 <HAL_CAN_AddTxMessage>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <CAN1_Tx+0x40>
	{
		Error_handler();
 80007bc:	f000 f870 	bl	80008a0 <Error_handler>
	}

	while(HAL_CAN_IsTxMessagePending(&hcan, TxMailbox));
 80007c0:	bf00      	nop
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	4619      	mov	r1, r3
 80007c6:	480d      	ldr	r0, [pc, #52]	; (80007fc <CAN1_Tx+0x7c>)
 80007c8:	f000 fbb8 	bl	8000f3c <HAL_CAN_IsTxMessagePending>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d1f7      	bne.n	80007c2 <CAN1_Tx+0x42>
	sprintf(msg,"Message Transmitted\r\n");
 80007d2:	490b      	ldr	r1, [pc, #44]	; (8000800 <CAN1_Tx+0x80>)
 80007d4:	480b      	ldr	r0, [pc, #44]	; (8000804 <CAN1_Tx+0x84>)
 80007d6:	f001 fff3 	bl	80027c0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg,strlen(msg), HAL_MAX_DELAY);
 80007da:	480a      	ldr	r0, [pc, #40]	; (8000804 <CAN1_Tx+0x84>)
 80007dc:	f7ff fd18 	bl	8000210 <strlen>
 80007e0:	4603      	mov	r3, r0
 80007e2:	b29a      	uxth	r2, r3
 80007e4:	f04f 33ff 	mov.w	r3, #4294967295
 80007e8:	4906      	ldr	r1, [pc, #24]	; (8000804 <CAN1_Tx+0x84>)
 80007ea:	4807      	ldr	r0, [pc, #28]	; (8000808 <CAN1_Tx+0x88>)
 80007ec:	f001 fc49 	bl	8002082 <HAL_UART_Transmit>



}
 80007f0:	bf00      	nop
 80007f2:	3728      	adds	r7, #40	; 0x28
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	080030cc 	.word	0x080030cc
 80007fc:	200000d0 	.word	0x200000d0
 8000800:	080030b4 	.word	0x080030b4
 8000804:	200000f8 	.word	0x200000f8
 8000808:	2000008c 	.word	0x2000008c

0800080c <GPIO_Init>:

void GPIO_Init(void) {
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	603b      	str	r3, [r7, #0]
 8000816:	4b0d      	ldr	r3, [pc, #52]	; (800084c <GPIO_Init+0x40>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a0c      	ldr	r2, [pc, #48]	; (800084c <GPIO_Init+0x40>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b0a      	ldr	r3, [pc, #40]	; (800084c <GPIO_Init+0x40>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	603b      	str	r3, [r7, #0]
 800082c:	683b      	ldr	r3, [r7, #0]
	GPIO_InitTypeDef ledgpio;
	ledgpio.Pin = GPIO_PIN_5;
 800082e:	2320      	movs	r3, #32
 8000830:	607b      	str	r3, [r7, #4]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8000832:	2301      	movs	r3, #1
 8000834:	60bb      	str	r3, [r7, #8]
	ledgpio.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_Init(GPIOA, &ledgpio);
 800083a:	1d3b      	adds	r3, r7, #4
 800083c:	4619      	mov	r1, r3
 800083e:	4804      	ldr	r0, [pc, #16]	; (8000850 <GPIO_Init+0x44>)
 8000840:	f000 fcdc 	bl	80011fc <HAL_GPIO_Init>

}
 8000844:	bf00      	nop
 8000846:	3718      	adds	r7, #24
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40023800 	.word	0x40023800
 8000850:	40020000 	.word	0x40020000

08000854 <UART2_Init>:

void UART2_Init(void) {
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000858:	4b0f      	ldr	r3, [pc, #60]	; (8000898 <UART2_Init+0x44>)
 800085a:	4a10      	ldr	r2, [pc, #64]	; (800089c <UART2_Init+0x48>)
 800085c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800085e:	4b0e      	ldr	r3, [pc, #56]	; (8000898 <UART2_Init+0x44>)
 8000860:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000864:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000866:	4b0c      	ldr	r3, [pc, #48]	; (8000898 <UART2_Init+0x44>)
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800086c:	4b0a      	ldr	r3, [pc, #40]	; (8000898 <UART2_Init+0x44>)
 800086e:	220c      	movs	r2, #12
 8000870:	615a      	str	r2, [r3, #20]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000872:	4b09      	ldr	r3, [pc, #36]	; (8000898 <UART2_Init+0x44>)
 8000874:	2200      	movs	r2, #0
 8000876:	60da      	str	r2, [r3, #12]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000878:	4b07      	ldr	r3, [pc, #28]	; (8000898 <UART2_Init+0x44>)
 800087a:	2200      	movs	r2, #0
 800087c:	619a      	str	r2, [r3, #24]
	huart2.Init.Parity = UART_PARITY_NONE;
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <UART2_Init+0x44>)
 8000880:	2200      	movs	r2, #0
 8000882:	611a      	str	r2, [r3, #16]

	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000884:	4804      	ldr	r0, [pc, #16]	; (8000898 <UART2_Init+0x44>)
 8000886:	f001 fbaf 	bl	8001fe8 <HAL_UART_Init>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <UART2_Init+0x40>
		Error_handler();
 8000890:	f000 f806 	bl	80008a0 <Error_handler>

	}
}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}
 8000898:	2000008c 	.word	0x2000008c
 800089c:	40004400 	.word	0x40004400

080008a0 <Error_handler>:

void Error_handler(void) {
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
	while (1);
 80008a4:	e7fe      	b.n	80008a4 <Error_handler+0x4>
	...

080008a8 <HAL_MspInit>:

#include "stm32f446xx.h"
#include "main.h"

void HAL_MspInit(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
	//Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor

	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008ac:	2003      	movs	r0, #3
 80008ae:	f000 fc39 	bl	8001124 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 80008b2:	4b0d      	ldr	r3, [pc, #52]	; (80008e8 <HAL_MspInit+0x40>)
 80008b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008b6:	4a0c      	ldr	r2, [pc, #48]	; (80008e8 <HAL_MspInit+0x40>)
 80008b8:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80008bc:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2100      	movs	r1, #0
 80008c2:	f06f 000b 	mvn.w	r0, #11
 80008c6:	f000 fc38 	bl	800113a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2100      	movs	r1, #0
 80008ce:	f06f 000a 	mvn.w	r0, #10
 80008d2:	f000 fc32 	bl	800113a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2100      	movs	r1, #0
 80008da:	f06f 0009 	mvn.w	r0, #9
 80008de:	f000 fc2c 	bl	800113a <HAL_NVIC_SetPriority>


}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *haurt2)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b088      	sub	sp, #32
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef ugpio;

	//1.Enable the clock
	__HAL_RCC_USART2_CLK_ENABLE();
 80008f4:	2300      	movs	r3, #0
 80008f6:	60bb      	str	r3, [r7, #8]
 80008f8:	4b17      	ldr	r3, [pc, #92]	; (8000958 <HAL_UART_MspInit+0x6c>)
 80008fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fc:	4a16      	ldr	r2, [pc, #88]	; (8000958 <HAL_UART_MspInit+0x6c>)
 80008fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000902:	6413      	str	r3, [r2, #64]	; 0x40
 8000904:	4b14      	ldr	r3, [pc, #80]	; (8000958 <HAL_UART_MspInit+0x6c>)
 8000906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000908:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800090c:	60bb      	str	r3, [r7, #8]
 800090e:	68bb      	ldr	r3, [r7, #8]

	//2. Pin-configurations for UART2
	ugpio.Pin=GPIO_PIN_2;
 8000910:	2304      	movs	r3, #4
 8000912:	60fb      	str	r3, [r7, #12]
	ugpio.Mode=GPIO_MODE_AF_PP;
 8000914:	2302      	movs	r3, #2
 8000916:	613b      	str	r3, [r7, #16]
	ugpio.Speed=GPIO_SPEED_FREQ_LOW;
 8000918:	2300      	movs	r3, #0
 800091a:	61bb      	str	r3, [r7, #24]
	ugpio.Alternate=GPIO_AF7_USART2;
 800091c:	2307      	movs	r3, #7
 800091e:	61fb      	str	r3, [r7, #28]
	ugpio.Pull=GPIO_PULLUP;
 8000920:	2301      	movs	r3, #1
 8000922:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &ugpio);
 8000924:	f107 030c 	add.w	r3, r7, #12
 8000928:	4619      	mov	r1, r3
 800092a:	480c      	ldr	r0, [pc, #48]	; (800095c <HAL_UART_MspInit+0x70>)
 800092c:	f000 fc66 	bl	80011fc <HAL_GPIO_Init>

	ugpio.Pin=GPIO_PIN_3;
 8000930:	2308      	movs	r3, #8
 8000932:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &ugpio);
 8000934:	f107 030c 	add.w	r3, r7, #12
 8000938:	4619      	mov	r1, r3
 800093a:	4808      	ldr	r0, [pc, #32]	; (800095c <HAL_UART_MspInit+0x70>)
 800093c:	f000 fc5e 	bl	80011fc <HAL_GPIO_Init>

	//3.NVIC settings
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000940:	2026      	movs	r0, #38	; 0x26
 8000942:	f000 fc16 	bl	8001172 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn,15,0);
 8000946:	2200      	movs	r2, #0
 8000948:	210f      	movs	r1, #15
 800094a:	2026      	movs	r0, #38	; 0x26
 800094c:	f000 fbf5 	bl	800113a <HAL_NVIC_SetPriority>


}
 8000950:	bf00      	nop
 8000952:	3720      	adds	r7, #32
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40023800 	.word	0x40023800
 800095c:	40020000 	.word	0x40020000

08000960 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b088      	sub	sp, #32
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef ucan;
	__HAL_RCC_CAN1_CLK_ENABLE();
 8000968:	2300      	movs	r3, #0
 800096a:	60bb      	str	r3, [r7, #8]
 800096c:	4b10      	ldr	r3, [pc, #64]	; (80009b0 <HAL_CAN_MspInit+0x50>)
 800096e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000970:	4a0f      	ldr	r2, [pc, #60]	; (80009b0 <HAL_CAN_MspInit+0x50>)
 8000972:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000976:	6413      	str	r3, [r2, #64]	; 0x40
 8000978:	4b0d      	ldr	r3, [pc, #52]	; (80009b0 <HAL_CAN_MspInit+0x50>)
 800097a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000980:	60bb      	str	r3, [r7, #8]
 8000982:	68bb      	ldr	r3, [r7, #8]
	ucan.Pin=GPIO_PIN_11 | GPIO_PIN_12;
 8000984:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000988:	60fb      	str	r3, [r7, #12]
	ucan.Mode= GPIO_MODE_AF_PP;
 800098a:	2302      	movs	r3, #2
 800098c:	613b      	str	r3, [r7, #16]
	ucan.Alternate=GPIO_AF9_CAN1;
 800098e:	2309      	movs	r3, #9
 8000990:	61fb      	str	r3, [r7, #28]
	ucan.Speed=GPIO_SPEED_FREQ_VERY_HIGH;
 8000992:	2303      	movs	r3, #3
 8000994:	61bb      	str	r3, [r7, #24]
	ucan.Pull=GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	617b      	str	r3, [r7, #20]

	HAL_GPIO_Init(GPIOA, &ucan);
 800099a:	f107 030c 	add.w	r3, r7, #12
 800099e:	4619      	mov	r1, r3
 80009a0:	4804      	ldr	r0, [pc, #16]	; (80009b4 <HAL_CAN_MspInit+0x54>)
 80009a2:	f000 fc2b 	bl	80011fc <HAL_GPIO_Init>

}
 80009a6:	bf00      	nop
 80009a8:	3720      	adds	r7, #32
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40023800 	.word	0x40023800
 80009b4:	40020000 	.word	0x40020000

080009b8 <SysTick_Handler>:

#include "stm32f446xx.h"
#include "main.h"

void SysTick_Handler(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80009bc:	f000 f8c8 	bl	8000b50 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80009c0:	f000 fc0e 	bl	80011e0 <HAL_SYSTICK_IRQHandler>
}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009d0:	4a14      	ldr	r2, [pc, #80]	; (8000a24 <_sbrk+0x5c>)
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <_sbrk+0x60>)
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009dc:	4b13      	ldr	r3, [pc, #76]	; (8000a2c <_sbrk+0x64>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d102      	bne.n	80009ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009e4:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <_sbrk+0x64>)
 80009e6:	4a12      	ldr	r2, [pc, #72]	; (8000a30 <_sbrk+0x68>)
 80009e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ea:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <_sbrk+0x64>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4413      	add	r3, r2
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d207      	bcs.n	8000a08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009f8:	f001 feb8 	bl	800276c <__errno>
 80009fc:	4603      	mov	r3, r0
 80009fe:	220c      	movs	r2, #12
 8000a00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a02:	f04f 33ff 	mov.w	r3, #4294967295
 8000a06:	e009      	b.n	8000a1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a08:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <_sbrk+0x64>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a0e:	4b07      	ldr	r3, [pc, #28]	; (8000a2c <_sbrk+0x64>)
 8000a10:	681a      	ldr	r2, [r3, #0]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4413      	add	r3, r2
 8000a16:	4a05      	ldr	r2, [pc, #20]	; (8000a2c <_sbrk+0x64>)
 8000a18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a1a:	68fb      	ldr	r3, [r7, #12]
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3718      	adds	r7, #24
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20020000 	.word	0x20020000
 8000a28:	00000400 	.word	0x00000400
 8000a2c:	2000012c 	.word	0x2000012c
 8000a30:	20000148 	.word	0x20000148

08000a34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a38:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <SystemInit+0x20>)
 8000a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a3e:	4a05      	ldr	r2, [pc, #20]	; (8000a54 <SystemInit+0x20>)
 8000a40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	e000ed00 	.word	0xe000ed00

08000a58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a90 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a5c:	480d      	ldr	r0, [pc, #52]	; (8000a94 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a5e:	490e      	ldr	r1, [pc, #56]	; (8000a98 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a60:	4a0e      	ldr	r2, [pc, #56]	; (8000a9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a64:	e002      	b.n	8000a6c <LoopCopyDataInit>

08000a66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a6a:	3304      	adds	r3, #4

08000a6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a70:	d3f9      	bcc.n	8000a66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a72:	4a0b      	ldr	r2, [pc, #44]	; (8000aa0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a74:	4c0b      	ldr	r4, [pc, #44]	; (8000aa4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a78:	e001      	b.n	8000a7e <LoopFillZerobss>

08000a7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a7c:	3204      	adds	r2, #4

08000a7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a80:	d3fb      	bcc.n	8000a7a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a82:	f7ff ffd7 	bl	8000a34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a86:	f001 fe77 	bl	8002778 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a8a:	f7ff fd9b 	bl	80005c4 <main>
  bx  lr    
 8000a8e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a98:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a9c:	08003130 	.word	0x08003130
  ldr r2, =_sbss
 8000aa0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000aa4:	20000144 	.word	0x20000144

08000aa8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000aa8:	e7fe      	b.n	8000aa8 <ADC_IRQHandler>
	...

08000aac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ab0:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <HAL_Init+0x40>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a0d      	ldr	r2, [pc, #52]	; (8000aec <HAL_Init+0x40>)
 8000ab6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000aba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000abc:	4b0b      	ldr	r3, [pc, #44]	; (8000aec <HAL_Init+0x40>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a0a      	ldr	r2, [pc, #40]	; (8000aec <HAL_Init+0x40>)
 8000ac2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ac6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ac8:	4b08      	ldr	r3, [pc, #32]	; (8000aec <HAL_Init+0x40>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a07      	ldr	r2, [pc, #28]	; (8000aec <HAL_Init+0x40>)
 8000ace:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ad2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad4:	2003      	movs	r0, #3
 8000ad6:	f000 fb25 	bl	8001124 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ada:	200f      	movs	r0, #15
 8000adc:	f000 f808 	bl	8000af0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ae0:	f7ff fee2 	bl	80008a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ae4:	2300      	movs	r3, #0
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40023c00 	.word	0x40023c00

08000af0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000af8:	4b12      	ldr	r3, [pc, #72]	; (8000b44 <HAL_InitTick+0x54>)
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	4b12      	ldr	r3, [pc, #72]	; (8000b48 <HAL_InitTick+0x58>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	4619      	mov	r1, r3
 8000b02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b06:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f000 fb3d 	bl	800118e <HAL_SYSTICK_Config>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	e00e      	b.n	8000b3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2b0f      	cmp	r3, #15
 8000b22:	d80a      	bhi.n	8000b3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b24:	2200      	movs	r2, #0
 8000b26:	6879      	ldr	r1, [r7, #4]
 8000b28:	f04f 30ff 	mov.w	r0, #4294967295
 8000b2c:	f000 fb05 	bl	800113a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b30:	4a06      	ldr	r2, [pc, #24]	; (8000b4c <HAL_InitTick+0x5c>)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b36:	2300      	movs	r3, #0
 8000b38:	e000      	b.n	8000b3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3708      	adds	r7, #8
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20000000 	.word	0x20000000
 8000b48:	20000008 	.word	0x20000008
 8000b4c:	20000004 	.word	0x20000004

08000b50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b54:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <HAL_IncTick+0x20>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	461a      	mov	r2, r3
 8000b5a:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <HAL_IncTick+0x24>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4413      	add	r3, r2
 8000b60:	4a04      	ldr	r2, [pc, #16]	; (8000b74 <HAL_IncTick+0x24>)
 8000b62:	6013      	str	r3, [r2, #0]
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	20000008 	.word	0x20000008
 8000b74:	20000130 	.word	0x20000130

08000b78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b7c:	4b03      	ldr	r3, [pc, #12]	; (8000b8c <HAL_GetTick+0x14>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	20000130 	.word	0x20000130

08000b90 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d101      	bne.n	8000ba2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e0ed      	b.n	8000d7e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d102      	bne.n	8000bb4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000bae:	6878      	ldr	r0, [r7, #4]
 8000bb0:	f7ff fed6 	bl	8000960 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f042 0201 	orr.w	r2, r2, #1
 8000bc2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000bc4:	f7ff ffd8 	bl	8000b78 <HAL_GetTick>
 8000bc8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000bca:	e012      	b.n	8000bf2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000bcc:	f7ff ffd4 	bl	8000b78 <HAL_GetTick>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	2b0a      	cmp	r3, #10
 8000bd8:	d90b      	bls.n	8000bf2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bde:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2205      	movs	r2, #5
 8000bea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e0c5      	b.n	8000d7e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	f003 0301 	and.w	r3, r3, #1
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d0e5      	beq.n	8000bcc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f022 0202 	bic.w	r2, r2, #2
 8000c0e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c10:	f7ff ffb2 	bl	8000b78 <HAL_GetTick>
 8000c14:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c16:	e012      	b.n	8000c3e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c18:	f7ff ffae 	bl	8000b78 <HAL_GetTick>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	2b0a      	cmp	r3, #10
 8000c24:	d90b      	bls.n	8000c3e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c2a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2205      	movs	r2, #5
 8000c36:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e09f      	b.n	8000d7e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f003 0302 	and.w	r3, r3, #2
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d1e5      	bne.n	8000c18 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	7e1b      	ldrb	r3, [r3, #24]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d108      	bne.n	8000c66 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	e007      	b.n	8000c76 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000c74:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	7e5b      	ldrb	r3, [r3, #25]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d108      	bne.n	8000c90 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	e007      	b.n	8000ca0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000c9e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	7e9b      	ldrb	r3, [r3, #26]
 8000ca4:	2b01      	cmp	r3, #1
 8000ca6:	d108      	bne.n	8000cba <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f042 0220 	orr.w	r2, r2, #32
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	e007      	b.n	8000cca <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f022 0220 	bic.w	r2, r2, #32
 8000cc8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	7edb      	ldrb	r3, [r3, #27]
 8000cce:	2b01      	cmp	r3, #1
 8000cd0:	d108      	bne.n	8000ce4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f022 0210 	bic.w	r2, r2, #16
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	e007      	b.n	8000cf4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f042 0210 	orr.w	r2, r2, #16
 8000cf2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	7f1b      	ldrb	r3, [r3, #28]
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d108      	bne.n	8000d0e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f042 0208 	orr.w	r2, r2, #8
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	e007      	b.n	8000d1e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f022 0208 	bic.w	r2, r2, #8
 8000d1c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	7f5b      	ldrb	r3, [r3, #29]
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d108      	bne.n	8000d38 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f042 0204 	orr.w	r2, r2, #4
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	e007      	b.n	8000d48 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f022 0204 	bic.w	r2, r2, #4
 8000d46:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	689a      	ldr	r2, [r3, #8]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	431a      	orrs	r2, r3
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	691b      	ldr	r3, [r3, #16]
 8000d56:	431a      	orrs	r2, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	695b      	ldr	r3, [r3, #20]
 8000d5c:	ea42 0103 	orr.w	r1, r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	1e5a      	subs	r2, r3, #1
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	430a      	orrs	r2, r1
 8000d6c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2200      	movs	r2, #0
 8000d72:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2201      	movs	r2, #1
 8000d78:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000d7c:	2300      	movs	r3, #0
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3710      	adds	r7, #16
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000d86:	b480      	push	{r7}
 8000d88:	b089      	sub	sp, #36	; 0x24
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	60f8      	str	r0, [r7, #12]
 8000d8e:	60b9      	str	r1, [r7, #8]
 8000d90:	607a      	str	r2, [r7, #4]
 8000d92:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000da4:	7ffb      	ldrb	r3, [r7, #31]
 8000da6:	2b01      	cmp	r3, #1
 8000da8:	d003      	beq.n	8000db2 <HAL_CAN_AddTxMessage+0x2c>
 8000daa:	7ffb      	ldrb	r3, [r7, #31]
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	f040 80b8 	bne.w	8000f22 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000db2:	69bb      	ldr	r3, [r7, #24]
 8000db4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d10a      	bne.n	8000dd2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d105      	bne.n	8000dd2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	f000 80a0 	beq.w	8000f12 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000dd2:	69bb      	ldr	r3, [r7, #24]
 8000dd4:	0e1b      	lsrs	r3, r3, #24
 8000dd6:	f003 0303 	and.w	r3, r3, #3
 8000dda:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d907      	bls.n	8000df2 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000dee:	2301      	movs	r3, #1
 8000df0:	e09e      	b.n	8000f30 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000df2:	2201      	movs	r2, #1
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	409a      	lsls	r2, r3
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d10d      	bne.n	8000e20 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e0e:	68f9      	ldr	r1, [r7, #12]
 8000e10:	6809      	ldr	r1, [r1, #0]
 8000e12:	431a      	orrs	r2, r3
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	3318      	adds	r3, #24
 8000e18:	011b      	lsls	r3, r3, #4
 8000e1a:	440b      	add	r3, r1
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	e00f      	b.n	8000e40 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e2a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e30:	68f9      	ldr	r1, [r7, #12]
 8000e32:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000e34:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	3318      	adds	r3, #24
 8000e3a:	011b      	lsls	r3, r3, #4
 8000e3c:	440b      	add	r3, r1
 8000e3e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	6819      	ldr	r1, [r3, #0]
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	691a      	ldr	r2, [r3, #16]
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	3318      	adds	r3, #24
 8000e4c:	011b      	lsls	r3, r3, #4
 8000e4e:	440b      	add	r3, r1
 8000e50:	3304      	adds	r3, #4
 8000e52:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	7d1b      	ldrb	r3, [r3, #20]
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d111      	bne.n	8000e80 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	3318      	adds	r3, #24
 8000e64:	011b      	lsls	r3, r3, #4
 8000e66:	4413      	add	r3, r2
 8000e68:	3304      	adds	r3, #4
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	68fa      	ldr	r2, [r7, #12]
 8000e6e:	6811      	ldr	r1, [r2, #0]
 8000e70:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	3318      	adds	r3, #24
 8000e78:	011b      	lsls	r3, r3, #4
 8000e7a:	440b      	add	r3, r1
 8000e7c:	3304      	adds	r3, #4
 8000e7e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3307      	adds	r3, #7
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	061a      	lsls	r2, r3, #24
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	3306      	adds	r3, #6
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	041b      	lsls	r3, r3, #16
 8000e90:	431a      	orrs	r2, r3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	3305      	adds	r3, #5
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	021b      	lsls	r3, r3, #8
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	687a      	ldr	r2, [r7, #4]
 8000e9e:	3204      	adds	r2, #4
 8000ea0:	7812      	ldrb	r2, [r2, #0]
 8000ea2:	4610      	mov	r0, r2
 8000ea4:	68fa      	ldr	r2, [r7, #12]
 8000ea6:	6811      	ldr	r1, [r2, #0]
 8000ea8:	ea43 0200 	orr.w	r2, r3, r0
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	011b      	lsls	r3, r3, #4
 8000eb0:	440b      	add	r3, r1
 8000eb2:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000eb6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	3303      	adds	r3, #3
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	061a      	lsls	r2, r3, #24
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3302      	adds	r3, #2
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	041b      	lsls	r3, r3, #16
 8000ec8:	431a      	orrs	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	021b      	lsls	r3, r3, #8
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	687a      	ldr	r2, [r7, #4]
 8000ed6:	7812      	ldrb	r2, [r2, #0]
 8000ed8:	4610      	mov	r0, r2
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	6811      	ldr	r1, [r2, #0]
 8000ede:	ea43 0200 	orr.w	r2, r3, r0
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	011b      	lsls	r3, r3, #4
 8000ee6:	440b      	add	r3, r1
 8000ee8:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000eec:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	3318      	adds	r3, #24
 8000ef6:	011b      	lsls	r3, r3, #4
 8000ef8:	4413      	add	r3, r2
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	68fa      	ldr	r2, [r7, #12]
 8000efe:	6811      	ldr	r1, [r2, #0]
 8000f00:	f043 0201 	orr.w	r2, r3, #1
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	3318      	adds	r3, #24
 8000f08:	011b      	lsls	r3, r3, #4
 8000f0a:	440b      	add	r3, r1
 8000f0c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	e00e      	b.n	8000f30 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f16:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e006      	b.n	8000f30 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f26:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
  }
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3724      	adds	r7, #36	; 0x24
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b085      	sub	sp, #20
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f50:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f52:	7afb      	ldrb	r3, [r7, #11]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d002      	beq.n	8000f5e <HAL_CAN_IsTxMessagePending+0x22>
 8000f58:	7afb      	ldrb	r3, [r7, #11]
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d10b      	bne.n	8000f76 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	689a      	ldr	r2, [r3, #8]
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	069b      	lsls	r3, r3, #26
 8000f68:	401a      	ands	r2, r3
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	069b      	lsls	r3, r3, #26
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d001      	beq.n	8000f76 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8000f72:	2301      	movs	r3, #1
 8000f74:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8000f76:	68fb      	ldr	r3, [r7, #12]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f003 0307 	and.w	r3, r3, #7
 8000f92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f94:	4b0c      	ldr	r3, [pc, #48]	; (8000fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f9a:	68ba      	ldr	r2, [r7, #8]
 8000f9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fb6:	4a04      	ldr	r2, [pc, #16]	; (8000fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	60d3      	str	r3, [r2, #12]
}
 8000fbc:	bf00      	nop
 8000fbe:	3714      	adds	r7, #20
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fd0:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <__NVIC_GetPriorityGrouping+0x18>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	0a1b      	lsrs	r3, r3, #8
 8000fd6:	f003 0307 	and.w	r3, r3, #7
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	db0b      	blt.n	8001012 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	f003 021f 	and.w	r2, r3, #31
 8001000:	4907      	ldr	r1, [pc, #28]	; (8001020 <__NVIC_EnableIRQ+0x38>)
 8001002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001006:	095b      	lsrs	r3, r3, #5
 8001008:	2001      	movs	r0, #1
 800100a:	fa00 f202 	lsl.w	r2, r0, r2
 800100e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001012:	bf00      	nop
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	e000e100 	.word	0xe000e100

08001024 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	6039      	str	r1, [r7, #0]
 800102e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001034:	2b00      	cmp	r3, #0
 8001036:	db0a      	blt.n	800104e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	b2da      	uxtb	r2, r3
 800103c:	490c      	ldr	r1, [pc, #48]	; (8001070 <__NVIC_SetPriority+0x4c>)
 800103e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001042:	0112      	lsls	r2, r2, #4
 8001044:	b2d2      	uxtb	r2, r2
 8001046:	440b      	add	r3, r1
 8001048:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800104c:	e00a      	b.n	8001064 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	b2da      	uxtb	r2, r3
 8001052:	4908      	ldr	r1, [pc, #32]	; (8001074 <__NVIC_SetPriority+0x50>)
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f003 030f 	and.w	r3, r3, #15
 800105a:	3b04      	subs	r3, #4
 800105c:	0112      	lsls	r2, r2, #4
 800105e:	b2d2      	uxtb	r2, r2
 8001060:	440b      	add	r3, r1
 8001062:	761a      	strb	r2, [r3, #24]
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	e000e100 	.word	0xe000e100
 8001074:	e000ed00 	.word	0xe000ed00

08001078 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001078:	b480      	push	{r7}
 800107a:	b089      	sub	sp, #36	; 0x24
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	f003 0307 	and.w	r3, r3, #7
 800108a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	f1c3 0307 	rsb	r3, r3, #7
 8001092:	2b04      	cmp	r3, #4
 8001094:	bf28      	it	cs
 8001096:	2304      	movcs	r3, #4
 8001098:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	3304      	adds	r3, #4
 800109e:	2b06      	cmp	r3, #6
 80010a0:	d902      	bls.n	80010a8 <NVIC_EncodePriority+0x30>
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	3b03      	subs	r3, #3
 80010a6:	e000      	b.n	80010aa <NVIC_EncodePriority+0x32>
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ac:	f04f 32ff 	mov.w	r2, #4294967295
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	43da      	mvns	r2, r3
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	401a      	ands	r2, r3
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010c0:	f04f 31ff 	mov.w	r1, #4294967295
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ca:	43d9      	mvns	r1, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d0:	4313      	orrs	r3, r2
         );
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3724      	adds	r7, #36	; 0x24
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
	...

080010e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010f0:	d301      	bcc.n	80010f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010f2:	2301      	movs	r3, #1
 80010f4:	e00f      	b.n	8001116 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010f6:	4a0a      	ldr	r2, [pc, #40]	; (8001120 <SysTick_Config+0x40>)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010fe:	210f      	movs	r1, #15
 8001100:	f04f 30ff 	mov.w	r0, #4294967295
 8001104:	f7ff ff8e 	bl	8001024 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001108:	4b05      	ldr	r3, [pc, #20]	; (8001120 <SysTick_Config+0x40>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800110e:	4b04      	ldr	r3, [pc, #16]	; (8001120 <SysTick_Config+0x40>)
 8001110:	2207      	movs	r2, #7
 8001112:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001114:	2300      	movs	r3, #0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	e000e010 	.word	0xe000e010

08001124 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ff29 	bl	8000f84 <__NVIC_SetPriorityGrouping>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800113a:	b580      	push	{r7, lr}
 800113c:	b086      	sub	sp, #24
 800113e:	af00      	add	r7, sp, #0
 8001140:	4603      	mov	r3, r0
 8001142:	60b9      	str	r1, [r7, #8]
 8001144:	607a      	str	r2, [r7, #4]
 8001146:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800114c:	f7ff ff3e 	bl	8000fcc <__NVIC_GetPriorityGrouping>
 8001150:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	68b9      	ldr	r1, [r7, #8]
 8001156:	6978      	ldr	r0, [r7, #20]
 8001158:	f7ff ff8e 	bl	8001078 <NVIC_EncodePriority>
 800115c:	4602      	mov	r2, r0
 800115e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001162:	4611      	mov	r1, r2
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ff5d 	bl	8001024 <__NVIC_SetPriority>
}
 800116a:	bf00      	nop
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	4603      	mov	r3, r0
 800117a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800117c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff ff31 	bl	8000fe8 <__NVIC_EnableIRQ>
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	b082      	sub	sp, #8
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff ffa2 	bl	80010e0 <SysTick_Config>
 800119c:	4603      	mov	r3, r0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
	...

080011a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2b04      	cmp	r3, #4
 80011b4:	d106      	bne.n	80011c4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80011b6:	4b09      	ldr	r3, [pc, #36]	; (80011dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a08      	ldr	r2, [pc, #32]	; (80011dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80011bc:	f043 0304 	orr.w	r3, r3, #4
 80011c0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80011c2:	e005      	b.n	80011d0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80011c4:	4b05      	ldr	r3, [pc, #20]	; (80011dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a04      	ldr	r2, [pc, #16]	; (80011dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80011ca:	f023 0304 	bic.w	r3, r3, #4
 80011ce:	6013      	str	r3, [r2, #0]
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	e000e010 	.word	0xe000e010

080011e0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80011e4:	f000 f802 	bl	80011ec <HAL_SYSTICK_Callback>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}

080011ec <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
	...

080011fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b089      	sub	sp, #36	; 0x24
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001206:	2300      	movs	r3, #0
 8001208:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800120a:	2300      	movs	r3, #0
 800120c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800120e:	2300      	movs	r3, #0
 8001210:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001212:	2300      	movs	r3, #0
 8001214:	61fb      	str	r3, [r7, #28]
 8001216:	e165      	b.n	80014e4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001218:	2201      	movs	r2, #1
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	697a      	ldr	r2, [r7, #20]
 8001228:	4013      	ands	r3, r2
 800122a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800122c:	693a      	ldr	r2, [r7, #16]
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	429a      	cmp	r2, r3
 8001232:	f040 8154 	bne.w	80014de <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f003 0303 	and.w	r3, r3, #3
 800123e:	2b01      	cmp	r3, #1
 8001240:	d005      	beq.n	800124e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800124a:	2b02      	cmp	r3, #2
 800124c:	d130      	bne.n	80012b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	2203      	movs	r2, #3
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43db      	mvns	r3, r3
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	4013      	ands	r3, r2
 8001264:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	68da      	ldr	r2, [r3, #12]
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	fa02 f303 	lsl.w	r3, r2, r3
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	4313      	orrs	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001284:	2201      	movs	r2, #1
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	4013      	ands	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	091b      	lsrs	r3, r3, #4
 800129a:	f003 0201 	and.w	r2, r3, #1
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f003 0303 	and.w	r3, r3, #3
 80012b8:	2b03      	cmp	r3, #3
 80012ba:	d017      	beq.n	80012ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	2203      	movs	r2, #3
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	43db      	mvns	r3, r3
 80012ce:	69ba      	ldr	r2, [r7, #24]
 80012d0:	4013      	ands	r3, r2
 80012d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	689a      	ldr	r2, [r3, #8]
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f003 0303 	and.w	r3, r3, #3
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d123      	bne.n	8001340 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	08da      	lsrs	r2, r3, #3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3208      	adds	r2, #8
 8001300:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001304:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	f003 0307 	and.w	r3, r3, #7
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	220f      	movs	r2, #15
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	43db      	mvns	r3, r3
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4013      	ands	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	691a      	ldr	r2, [r3, #16]
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4313      	orrs	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	08da      	lsrs	r2, r3, #3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	3208      	adds	r2, #8
 800133a:	69b9      	ldr	r1, [r7, #24]
 800133c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	2203      	movs	r2, #3
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f003 0203 	and.w	r2, r3, #3
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	4313      	orrs	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800137c:	2b00      	cmp	r3, #0
 800137e:	f000 80ae 	beq.w	80014de <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	4b5d      	ldr	r3, [pc, #372]	; (80014fc <HAL_GPIO_Init+0x300>)
 8001388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138a:	4a5c      	ldr	r2, [pc, #368]	; (80014fc <HAL_GPIO_Init+0x300>)
 800138c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001390:	6453      	str	r3, [r2, #68]	; 0x44
 8001392:	4b5a      	ldr	r3, [pc, #360]	; (80014fc <HAL_GPIO_Init+0x300>)
 8001394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001396:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800139e:	4a58      	ldr	r2, [pc, #352]	; (8001500 <HAL_GPIO_Init+0x304>)
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	089b      	lsrs	r3, r3, #2
 80013a4:	3302      	adds	r3, #2
 80013a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	f003 0303 	and.w	r3, r3, #3
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	220f      	movs	r2, #15
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	43db      	mvns	r3, r3
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	4013      	ands	r3, r2
 80013c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a4f      	ldr	r2, [pc, #316]	; (8001504 <HAL_GPIO_Init+0x308>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d025      	beq.n	8001416 <HAL_GPIO_Init+0x21a>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a4e      	ldr	r2, [pc, #312]	; (8001508 <HAL_GPIO_Init+0x30c>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d01f      	beq.n	8001412 <HAL_GPIO_Init+0x216>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a4d      	ldr	r2, [pc, #308]	; (800150c <HAL_GPIO_Init+0x310>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d019      	beq.n	800140e <HAL_GPIO_Init+0x212>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a4c      	ldr	r2, [pc, #304]	; (8001510 <HAL_GPIO_Init+0x314>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d013      	beq.n	800140a <HAL_GPIO_Init+0x20e>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a4b      	ldr	r2, [pc, #300]	; (8001514 <HAL_GPIO_Init+0x318>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d00d      	beq.n	8001406 <HAL_GPIO_Init+0x20a>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a4a      	ldr	r2, [pc, #296]	; (8001518 <HAL_GPIO_Init+0x31c>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d007      	beq.n	8001402 <HAL_GPIO_Init+0x206>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a49      	ldr	r2, [pc, #292]	; (800151c <HAL_GPIO_Init+0x320>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d101      	bne.n	80013fe <HAL_GPIO_Init+0x202>
 80013fa:	2306      	movs	r3, #6
 80013fc:	e00c      	b.n	8001418 <HAL_GPIO_Init+0x21c>
 80013fe:	2307      	movs	r3, #7
 8001400:	e00a      	b.n	8001418 <HAL_GPIO_Init+0x21c>
 8001402:	2305      	movs	r3, #5
 8001404:	e008      	b.n	8001418 <HAL_GPIO_Init+0x21c>
 8001406:	2304      	movs	r3, #4
 8001408:	e006      	b.n	8001418 <HAL_GPIO_Init+0x21c>
 800140a:	2303      	movs	r3, #3
 800140c:	e004      	b.n	8001418 <HAL_GPIO_Init+0x21c>
 800140e:	2302      	movs	r3, #2
 8001410:	e002      	b.n	8001418 <HAL_GPIO_Init+0x21c>
 8001412:	2301      	movs	r3, #1
 8001414:	e000      	b.n	8001418 <HAL_GPIO_Init+0x21c>
 8001416:	2300      	movs	r3, #0
 8001418:	69fa      	ldr	r2, [r7, #28]
 800141a:	f002 0203 	and.w	r2, r2, #3
 800141e:	0092      	lsls	r2, r2, #2
 8001420:	4093      	lsls	r3, r2
 8001422:	69ba      	ldr	r2, [r7, #24]
 8001424:	4313      	orrs	r3, r2
 8001426:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001428:	4935      	ldr	r1, [pc, #212]	; (8001500 <HAL_GPIO_Init+0x304>)
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	089b      	lsrs	r3, r3, #2
 800142e:	3302      	adds	r3, #2
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001436:	4b3a      	ldr	r3, [pc, #232]	; (8001520 <HAL_GPIO_Init+0x324>)
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4313      	orrs	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800145a:	4a31      	ldr	r2, [pc, #196]	; (8001520 <HAL_GPIO_Init+0x324>)
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001460:	4b2f      	ldr	r3, [pc, #188]	; (8001520 <HAL_GPIO_Init+0x324>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	43db      	mvns	r3, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4013      	ands	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d003      	beq.n	8001484 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001484:	4a26      	ldr	r2, [pc, #152]	; (8001520 <HAL_GPIO_Init+0x324>)
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800148a:	4b25      	ldr	r3, [pc, #148]	; (8001520 <HAL_GPIO_Init+0x324>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	43db      	mvns	r3, r3
 8001494:	69ba      	ldr	r2, [r7, #24]
 8001496:	4013      	ands	r3, r2
 8001498:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d003      	beq.n	80014ae <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80014a6:	69ba      	ldr	r2, [r7, #24]
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	4313      	orrs	r3, r2
 80014ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014ae:	4a1c      	ldr	r2, [pc, #112]	; (8001520 <HAL_GPIO_Init+0x324>)
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014b4:	4b1a      	ldr	r3, [pc, #104]	; (8001520 <HAL_GPIO_Init+0x324>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	43db      	mvns	r3, r3
 80014be:	69ba      	ldr	r2, [r7, #24]
 80014c0:	4013      	ands	r3, r2
 80014c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d003      	beq.n	80014d8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80014d0:	69ba      	ldr	r2, [r7, #24]
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014d8:	4a11      	ldr	r2, [pc, #68]	; (8001520 <HAL_GPIO_Init+0x324>)
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3301      	adds	r3, #1
 80014e2:	61fb      	str	r3, [r7, #28]
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	2b0f      	cmp	r3, #15
 80014e8:	f67f ae96 	bls.w	8001218 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	3724      	adds	r7, #36	; 0x24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40023800 	.word	0x40023800
 8001500:	40013800 	.word	0x40013800
 8001504:	40020000 	.word	0x40020000
 8001508:	40020400 	.word	0x40020400
 800150c:	40020800 	.word	0x40020800
 8001510:	40020c00 	.word	0x40020c00
 8001514:	40021000 	.word	0x40021000
 8001518:	40021400 	.word	0x40021400
 800151c:	40021800 	.word	0x40021800
 8001520:	40013c00 	.word	0x40013c00

08001524 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d101      	bne.n	8001538 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e0cc      	b.n	80016d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001538:	4b68      	ldr	r3, [pc, #416]	; (80016dc <HAL_RCC_ClockConfig+0x1b8>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 030f 	and.w	r3, r3, #15
 8001540:	683a      	ldr	r2, [r7, #0]
 8001542:	429a      	cmp	r2, r3
 8001544:	d90c      	bls.n	8001560 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001546:	4b65      	ldr	r3, [pc, #404]	; (80016dc <HAL_RCC_ClockConfig+0x1b8>)
 8001548:	683a      	ldr	r2, [r7, #0]
 800154a:	b2d2      	uxtb	r2, r2
 800154c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800154e:	4b63      	ldr	r3, [pc, #396]	; (80016dc <HAL_RCC_ClockConfig+0x1b8>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 030f 	and.w	r3, r3, #15
 8001556:	683a      	ldr	r2, [r7, #0]
 8001558:	429a      	cmp	r2, r3
 800155a:	d001      	beq.n	8001560 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e0b8      	b.n	80016d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0302 	and.w	r3, r3, #2
 8001568:	2b00      	cmp	r3, #0
 800156a:	d020      	beq.n	80015ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f003 0304 	and.w	r3, r3, #4
 8001574:	2b00      	cmp	r3, #0
 8001576:	d005      	beq.n	8001584 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001578:	4b59      	ldr	r3, [pc, #356]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	4a58      	ldr	r2, [pc, #352]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 800157e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001582:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 0308 	and.w	r3, r3, #8
 800158c:	2b00      	cmp	r3, #0
 800158e:	d005      	beq.n	800159c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001590:	4b53      	ldr	r3, [pc, #332]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	4a52      	ldr	r2, [pc, #328]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001596:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800159a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800159c:	4b50      	ldr	r3, [pc, #320]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	494d      	ldr	r1, [pc, #308]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 80015aa:	4313      	orrs	r3, r2
 80015ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d044      	beq.n	8001644 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d107      	bne.n	80015d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015c2:	4b47      	ldr	r3, [pc, #284]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d119      	bne.n	8001602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e07f      	b.n	80016d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d003      	beq.n	80015e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015de:	2b03      	cmp	r3, #3
 80015e0:	d107      	bne.n	80015f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015e2:	4b3f      	ldr	r3, [pc, #252]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d109      	bne.n	8001602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e06f      	b.n	80016d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015f2:	4b3b      	ldr	r3, [pc, #236]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e067      	b.n	80016d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001602:	4b37      	ldr	r3, [pc, #220]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f023 0203 	bic.w	r2, r3, #3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	4934      	ldr	r1, [pc, #208]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001610:	4313      	orrs	r3, r2
 8001612:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001614:	f7ff fab0 	bl	8000b78 <HAL_GetTick>
 8001618:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800161a:	e00a      	b.n	8001632 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800161c:	f7ff faac 	bl	8000b78 <HAL_GetTick>
 8001620:	4602      	mov	r2, r0
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	f241 3288 	movw	r2, #5000	; 0x1388
 800162a:	4293      	cmp	r3, r2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e04f      	b.n	80016d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001632:	4b2b      	ldr	r3, [pc, #172]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f003 020c 	and.w	r2, r3, #12
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	429a      	cmp	r2, r3
 8001642:	d1eb      	bne.n	800161c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001644:	4b25      	ldr	r3, [pc, #148]	; (80016dc <HAL_RCC_ClockConfig+0x1b8>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 030f 	and.w	r3, r3, #15
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d20c      	bcs.n	800166c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001652:	4b22      	ldr	r3, [pc, #136]	; (80016dc <HAL_RCC_ClockConfig+0x1b8>)
 8001654:	683a      	ldr	r2, [r7, #0]
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800165a:	4b20      	ldr	r3, [pc, #128]	; (80016dc <HAL_RCC_ClockConfig+0x1b8>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 030f 	and.w	r3, r3, #15
 8001662:	683a      	ldr	r2, [r7, #0]
 8001664:	429a      	cmp	r2, r3
 8001666:	d001      	beq.n	800166c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e032      	b.n	80016d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0304 	and.w	r3, r3, #4
 8001674:	2b00      	cmp	r3, #0
 8001676:	d008      	beq.n	800168a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001678:	4b19      	ldr	r3, [pc, #100]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	4916      	ldr	r1, [pc, #88]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001686:	4313      	orrs	r3, r2
 8001688:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0308 	and.w	r3, r3, #8
 8001692:	2b00      	cmp	r3, #0
 8001694:	d009      	beq.n	80016aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001696:	4b12      	ldr	r3, [pc, #72]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	691b      	ldr	r3, [r3, #16]
 80016a2:	00db      	lsls	r3, r3, #3
 80016a4:	490e      	ldr	r1, [pc, #56]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 80016a6:	4313      	orrs	r3, r2
 80016a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016aa:	f000 f855 	bl	8001758 <HAL_RCC_GetSysClockFreq>
 80016ae:	4602      	mov	r2, r0
 80016b0:	4b0b      	ldr	r3, [pc, #44]	; (80016e0 <HAL_RCC_ClockConfig+0x1bc>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	091b      	lsrs	r3, r3, #4
 80016b6:	f003 030f 	and.w	r3, r3, #15
 80016ba:	490a      	ldr	r1, [pc, #40]	; (80016e4 <HAL_RCC_ClockConfig+0x1c0>)
 80016bc:	5ccb      	ldrb	r3, [r1, r3]
 80016be:	fa22 f303 	lsr.w	r3, r2, r3
 80016c2:	4a09      	ldr	r2, [pc, #36]	; (80016e8 <HAL_RCC_ClockConfig+0x1c4>)
 80016c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80016c6:	4b09      	ldr	r3, [pc, #36]	; (80016ec <HAL_RCC_ClockConfig+0x1c8>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fa10 	bl	8000af0 <HAL_InitTick>

  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40023c00 	.word	0x40023c00
 80016e0:	40023800 	.word	0x40023800
 80016e4:	080030d4 	.word	0x080030d4
 80016e8:	20000000 	.word	0x20000000
 80016ec:	20000004 	.word	0x20000004

080016f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016f4:	4b03      	ldr	r3, [pc, #12]	; (8001704 <HAL_RCC_GetHCLKFreq+0x14>)
 80016f6:	681b      	ldr	r3, [r3, #0]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	20000000 	.word	0x20000000

08001708 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800170c:	f7ff fff0 	bl	80016f0 <HAL_RCC_GetHCLKFreq>
 8001710:	4602      	mov	r2, r0
 8001712:	4b05      	ldr	r3, [pc, #20]	; (8001728 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	0a9b      	lsrs	r3, r3, #10
 8001718:	f003 0307 	and.w	r3, r3, #7
 800171c:	4903      	ldr	r1, [pc, #12]	; (800172c <HAL_RCC_GetPCLK1Freq+0x24>)
 800171e:	5ccb      	ldrb	r3, [r1, r3]
 8001720:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001724:	4618      	mov	r0, r3
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40023800 	.word	0x40023800
 800172c:	080030e4 	.word	0x080030e4

08001730 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001734:	f7ff ffdc 	bl	80016f0 <HAL_RCC_GetHCLKFreq>
 8001738:	4602      	mov	r2, r0
 800173a:	4b05      	ldr	r3, [pc, #20]	; (8001750 <HAL_RCC_GetPCLK2Freq+0x20>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	0b5b      	lsrs	r3, r3, #13
 8001740:	f003 0307 	and.w	r3, r3, #7
 8001744:	4903      	ldr	r1, [pc, #12]	; (8001754 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001746:	5ccb      	ldrb	r3, [r1, r3]
 8001748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800174c:	4618      	mov	r0, r3
 800174e:	bd80      	pop	{r7, pc}
 8001750:	40023800 	.word	0x40023800
 8001754:	080030e4 	.word	0x080030e4

08001758 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001758:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800175c:	b0a6      	sub	sp, #152	; 0x98
 800175e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001760:	2300      	movs	r3, #0
 8001762:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8001766:	2300      	movs	r3, #0
 8001768:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 800176c:	2300      	movs	r3, #0
 800176e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8001772:	2300      	movs	r3, #0
 8001774:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8001778:	2300      	movs	r3, #0
 800177a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800177e:	4bc8      	ldr	r3, [pc, #800]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f003 030c 	and.w	r3, r3, #12
 8001786:	2b0c      	cmp	r3, #12
 8001788:	f200 817e 	bhi.w	8001a88 <HAL_RCC_GetSysClockFreq+0x330>
 800178c:	a201      	add	r2, pc, #4	; (adr r2, 8001794 <HAL_RCC_GetSysClockFreq+0x3c>)
 800178e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001792:	bf00      	nop
 8001794:	080017c9 	.word	0x080017c9
 8001798:	08001a89 	.word	0x08001a89
 800179c:	08001a89 	.word	0x08001a89
 80017a0:	08001a89 	.word	0x08001a89
 80017a4:	080017d1 	.word	0x080017d1
 80017a8:	08001a89 	.word	0x08001a89
 80017ac:	08001a89 	.word	0x08001a89
 80017b0:	08001a89 	.word	0x08001a89
 80017b4:	080017d9 	.word	0x080017d9
 80017b8:	08001a89 	.word	0x08001a89
 80017bc:	08001a89 	.word	0x08001a89
 80017c0:	08001a89 	.word	0x08001a89
 80017c4:	08001943 	.word	0x08001943
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80017c8:	4bb6      	ldr	r3, [pc, #728]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x34c>)
 80017ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 80017ce:	e15f      	b.n	8001a90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80017d0:	4bb5      	ldr	r3, [pc, #724]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0x350>)
 80017d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80017d6:	e15b      	b.n	8001a90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017d8:	4bb1      	ldr	r3, [pc, #708]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x348>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017e4:	4bae      	ldr	r3, [pc, #696]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x348>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d031      	beq.n	8001854 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017f0:	4bab      	ldr	r3, [pc, #684]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x348>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	099b      	lsrs	r3, r3, #6
 80017f6:	2200      	movs	r2, #0
 80017f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80017fa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80017fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80017fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001802:	663b      	str	r3, [r7, #96]	; 0x60
 8001804:	2300      	movs	r3, #0
 8001806:	667b      	str	r3, [r7, #100]	; 0x64
 8001808:	4ba7      	ldr	r3, [pc, #668]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0x350>)
 800180a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800180e:	462a      	mov	r2, r5
 8001810:	fb03 f202 	mul.w	r2, r3, r2
 8001814:	2300      	movs	r3, #0
 8001816:	4621      	mov	r1, r4
 8001818:	fb01 f303 	mul.w	r3, r1, r3
 800181c:	4413      	add	r3, r2
 800181e:	4aa2      	ldr	r2, [pc, #648]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001820:	4621      	mov	r1, r4
 8001822:	fba1 1202 	umull	r1, r2, r1, r2
 8001826:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001828:	460a      	mov	r2, r1
 800182a:	67ba      	str	r2, [r7, #120]	; 0x78
 800182c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800182e:	4413      	add	r3, r2
 8001830:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001832:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001836:	2200      	movs	r2, #0
 8001838:	65bb      	str	r3, [r7, #88]	; 0x58
 800183a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800183c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001840:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001844:	f7fe fd3c 	bl	80002c0 <__aeabi_uldivmod>
 8001848:	4602      	mov	r2, r0
 800184a:	460b      	mov	r3, r1
 800184c:	4613      	mov	r3, r2
 800184e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001852:	e064      	b.n	800191e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001854:	4b92      	ldr	r3, [pc, #584]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	099b      	lsrs	r3, r3, #6
 800185a:	2200      	movs	r2, #0
 800185c:	653b      	str	r3, [r7, #80]	; 0x50
 800185e:	657a      	str	r2, [r7, #84]	; 0x54
 8001860:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001866:	64bb      	str	r3, [r7, #72]	; 0x48
 8001868:	2300      	movs	r3, #0
 800186a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800186c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8001870:	4622      	mov	r2, r4
 8001872:	462b      	mov	r3, r5
 8001874:	f04f 0000 	mov.w	r0, #0
 8001878:	f04f 0100 	mov.w	r1, #0
 800187c:	0159      	lsls	r1, r3, #5
 800187e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001882:	0150      	lsls	r0, r2, #5
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	4621      	mov	r1, r4
 800188a:	1a51      	subs	r1, r2, r1
 800188c:	6139      	str	r1, [r7, #16]
 800188e:	4629      	mov	r1, r5
 8001890:	eb63 0301 	sbc.w	r3, r3, r1
 8001894:	617b      	str	r3, [r7, #20]
 8001896:	f04f 0200 	mov.w	r2, #0
 800189a:	f04f 0300 	mov.w	r3, #0
 800189e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80018a2:	4659      	mov	r1, fp
 80018a4:	018b      	lsls	r3, r1, #6
 80018a6:	4651      	mov	r1, sl
 80018a8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018ac:	4651      	mov	r1, sl
 80018ae:	018a      	lsls	r2, r1, #6
 80018b0:	4651      	mov	r1, sl
 80018b2:	ebb2 0801 	subs.w	r8, r2, r1
 80018b6:	4659      	mov	r1, fp
 80018b8:	eb63 0901 	sbc.w	r9, r3, r1
 80018bc:	f04f 0200 	mov.w	r2, #0
 80018c0:	f04f 0300 	mov.w	r3, #0
 80018c4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018c8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018cc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018d0:	4690      	mov	r8, r2
 80018d2:	4699      	mov	r9, r3
 80018d4:	4623      	mov	r3, r4
 80018d6:	eb18 0303 	adds.w	r3, r8, r3
 80018da:	60bb      	str	r3, [r7, #8]
 80018dc:	462b      	mov	r3, r5
 80018de:	eb49 0303 	adc.w	r3, r9, r3
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	f04f 0200 	mov.w	r2, #0
 80018e8:	f04f 0300 	mov.w	r3, #0
 80018ec:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80018f0:	4629      	mov	r1, r5
 80018f2:	028b      	lsls	r3, r1, #10
 80018f4:	4621      	mov	r1, r4
 80018f6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018fa:	4621      	mov	r1, r4
 80018fc:	028a      	lsls	r2, r1, #10
 80018fe:	4610      	mov	r0, r2
 8001900:	4619      	mov	r1, r3
 8001902:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001906:	2200      	movs	r2, #0
 8001908:	643b      	str	r3, [r7, #64]	; 0x40
 800190a:	647a      	str	r2, [r7, #68]	; 0x44
 800190c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001910:	f7fe fcd6 	bl	80002c0 <__aeabi_uldivmod>
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	4613      	mov	r3, r2
 800191a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800191e:	4b60      	ldr	r3, [pc, #384]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	0c1b      	lsrs	r3, r3, #16
 8001924:	f003 0303 	and.w	r3, r3, #3
 8001928:	3301      	adds	r3, #1
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8001930:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001934:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001938:	fbb2 f3f3 	udiv	r3, r2, r3
 800193c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001940:	e0a6      	b.n	8001a90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001942:	4b57      	ldr	r3, [pc, #348]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800194a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800194e:	4b54      	ldr	r3, [pc, #336]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d02a      	beq.n	80019b0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800195a:	4b51      	ldr	r3, [pc, #324]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	099b      	lsrs	r3, r3, #6
 8001960:	2200      	movs	r2, #0
 8001962:	63bb      	str	r3, [r7, #56]	; 0x38
 8001964:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001968:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800196c:	2100      	movs	r1, #0
 800196e:	4b4e      	ldr	r3, [pc, #312]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001970:	fb03 f201 	mul.w	r2, r3, r1
 8001974:	2300      	movs	r3, #0
 8001976:	fb00 f303 	mul.w	r3, r0, r3
 800197a:	4413      	add	r3, r2
 800197c:	4a4a      	ldr	r2, [pc, #296]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0x350>)
 800197e:	fba0 1202 	umull	r1, r2, r0, r2
 8001982:	677a      	str	r2, [r7, #116]	; 0x74
 8001984:	460a      	mov	r2, r1
 8001986:	673a      	str	r2, [r7, #112]	; 0x70
 8001988:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800198a:	4413      	add	r3, r2
 800198c:	677b      	str	r3, [r7, #116]	; 0x74
 800198e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001992:	2200      	movs	r2, #0
 8001994:	633b      	str	r3, [r7, #48]	; 0x30
 8001996:	637a      	str	r2, [r7, #52]	; 0x34
 8001998:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800199c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80019a0:	f7fe fc8e 	bl	80002c0 <__aeabi_uldivmod>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4613      	mov	r3, r2
 80019aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80019ae:	e05b      	b.n	8001a68 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019b0:	4b3b      	ldr	r3, [pc, #236]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x348>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	099b      	lsrs	r3, r3, #6
 80019b6:	2200      	movs	r2, #0
 80019b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80019ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019c2:	623b      	str	r3, [r7, #32]
 80019c4:	2300      	movs	r3, #0
 80019c6:	627b      	str	r3, [r7, #36]	; 0x24
 80019c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80019cc:	4642      	mov	r2, r8
 80019ce:	464b      	mov	r3, r9
 80019d0:	f04f 0000 	mov.w	r0, #0
 80019d4:	f04f 0100 	mov.w	r1, #0
 80019d8:	0159      	lsls	r1, r3, #5
 80019da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019de:	0150      	lsls	r0, r2, #5
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4641      	mov	r1, r8
 80019e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80019ea:	4649      	mov	r1, r9
 80019ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80019f0:	f04f 0200 	mov.w	r2, #0
 80019f4:	f04f 0300 	mov.w	r3, #0
 80019f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80019fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a04:	ebb2 040a 	subs.w	r4, r2, sl
 8001a08:	eb63 050b 	sbc.w	r5, r3, fp
 8001a0c:	f04f 0200 	mov.w	r2, #0
 8001a10:	f04f 0300 	mov.w	r3, #0
 8001a14:	00eb      	lsls	r3, r5, #3
 8001a16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a1a:	00e2      	lsls	r2, r4, #3
 8001a1c:	4614      	mov	r4, r2
 8001a1e:	461d      	mov	r5, r3
 8001a20:	4643      	mov	r3, r8
 8001a22:	18e3      	adds	r3, r4, r3
 8001a24:	603b      	str	r3, [r7, #0]
 8001a26:	464b      	mov	r3, r9
 8001a28:	eb45 0303 	adc.w	r3, r5, r3
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	f04f 0200 	mov.w	r2, #0
 8001a32:	f04f 0300 	mov.w	r3, #0
 8001a36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a3a:	4629      	mov	r1, r5
 8001a3c:	028b      	lsls	r3, r1, #10
 8001a3e:	4621      	mov	r1, r4
 8001a40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a44:	4621      	mov	r1, r4
 8001a46:	028a      	lsls	r2, r1, #10
 8001a48:	4610      	mov	r0, r2
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a50:	2200      	movs	r2, #0
 8001a52:	61bb      	str	r3, [r7, #24]
 8001a54:	61fa      	str	r2, [r7, #28]
 8001a56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a5a:	f7fe fc31 	bl	80002c0 <__aeabi_uldivmod>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	460b      	mov	r3, r1
 8001a62:	4613      	mov	r3, r2
 8001a64:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001a68:	4b0d      	ldr	r3, [pc, #52]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	0f1b      	lsrs	r3, r3, #28
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8001a76:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001a7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001a86:	e003      	b.n	8001a90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a88:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001a8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001a8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a90:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3798      	adds	r7, #152	; 0x98
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	00f42400 	.word	0x00f42400
 8001aa8:	017d7840 	.word	0x017d7840

08001aac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e28d      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f000 8083 	beq.w	8001bd2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001acc:	4b94      	ldr	r3, [pc, #592]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 030c 	and.w	r3, r3, #12
 8001ad4:	2b04      	cmp	r3, #4
 8001ad6:	d019      	beq.n	8001b0c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001ad8:	4b91      	ldr	r3, [pc, #580]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001ae0:	2b08      	cmp	r3, #8
 8001ae2:	d106      	bne.n	8001af2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001ae4:	4b8e      	ldr	r3, [pc, #568]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001af0:	d00c      	beq.n	8001b0c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001af2:	4b8b      	ldr	r3, [pc, #556]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001afa:	2b0c      	cmp	r3, #12
 8001afc:	d112      	bne.n	8001b24 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001afe:	4b88      	ldr	r3, [pc, #544]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b0a:	d10b      	bne.n	8001b24 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b0c:	4b84      	ldr	r3, [pc, #528]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d05b      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x124>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d157      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e25a      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b2c:	d106      	bne.n	8001b3c <HAL_RCC_OscConfig+0x90>
 8001b2e:	4b7c      	ldr	r3, [pc, #496]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a7b      	ldr	r2, [pc, #492]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b38:	6013      	str	r3, [r2, #0]
 8001b3a:	e01d      	b.n	8001b78 <HAL_RCC_OscConfig+0xcc>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b44:	d10c      	bne.n	8001b60 <HAL_RCC_OscConfig+0xb4>
 8001b46:	4b76      	ldr	r3, [pc, #472]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a75      	ldr	r2, [pc, #468]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	4b73      	ldr	r3, [pc, #460]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a72      	ldr	r2, [pc, #456]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	e00b      	b.n	8001b78 <HAL_RCC_OscConfig+0xcc>
 8001b60:	4b6f      	ldr	r3, [pc, #444]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a6e      	ldr	r2, [pc, #440]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b6a:	6013      	str	r3, [r2, #0]
 8001b6c:	4b6c      	ldr	r3, [pc, #432]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a6b      	ldr	r2, [pc, #428]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d013      	beq.n	8001ba8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b80:	f7fe fffa 	bl	8000b78 <HAL_GetTick>
 8001b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b88:	f7fe fff6 	bl	8000b78 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b64      	cmp	r3, #100	; 0x64
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e21f      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9a:	4b61      	ldr	r3, [pc, #388]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d0f0      	beq.n	8001b88 <HAL_RCC_OscConfig+0xdc>
 8001ba6:	e014      	b.n	8001bd2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba8:	f7fe ffe6 	bl	8000b78 <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bae:	e008      	b.n	8001bc2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bb0:	f7fe ffe2 	bl	8000b78 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	2b64      	cmp	r3, #100	; 0x64
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e20b      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bc2:	4b57      	ldr	r3, [pc, #348]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d1f0      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x104>
 8001bce:	e000      	b.n	8001bd2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d06f      	beq.n	8001cbe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001bde:	4b50      	ldr	r3, [pc, #320]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 030c 	and.w	r3, r3, #12
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d017      	beq.n	8001c1a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001bea:	4b4d      	ldr	r3, [pc, #308]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001bf2:	2b08      	cmp	r3, #8
 8001bf4:	d105      	bne.n	8001c02 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001bf6:	4b4a      	ldr	r3, [pc, #296]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00b      	beq.n	8001c1a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c02:	4b47      	ldr	r3, [pc, #284]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c0a:	2b0c      	cmp	r3, #12
 8001c0c:	d11c      	bne.n	8001c48 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c0e:	4b44      	ldr	r3, [pc, #272]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d116      	bne.n	8001c48 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c1a:	4b41      	ldr	r3, [pc, #260]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d005      	beq.n	8001c32 <HAL_RCC_OscConfig+0x186>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d001      	beq.n	8001c32 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e1d3      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c32:	4b3b      	ldr	r3, [pc, #236]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	691b      	ldr	r3, [r3, #16]
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	4937      	ldr	r1, [pc, #220]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001c42:	4313      	orrs	r3, r2
 8001c44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c46:	e03a      	b.n	8001cbe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d020      	beq.n	8001c92 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c50:	4b34      	ldr	r3, [pc, #208]	; (8001d24 <HAL_RCC_OscConfig+0x278>)
 8001c52:	2201      	movs	r2, #1
 8001c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c56:	f7fe ff8f 	bl	8000b78 <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c5c:	e008      	b.n	8001c70 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c5e:	f7fe ff8b 	bl	8000b78 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e1b4      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c70:	4b2b      	ldr	r3, [pc, #172]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d0f0      	beq.n	8001c5e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c7c:	4b28      	ldr	r3, [pc, #160]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	00db      	lsls	r3, r3, #3
 8001c8a:	4925      	ldr	r1, [pc, #148]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	600b      	str	r3, [r1, #0]
 8001c90:	e015      	b.n	8001cbe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c92:	4b24      	ldr	r3, [pc, #144]	; (8001d24 <HAL_RCC_OscConfig+0x278>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c98:	f7fe ff6e 	bl	8000b78 <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ca0:	f7fe ff6a 	bl	8000b78 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e193      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cb2:	4b1b      	ldr	r3, [pc, #108]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1f0      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0308 	and.w	r3, r3, #8
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d036      	beq.n	8001d38 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	695b      	ldr	r3, [r3, #20]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d016      	beq.n	8001d00 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cd2:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <HAL_RCC_OscConfig+0x27c>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cd8:	f7fe ff4e 	bl	8000b78 <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ce0:	f7fe ff4a 	bl	8000b78 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e173      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cf2:	4b0b      	ldr	r3, [pc, #44]	; (8001d20 <HAL_RCC_OscConfig+0x274>)
 8001cf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d0f0      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x234>
 8001cfe:	e01b      	b.n	8001d38 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d00:	4b09      	ldr	r3, [pc, #36]	; (8001d28 <HAL_RCC_OscConfig+0x27c>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d06:	f7fe ff37 	bl	8000b78 <HAL_GetTick>
 8001d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d0c:	e00e      	b.n	8001d2c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d0e:	f7fe ff33 	bl	8000b78 <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d907      	bls.n	8001d2c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e15c      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
 8001d20:	40023800 	.word	0x40023800
 8001d24:	42470000 	.word	0x42470000
 8001d28:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d2c:	4b8a      	ldr	r3, [pc, #552]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001d2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d1ea      	bne.n	8001d0e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 8097 	beq.w	8001e74 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d46:	2300      	movs	r3, #0
 8001d48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d4a:	4b83      	ldr	r3, [pc, #524]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d10f      	bne.n	8001d76 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	4b7f      	ldr	r3, [pc, #508]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5e:	4a7e      	ldr	r2, [pc, #504]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001d60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d64:	6413      	str	r3, [r2, #64]	; 0x40
 8001d66:	4b7c      	ldr	r3, [pc, #496]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6e:	60bb      	str	r3, [r7, #8]
 8001d70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d72:	2301      	movs	r3, #1
 8001d74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d76:	4b79      	ldr	r3, [pc, #484]	; (8001f5c <HAL_RCC_OscConfig+0x4b0>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d118      	bne.n	8001db4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d82:	4b76      	ldr	r3, [pc, #472]	; (8001f5c <HAL_RCC_OscConfig+0x4b0>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a75      	ldr	r2, [pc, #468]	; (8001f5c <HAL_RCC_OscConfig+0x4b0>)
 8001d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d8e:	f7fe fef3 	bl	8000b78 <HAL_GetTick>
 8001d92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d94:	e008      	b.n	8001da8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d96:	f7fe feef 	bl	8000b78 <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d901      	bls.n	8001da8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e118      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da8:	4b6c      	ldr	r3, [pc, #432]	; (8001f5c <HAL_RCC_OscConfig+0x4b0>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d0f0      	beq.n	8001d96 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d106      	bne.n	8001dca <HAL_RCC_OscConfig+0x31e>
 8001dbc:	4b66      	ldr	r3, [pc, #408]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dc0:	4a65      	ldr	r2, [pc, #404]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	6713      	str	r3, [r2, #112]	; 0x70
 8001dc8:	e01c      	b.n	8001e04 <HAL_RCC_OscConfig+0x358>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	2b05      	cmp	r3, #5
 8001dd0:	d10c      	bne.n	8001dec <HAL_RCC_OscConfig+0x340>
 8001dd2:	4b61      	ldr	r3, [pc, #388]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dd6:	4a60      	ldr	r2, [pc, #384]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001dd8:	f043 0304 	orr.w	r3, r3, #4
 8001ddc:	6713      	str	r3, [r2, #112]	; 0x70
 8001dde:	4b5e      	ldr	r3, [pc, #376]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001de2:	4a5d      	ldr	r2, [pc, #372]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	6713      	str	r3, [r2, #112]	; 0x70
 8001dea:	e00b      	b.n	8001e04 <HAL_RCC_OscConfig+0x358>
 8001dec:	4b5a      	ldr	r3, [pc, #360]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001df0:	4a59      	ldr	r2, [pc, #356]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001df2:	f023 0301 	bic.w	r3, r3, #1
 8001df6:	6713      	str	r3, [r2, #112]	; 0x70
 8001df8:	4b57      	ldr	r3, [pc, #348]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dfc:	4a56      	ldr	r2, [pc, #344]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001dfe:	f023 0304 	bic.w	r3, r3, #4
 8001e02:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d015      	beq.n	8001e38 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e0c:	f7fe feb4 	bl	8000b78 <HAL_GetTick>
 8001e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e12:	e00a      	b.n	8001e2a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e14:	f7fe feb0 	bl	8000b78 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e0d7      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e2a:	4b4b      	ldr	r3, [pc, #300]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d0ee      	beq.n	8001e14 <HAL_RCC_OscConfig+0x368>
 8001e36:	e014      	b.n	8001e62 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e38:	f7fe fe9e 	bl	8000b78 <HAL_GetTick>
 8001e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e3e:	e00a      	b.n	8001e56 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e40:	f7fe fe9a 	bl	8000b78 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e0c1      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e56:	4b40      	ldr	r3, [pc, #256]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d1ee      	bne.n	8001e40 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e62:	7dfb      	ldrb	r3, [r7, #23]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d105      	bne.n	8001e74 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e68:	4b3b      	ldr	r3, [pc, #236]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6c:	4a3a      	ldr	r2, [pc, #232]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001e6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e72:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f000 80ad 	beq.w	8001fd8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e7e:	4b36      	ldr	r3, [pc, #216]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	f003 030c 	and.w	r3, r3, #12
 8001e86:	2b08      	cmp	r3, #8
 8001e88:	d060      	beq.n	8001f4c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	699b      	ldr	r3, [r3, #24]
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d145      	bne.n	8001f1e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e92:	4b33      	ldr	r3, [pc, #204]	; (8001f60 <HAL_RCC_OscConfig+0x4b4>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e98:	f7fe fe6e 	bl	8000b78 <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ea0:	f7fe fe6a 	bl	8000b78 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e093      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eb2:	4b29      	ldr	r3, [pc, #164]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1f0      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	69da      	ldr	r2, [r3, #28]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a1b      	ldr	r3, [r3, #32]
 8001ec6:	431a      	orrs	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ecc:	019b      	lsls	r3, r3, #6
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed4:	085b      	lsrs	r3, r3, #1
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	041b      	lsls	r3, r3, #16
 8001eda:	431a      	orrs	r2, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee0:	061b      	lsls	r3, r3, #24
 8001ee2:	431a      	orrs	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee8:	071b      	lsls	r3, r3, #28
 8001eea:	491b      	ldr	r1, [pc, #108]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001eec:	4313      	orrs	r3, r2
 8001eee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ef0:	4b1b      	ldr	r3, [pc, #108]	; (8001f60 <HAL_RCC_OscConfig+0x4b4>)
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef6:	f7fe fe3f 	bl	8000b78 <HAL_GetTick>
 8001efa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001efc:	e008      	b.n	8001f10 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001efe:	f7fe fe3b 	bl	8000b78 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e064      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f10:	4b11      	ldr	r3, [pc, #68]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d0f0      	beq.n	8001efe <HAL_RCC_OscConfig+0x452>
 8001f1c:	e05c      	b.n	8001fd8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f1e:	4b10      	ldr	r3, [pc, #64]	; (8001f60 <HAL_RCC_OscConfig+0x4b4>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f24:	f7fe fe28 	bl	8000b78 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f2c:	f7fe fe24 	bl	8000b78 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e04d      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f3e:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <HAL_RCC_OscConfig+0x4ac>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1f0      	bne.n	8001f2c <HAL_RCC_OscConfig+0x480>
 8001f4a:	e045      	b.n	8001fd8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d107      	bne.n	8001f64 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e040      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	40007000 	.word	0x40007000
 8001f60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f64:	4b1f      	ldr	r3, [pc, #124]	; (8001fe4 <HAL_RCC_OscConfig+0x538>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	699b      	ldr	r3, [r3, #24]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d030      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d129      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d122      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001f94:	4013      	ands	r3, r2
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001f9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d119      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001faa:	085b      	lsrs	r3, r3, #1
 8001fac:	3b01      	subs	r3, #1
 8001fae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d10f      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d107      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d001      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e000      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40023800 	.word	0x40023800

08001fe8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e03f      	b.n	800207a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d106      	bne.n	8002014 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7fe fc6c 	bl	80008ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2224      	movs	r2, #36	; 0x24
 8002018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	68da      	ldr	r2, [r3, #12]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800202a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f000 f929 	bl	8002284 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	691a      	ldr	r2, [r3, #16]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002040:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	695a      	ldr	r2, [r3, #20]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002050:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68da      	ldr	r2, [r3, #12]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002060:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2220      	movs	r2, #32
 800206c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2220      	movs	r2, #32
 8002074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b08a      	sub	sp, #40	; 0x28
 8002086:	af02      	add	r7, sp, #8
 8002088:	60f8      	str	r0, [r7, #12]
 800208a:	60b9      	str	r1, [r7, #8]
 800208c:	603b      	str	r3, [r7, #0]
 800208e:	4613      	mov	r3, r2
 8002090:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b20      	cmp	r3, #32
 80020a0:	d17c      	bne.n	800219c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d002      	beq.n	80020ae <HAL_UART_Transmit+0x2c>
 80020a8:	88fb      	ldrh	r3, [r7, #6]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e075      	b.n	800219e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d101      	bne.n	80020c0 <HAL_UART_Transmit+0x3e>
 80020bc:	2302      	movs	r3, #2
 80020be:	e06e      	b.n	800219e <HAL_UART_Transmit+0x11c>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2201      	movs	r2, #1
 80020c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2200      	movs	r2, #0
 80020cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2221      	movs	r2, #33	; 0x21
 80020d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80020d6:	f7fe fd4f 	bl	8000b78 <HAL_GetTick>
 80020da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	88fa      	ldrh	r2, [r7, #6]
 80020e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	88fa      	ldrh	r2, [r7, #6]
 80020e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020f0:	d108      	bne.n	8002104 <HAL_UART_Transmit+0x82>
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d104      	bne.n	8002104 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80020fa:	2300      	movs	r3, #0
 80020fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	61bb      	str	r3, [r7, #24]
 8002102:	e003      	b.n	800210c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002108:	2300      	movs	r3, #0
 800210a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002114:	e02a      	b.n	800216c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	2200      	movs	r2, #0
 800211e:	2180      	movs	r1, #128	; 0x80
 8002120:	68f8      	ldr	r0, [r7, #12]
 8002122:	f000 f840 	bl	80021a6 <UART_WaitOnFlagUntilTimeout>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e036      	b.n	800219e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10b      	bne.n	800214e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	881b      	ldrh	r3, [r3, #0]
 800213a:	461a      	mov	r2, r3
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002144:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	3302      	adds	r3, #2
 800214a:	61bb      	str	r3, [r7, #24]
 800214c:	e007      	b.n	800215e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	781a      	ldrb	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	3301      	adds	r3, #1
 800215c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002162:	b29b      	uxth	r3, r3
 8002164:	3b01      	subs	r3, #1
 8002166:	b29a      	uxth	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002170:	b29b      	uxth	r3, r3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1cf      	bne.n	8002116 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	9300      	str	r3, [sp, #0]
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	2200      	movs	r2, #0
 800217e:	2140      	movs	r1, #64	; 0x40
 8002180:	68f8      	ldr	r0, [r7, #12]
 8002182:	f000 f810 	bl	80021a6 <UART_WaitOnFlagUntilTimeout>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e006      	b.n	800219e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2220      	movs	r2, #32
 8002194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002198:	2300      	movs	r3, #0
 800219a:	e000      	b.n	800219e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800219c:	2302      	movs	r3, #2
  }
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3720      	adds	r7, #32
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b090      	sub	sp, #64	; 0x40
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	60f8      	str	r0, [r7, #12]
 80021ae:	60b9      	str	r1, [r7, #8]
 80021b0:	603b      	str	r3, [r7, #0]
 80021b2:	4613      	mov	r3, r2
 80021b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021b6:	e050      	b.n	800225a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021be:	d04c      	beq.n	800225a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80021c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d007      	beq.n	80021d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80021c6:	f7fe fcd7 	bl	8000b78 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d241      	bcs.n	800225a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	330c      	adds	r3, #12
 80021dc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e0:	e853 3f00 	ldrex	r3, [r3]
 80021e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80021e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80021ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	330c      	adds	r3, #12
 80021f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80021f6:	637a      	str	r2, [r7, #52]	; 0x34
 80021f8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80021fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80021fe:	e841 2300 	strex	r3, r2, [r1]
 8002202:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1e5      	bne.n	80021d6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	3314      	adds	r3, #20
 8002210:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	e853 3f00 	ldrex	r3, [r3]
 8002218:	613b      	str	r3, [r7, #16]
   return(result);
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	f023 0301 	bic.w	r3, r3, #1
 8002220:	63bb      	str	r3, [r7, #56]	; 0x38
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	3314      	adds	r3, #20
 8002228:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800222a:	623a      	str	r2, [r7, #32]
 800222c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800222e:	69f9      	ldr	r1, [r7, #28]
 8002230:	6a3a      	ldr	r2, [r7, #32]
 8002232:	e841 2300 	strex	r3, r2, [r1]
 8002236:	61bb      	str	r3, [r7, #24]
   return(result);
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1e5      	bne.n	800220a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2220      	movs	r2, #32
 8002242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2220      	movs	r2, #32
 800224a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2200      	movs	r2, #0
 8002252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e00f      	b.n	800227a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	4013      	ands	r3, r2
 8002264:	68ba      	ldr	r2, [r7, #8]
 8002266:	429a      	cmp	r2, r3
 8002268:	bf0c      	ite	eq
 800226a:	2301      	moveq	r3, #1
 800226c:	2300      	movne	r3, #0
 800226e:	b2db      	uxtb	r3, r3
 8002270:	461a      	mov	r2, r3
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	429a      	cmp	r2, r3
 8002276:	d09f      	beq.n	80021b8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3740      	adds	r7, #64	; 0x40
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
	...

08002284 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002284:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002288:	b0c0      	sub	sp, #256	; 0x100
 800228a:	af00      	add	r7, sp, #0
 800228c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800229c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022a0:	68d9      	ldr	r1, [r3, #12]
 80022a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	ea40 0301 	orr.w	r3, r0, r1
 80022ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80022ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	431a      	orrs	r2, r3
 80022bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022c0:	695b      	ldr	r3, [r3, #20]
 80022c2:	431a      	orrs	r2, r3
 80022c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80022d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80022dc:	f021 010c 	bic.w	r1, r1, #12
 80022e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80022ea:	430b      	orrs	r3, r1
 80022ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80022fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022fe:	6999      	ldr	r1, [r3, #24]
 8002300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	ea40 0301 	orr.w	r3, r0, r1
 800230a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800230c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	4b8f      	ldr	r3, [pc, #572]	; (8002550 <UART_SetConfig+0x2cc>)
 8002314:	429a      	cmp	r2, r3
 8002316:	d005      	beq.n	8002324 <UART_SetConfig+0xa0>
 8002318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	4b8d      	ldr	r3, [pc, #564]	; (8002554 <UART_SetConfig+0x2d0>)
 8002320:	429a      	cmp	r2, r3
 8002322:	d104      	bne.n	800232e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002324:	f7ff fa04 	bl	8001730 <HAL_RCC_GetPCLK2Freq>
 8002328:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800232c:	e003      	b.n	8002336 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800232e:	f7ff f9eb 	bl	8001708 <HAL_RCC_GetPCLK1Freq>
 8002332:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800233a:	69db      	ldr	r3, [r3, #28]
 800233c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002340:	f040 810c 	bne.w	800255c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002344:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002348:	2200      	movs	r2, #0
 800234a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800234e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002352:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002356:	4622      	mov	r2, r4
 8002358:	462b      	mov	r3, r5
 800235a:	1891      	adds	r1, r2, r2
 800235c:	65b9      	str	r1, [r7, #88]	; 0x58
 800235e:	415b      	adcs	r3, r3
 8002360:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002362:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002366:	4621      	mov	r1, r4
 8002368:	eb12 0801 	adds.w	r8, r2, r1
 800236c:	4629      	mov	r1, r5
 800236e:	eb43 0901 	adc.w	r9, r3, r1
 8002372:	f04f 0200 	mov.w	r2, #0
 8002376:	f04f 0300 	mov.w	r3, #0
 800237a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800237e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002382:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002386:	4690      	mov	r8, r2
 8002388:	4699      	mov	r9, r3
 800238a:	4623      	mov	r3, r4
 800238c:	eb18 0303 	adds.w	r3, r8, r3
 8002390:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002394:	462b      	mov	r3, r5
 8002396:	eb49 0303 	adc.w	r3, r9, r3
 800239a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800239e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80023aa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80023ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80023b2:	460b      	mov	r3, r1
 80023b4:	18db      	adds	r3, r3, r3
 80023b6:	653b      	str	r3, [r7, #80]	; 0x50
 80023b8:	4613      	mov	r3, r2
 80023ba:	eb42 0303 	adc.w	r3, r2, r3
 80023be:	657b      	str	r3, [r7, #84]	; 0x54
 80023c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80023c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80023c8:	f7fd ff7a 	bl	80002c0 <__aeabi_uldivmod>
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	4b61      	ldr	r3, [pc, #388]	; (8002558 <UART_SetConfig+0x2d4>)
 80023d2:	fba3 2302 	umull	r2, r3, r3, r2
 80023d6:	095b      	lsrs	r3, r3, #5
 80023d8:	011c      	lsls	r4, r3, #4
 80023da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023de:	2200      	movs	r2, #0
 80023e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80023e4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80023e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80023ec:	4642      	mov	r2, r8
 80023ee:	464b      	mov	r3, r9
 80023f0:	1891      	adds	r1, r2, r2
 80023f2:	64b9      	str	r1, [r7, #72]	; 0x48
 80023f4:	415b      	adcs	r3, r3
 80023f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80023f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80023fc:	4641      	mov	r1, r8
 80023fe:	eb12 0a01 	adds.w	sl, r2, r1
 8002402:	4649      	mov	r1, r9
 8002404:	eb43 0b01 	adc.w	fp, r3, r1
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	f04f 0300 	mov.w	r3, #0
 8002410:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002414:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002418:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800241c:	4692      	mov	sl, r2
 800241e:	469b      	mov	fp, r3
 8002420:	4643      	mov	r3, r8
 8002422:	eb1a 0303 	adds.w	r3, sl, r3
 8002426:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800242a:	464b      	mov	r3, r9
 800242c:	eb4b 0303 	adc.w	r3, fp, r3
 8002430:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002440:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002444:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002448:	460b      	mov	r3, r1
 800244a:	18db      	adds	r3, r3, r3
 800244c:	643b      	str	r3, [r7, #64]	; 0x40
 800244e:	4613      	mov	r3, r2
 8002450:	eb42 0303 	adc.w	r3, r2, r3
 8002454:	647b      	str	r3, [r7, #68]	; 0x44
 8002456:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800245a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800245e:	f7fd ff2f 	bl	80002c0 <__aeabi_uldivmod>
 8002462:	4602      	mov	r2, r0
 8002464:	460b      	mov	r3, r1
 8002466:	4611      	mov	r1, r2
 8002468:	4b3b      	ldr	r3, [pc, #236]	; (8002558 <UART_SetConfig+0x2d4>)
 800246a:	fba3 2301 	umull	r2, r3, r3, r1
 800246e:	095b      	lsrs	r3, r3, #5
 8002470:	2264      	movs	r2, #100	; 0x64
 8002472:	fb02 f303 	mul.w	r3, r2, r3
 8002476:	1acb      	subs	r3, r1, r3
 8002478:	00db      	lsls	r3, r3, #3
 800247a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800247e:	4b36      	ldr	r3, [pc, #216]	; (8002558 <UART_SetConfig+0x2d4>)
 8002480:	fba3 2302 	umull	r2, r3, r3, r2
 8002484:	095b      	lsrs	r3, r3, #5
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800248c:	441c      	add	r4, r3
 800248e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002492:	2200      	movs	r2, #0
 8002494:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002498:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800249c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80024a0:	4642      	mov	r2, r8
 80024a2:	464b      	mov	r3, r9
 80024a4:	1891      	adds	r1, r2, r2
 80024a6:	63b9      	str	r1, [r7, #56]	; 0x38
 80024a8:	415b      	adcs	r3, r3
 80024aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80024b0:	4641      	mov	r1, r8
 80024b2:	1851      	adds	r1, r2, r1
 80024b4:	6339      	str	r1, [r7, #48]	; 0x30
 80024b6:	4649      	mov	r1, r9
 80024b8:	414b      	adcs	r3, r1
 80024ba:	637b      	str	r3, [r7, #52]	; 0x34
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	f04f 0300 	mov.w	r3, #0
 80024c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80024c8:	4659      	mov	r1, fp
 80024ca:	00cb      	lsls	r3, r1, #3
 80024cc:	4651      	mov	r1, sl
 80024ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024d2:	4651      	mov	r1, sl
 80024d4:	00ca      	lsls	r2, r1, #3
 80024d6:	4610      	mov	r0, r2
 80024d8:	4619      	mov	r1, r3
 80024da:	4603      	mov	r3, r0
 80024dc:	4642      	mov	r2, r8
 80024de:	189b      	adds	r3, r3, r2
 80024e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80024e4:	464b      	mov	r3, r9
 80024e6:	460a      	mov	r2, r1
 80024e8:	eb42 0303 	adc.w	r3, r2, r3
 80024ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80024f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80024fc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002500:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002504:	460b      	mov	r3, r1
 8002506:	18db      	adds	r3, r3, r3
 8002508:	62bb      	str	r3, [r7, #40]	; 0x28
 800250a:	4613      	mov	r3, r2
 800250c:	eb42 0303 	adc.w	r3, r2, r3
 8002510:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002512:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002516:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800251a:	f7fd fed1 	bl	80002c0 <__aeabi_uldivmod>
 800251e:	4602      	mov	r2, r0
 8002520:	460b      	mov	r3, r1
 8002522:	4b0d      	ldr	r3, [pc, #52]	; (8002558 <UART_SetConfig+0x2d4>)
 8002524:	fba3 1302 	umull	r1, r3, r3, r2
 8002528:	095b      	lsrs	r3, r3, #5
 800252a:	2164      	movs	r1, #100	; 0x64
 800252c:	fb01 f303 	mul.w	r3, r1, r3
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	3332      	adds	r3, #50	; 0x32
 8002536:	4a08      	ldr	r2, [pc, #32]	; (8002558 <UART_SetConfig+0x2d4>)
 8002538:	fba2 2303 	umull	r2, r3, r2, r3
 800253c:	095b      	lsrs	r3, r3, #5
 800253e:	f003 0207 	and.w	r2, r3, #7
 8002542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4422      	add	r2, r4
 800254a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800254c:	e105      	b.n	800275a <UART_SetConfig+0x4d6>
 800254e:	bf00      	nop
 8002550:	40011000 	.word	0x40011000
 8002554:	40011400 	.word	0x40011400
 8002558:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800255c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002560:	2200      	movs	r2, #0
 8002562:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002566:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800256a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800256e:	4642      	mov	r2, r8
 8002570:	464b      	mov	r3, r9
 8002572:	1891      	adds	r1, r2, r2
 8002574:	6239      	str	r1, [r7, #32]
 8002576:	415b      	adcs	r3, r3
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
 800257a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800257e:	4641      	mov	r1, r8
 8002580:	1854      	adds	r4, r2, r1
 8002582:	4649      	mov	r1, r9
 8002584:	eb43 0501 	adc.w	r5, r3, r1
 8002588:	f04f 0200 	mov.w	r2, #0
 800258c:	f04f 0300 	mov.w	r3, #0
 8002590:	00eb      	lsls	r3, r5, #3
 8002592:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002596:	00e2      	lsls	r2, r4, #3
 8002598:	4614      	mov	r4, r2
 800259a:	461d      	mov	r5, r3
 800259c:	4643      	mov	r3, r8
 800259e:	18e3      	adds	r3, r4, r3
 80025a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80025a4:	464b      	mov	r3, r9
 80025a6:	eb45 0303 	adc.w	r3, r5, r3
 80025aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80025ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80025ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80025be:	f04f 0200 	mov.w	r2, #0
 80025c2:	f04f 0300 	mov.w	r3, #0
 80025c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80025ca:	4629      	mov	r1, r5
 80025cc:	008b      	lsls	r3, r1, #2
 80025ce:	4621      	mov	r1, r4
 80025d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80025d4:	4621      	mov	r1, r4
 80025d6:	008a      	lsls	r2, r1, #2
 80025d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80025dc:	f7fd fe70 	bl	80002c0 <__aeabi_uldivmod>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	4b60      	ldr	r3, [pc, #384]	; (8002768 <UART_SetConfig+0x4e4>)
 80025e6:	fba3 2302 	umull	r2, r3, r3, r2
 80025ea:	095b      	lsrs	r3, r3, #5
 80025ec:	011c      	lsls	r4, r3, #4
 80025ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025f2:	2200      	movs	r2, #0
 80025f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80025f8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80025fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002600:	4642      	mov	r2, r8
 8002602:	464b      	mov	r3, r9
 8002604:	1891      	adds	r1, r2, r2
 8002606:	61b9      	str	r1, [r7, #24]
 8002608:	415b      	adcs	r3, r3
 800260a:	61fb      	str	r3, [r7, #28]
 800260c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002610:	4641      	mov	r1, r8
 8002612:	1851      	adds	r1, r2, r1
 8002614:	6139      	str	r1, [r7, #16]
 8002616:	4649      	mov	r1, r9
 8002618:	414b      	adcs	r3, r1
 800261a:	617b      	str	r3, [r7, #20]
 800261c:	f04f 0200 	mov.w	r2, #0
 8002620:	f04f 0300 	mov.w	r3, #0
 8002624:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002628:	4659      	mov	r1, fp
 800262a:	00cb      	lsls	r3, r1, #3
 800262c:	4651      	mov	r1, sl
 800262e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002632:	4651      	mov	r1, sl
 8002634:	00ca      	lsls	r2, r1, #3
 8002636:	4610      	mov	r0, r2
 8002638:	4619      	mov	r1, r3
 800263a:	4603      	mov	r3, r0
 800263c:	4642      	mov	r2, r8
 800263e:	189b      	adds	r3, r3, r2
 8002640:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002644:	464b      	mov	r3, r9
 8002646:	460a      	mov	r2, r1
 8002648:	eb42 0303 	adc.w	r3, r2, r3
 800264c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	67bb      	str	r3, [r7, #120]	; 0x78
 800265a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800265c:	f04f 0200 	mov.w	r2, #0
 8002660:	f04f 0300 	mov.w	r3, #0
 8002664:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002668:	4649      	mov	r1, r9
 800266a:	008b      	lsls	r3, r1, #2
 800266c:	4641      	mov	r1, r8
 800266e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002672:	4641      	mov	r1, r8
 8002674:	008a      	lsls	r2, r1, #2
 8002676:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800267a:	f7fd fe21 	bl	80002c0 <__aeabi_uldivmod>
 800267e:	4602      	mov	r2, r0
 8002680:	460b      	mov	r3, r1
 8002682:	4b39      	ldr	r3, [pc, #228]	; (8002768 <UART_SetConfig+0x4e4>)
 8002684:	fba3 1302 	umull	r1, r3, r3, r2
 8002688:	095b      	lsrs	r3, r3, #5
 800268a:	2164      	movs	r1, #100	; 0x64
 800268c:	fb01 f303 	mul.w	r3, r1, r3
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	3332      	adds	r3, #50	; 0x32
 8002696:	4a34      	ldr	r2, [pc, #208]	; (8002768 <UART_SetConfig+0x4e4>)
 8002698:	fba2 2303 	umull	r2, r3, r2, r3
 800269c:	095b      	lsrs	r3, r3, #5
 800269e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026a2:	441c      	add	r4, r3
 80026a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026a8:	2200      	movs	r2, #0
 80026aa:	673b      	str	r3, [r7, #112]	; 0x70
 80026ac:	677a      	str	r2, [r7, #116]	; 0x74
 80026ae:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80026b2:	4642      	mov	r2, r8
 80026b4:	464b      	mov	r3, r9
 80026b6:	1891      	adds	r1, r2, r2
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	415b      	adcs	r3, r3
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80026c2:	4641      	mov	r1, r8
 80026c4:	1851      	adds	r1, r2, r1
 80026c6:	6039      	str	r1, [r7, #0]
 80026c8:	4649      	mov	r1, r9
 80026ca:	414b      	adcs	r3, r1
 80026cc:	607b      	str	r3, [r7, #4]
 80026ce:	f04f 0200 	mov.w	r2, #0
 80026d2:	f04f 0300 	mov.w	r3, #0
 80026d6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80026da:	4659      	mov	r1, fp
 80026dc:	00cb      	lsls	r3, r1, #3
 80026de:	4651      	mov	r1, sl
 80026e0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026e4:	4651      	mov	r1, sl
 80026e6:	00ca      	lsls	r2, r1, #3
 80026e8:	4610      	mov	r0, r2
 80026ea:	4619      	mov	r1, r3
 80026ec:	4603      	mov	r3, r0
 80026ee:	4642      	mov	r2, r8
 80026f0:	189b      	adds	r3, r3, r2
 80026f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80026f4:	464b      	mov	r3, r9
 80026f6:	460a      	mov	r2, r1
 80026f8:	eb42 0303 	adc.w	r3, r2, r3
 80026fc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80026fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	663b      	str	r3, [r7, #96]	; 0x60
 8002708:	667a      	str	r2, [r7, #100]	; 0x64
 800270a:	f04f 0200 	mov.w	r2, #0
 800270e:	f04f 0300 	mov.w	r3, #0
 8002712:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002716:	4649      	mov	r1, r9
 8002718:	008b      	lsls	r3, r1, #2
 800271a:	4641      	mov	r1, r8
 800271c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002720:	4641      	mov	r1, r8
 8002722:	008a      	lsls	r2, r1, #2
 8002724:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002728:	f7fd fdca 	bl	80002c0 <__aeabi_uldivmod>
 800272c:	4602      	mov	r2, r0
 800272e:	460b      	mov	r3, r1
 8002730:	4b0d      	ldr	r3, [pc, #52]	; (8002768 <UART_SetConfig+0x4e4>)
 8002732:	fba3 1302 	umull	r1, r3, r3, r2
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	2164      	movs	r1, #100	; 0x64
 800273a:	fb01 f303 	mul.w	r3, r1, r3
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	3332      	adds	r3, #50	; 0x32
 8002744:	4a08      	ldr	r2, [pc, #32]	; (8002768 <UART_SetConfig+0x4e4>)
 8002746:	fba2 2303 	umull	r2, r3, r2, r3
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	f003 020f 	and.w	r2, r3, #15
 8002750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4422      	add	r2, r4
 8002758:	609a      	str	r2, [r3, #8]
}
 800275a:	bf00      	nop
 800275c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002760:	46bd      	mov	sp, r7
 8002762:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002766:	bf00      	nop
 8002768:	51eb851f 	.word	0x51eb851f

0800276c <__errno>:
 800276c:	4b01      	ldr	r3, [pc, #4]	; (8002774 <__errno+0x8>)
 800276e:	6818      	ldr	r0, [r3, #0]
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	2000000c 	.word	0x2000000c

08002778 <__libc_init_array>:
 8002778:	b570      	push	{r4, r5, r6, lr}
 800277a:	4d0d      	ldr	r5, [pc, #52]	; (80027b0 <__libc_init_array+0x38>)
 800277c:	4c0d      	ldr	r4, [pc, #52]	; (80027b4 <__libc_init_array+0x3c>)
 800277e:	1b64      	subs	r4, r4, r5
 8002780:	10a4      	asrs	r4, r4, #2
 8002782:	2600      	movs	r6, #0
 8002784:	42a6      	cmp	r6, r4
 8002786:	d109      	bne.n	800279c <__libc_init_array+0x24>
 8002788:	4d0b      	ldr	r5, [pc, #44]	; (80027b8 <__libc_init_array+0x40>)
 800278a:	4c0c      	ldr	r4, [pc, #48]	; (80027bc <__libc_init_array+0x44>)
 800278c:	f000 fc86 	bl	800309c <_init>
 8002790:	1b64      	subs	r4, r4, r5
 8002792:	10a4      	asrs	r4, r4, #2
 8002794:	2600      	movs	r6, #0
 8002796:	42a6      	cmp	r6, r4
 8002798:	d105      	bne.n	80027a6 <__libc_init_array+0x2e>
 800279a:	bd70      	pop	{r4, r5, r6, pc}
 800279c:	f855 3b04 	ldr.w	r3, [r5], #4
 80027a0:	4798      	blx	r3
 80027a2:	3601      	adds	r6, #1
 80027a4:	e7ee      	b.n	8002784 <__libc_init_array+0xc>
 80027a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80027aa:	4798      	blx	r3
 80027ac:	3601      	adds	r6, #1
 80027ae:	e7f2      	b.n	8002796 <__libc_init_array+0x1e>
 80027b0:	08003128 	.word	0x08003128
 80027b4:	08003128 	.word	0x08003128
 80027b8:	08003128 	.word	0x08003128
 80027bc:	0800312c 	.word	0x0800312c

080027c0 <siprintf>:
 80027c0:	b40e      	push	{r1, r2, r3}
 80027c2:	b500      	push	{lr}
 80027c4:	b09c      	sub	sp, #112	; 0x70
 80027c6:	ab1d      	add	r3, sp, #116	; 0x74
 80027c8:	9002      	str	r0, [sp, #8]
 80027ca:	9006      	str	r0, [sp, #24]
 80027cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80027d0:	4809      	ldr	r0, [pc, #36]	; (80027f8 <siprintf+0x38>)
 80027d2:	9107      	str	r1, [sp, #28]
 80027d4:	9104      	str	r1, [sp, #16]
 80027d6:	4909      	ldr	r1, [pc, #36]	; (80027fc <siprintf+0x3c>)
 80027d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80027dc:	9105      	str	r1, [sp, #20]
 80027de:	6800      	ldr	r0, [r0, #0]
 80027e0:	9301      	str	r3, [sp, #4]
 80027e2:	a902      	add	r1, sp, #8
 80027e4:	f000 f868 	bl	80028b8 <_svfiprintf_r>
 80027e8:	9b02      	ldr	r3, [sp, #8]
 80027ea:	2200      	movs	r2, #0
 80027ec:	701a      	strb	r2, [r3, #0]
 80027ee:	b01c      	add	sp, #112	; 0x70
 80027f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80027f4:	b003      	add	sp, #12
 80027f6:	4770      	bx	lr
 80027f8:	2000000c 	.word	0x2000000c
 80027fc:	ffff0208 	.word	0xffff0208

08002800 <__ssputs_r>:
 8002800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002804:	688e      	ldr	r6, [r1, #8]
 8002806:	429e      	cmp	r6, r3
 8002808:	4682      	mov	sl, r0
 800280a:	460c      	mov	r4, r1
 800280c:	4690      	mov	r8, r2
 800280e:	461f      	mov	r7, r3
 8002810:	d838      	bhi.n	8002884 <__ssputs_r+0x84>
 8002812:	898a      	ldrh	r2, [r1, #12]
 8002814:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002818:	d032      	beq.n	8002880 <__ssputs_r+0x80>
 800281a:	6825      	ldr	r5, [r4, #0]
 800281c:	6909      	ldr	r1, [r1, #16]
 800281e:	eba5 0901 	sub.w	r9, r5, r1
 8002822:	6965      	ldr	r5, [r4, #20]
 8002824:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002828:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800282c:	3301      	adds	r3, #1
 800282e:	444b      	add	r3, r9
 8002830:	106d      	asrs	r5, r5, #1
 8002832:	429d      	cmp	r5, r3
 8002834:	bf38      	it	cc
 8002836:	461d      	movcc	r5, r3
 8002838:	0553      	lsls	r3, r2, #21
 800283a:	d531      	bpl.n	80028a0 <__ssputs_r+0xa0>
 800283c:	4629      	mov	r1, r5
 800283e:	f000 fb63 	bl	8002f08 <_malloc_r>
 8002842:	4606      	mov	r6, r0
 8002844:	b950      	cbnz	r0, 800285c <__ssputs_r+0x5c>
 8002846:	230c      	movs	r3, #12
 8002848:	f8ca 3000 	str.w	r3, [sl]
 800284c:	89a3      	ldrh	r3, [r4, #12]
 800284e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002852:	81a3      	strh	r3, [r4, #12]
 8002854:	f04f 30ff 	mov.w	r0, #4294967295
 8002858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800285c:	6921      	ldr	r1, [r4, #16]
 800285e:	464a      	mov	r2, r9
 8002860:	f000 fabe 	bl	8002de0 <memcpy>
 8002864:	89a3      	ldrh	r3, [r4, #12]
 8002866:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800286a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800286e:	81a3      	strh	r3, [r4, #12]
 8002870:	6126      	str	r6, [r4, #16]
 8002872:	6165      	str	r5, [r4, #20]
 8002874:	444e      	add	r6, r9
 8002876:	eba5 0509 	sub.w	r5, r5, r9
 800287a:	6026      	str	r6, [r4, #0]
 800287c:	60a5      	str	r5, [r4, #8]
 800287e:	463e      	mov	r6, r7
 8002880:	42be      	cmp	r6, r7
 8002882:	d900      	bls.n	8002886 <__ssputs_r+0x86>
 8002884:	463e      	mov	r6, r7
 8002886:	6820      	ldr	r0, [r4, #0]
 8002888:	4632      	mov	r2, r6
 800288a:	4641      	mov	r1, r8
 800288c:	f000 fab6 	bl	8002dfc <memmove>
 8002890:	68a3      	ldr	r3, [r4, #8]
 8002892:	1b9b      	subs	r3, r3, r6
 8002894:	60a3      	str	r3, [r4, #8]
 8002896:	6823      	ldr	r3, [r4, #0]
 8002898:	4433      	add	r3, r6
 800289a:	6023      	str	r3, [r4, #0]
 800289c:	2000      	movs	r0, #0
 800289e:	e7db      	b.n	8002858 <__ssputs_r+0x58>
 80028a0:	462a      	mov	r2, r5
 80028a2:	f000 fba5 	bl	8002ff0 <_realloc_r>
 80028a6:	4606      	mov	r6, r0
 80028a8:	2800      	cmp	r0, #0
 80028aa:	d1e1      	bne.n	8002870 <__ssputs_r+0x70>
 80028ac:	6921      	ldr	r1, [r4, #16]
 80028ae:	4650      	mov	r0, sl
 80028b0:	f000 fabe 	bl	8002e30 <_free_r>
 80028b4:	e7c7      	b.n	8002846 <__ssputs_r+0x46>
	...

080028b8 <_svfiprintf_r>:
 80028b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028bc:	4698      	mov	r8, r3
 80028be:	898b      	ldrh	r3, [r1, #12]
 80028c0:	061b      	lsls	r3, r3, #24
 80028c2:	b09d      	sub	sp, #116	; 0x74
 80028c4:	4607      	mov	r7, r0
 80028c6:	460d      	mov	r5, r1
 80028c8:	4614      	mov	r4, r2
 80028ca:	d50e      	bpl.n	80028ea <_svfiprintf_r+0x32>
 80028cc:	690b      	ldr	r3, [r1, #16]
 80028ce:	b963      	cbnz	r3, 80028ea <_svfiprintf_r+0x32>
 80028d0:	2140      	movs	r1, #64	; 0x40
 80028d2:	f000 fb19 	bl	8002f08 <_malloc_r>
 80028d6:	6028      	str	r0, [r5, #0]
 80028d8:	6128      	str	r0, [r5, #16]
 80028da:	b920      	cbnz	r0, 80028e6 <_svfiprintf_r+0x2e>
 80028dc:	230c      	movs	r3, #12
 80028de:	603b      	str	r3, [r7, #0]
 80028e0:	f04f 30ff 	mov.w	r0, #4294967295
 80028e4:	e0d1      	b.n	8002a8a <_svfiprintf_r+0x1d2>
 80028e6:	2340      	movs	r3, #64	; 0x40
 80028e8:	616b      	str	r3, [r5, #20]
 80028ea:	2300      	movs	r3, #0
 80028ec:	9309      	str	r3, [sp, #36]	; 0x24
 80028ee:	2320      	movs	r3, #32
 80028f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80028f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80028f8:	2330      	movs	r3, #48	; 0x30
 80028fa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002aa4 <_svfiprintf_r+0x1ec>
 80028fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002902:	f04f 0901 	mov.w	r9, #1
 8002906:	4623      	mov	r3, r4
 8002908:	469a      	mov	sl, r3
 800290a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800290e:	b10a      	cbz	r2, 8002914 <_svfiprintf_r+0x5c>
 8002910:	2a25      	cmp	r2, #37	; 0x25
 8002912:	d1f9      	bne.n	8002908 <_svfiprintf_r+0x50>
 8002914:	ebba 0b04 	subs.w	fp, sl, r4
 8002918:	d00b      	beq.n	8002932 <_svfiprintf_r+0x7a>
 800291a:	465b      	mov	r3, fp
 800291c:	4622      	mov	r2, r4
 800291e:	4629      	mov	r1, r5
 8002920:	4638      	mov	r0, r7
 8002922:	f7ff ff6d 	bl	8002800 <__ssputs_r>
 8002926:	3001      	adds	r0, #1
 8002928:	f000 80aa 	beq.w	8002a80 <_svfiprintf_r+0x1c8>
 800292c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800292e:	445a      	add	r2, fp
 8002930:	9209      	str	r2, [sp, #36]	; 0x24
 8002932:	f89a 3000 	ldrb.w	r3, [sl]
 8002936:	2b00      	cmp	r3, #0
 8002938:	f000 80a2 	beq.w	8002a80 <_svfiprintf_r+0x1c8>
 800293c:	2300      	movs	r3, #0
 800293e:	f04f 32ff 	mov.w	r2, #4294967295
 8002942:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002946:	f10a 0a01 	add.w	sl, sl, #1
 800294a:	9304      	str	r3, [sp, #16]
 800294c:	9307      	str	r3, [sp, #28]
 800294e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002952:	931a      	str	r3, [sp, #104]	; 0x68
 8002954:	4654      	mov	r4, sl
 8002956:	2205      	movs	r2, #5
 8002958:	f814 1b01 	ldrb.w	r1, [r4], #1
 800295c:	4851      	ldr	r0, [pc, #324]	; (8002aa4 <_svfiprintf_r+0x1ec>)
 800295e:	f7fd fc5f 	bl	8000220 <memchr>
 8002962:	9a04      	ldr	r2, [sp, #16]
 8002964:	b9d8      	cbnz	r0, 800299e <_svfiprintf_r+0xe6>
 8002966:	06d0      	lsls	r0, r2, #27
 8002968:	bf44      	itt	mi
 800296a:	2320      	movmi	r3, #32
 800296c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002970:	0711      	lsls	r1, r2, #28
 8002972:	bf44      	itt	mi
 8002974:	232b      	movmi	r3, #43	; 0x2b
 8002976:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800297a:	f89a 3000 	ldrb.w	r3, [sl]
 800297e:	2b2a      	cmp	r3, #42	; 0x2a
 8002980:	d015      	beq.n	80029ae <_svfiprintf_r+0xf6>
 8002982:	9a07      	ldr	r2, [sp, #28]
 8002984:	4654      	mov	r4, sl
 8002986:	2000      	movs	r0, #0
 8002988:	f04f 0c0a 	mov.w	ip, #10
 800298c:	4621      	mov	r1, r4
 800298e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002992:	3b30      	subs	r3, #48	; 0x30
 8002994:	2b09      	cmp	r3, #9
 8002996:	d94e      	bls.n	8002a36 <_svfiprintf_r+0x17e>
 8002998:	b1b0      	cbz	r0, 80029c8 <_svfiprintf_r+0x110>
 800299a:	9207      	str	r2, [sp, #28]
 800299c:	e014      	b.n	80029c8 <_svfiprintf_r+0x110>
 800299e:	eba0 0308 	sub.w	r3, r0, r8
 80029a2:	fa09 f303 	lsl.w	r3, r9, r3
 80029a6:	4313      	orrs	r3, r2
 80029a8:	9304      	str	r3, [sp, #16]
 80029aa:	46a2      	mov	sl, r4
 80029ac:	e7d2      	b.n	8002954 <_svfiprintf_r+0x9c>
 80029ae:	9b03      	ldr	r3, [sp, #12]
 80029b0:	1d19      	adds	r1, r3, #4
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	9103      	str	r1, [sp, #12]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	bfbb      	ittet	lt
 80029ba:	425b      	neglt	r3, r3
 80029bc:	f042 0202 	orrlt.w	r2, r2, #2
 80029c0:	9307      	strge	r3, [sp, #28]
 80029c2:	9307      	strlt	r3, [sp, #28]
 80029c4:	bfb8      	it	lt
 80029c6:	9204      	strlt	r2, [sp, #16]
 80029c8:	7823      	ldrb	r3, [r4, #0]
 80029ca:	2b2e      	cmp	r3, #46	; 0x2e
 80029cc:	d10c      	bne.n	80029e8 <_svfiprintf_r+0x130>
 80029ce:	7863      	ldrb	r3, [r4, #1]
 80029d0:	2b2a      	cmp	r3, #42	; 0x2a
 80029d2:	d135      	bne.n	8002a40 <_svfiprintf_r+0x188>
 80029d4:	9b03      	ldr	r3, [sp, #12]
 80029d6:	1d1a      	adds	r2, r3, #4
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	9203      	str	r2, [sp, #12]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	bfb8      	it	lt
 80029e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80029e4:	3402      	adds	r4, #2
 80029e6:	9305      	str	r3, [sp, #20]
 80029e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002ab4 <_svfiprintf_r+0x1fc>
 80029ec:	7821      	ldrb	r1, [r4, #0]
 80029ee:	2203      	movs	r2, #3
 80029f0:	4650      	mov	r0, sl
 80029f2:	f7fd fc15 	bl	8000220 <memchr>
 80029f6:	b140      	cbz	r0, 8002a0a <_svfiprintf_r+0x152>
 80029f8:	2340      	movs	r3, #64	; 0x40
 80029fa:	eba0 000a 	sub.w	r0, r0, sl
 80029fe:	fa03 f000 	lsl.w	r0, r3, r0
 8002a02:	9b04      	ldr	r3, [sp, #16]
 8002a04:	4303      	orrs	r3, r0
 8002a06:	3401      	adds	r4, #1
 8002a08:	9304      	str	r3, [sp, #16]
 8002a0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a0e:	4826      	ldr	r0, [pc, #152]	; (8002aa8 <_svfiprintf_r+0x1f0>)
 8002a10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002a14:	2206      	movs	r2, #6
 8002a16:	f7fd fc03 	bl	8000220 <memchr>
 8002a1a:	2800      	cmp	r0, #0
 8002a1c:	d038      	beq.n	8002a90 <_svfiprintf_r+0x1d8>
 8002a1e:	4b23      	ldr	r3, [pc, #140]	; (8002aac <_svfiprintf_r+0x1f4>)
 8002a20:	bb1b      	cbnz	r3, 8002a6a <_svfiprintf_r+0x1b2>
 8002a22:	9b03      	ldr	r3, [sp, #12]
 8002a24:	3307      	adds	r3, #7
 8002a26:	f023 0307 	bic.w	r3, r3, #7
 8002a2a:	3308      	adds	r3, #8
 8002a2c:	9303      	str	r3, [sp, #12]
 8002a2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a30:	4433      	add	r3, r6
 8002a32:	9309      	str	r3, [sp, #36]	; 0x24
 8002a34:	e767      	b.n	8002906 <_svfiprintf_r+0x4e>
 8002a36:	fb0c 3202 	mla	r2, ip, r2, r3
 8002a3a:	460c      	mov	r4, r1
 8002a3c:	2001      	movs	r0, #1
 8002a3e:	e7a5      	b.n	800298c <_svfiprintf_r+0xd4>
 8002a40:	2300      	movs	r3, #0
 8002a42:	3401      	adds	r4, #1
 8002a44:	9305      	str	r3, [sp, #20]
 8002a46:	4619      	mov	r1, r3
 8002a48:	f04f 0c0a 	mov.w	ip, #10
 8002a4c:	4620      	mov	r0, r4
 8002a4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a52:	3a30      	subs	r2, #48	; 0x30
 8002a54:	2a09      	cmp	r2, #9
 8002a56:	d903      	bls.n	8002a60 <_svfiprintf_r+0x1a8>
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d0c5      	beq.n	80029e8 <_svfiprintf_r+0x130>
 8002a5c:	9105      	str	r1, [sp, #20]
 8002a5e:	e7c3      	b.n	80029e8 <_svfiprintf_r+0x130>
 8002a60:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a64:	4604      	mov	r4, r0
 8002a66:	2301      	movs	r3, #1
 8002a68:	e7f0      	b.n	8002a4c <_svfiprintf_r+0x194>
 8002a6a:	ab03      	add	r3, sp, #12
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	462a      	mov	r2, r5
 8002a70:	4b0f      	ldr	r3, [pc, #60]	; (8002ab0 <_svfiprintf_r+0x1f8>)
 8002a72:	a904      	add	r1, sp, #16
 8002a74:	4638      	mov	r0, r7
 8002a76:	f3af 8000 	nop.w
 8002a7a:	1c42      	adds	r2, r0, #1
 8002a7c:	4606      	mov	r6, r0
 8002a7e:	d1d6      	bne.n	8002a2e <_svfiprintf_r+0x176>
 8002a80:	89ab      	ldrh	r3, [r5, #12]
 8002a82:	065b      	lsls	r3, r3, #25
 8002a84:	f53f af2c 	bmi.w	80028e0 <_svfiprintf_r+0x28>
 8002a88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a8a:	b01d      	add	sp, #116	; 0x74
 8002a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a90:	ab03      	add	r3, sp, #12
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	462a      	mov	r2, r5
 8002a96:	4b06      	ldr	r3, [pc, #24]	; (8002ab0 <_svfiprintf_r+0x1f8>)
 8002a98:	a904      	add	r1, sp, #16
 8002a9a:	4638      	mov	r0, r7
 8002a9c:	f000 f87a 	bl	8002b94 <_printf_i>
 8002aa0:	e7eb      	b.n	8002a7a <_svfiprintf_r+0x1c2>
 8002aa2:	bf00      	nop
 8002aa4:	080030ec 	.word	0x080030ec
 8002aa8:	080030f6 	.word	0x080030f6
 8002aac:	00000000 	.word	0x00000000
 8002ab0:	08002801 	.word	0x08002801
 8002ab4:	080030f2 	.word	0x080030f2

08002ab8 <_printf_common>:
 8002ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002abc:	4616      	mov	r6, r2
 8002abe:	4699      	mov	r9, r3
 8002ac0:	688a      	ldr	r2, [r1, #8]
 8002ac2:	690b      	ldr	r3, [r1, #16]
 8002ac4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	bfb8      	it	lt
 8002acc:	4613      	movlt	r3, r2
 8002ace:	6033      	str	r3, [r6, #0]
 8002ad0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002ad4:	4607      	mov	r7, r0
 8002ad6:	460c      	mov	r4, r1
 8002ad8:	b10a      	cbz	r2, 8002ade <_printf_common+0x26>
 8002ada:	3301      	adds	r3, #1
 8002adc:	6033      	str	r3, [r6, #0]
 8002ade:	6823      	ldr	r3, [r4, #0]
 8002ae0:	0699      	lsls	r1, r3, #26
 8002ae2:	bf42      	ittt	mi
 8002ae4:	6833      	ldrmi	r3, [r6, #0]
 8002ae6:	3302      	addmi	r3, #2
 8002ae8:	6033      	strmi	r3, [r6, #0]
 8002aea:	6825      	ldr	r5, [r4, #0]
 8002aec:	f015 0506 	ands.w	r5, r5, #6
 8002af0:	d106      	bne.n	8002b00 <_printf_common+0x48>
 8002af2:	f104 0a19 	add.w	sl, r4, #25
 8002af6:	68e3      	ldr	r3, [r4, #12]
 8002af8:	6832      	ldr	r2, [r6, #0]
 8002afa:	1a9b      	subs	r3, r3, r2
 8002afc:	42ab      	cmp	r3, r5
 8002afe:	dc26      	bgt.n	8002b4e <_printf_common+0x96>
 8002b00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002b04:	1e13      	subs	r3, r2, #0
 8002b06:	6822      	ldr	r2, [r4, #0]
 8002b08:	bf18      	it	ne
 8002b0a:	2301      	movne	r3, #1
 8002b0c:	0692      	lsls	r2, r2, #26
 8002b0e:	d42b      	bmi.n	8002b68 <_printf_common+0xb0>
 8002b10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002b14:	4649      	mov	r1, r9
 8002b16:	4638      	mov	r0, r7
 8002b18:	47c0      	blx	r8
 8002b1a:	3001      	adds	r0, #1
 8002b1c:	d01e      	beq.n	8002b5c <_printf_common+0xa4>
 8002b1e:	6823      	ldr	r3, [r4, #0]
 8002b20:	68e5      	ldr	r5, [r4, #12]
 8002b22:	6832      	ldr	r2, [r6, #0]
 8002b24:	f003 0306 	and.w	r3, r3, #6
 8002b28:	2b04      	cmp	r3, #4
 8002b2a:	bf08      	it	eq
 8002b2c:	1aad      	subeq	r5, r5, r2
 8002b2e:	68a3      	ldr	r3, [r4, #8]
 8002b30:	6922      	ldr	r2, [r4, #16]
 8002b32:	bf0c      	ite	eq
 8002b34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b38:	2500      	movne	r5, #0
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	bfc4      	itt	gt
 8002b3e:	1a9b      	subgt	r3, r3, r2
 8002b40:	18ed      	addgt	r5, r5, r3
 8002b42:	2600      	movs	r6, #0
 8002b44:	341a      	adds	r4, #26
 8002b46:	42b5      	cmp	r5, r6
 8002b48:	d11a      	bne.n	8002b80 <_printf_common+0xc8>
 8002b4a:	2000      	movs	r0, #0
 8002b4c:	e008      	b.n	8002b60 <_printf_common+0xa8>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	4652      	mov	r2, sl
 8002b52:	4649      	mov	r1, r9
 8002b54:	4638      	mov	r0, r7
 8002b56:	47c0      	blx	r8
 8002b58:	3001      	adds	r0, #1
 8002b5a:	d103      	bne.n	8002b64 <_printf_common+0xac>
 8002b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b64:	3501      	adds	r5, #1
 8002b66:	e7c6      	b.n	8002af6 <_printf_common+0x3e>
 8002b68:	18e1      	adds	r1, r4, r3
 8002b6a:	1c5a      	adds	r2, r3, #1
 8002b6c:	2030      	movs	r0, #48	; 0x30
 8002b6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002b72:	4422      	add	r2, r4
 8002b74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b7c:	3302      	adds	r3, #2
 8002b7e:	e7c7      	b.n	8002b10 <_printf_common+0x58>
 8002b80:	2301      	movs	r3, #1
 8002b82:	4622      	mov	r2, r4
 8002b84:	4649      	mov	r1, r9
 8002b86:	4638      	mov	r0, r7
 8002b88:	47c0      	blx	r8
 8002b8a:	3001      	adds	r0, #1
 8002b8c:	d0e6      	beq.n	8002b5c <_printf_common+0xa4>
 8002b8e:	3601      	adds	r6, #1
 8002b90:	e7d9      	b.n	8002b46 <_printf_common+0x8e>
	...

08002b94 <_printf_i>:
 8002b94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b98:	7e0f      	ldrb	r7, [r1, #24]
 8002b9a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002b9c:	2f78      	cmp	r7, #120	; 0x78
 8002b9e:	4691      	mov	r9, r2
 8002ba0:	4680      	mov	r8, r0
 8002ba2:	460c      	mov	r4, r1
 8002ba4:	469a      	mov	sl, r3
 8002ba6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002baa:	d807      	bhi.n	8002bbc <_printf_i+0x28>
 8002bac:	2f62      	cmp	r7, #98	; 0x62
 8002bae:	d80a      	bhi.n	8002bc6 <_printf_i+0x32>
 8002bb0:	2f00      	cmp	r7, #0
 8002bb2:	f000 80d8 	beq.w	8002d66 <_printf_i+0x1d2>
 8002bb6:	2f58      	cmp	r7, #88	; 0x58
 8002bb8:	f000 80a3 	beq.w	8002d02 <_printf_i+0x16e>
 8002bbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002bc0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002bc4:	e03a      	b.n	8002c3c <_printf_i+0xa8>
 8002bc6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002bca:	2b15      	cmp	r3, #21
 8002bcc:	d8f6      	bhi.n	8002bbc <_printf_i+0x28>
 8002bce:	a101      	add	r1, pc, #4	; (adr r1, 8002bd4 <_printf_i+0x40>)
 8002bd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002bd4:	08002c2d 	.word	0x08002c2d
 8002bd8:	08002c41 	.word	0x08002c41
 8002bdc:	08002bbd 	.word	0x08002bbd
 8002be0:	08002bbd 	.word	0x08002bbd
 8002be4:	08002bbd 	.word	0x08002bbd
 8002be8:	08002bbd 	.word	0x08002bbd
 8002bec:	08002c41 	.word	0x08002c41
 8002bf0:	08002bbd 	.word	0x08002bbd
 8002bf4:	08002bbd 	.word	0x08002bbd
 8002bf8:	08002bbd 	.word	0x08002bbd
 8002bfc:	08002bbd 	.word	0x08002bbd
 8002c00:	08002d4d 	.word	0x08002d4d
 8002c04:	08002c71 	.word	0x08002c71
 8002c08:	08002d2f 	.word	0x08002d2f
 8002c0c:	08002bbd 	.word	0x08002bbd
 8002c10:	08002bbd 	.word	0x08002bbd
 8002c14:	08002d6f 	.word	0x08002d6f
 8002c18:	08002bbd 	.word	0x08002bbd
 8002c1c:	08002c71 	.word	0x08002c71
 8002c20:	08002bbd 	.word	0x08002bbd
 8002c24:	08002bbd 	.word	0x08002bbd
 8002c28:	08002d37 	.word	0x08002d37
 8002c2c:	682b      	ldr	r3, [r5, #0]
 8002c2e:	1d1a      	adds	r2, r3, #4
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	602a      	str	r2, [r5, #0]
 8002c34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e0a3      	b.n	8002d88 <_printf_i+0x1f4>
 8002c40:	6820      	ldr	r0, [r4, #0]
 8002c42:	6829      	ldr	r1, [r5, #0]
 8002c44:	0606      	lsls	r6, r0, #24
 8002c46:	f101 0304 	add.w	r3, r1, #4
 8002c4a:	d50a      	bpl.n	8002c62 <_printf_i+0xce>
 8002c4c:	680e      	ldr	r6, [r1, #0]
 8002c4e:	602b      	str	r3, [r5, #0]
 8002c50:	2e00      	cmp	r6, #0
 8002c52:	da03      	bge.n	8002c5c <_printf_i+0xc8>
 8002c54:	232d      	movs	r3, #45	; 0x2d
 8002c56:	4276      	negs	r6, r6
 8002c58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c5c:	485e      	ldr	r0, [pc, #376]	; (8002dd8 <_printf_i+0x244>)
 8002c5e:	230a      	movs	r3, #10
 8002c60:	e019      	b.n	8002c96 <_printf_i+0x102>
 8002c62:	680e      	ldr	r6, [r1, #0]
 8002c64:	602b      	str	r3, [r5, #0]
 8002c66:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002c6a:	bf18      	it	ne
 8002c6c:	b236      	sxthne	r6, r6
 8002c6e:	e7ef      	b.n	8002c50 <_printf_i+0xbc>
 8002c70:	682b      	ldr	r3, [r5, #0]
 8002c72:	6820      	ldr	r0, [r4, #0]
 8002c74:	1d19      	adds	r1, r3, #4
 8002c76:	6029      	str	r1, [r5, #0]
 8002c78:	0601      	lsls	r1, r0, #24
 8002c7a:	d501      	bpl.n	8002c80 <_printf_i+0xec>
 8002c7c:	681e      	ldr	r6, [r3, #0]
 8002c7e:	e002      	b.n	8002c86 <_printf_i+0xf2>
 8002c80:	0646      	lsls	r6, r0, #25
 8002c82:	d5fb      	bpl.n	8002c7c <_printf_i+0xe8>
 8002c84:	881e      	ldrh	r6, [r3, #0]
 8002c86:	4854      	ldr	r0, [pc, #336]	; (8002dd8 <_printf_i+0x244>)
 8002c88:	2f6f      	cmp	r7, #111	; 0x6f
 8002c8a:	bf0c      	ite	eq
 8002c8c:	2308      	moveq	r3, #8
 8002c8e:	230a      	movne	r3, #10
 8002c90:	2100      	movs	r1, #0
 8002c92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c96:	6865      	ldr	r5, [r4, #4]
 8002c98:	60a5      	str	r5, [r4, #8]
 8002c9a:	2d00      	cmp	r5, #0
 8002c9c:	bfa2      	ittt	ge
 8002c9e:	6821      	ldrge	r1, [r4, #0]
 8002ca0:	f021 0104 	bicge.w	r1, r1, #4
 8002ca4:	6021      	strge	r1, [r4, #0]
 8002ca6:	b90e      	cbnz	r6, 8002cac <_printf_i+0x118>
 8002ca8:	2d00      	cmp	r5, #0
 8002caa:	d04d      	beq.n	8002d48 <_printf_i+0x1b4>
 8002cac:	4615      	mov	r5, r2
 8002cae:	fbb6 f1f3 	udiv	r1, r6, r3
 8002cb2:	fb03 6711 	mls	r7, r3, r1, r6
 8002cb6:	5dc7      	ldrb	r7, [r0, r7]
 8002cb8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002cbc:	4637      	mov	r7, r6
 8002cbe:	42bb      	cmp	r3, r7
 8002cc0:	460e      	mov	r6, r1
 8002cc2:	d9f4      	bls.n	8002cae <_printf_i+0x11a>
 8002cc4:	2b08      	cmp	r3, #8
 8002cc6:	d10b      	bne.n	8002ce0 <_printf_i+0x14c>
 8002cc8:	6823      	ldr	r3, [r4, #0]
 8002cca:	07de      	lsls	r6, r3, #31
 8002ccc:	d508      	bpl.n	8002ce0 <_printf_i+0x14c>
 8002cce:	6923      	ldr	r3, [r4, #16]
 8002cd0:	6861      	ldr	r1, [r4, #4]
 8002cd2:	4299      	cmp	r1, r3
 8002cd4:	bfde      	ittt	le
 8002cd6:	2330      	movle	r3, #48	; 0x30
 8002cd8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002cdc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002ce0:	1b52      	subs	r2, r2, r5
 8002ce2:	6122      	str	r2, [r4, #16]
 8002ce4:	f8cd a000 	str.w	sl, [sp]
 8002ce8:	464b      	mov	r3, r9
 8002cea:	aa03      	add	r2, sp, #12
 8002cec:	4621      	mov	r1, r4
 8002cee:	4640      	mov	r0, r8
 8002cf0:	f7ff fee2 	bl	8002ab8 <_printf_common>
 8002cf4:	3001      	adds	r0, #1
 8002cf6:	d14c      	bne.n	8002d92 <_printf_i+0x1fe>
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cfc:	b004      	add	sp, #16
 8002cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d02:	4835      	ldr	r0, [pc, #212]	; (8002dd8 <_printf_i+0x244>)
 8002d04:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002d08:	6829      	ldr	r1, [r5, #0]
 8002d0a:	6823      	ldr	r3, [r4, #0]
 8002d0c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002d10:	6029      	str	r1, [r5, #0]
 8002d12:	061d      	lsls	r5, r3, #24
 8002d14:	d514      	bpl.n	8002d40 <_printf_i+0x1ac>
 8002d16:	07df      	lsls	r7, r3, #31
 8002d18:	bf44      	itt	mi
 8002d1a:	f043 0320 	orrmi.w	r3, r3, #32
 8002d1e:	6023      	strmi	r3, [r4, #0]
 8002d20:	b91e      	cbnz	r6, 8002d2a <_printf_i+0x196>
 8002d22:	6823      	ldr	r3, [r4, #0]
 8002d24:	f023 0320 	bic.w	r3, r3, #32
 8002d28:	6023      	str	r3, [r4, #0]
 8002d2a:	2310      	movs	r3, #16
 8002d2c:	e7b0      	b.n	8002c90 <_printf_i+0xfc>
 8002d2e:	6823      	ldr	r3, [r4, #0]
 8002d30:	f043 0320 	orr.w	r3, r3, #32
 8002d34:	6023      	str	r3, [r4, #0]
 8002d36:	2378      	movs	r3, #120	; 0x78
 8002d38:	4828      	ldr	r0, [pc, #160]	; (8002ddc <_printf_i+0x248>)
 8002d3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002d3e:	e7e3      	b.n	8002d08 <_printf_i+0x174>
 8002d40:	0659      	lsls	r1, r3, #25
 8002d42:	bf48      	it	mi
 8002d44:	b2b6      	uxthmi	r6, r6
 8002d46:	e7e6      	b.n	8002d16 <_printf_i+0x182>
 8002d48:	4615      	mov	r5, r2
 8002d4a:	e7bb      	b.n	8002cc4 <_printf_i+0x130>
 8002d4c:	682b      	ldr	r3, [r5, #0]
 8002d4e:	6826      	ldr	r6, [r4, #0]
 8002d50:	6961      	ldr	r1, [r4, #20]
 8002d52:	1d18      	adds	r0, r3, #4
 8002d54:	6028      	str	r0, [r5, #0]
 8002d56:	0635      	lsls	r5, r6, #24
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	d501      	bpl.n	8002d60 <_printf_i+0x1cc>
 8002d5c:	6019      	str	r1, [r3, #0]
 8002d5e:	e002      	b.n	8002d66 <_printf_i+0x1d2>
 8002d60:	0670      	lsls	r0, r6, #25
 8002d62:	d5fb      	bpl.n	8002d5c <_printf_i+0x1c8>
 8002d64:	8019      	strh	r1, [r3, #0]
 8002d66:	2300      	movs	r3, #0
 8002d68:	6123      	str	r3, [r4, #16]
 8002d6a:	4615      	mov	r5, r2
 8002d6c:	e7ba      	b.n	8002ce4 <_printf_i+0x150>
 8002d6e:	682b      	ldr	r3, [r5, #0]
 8002d70:	1d1a      	adds	r2, r3, #4
 8002d72:	602a      	str	r2, [r5, #0]
 8002d74:	681d      	ldr	r5, [r3, #0]
 8002d76:	6862      	ldr	r2, [r4, #4]
 8002d78:	2100      	movs	r1, #0
 8002d7a:	4628      	mov	r0, r5
 8002d7c:	f7fd fa50 	bl	8000220 <memchr>
 8002d80:	b108      	cbz	r0, 8002d86 <_printf_i+0x1f2>
 8002d82:	1b40      	subs	r0, r0, r5
 8002d84:	6060      	str	r0, [r4, #4]
 8002d86:	6863      	ldr	r3, [r4, #4]
 8002d88:	6123      	str	r3, [r4, #16]
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d90:	e7a8      	b.n	8002ce4 <_printf_i+0x150>
 8002d92:	6923      	ldr	r3, [r4, #16]
 8002d94:	462a      	mov	r2, r5
 8002d96:	4649      	mov	r1, r9
 8002d98:	4640      	mov	r0, r8
 8002d9a:	47d0      	blx	sl
 8002d9c:	3001      	adds	r0, #1
 8002d9e:	d0ab      	beq.n	8002cf8 <_printf_i+0x164>
 8002da0:	6823      	ldr	r3, [r4, #0]
 8002da2:	079b      	lsls	r3, r3, #30
 8002da4:	d413      	bmi.n	8002dce <_printf_i+0x23a>
 8002da6:	68e0      	ldr	r0, [r4, #12]
 8002da8:	9b03      	ldr	r3, [sp, #12]
 8002daa:	4298      	cmp	r0, r3
 8002dac:	bfb8      	it	lt
 8002dae:	4618      	movlt	r0, r3
 8002db0:	e7a4      	b.n	8002cfc <_printf_i+0x168>
 8002db2:	2301      	movs	r3, #1
 8002db4:	4632      	mov	r2, r6
 8002db6:	4649      	mov	r1, r9
 8002db8:	4640      	mov	r0, r8
 8002dba:	47d0      	blx	sl
 8002dbc:	3001      	adds	r0, #1
 8002dbe:	d09b      	beq.n	8002cf8 <_printf_i+0x164>
 8002dc0:	3501      	adds	r5, #1
 8002dc2:	68e3      	ldr	r3, [r4, #12]
 8002dc4:	9903      	ldr	r1, [sp, #12]
 8002dc6:	1a5b      	subs	r3, r3, r1
 8002dc8:	42ab      	cmp	r3, r5
 8002dca:	dcf2      	bgt.n	8002db2 <_printf_i+0x21e>
 8002dcc:	e7eb      	b.n	8002da6 <_printf_i+0x212>
 8002dce:	2500      	movs	r5, #0
 8002dd0:	f104 0619 	add.w	r6, r4, #25
 8002dd4:	e7f5      	b.n	8002dc2 <_printf_i+0x22e>
 8002dd6:	bf00      	nop
 8002dd8:	080030fd 	.word	0x080030fd
 8002ddc:	0800310e 	.word	0x0800310e

08002de0 <memcpy>:
 8002de0:	440a      	add	r2, r1
 8002de2:	4291      	cmp	r1, r2
 8002de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8002de8:	d100      	bne.n	8002dec <memcpy+0xc>
 8002dea:	4770      	bx	lr
 8002dec:	b510      	push	{r4, lr}
 8002dee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002df2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002df6:	4291      	cmp	r1, r2
 8002df8:	d1f9      	bne.n	8002dee <memcpy+0xe>
 8002dfa:	bd10      	pop	{r4, pc}

08002dfc <memmove>:
 8002dfc:	4288      	cmp	r0, r1
 8002dfe:	b510      	push	{r4, lr}
 8002e00:	eb01 0402 	add.w	r4, r1, r2
 8002e04:	d902      	bls.n	8002e0c <memmove+0x10>
 8002e06:	4284      	cmp	r4, r0
 8002e08:	4623      	mov	r3, r4
 8002e0a:	d807      	bhi.n	8002e1c <memmove+0x20>
 8002e0c:	1e43      	subs	r3, r0, #1
 8002e0e:	42a1      	cmp	r1, r4
 8002e10:	d008      	beq.n	8002e24 <memmove+0x28>
 8002e12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002e16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002e1a:	e7f8      	b.n	8002e0e <memmove+0x12>
 8002e1c:	4402      	add	r2, r0
 8002e1e:	4601      	mov	r1, r0
 8002e20:	428a      	cmp	r2, r1
 8002e22:	d100      	bne.n	8002e26 <memmove+0x2a>
 8002e24:	bd10      	pop	{r4, pc}
 8002e26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002e2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002e2e:	e7f7      	b.n	8002e20 <memmove+0x24>

08002e30 <_free_r>:
 8002e30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002e32:	2900      	cmp	r1, #0
 8002e34:	d044      	beq.n	8002ec0 <_free_r+0x90>
 8002e36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e3a:	9001      	str	r0, [sp, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f1a1 0404 	sub.w	r4, r1, #4
 8002e42:	bfb8      	it	lt
 8002e44:	18e4      	addlt	r4, r4, r3
 8002e46:	f000 f913 	bl	8003070 <__malloc_lock>
 8002e4a:	4a1e      	ldr	r2, [pc, #120]	; (8002ec4 <_free_r+0x94>)
 8002e4c:	9801      	ldr	r0, [sp, #4]
 8002e4e:	6813      	ldr	r3, [r2, #0]
 8002e50:	b933      	cbnz	r3, 8002e60 <_free_r+0x30>
 8002e52:	6063      	str	r3, [r4, #4]
 8002e54:	6014      	str	r4, [r2, #0]
 8002e56:	b003      	add	sp, #12
 8002e58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002e5c:	f000 b90e 	b.w	800307c <__malloc_unlock>
 8002e60:	42a3      	cmp	r3, r4
 8002e62:	d908      	bls.n	8002e76 <_free_r+0x46>
 8002e64:	6825      	ldr	r5, [r4, #0]
 8002e66:	1961      	adds	r1, r4, r5
 8002e68:	428b      	cmp	r3, r1
 8002e6a:	bf01      	itttt	eq
 8002e6c:	6819      	ldreq	r1, [r3, #0]
 8002e6e:	685b      	ldreq	r3, [r3, #4]
 8002e70:	1949      	addeq	r1, r1, r5
 8002e72:	6021      	streq	r1, [r4, #0]
 8002e74:	e7ed      	b.n	8002e52 <_free_r+0x22>
 8002e76:	461a      	mov	r2, r3
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	b10b      	cbz	r3, 8002e80 <_free_r+0x50>
 8002e7c:	42a3      	cmp	r3, r4
 8002e7e:	d9fa      	bls.n	8002e76 <_free_r+0x46>
 8002e80:	6811      	ldr	r1, [r2, #0]
 8002e82:	1855      	adds	r5, r2, r1
 8002e84:	42a5      	cmp	r5, r4
 8002e86:	d10b      	bne.n	8002ea0 <_free_r+0x70>
 8002e88:	6824      	ldr	r4, [r4, #0]
 8002e8a:	4421      	add	r1, r4
 8002e8c:	1854      	adds	r4, r2, r1
 8002e8e:	42a3      	cmp	r3, r4
 8002e90:	6011      	str	r1, [r2, #0]
 8002e92:	d1e0      	bne.n	8002e56 <_free_r+0x26>
 8002e94:	681c      	ldr	r4, [r3, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	6053      	str	r3, [r2, #4]
 8002e9a:	4421      	add	r1, r4
 8002e9c:	6011      	str	r1, [r2, #0]
 8002e9e:	e7da      	b.n	8002e56 <_free_r+0x26>
 8002ea0:	d902      	bls.n	8002ea8 <_free_r+0x78>
 8002ea2:	230c      	movs	r3, #12
 8002ea4:	6003      	str	r3, [r0, #0]
 8002ea6:	e7d6      	b.n	8002e56 <_free_r+0x26>
 8002ea8:	6825      	ldr	r5, [r4, #0]
 8002eaa:	1961      	adds	r1, r4, r5
 8002eac:	428b      	cmp	r3, r1
 8002eae:	bf04      	itt	eq
 8002eb0:	6819      	ldreq	r1, [r3, #0]
 8002eb2:	685b      	ldreq	r3, [r3, #4]
 8002eb4:	6063      	str	r3, [r4, #4]
 8002eb6:	bf04      	itt	eq
 8002eb8:	1949      	addeq	r1, r1, r5
 8002eba:	6021      	streq	r1, [r4, #0]
 8002ebc:	6054      	str	r4, [r2, #4]
 8002ebe:	e7ca      	b.n	8002e56 <_free_r+0x26>
 8002ec0:	b003      	add	sp, #12
 8002ec2:	bd30      	pop	{r4, r5, pc}
 8002ec4:	20000134 	.word	0x20000134

08002ec8 <sbrk_aligned>:
 8002ec8:	b570      	push	{r4, r5, r6, lr}
 8002eca:	4e0e      	ldr	r6, [pc, #56]	; (8002f04 <sbrk_aligned+0x3c>)
 8002ecc:	460c      	mov	r4, r1
 8002ece:	6831      	ldr	r1, [r6, #0]
 8002ed0:	4605      	mov	r5, r0
 8002ed2:	b911      	cbnz	r1, 8002eda <sbrk_aligned+0x12>
 8002ed4:	f000 f8bc 	bl	8003050 <_sbrk_r>
 8002ed8:	6030      	str	r0, [r6, #0]
 8002eda:	4621      	mov	r1, r4
 8002edc:	4628      	mov	r0, r5
 8002ede:	f000 f8b7 	bl	8003050 <_sbrk_r>
 8002ee2:	1c43      	adds	r3, r0, #1
 8002ee4:	d00a      	beq.n	8002efc <sbrk_aligned+0x34>
 8002ee6:	1cc4      	adds	r4, r0, #3
 8002ee8:	f024 0403 	bic.w	r4, r4, #3
 8002eec:	42a0      	cmp	r0, r4
 8002eee:	d007      	beq.n	8002f00 <sbrk_aligned+0x38>
 8002ef0:	1a21      	subs	r1, r4, r0
 8002ef2:	4628      	mov	r0, r5
 8002ef4:	f000 f8ac 	bl	8003050 <_sbrk_r>
 8002ef8:	3001      	adds	r0, #1
 8002efa:	d101      	bne.n	8002f00 <sbrk_aligned+0x38>
 8002efc:	f04f 34ff 	mov.w	r4, #4294967295
 8002f00:	4620      	mov	r0, r4
 8002f02:	bd70      	pop	{r4, r5, r6, pc}
 8002f04:	20000138 	.word	0x20000138

08002f08 <_malloc_r>:
 8002f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f0c:	1ccd      	adds	r5, r1, #3
 8002f0e:	f025 0503 	bic.w	r5, r5, #3
 8002f12:	3508      	adds	r5, #8
 8002f14:	2d0c      	cmp	r5, #12
 8002f16:	bf38      	it	cc
 8002f18:	250c      	movcc	r5, #12
 8002f1a:	2d00      	cmp	r5, #0
 8002f1c:	4607      	mov	r7, r0
 8002f1e:	db01      	blt.n	8002f24 <_malloc_r+0x1c>
 8002f20:	42a9      	cmp	r1, r5
 8002f22:	d905      	bls.n	8002f30 <_malloc_r+0x28>
 8002f24:	230c      	movs	r3, #12
 8002f26:	603b      	str	r3, [r7, #0]
 8002f28:	2600      	movs	r6, #0
 8002f2a:	4630      	mov	r0, r6
 8002f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f30:	4e2e      	ldr	r6, [pc, #184]	; (8002fec <_malloc_r+0xe4>)
 8002f32:	f000 f89d 	bl	8003070 <__malloc_lock>
 8002f36:	6833      	ldr	r3, [r6, #0]
 8002f38:	461c      	mov	r4, r3
 8002f3a:	bb34      	cbnz	r4, 8002f8a <_malloc_r+0x82>
 8002f3c:	4629      	mov	r1, r5
 8002f3e:	4638      	mov	r0, r7
 8002f40:	f7ff ffc2 	bl	8002ec8 <sbrk_aligned>
 8002f44:	1c43      	adds	r3, r0, #1
 8002f46:	4604      	mov	r4, r0
 8002f48:	d14d      	bne.n	8002fe6 <_malloc_r+0xde>
 8002f4a:	6834      	ldr	r4, [r6, #0]
 8002f4c:	4626      	mov	r6, r4
 8002f4e:	2e00      	cmp	r6, #0
 8002f50:	d140      	bne.n	8002fd4 <_malloc_r+0xcc>
 8002f52:	6823      	ldr	r3, [r4, #0]
 8002f54:	4631      	mov	r1, r6
 8002f56:	4638      	mov	r0, r7
 8002f58:	eb04 0803 	add.w	r8, r4, r3
 8002f5c:	f000 f878 	bl	8003050 <_sbrk_r>
 8002f60:	4580      	cmp	r8, r0
 8002f62:	d13a      	bne.n	8002fda <_malloc_r+0xd2>
 8002f64:	6821      	ldr	r1, [r4, #0]
 8002f66:	3503      	adds	r5, #3
 8002f68:	1a6d      	subs	r5, r5, r1
 8002f6a:	f025 0503 	bic.w	r5, r5, #3
 8002f6e:	3508      	adds	r5, #8
 8002f70:	2d0c      	cmp	r5, #12
 8002f72:	bf38      	it	cc
 8002f74:	250c      	movcc	r5, #12
 8002f76:	4629      	mov	r1, r5
 8002f78:	4638      	mov	r0, r7
 8002f7a:	f7ff ffa5 	bl	8002ec8 <sbrk_aligned>
 8002f7e:	3001      	adds	r0, #1
 8002f80:	d02b      	beq.n	8002fda <_malloc_r+0xd2>
 8002f82:	6823      	ldr	r3, [r4, #0]
 8002f84:	442b      	add	r3, r5
 8002f86:	6023      	str	r3, [r4, #0]
 8002f88:	e00e      	b.n	8002fa8 <_malloc_r+0xa0>
 8002f8a:	6822      	ldr	r2, [r4, #0]
 8002f8c:	1b52      	subs	r2, r2, r5
 8002f8e:	d41e      	bmi.n	8002fce <_malloc_r+0xc6>
 8002f90:	2a0b      	cmp	r2, #11
 8002f92:	d916      	bls.n	8002fc2 <_malloc_r+0xba>
 8002f94:	1961      	adds	r1, r4, r5
 8002f96:	42a3      	cmp	r3, r4
 8002f98:	6025      	str	r5, [r4, #0]
 8002f9a:	bf18      	it	ne
 8002f9c:	6059      	strne	r1, [r3, #4]
 8002f9e:	6863      	ldr	r3, [r4, #4]
 8002fa0:	bf08      	it	eq
 8002fa2:	6031      	streq	r1, [r6, #0]
 8002fa4:	5162      	str	r2, [r4, r5]
 8002fa6:	604b      	str	r3, [r1, #4]
 8002fa8:	4638      	mov	r0, r7
 8002faa:	f104 060b 	add.w	r6, r4, #11
 8002fae:	f000 f865 	bl	800307c <__malloc_unlock>
 8002fb2:	f026 0607 	bic.w	r6, r6, #7
 8002fb6:	1d23      	adds	r3, r4, #4
 8002fb8:	1af2      	subs	r2, r6, r3
 8002fba:	d0b6      	beq.n	8002f2a <_malloc_r+0x22>
 8002fbc:	1b9b      	subs	r3, r3, r6
 8002fbe:	50a3      	str	r3, [r4, r2]
 8002fc0:	e7b3      	b.n	8002f2a <_malloc_r+0x22>
 8002fc2:	6862      	ldr	r2, [r4, #4]
 8002fc4:	42a3      	cmp	r3, r4
 8002fc6:	bf0c      	ite	eq
 8002fc8:	6032      	streq	r2, [r6, #0]
 8002fca:	605a      	strne	r2, [r3, #4]
 8002fcc:	e7ec      	b.n	8002fa8 <_malloc_r+0xa0>
 8002fce:	4623      	mov	r3, r4
 8002fd0:	6864      	ldr	r4, [r4, #4]
 8002fd2:	e7b2      	b.n	8002f3a <_malloc_r+0x32>
 8002fd4:	4634      	mov	r4, r6
 8002fd6:	6876      	ldr	r6, [r6, #4]
 8002fd8:	e7b9      	b.n	8002f4e <_malloc_r+0x46>
 8002fda:	230c      	movs	r3, #12
 8002fdc:	603b      	str	r3, [r7, #0]
 8002fde:	4638      	mov	r0, r7
 8002fe0:	f000 f84c 	bl	800307c <__malloc_unlock>
 8002fe4:	e7a1      	b.n	8002f2a <_malloc_r+0x22>
 8002fe6:	6025      	str	r5, [r4, #0]
 8002fe8:	e7de      	b.n	8002fa8 <_malloc_r+0xa0>
 8002fea:	bf00      	nop
 8002fec:	20000134 	.word	0x20000134

08002ff0 <_realloc_r>:
 8002ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ff4:	4680      	mov	r8, r0
 8002ff6:	4614      	mov	r4, r2
 8002ff8:	460e      	mov	r6, r1
 8002ffa:	b921      	cbnz	r1, 8003006 <_realloc_r+0x16>
 8002ffc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003000:	4611      	mov	r1, r2
 8003002:	f7ff bf81 	b.w	8002f08 <_malloc_r>
 8003006:	b92a      	cbnz	r2, 8003014 <_realloc_r+0x24>
 8003008:	f7ff ff12 	bl	8002e30 <_free_r>
 800300c:	4625      	mov	r5, r4
 800300e:	4628      	mov	r0, r5
 8003010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003014:	f000 f838 	bl	8003088 <_malloc_usable_size_r>
 8003018:	4284      	cmp	r4, r0
 800301a:	4607      	mov	r7, r0
 800301c:	d802      	bhi.n	8003024 <_realloc_r+0x34>
 800301e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003022:	d812      	bhi.n	800304a <_realloc_r+0x5a>
 8003024:	4621      	mov	r1, r4
 8003026:	4640      	mov	r0, r8
 8003028:	f7ff ff6e 	bl	8002f08 <_malloc_r>
 800302c:	4605      	mov	r5, r0
 800302e:	2800      	cmp	r0, #0
 8003030:	d0ed      	beq.n	800300e <_realloc_r+0x1e>
 8003032:	42bc      	cmp	r4, r7
 8003034:	4622      	mov	r2, r4
 8003036:	4631      	mov	r1, r6
 8003038:	bf28      	it	cs
 800303a:	463a      	movcs	r2, r7
 800303c:	f7ff fed0 	bl	8002de0 <memcpy>
 8003040:	4631      	mov	r1, r6
 8003042:	4640      	mov	r0, r8
 8003044:	f7ff fef4 	bl	8002e30 <_free_r>
 8003048:	e7e1      	b.n	800300e <_realloc_r+0x1e>
 800304a:	4635      	mov	r5, r6
 800304c:	e7df      	b.n	800300e <_realloc_r+0x1e>
	...

08003050 <_sbrk_r>:
 8003050:	b538      	push	{r3, r4, r5, lr}
 8003052:	4d06      	ldr	r5, [pc, #24]	; (800306c <_sbrk_r+0x1c>)
 8003054:	2300      	movs	r3, #0
 8003056:	4604      	mov	r4, r0
 8003058:	4608      	mov	r0, r1
 800305a:	602b      	str	r3, [r5, #0]
 800305c:	f7fd fcb4 	bl	80009c8 <_sbrk>
 8003060:	1c43      	adds	r3, r0, #1
 8003062:	d102      	bne.n	800306a <_sbrk_r+0x1a>
 8003064:	682b      	ldr	r3, [r5, #0]
 8003066:	b103      	cbz	r3, 800306a <_sbrk_r+0x1a>
 8003068:	6023      	str	r3, [r4, #0]
 800306a:	bd38      	pop	{r3, r4, r5, pc}
 800306c:	2000013c 	.word	0x2000013c

08003070 <__malloc_lock>:
 8003070:	4801      	ldr	r0, [pc, #4]	; (8003078 <__malloc_lock+0x8>)
 8003072:	f000 b811 	b.w	8003098 <__retarget_lock_acquire_recursive>
 8003076:	bf00      	nop
 8003078:	20000140 	.word	0x20000140

0800307c <__malloc_unlock>:
 800307c:	4801      	ldr	r0, [pc, #4]	; (8003084 <__malloc_unlock+0x8>)
 800307e:	f000 b80c 	b.w	800309a <__retarget_lock_release_recursive>
 8003082:	bf00      	nop
 8003084:	20000140 	.word	0x20000140

08003088 <_malloc_usable_size_r>:
 8003088:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800308c:	1f18      	subs	r0, r3, #4
 800308e:	2b00      	cmp	r3, #0
 8003090:	bfbc      	itt	lt
 8003092:	580b      	ldrlt	r3, [r1, r0]
 8003094:	18c0      	addlt	r0, r0, r3
 8003096:	4770      	bx	lr

08003098 <__retarget_lock_acquire_recursive>:
 8003098:	4770      	bx	lr

0800309a <__retarget_lock_release_recursive>:
 800309a:	4770      	bx	lr

0800309c <_init>:
 800309c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800309e:	bf00      	nop
 80030a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030a2:	bc08      	pop	{r3}
 80030a4:	469e      	mov	lr, r3
 80030a6:	4770      	bx	lr

080030a8 <_fini>:
 80030a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030aa:	bf00      	nop
 80030ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030ae:	bc08      	pop	{r3}
 80030b0:	469e      	mov	lr, r3
 80030b2:	4770      	bx	lr
