// Seed: 1053465910
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  assign id_1 = 1;
  logic id_7 = id_2;
  assign id_6 = ~id_0 | 1;
endmodule
