// Seed: 3629576720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    access,
    id_10,
    id_11,
    id_12
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
  always @(negedge id_2) begin
    module_0[1'd0] <= 1;
  end
  wire id_15;
  id_16(
      1 == 1'b0, id_2
  );
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    output wand id_6,
    input supply0 id_7,
    input wand id_8,
    input wand id_9,
    output supply0 id_10,
    input wor id_11,
    output wor id_12,
    input tri0 id_13
);
  wire id_15;
  xor (id_10, id_3, id_8, id_15, id_13, id_5, id_11, id_0, id_1, id_4, id_9);
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15
  );
endmodule
