// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "06/13/2017 19:46:08"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module dataMemory (
	memoryAddy,
	writeData,
	cu_writeEnable,
	clock,
	dataRAMOutput,
	cu_readEnable);
input 	[9:0] memoryAddy;
input 	[31:0] writeData;
input 	cu_writeEnable;
input 	clock;
output 	[31:0] dataRAMOutput;
input 	cu_readEnable;

// Design Ports Information
// dataRAMOutput[0]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[1]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[3]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[4]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[5]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[6]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[7]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[8]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[9]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[10]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[11]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[12]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[13]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[14]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[15]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[16]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[17]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[18]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[19]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[20]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[21]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[22]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[23]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[24]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[25]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[26]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[27]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[28]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[29]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[30]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataRAMOutput[31]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cu_writeEnable	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryAddy[0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryAddy[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryAddy[2]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryAddy[3]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryAddy[4]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryAddy[5]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryAddy[6]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryAddy[7]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryAddy[8]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryAddy[9]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cu_readEnable	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[2]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[3]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[4]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[5]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[7]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[8]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[9]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[10]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[11]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[12]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[13]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[14]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[15]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[16]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[17]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[18]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[19]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[20]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[21]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[22]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[23]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[24]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[25]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[26]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[27]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[28]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[29]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[30]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[31]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \dataRAMOutput[0]~output_o ;
wire \dataRAMOutput[1]~output_o ;
wire \dataRAMOutput[2]~output_o ;
wire \dataRAMOutput[3]~output_o ;
wire \dataRAMOutput[4]~output_o ;
wire \dataRAMOutput[5]~output_o ;
wire \dataRAMOutput[6]~output_o ;
wire \dataRAMOutput[7]~output_o ;
wire \dataRAMOutput[8]~output_o ;
wire \dataRAMOutput[9]~output_o ;
wire \dataRAMOutput[10]~output_o ;
wire \dataRAMOutput[11]~output_o ;
wire \dataRAMOutput[12]~output_o ;
wire \dataRAMOutput[13]~output_o ;
wire \dataRAMOutput[14]~output_o ;
wire \dataRAMOutput[15]~output_o ;
wire \dataRAMOutput[16]~output_o ;
wire \dataRAMOutput[17]~output_o ;
wire \dataRAMOutput[18]~output_o ;
wire \dataRAMOutput[19]~output_o ;
wire \dataRAMOutput[20]~output_o ;
wire \dataRAMOutput[21]~output_o ;
wire \dataRAMOutput[22]~output_o ;
wire \dataRAMOutput[23]~output_o ;
wire \dataRAMOutput[24]~output_o ;
wire \dataRAMOutput[25]~output_o ;
wire \dataRAMOutput[26]~output_o ;
wire \dataRAMOutput[27]~output_o ;
wire \dataRAMOutput[28]~output_o ;
wire \dataRAMOutput[29]~output_o ;
wire \dataRAMOutput[30]~output_o ;
wire \dataRAMOutput[31]~output_o ;
wire \cu_writeEnable~input_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \writeData[0]~input_o ;
wire \memoryAddy[0]~input_o ;
wire \memoryAddy[1]~input_o ;
wire \memoryAddy[2]~input_o ;
wire \memoryAddy[3]~input_o ;
wire \memoryAddy[4]~input_o ;
wire \memoryAddy[5]~input_o ;
wire \memoryAddy[6]~input_o ;
wire \memoryAddy[7]~input_o ;
wire \memoryAddy[8]~input_o ;
wire \memoryAddy[9]~input_o ;
wire \cu_readEnable~input_o ;
wire \regAddy~0_combout ;
wire \regAddy~1_combout ;
wire \regAddy~2_combout ;
wire \regAddy~3_combout ;
wire \regAddy~4_combout ;
wire \regAddy~5_combout ;
wire \regAddy~6_combout ;
wire \regAddy~7_combout ;
wire \regAddy~8_combout ;
wire \regAddy~9_combout ;
wire \writeData[1]~input_o ;
wire \writeData[2]~input_o ;
wire \writeData[3]~input_o ;
wire \writeData[4]~input_o ;
wire \writeData[5]~input_o ;
wire \writeData[6]~input_o ;
wire \writeData[7]~input_o ;
wire \writeData[8]~input_o ;
wire \RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \RAM_rtl_0_bypass[15]~feeder_combout ;
wire \RAM_rtl_0_bypass[13]~feeder_combout ;
wire \RAM_rtl_0_bypass[16]~feeder_combout ;
wire \RAM~3_combout ;
wire \RAM_rtl_0_bypass[12]~feeder_combout ;
wire \RAM_rtl_0_bypass[9]~feeder_combout ;
wire \RAM_rtl_0_bypass[11]~feeder_combout ;
wire \RAM~2_combout ;
wire \RAM_rtl_0_bypass[8]~feeder_combout ;
wire \RAM~1_combout ;
wire \RAM_rtl_0_bypass[1]~feeder_combout ;
wire \RAM_rtl_0_bypass[4]~feeder_combout ;
wire \RAM~0_combout ;
wire \RAM~4_combout ;
wire \RAM_rtl_0_bypass[20]~feeder_combout ;
wire \RAM~5_combout ;
wire \RAM~6_combout ;
wire \RAM~7_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a1 ;
wire \RAM~8_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a2 ;
wire \RAM~9_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a3 ;
wire \RAM~10_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a4 ;
wire \RAM~11_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a5 ;
wire \RAM~12_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a6 ;
wire \RAM~13_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a7 ;
wire \RAM~14_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a8 ;
wire \RAM~15_combout ;
wire \writeData[9]~input_o ;
wire \writeData[10]~input_o ;
wire \writeData[11]~input_o ;
wire \writeData[12]~input_o ;
wire \writeData[13]~input_o ;
wire \writeData[14]~input_o ;
wire \writeData[15]~input_o ;
wire \writeData[16]~input_o ;
wire \writeData[17]~input_o ;
wire \RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \RAM~16_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a10 ;
wire \RAM~17_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a11 ;
wire \RAM~18_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a12 ;
wire \RAM~19_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a13 ;
wire \RAM~20_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a14 ;
wire \RAM~21_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a15 ;
wire \RAM~22_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a16 ;
wire \RAM~23_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a17 ;
wire \RAM~24_combout ;
wire \writeData[18]~input_o ;
wire \writeData[19]~input_o ;
wire \writeData[20]~input_o ;
wire \writeData[21]~input_o ;
wire \writeData[22]~input_o ;
wire \writeData[23]~input_o ;
wire \writeData[24]~input_o ;
wire \writeData[25]~input_o ;
wire \writeData[26]~input_o ;
wire \RAM_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \RAM~25_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a19 ;
wire \RAM~26_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a20 ;
wire \RAM~27_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a21 ;
wire \RAM~28_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a22 ;
wire \RAM~29_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a23 ;
wire \RAM~30_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a24 ;
wire \RAM~31_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a25 ;
wire \RAM~32_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a26 ;
wire \RAM~33_combout ;
wire \writeData[27]~input_o ;
wire \writeData[28]~input_o ;
wire \writeData[29]~input_o ;
wire \writeData[30]~input_o ;
wire \writeData[31]~input_o ;
wire \RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \RAM~34_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a28 ;
wire \RAM~35_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a29 ;
wire \RAM~36_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a30 ;
wire \RAM~37_combout ;
wire \RAM_rtl_0|auto_generated|ram_block1a31 ;
wire \RAM~38_combout ;
wire [0:52] RAM_rtl_0_bypass;
wire [9:0] regAddy;

wire [8:0] \RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [8:0] \RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [8:0] \RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;

assign \RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RAM_rtl_0|auto_generated|ram_block1a1  = \RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RAM_rtl_0|auto_generated|ram_block1a2  = \RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RAM_rtl_0|auto_generated|ram_block1a3  = \RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RAM_rtl_0|auto_generated|ram_block1a4  = \RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RAM_rtl_0|auto_generated|ram_block1a5  = \RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RAM_rtl_0|auto_generated|ram_block1a6  = \RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RAM_rtl_0|auto_generated|ram_block1a7  = \RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \RAM_rtl_0|auto_generated|ram_block1a8  = \RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  = \RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \RAM_rtl_0|auto_generated|ram_block1a10  = \RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \RAM_rtl_0|auto_generated|ram_block1a11  = \RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \RAM_rtl_0|auto_generated|ram_block1a12  = \RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \RAM_rtl_0|auto_generated|ram_block1a13  = \RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \RAM_rtl_0|auto_generated|ram_block1a14  = \RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \RAM_rtl_0|auto_generated|ram_block1a15  = \RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \RAM_rtl_0|auto_generated|ram_block1a16  = \RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \RAM_rtl_0|auto_generated|ram_block1a17  = \RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];

assign \RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  = \RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \RAM_rtl_0|auto_generated|ram_block1a19  = \RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \RAM_rtl_0|auto_generated|ram_block1a20  = \RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \RAM_rtl_0|auto_generated|ram_block1a21  = \RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \RAM_rtl_0|auto_generated|ram_block1a22  = \RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \RAM_rtl_0|auto_generated|ram_block1a23  = \RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \RAM_rtl_0|auto_generated|ram_block1a24  = \RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \RAM_rtl_0|auto_generated|ram_block1a25  = \RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \RAM_rtl_0|auto_generated|ram_block1a26  = \RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];

assign \RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  = \RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \RAM_rtl_0|auto_generated|ram_block1a28  = \RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \RAM_rtl_0|auto_generated|ram_block1a29  = \RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \RAM_rtl_0|auto_generated|ram_block1a30  = \RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \RAM_rtl_0|auto_generated|ram_block1a31  = \RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \dataRAMOutput[0]~output (
	.i(\RAM~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[0]~output .bus_hold = "false";
defparam \dataRAMOutput[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \dataRAMOutput[1]~output (
	.i(\RAM~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[1]~output .bus_hold = "false";
defparam \dataRAMOutput[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \dataRAMOutput[2]~output (
	.i(\RAM~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[2]~output .bus_hold = "false";
defparam \dataRAMOutput[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \dataRAMOutput[3]~output (
	.i(\RAM~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[3]~output .bus_hold = "false";
defparam \dataRAMOutput[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \dataRAMOutput[4]~output (
	.i(\RAM~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[4]~output .bus_hold = "false";
defparam \dataRAMOutput[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \dataRAMOutput[5]~output (
	.i(\RAM~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[5]~output .bus_hold = "false";
defparam \dataRAMOutput[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneive_io_obuf \dataRAMOutput[6]~output (
	.i(\RAM~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[6]~output .bus_hold = "false";
defparam \dataRAMOutput[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \dataRAMOutput[7]~output (
	.i(\RAM~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[7]~output .bus_hold = "false";
defparam \dataRAMOutput[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \dataRAMOutput[8]~output (
	.i(\RAM~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[8]~output .bus_hold = "false";
defparam \dataRAMOutput[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \dataRAMOutput[9]~output (
	.i(\RAM~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[9]~output .bus_hold = "false";
defparam \dataRAMOutput[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \dataRAMOutput[10]~output (
	.i(\RAM~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[10]~output .bus_hold = "false";
defparam \dataRAMOutput[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \dataRAMOutput[11]~output (
	.i(\RAM~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[11]~output .bus_hold = "false";
defparam \dataRAMOutput[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \dataRAMOutput[12]~output (
	.i(\RAM~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[12]~output .bus_hold = "false";
defparam \dataRAMOutput[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \dataRAMOutput[13]~output (
	.i(\RAM~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[13]~output .bus_hold = "false";
defparam \dataRAMOutput[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \dataRAMOutput[14]~output (
	.i(\RAM~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[14]~output .bus_hold = "false";
defparam \dataRAMOutput[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \dataRAMOutput[15]~output (
	.i(\RAM~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[15]~output .bus_hold = "false";
defparam \dataRAMOutput[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \dataRAMOutput[16]~output (
	.i(\RAM~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[16]~output .bus_hold = "false";
defparam \dataRAMOutput[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \dataRAMOutput[17]~output (
	.i(\RAM~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[17]~output .bus_hold = "false";
defparam \dataRAMOutput[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \dataRAMOutput[18]~output (
	.i(\RAM~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[18]~output .bus_hold = "false";
defparam \dataRAMOutput[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \dataRAMOutput[19]~output (
	.i(\RAM~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[19]~output .bus_hold = "false";
defparam \dataRAMOutput[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \dataRAMOutput[20]~output (
	.i(\RAM~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[20]~output .bus_hold = "false";
defparam \dataRAMOutput[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \dataRAMOutput[21]~output (
	.i(\RAM~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[21]~output .bus_hold = "false";
defparam \dataRAMOutput[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \dataRAMOutput[22]~output (
	.i(\RAM~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[22]~output .bus_hold = "false";
defparam \dataRAMOutput[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \dataRAMOutput[23]~output (
	.i(\RAM~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[23]~output .bus_hold = "false";
defparam \dataRAMOutput[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \dataRAMOutput[24]~output (
	.i(\RAM~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[24]~output .bus_hold = "false";
defparam \dataRAMOutput[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \dataRAMOutput[25]~output (
	.i(\RAM~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[25]~output .bus_hold = "false";
defparam \dataRAMOutput[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \dataRAMOutput[26]~output (
	.i(\RAM~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[26]~output .bus_hold = "false";
defparam \dataRAMOutput[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \dataRAMOutput[27]~output (
	.i(\RAM~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[27]~output .bus_hold = "false";
defparam \dataRAMOutput[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \dataRAMOutput[28]~output (
	.i(\RAM~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[28]~output .bus_hold = "false";
defparam \dataRAMOutput[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \dataRAMOutput[29]~output (
	.i(\RAM~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[29]~output .bus_hold = "false";
defparam \dataRAMOutput[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \dataRAMOutput[30]~output (
	.i(\RAM~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[30]~output .bus_hold = "false";
defparam \dataRAMOutput[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \dataRAMOutput[31]~output (
	.i(\RAM~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataRAMOutput[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataRAMOutput[31]~output .bus_hold = "false";
defparam \dataRAMOutput[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \cu_writeEnable~input (
	.i(cu_writeEnable),
	.ibar(gnd),
	.o(\cu_writeEnable~input_o ));
// synopsys translate_off
defparam \cu_writeEnable~input .bus_hold = "false";
defparam \cu_writeEnable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \writeData[0]~input (
	.i(writeData[0]),
	.ibar(gnd),
	.o(\writeData[0]~input_o ));
// synopsys translate_off
defparam \writeData[0]~input .bus_hold = "false";
defparam \writeData[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \memoryAddy[0]~input (
	.i(memoryAddy[0]),
	.ibar(gnd),
	.o(\memoryAddy[0]~input_o ));
// synopsys translate_off
defparam \memoryAddy[0]~input .bus_hold = "false";
defparam \memoryAddy[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \memoryAddy[1]~input (
	.i(memoryAddy[1]),
	.ibar(gnd),
	.o(\memoryAddy[1]~input_o ));
// synopsys translate_off
defparam \memoryAddy[1]~input .bus_hold = "false";
defparam \memoryAddy[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \memoryAddy[2]~input (
	.i(memoryAddy[2]),
	.ibar(gnd),
	.o(\memoryAddy[2]~input_o ));
// synopsys translate_off
defparam \memoryAddy[2]~input .bus_hold = "false";
defparam \memoryAddy[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \memoryAddy[3]~input (
	.i(memoryAddy[3]),
	.ibar(gnd),
	.o(\memoryAddy[3]~input_o ));
// synopsys translate_off
defparam \memoryAddy[3]~input .bus_hold = "false";
defparam \memoryAddy[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N15
cycloneive_io_ibuf \memoryAddy[4]~input (
	.i(memoryAddy[4]),
	.ibar(gnd),
	.o(\memoryAddy[4]~input_o ));
// synopsys translate_off
defparam \memoryAddy[4]~input .bus_hold = "false";
defparam \memoryAddy[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \memoryAddy[5]~input (
	.i(memoryAddy[5]),
	.ibar(gnd),
	.o(\memoryAddy[5]~input_o ));
// synopsys translate_off
defparam \memoryAddy[5]~input .bus_hold = "false";
defparam \memoryAddy[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \memoryAddy[6]~input (
	.i(memoryAddy[6]),
	.ibar(gnd),
	.o(\memoryAddy[6]~input_o ));
// synopsys translate_off
defparam \memoryAddy[6]~input .bus_hold = "false";
defparam \memoryAddy[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \memoryAddy[7]~input (
	.i(memoryAddy[7]),
	.ibar(gnd),
	.o(\memoryAddy[7]~input_o ));
// synopsys translate_off
defparam \memoryAddy[7]~input .bus_hold = "false";
defparam \memoryAddy[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \memoryAddy[8]~input (
	.i(memoryAddy[8]),
	.ibar(gnd),
	.o(\memoryAddy[8]~input_o ));
// synopsys translate_off
defparam \memoryAddy[8]~input .bus_hold = "false";
defparam \memoryAddy[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \memoryAddy[9]~input (
	.i(memoryAddy[9]),
	.ibar(gnd),
	.o(\memoryAddy[9]~input_o ));
// synopsys translate_off
defparam \memoryAddy[9]~input .bus_hold = "false";
defparam \memoryAddy[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y3_N15
dffeas \regAddy[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\regAddy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regAddy[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regAddy[0] .is_wysiwyg = "true";
defparam \regAddy[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \cu_readEnable~input (
	.i(cu_readEnable),
	.ibar(gnd),
	.o(\cu_readEnable~input_o ));
// synopsys translate_off
defparam \cu_readEnable~input .bus_hold = "false";
defparam \cu_readEnable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N14
cycloneive_lcell_comb \regAddy~0 (
// Equation(s):
// \regAddy~0_combout  = (\cu_writeEnable~input_o  & (\memoryAddy[0]~input_o )) # (!\cu_writeEnable~input_o  & ((\cu_readEnable~input_o  & (\memoryAddy[0]~input_o )) # (!\cu_readEnable~input_o  & ((regAddy[0])))))

	.dataa(\cu_writeEnable~input_o ),
	.datab(\memoryAddy[0]~input_o ),
	.datac(regAddy[0]),
	.datad(\cu_readEnable~input_o ),
	.cin(gnd),
	.combout(\regAddy~0_combout ),
	.cout());
// synopsys translate_off
defparam \regAddy~0 .lut_mask = 16'hCCD8;
defparam \regAddy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N1
dffeas \regAddy[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\regAddy~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regAddy[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regAddy[1] .is_wysiwyg = "true";
defparam \regAddy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N0
cycloneive_lcell_comb \regAddy~1 (
// Equation(s):
// \regAddy~1_combout  = (\cu_readEnable~input_o  & (\memoryAddy[1]~input_o )) # (!\cu_readEnable~input_o  & ((\cu_writeEnable~input_o  & (\memoryAddy[1]~input_o )) # (!\cu_writeEnable~input_o  & ((regAddy[1])))))

	.dataa(\memoryAddy[1]~input_o ),
	.datab(\cu_readEnable~input_o ),
	.datac(regAddy[1]),
	.datad(\cu_writeEnable~input_o ),
	.cin(gnd),
	.combout(\regAddy~1_combout ),
	.cout());
// synopsys translate_off
defparam \regAddy~1 .lut_mask = 16'hAAB8;
defparam \regAddy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \regAddy[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\regAddy~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regAddy[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regAddy[2] .is_wysiwyg = "true";
defparam \regAddy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \regAddy~2 (
// Equation(s):
// \regAddy~2_combout  = (\cu_readEnable~input_o  & (\memoryAddy[2]~input_o )) # (!\cu_readEnable~input_o  & ((\cu_writeEnable~input_o  & (\memoryAddy[2]~input_o )) # (!\cu_writeEnable~input_o  & ((regAddy[2])))))

	.dataa(\memoryAddy[2]~input_o ),
	.datab(\cu_readEnable~input_o ),
	.datac(regAddy[2]),
	.datad(\cu_writeEnable~input_o ),
	.cin(gnd),
	.combout(\regAddy~2_combout ),
	.cout());
// synopsys translate_off
defparam \regAddy~2 .lut_mask = 16'hAAB8;
defparam \regAddy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \regAddy[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\regAddy~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regAddy[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regAddy[3] .is_wysiwyg = "true";
defparam \regAddy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \regAddy~3 (
// Equation(s):
// \regAddy~3_combout  = (\cu_readEnable~input_o  & (\memoryAddy[3]~input_o )) # (!\cu_readEnable~input_o  & ((\cu_writeEnable~input_o  & (\memoryAddy[3]~input_o )) # (!\cu_writeEnable~input_o  & ((regAddy[3])))))

	.dataa(\memoryAddy[3]~input_o ),
	.datab(\cu_readEnable~input_o ),
	.datac(regAddy[3]),
	.datad(\cu_writeEnable~input_o ),
	.cin(gnd),
	.combout(\regAddy~3_combout ),
	.cout());
// synopsys translate_off
defparam \regAddy~3 .lut_mask = 16'hAAB8;
defparam \regAddy~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \regAddy[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\regAddy~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regAddy[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regAddy[4] .is_wysiwyg = "true";
defparam \regAddy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \regAddy~4 (
// Equation(s):
// \regAddy~4_combout  = (\cu_writeEnable~input_o  & (((\memoryAddy[4]~input_o )))) # (!\cu_writeEnable~input_o  & ((\cu_readEnable~input_o  & ((\memoryAddy[4]~input_o ))) # (!\cu_readEnable~input_o  & (regAddy[4]))))

	.dataa(\cu_writeEnable~input_o ),
	.datab(\cu_readEnable~input_o ),
	.datac(regAddy[4]),
	.datad(\memoryAddy[4]~input_o ),
	.cin(gnd),
	.combout(\regAddy~4_combout ),
	.cout());
// synopsys translate_off
defparam \regAddy~4 .lut_mask = 16'hFE10;
defparam \regAddy~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \regAddy[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\regAddy~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regAddy[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regAddy[5] .is_wysiwyg = "true";
defparam \regAddy[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cycloneive_lcell_comb \regAddy~5 (
// Equation(s):
// \regAddy~5_combout  = (\cu_writeEnable~input_o  & (((\memoryAddy[5]~input_o )))) # (!\cu_writeEnable~input_o  & ((\cu_readEnable~input_o  & ((\memoryAddy[5]~input_o ))) # (!\cu_readEnable~input_o  & (regAddy[5]))))

	.dataa(\cu_writeEnable~input_o ),
	.datab(\cu_readEnable~input_o ),
	.datac(regAddy[5]),
	.datad(\memoryAddy[5]~input_o ),
	.cin(gnd),
	.combout(\regAddy~5_combout ),
	.cout());
// synopsys translate_off
defparam \regAddy~5 .lut_mask = 16'hFE10;
defparam \regAddy~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N27
dffeas \regAddy[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\regAddy~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regAddy[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regAddy[6] .is_wysiwyg = "true";
defparam \regAddy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N26
cycloneive_lcell_comb \regAddy~6 (
// Equation(s):
// \regAddy~6_combout  = (\cu_writeEnable~input_o  & (((\memoryAddy[6]~input_o )))) # (!\cu_writeEnable~input_o  & ((\cu_readEnable~input_o  & ((\memoryAddy[6]~input_o ))) # (!\cu_readEnable~input_o  & (regAddy[6]))))

	.dataa(\cu_writeEnable~input_o ),
	.datab(\cu_readEnable~input_o ),
	.datac(regAddy[6]),
	.datad(\memoryAddy[6]~input_o ),
	.cin(gnd),
	.combout(\regAddy~6_combout ),
	.cout());
// synopsys translate_off
defparam \regAddy~6 .lut_mask = 16'hFE10;
defparam \regAddy~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N5
dffeas \regAddy[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\regAddy~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regAddy[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regAddy[7] .is_wysiwyg = "true";
defparam \regAddy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N4
cycloneive_lcell_comb \regAddy~7 (
// Equation(s):
// \regAddy~7_combout  = (\cu_writeEnable~input_o  & (\memoryAddy[7]~input_o )) # (!\cu_writeEnable~input_o  & ((\cu_readEnable~input_o  & (\memoryAddy[7]~input_o )) # (!\cu_readEnable~input_o  & ((regAddy[7])))))

	.dataa(\cu_writeEnable~input_o ),
	.datab(\memoryAddy[7]~input_o ),
	.datac(regAddy[7]),
	.datad(\cu_readEnable~input_o ),
	.cin(gnd),
	.combout(\regAddy~7_combout ),
	.cout());
// synopsys translate_off
defparam \regAddy~7 .lut_mask = 16'hCCD8;
defparam \regAddy~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N31
dffeas \regAddy[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\regAddy~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regAddy[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regAddy[8] .is_wysiwyg = "true";
defparam \regAddy[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N30
cycloneive_lcell_comb \regAddy~8 (
// Equation(s):
// \regAddy~8_combout  = (\cu_writeEnable~input_o  & (\memoryAddy[8]~input_o )) # (!\cu_writeEnable~input_o  & ((\cu_readEnable~input_o  & (\memoryAddy[8]~input_o )) # (!\cu_readEnable~input_o  & ((regAddy[8])))))

	.dataa(\cu_writeEnable~input_o ),
	.datab(\memoryAddy[8]~input_o ),
	.datac(regAddy[8]),
	.datad(\cu_readEnable~input_o ),
	.cin(gnd),
	.combout(\regAddy~8_combout ),
	.cout());
// synopsys translate_off
defparam \regAddy~8 .lut_mask = 16'hCCD8;
defparam \regAddy~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N1
dffeas \regAddy[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\regAddy~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regAddy[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regAddy[9] .is_wysiwyg = "true";
defparam \regAddy[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N0
cycloneive_lcell_comb \regAddy~9 (
// Equation(s):
// \regAddy~9_combout  = (\cu_writeEnable~input_o  & (\memoryAddy[9]~input_o )) # (!\cu_writeEnable~input_o  & ((\cu_readEnable~input_o  & (\memoryAddy[9]~input_o )) # (!\cu_readEnable~input_o  & ((regAddy[9])))))

	.dataa(\cu_writeEnable~input_o ),
	.datab(\memoryAddy[9]~input_o ),
	.datac(regAddy[9]),
	.datad(\cu_readEnable~input_o ),
	.cin(gnd),
	.combout(\regAddy~9_combout ),
	.cout());
// synopsys translate_off
defparam \regAddy~9 .lut_mask = 16'hCCD8;
defparam \regAddy~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \writeData[1]~input (
	.i(writeData[1]),
	.ibar(gnd),
	.o(\writeData[1]~input_o ));
// synopsys translate_off
defparam \writeData[1]~input .bus_hold = "false";
defparam \writeData[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \writeData[2]~input (
	.i(writeData[2]),
	.ibar(gnd),
	.o(\writeData[2]~input_o ));
// synopsys translate_off
defparam \writeData[2]~input .bus_hold = "false";
defparam \writeData[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneive_io_ibuf \writeData[3]~input (
	.i(writeData[3]),
	.ibar(gnd),
	.o(\writeData[3]~input_o ));
// synopsys translate_off
defparam \writeData[3]~input .bus_hold = "false";
defparam \writeData[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \writeData[4]~input (
	.i(writeData[4]),
	.ibar(gnd),
	.o(\writeData[4]~input_o ));
// synopsys translate_off
defparam \writeData[4]~input .bus_hold = "false";
defparam \writeData[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \writeData[5]~input (
	.i(writeData[5]),
	.ibar(gnd),
	.o(\writeData[5]~input_o ));
// synopsys translate_off
defparam \writeData[5]~input .bus_hold = "false";
defparam \writeData[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \writeData[6]~input (
	.i(writeData[6]),
	.ibar(gnd),
	.o(\writeData[6]~input_o ));
// synopsys translate_off
defparam \writeData[6]~input .bus_hold = "false";
defparam \writeData[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \writeData[7]~input (
	.i(writeData[7]),
	.ibar(gnd),
	.o(\writeData[7]~input_o ));
// synopsys translate_off
defparam \writeData[7]~input .bus_hold = "false";
defparam \writeData[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \writeData[8]~input (
	.i(writeData[8]),
	.ibar(gnd),
	.o(\writeData[8]~input_o ));
// synopsys translate_off
defparam \writeData[8]~input .bus_hold = "false";
defparam \writeData[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cu_writeEnable~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\cu_writeEnable~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writeData[8]~input_o ,\writeData[7]~input_o ,\writeData[6]~input_o ,\writeData[5]~input_o ,\writeData[4]~input_o ,\writeData[3]~input_o ,\writeData[2]~input_o ,\writeData[1]~input_o ,\writeData[0]~input_o }),
	.portaaddr({\memoryAddy[9]~input_o ,\memoryAddy[8]~input_o ,\memoryAddy[7]~input_o ,\memoryAddy[6]~input_o ,\memoryAddy[5]~input_o ,\memoryAddy[4]~input_o ,\memoryAddy[3]~input_o ,\memoryAddy[2]~input_o ,\memoryAddy[1]~input_o ,\memoryAddy[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\regAddy~9_combout ,\regAddy~8_combout ,\regAddy~7_combout ,\regAddy~6_combout ,\regAddy~5_combout ,\regAddy~4_combout ,\regAddy~3_combout ,\regAddy~2_combout ,\regAddy~1_combout ,\regAddy~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:RAM_rtl_0|altsyncram_ilc1:auto_generated|ALTSYNCRAM";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X19_Y4_N21
dffeas \RAM_rtl_0_bypass[21] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N18
cycloneive_lcell_comb \RAM_rtl_0_bypass[15]~feeder (
// Equation(s):
// \RAM_rtl_0_bypass[15]~feeder_combout  = \memoryAddy[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoryAddy[7]~input_o ),
	.cin(gnd),
	.combout(\RAM_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \RAM_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N19
dffeas \RAM_rtl_0_bypass[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RAM_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N8
cycloneive_lcell_comb \RAM_rtl_0_bypass[13]~feeder (
// Equation(s):
// \RAM_rtl_0_bypass[13]~feeder_combout  = \memoryAddy[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoryAddy[6]~input_o ),
	.cin(gnd),
	.combout(\RAM_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \RAM_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N9
dffeas \RAM_rtl_0_bypass[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RAM_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N7
dffeas \RAM_rtl_0_bypass[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regAddy~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N24
cycloneive_lcell_comb \RAM_rtl_0_bypass[16]~feeder (
// Equation(s):
// \RAM_rtl_0_bypass[16]~feeder_combout  = \regAddy~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regAddy~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rtl_0_bypass[16]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N25
dffeas \RAM_rtl_0_bypass[16] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RAM_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N6
cycloneive_lcell_comb \RAM~3 (
// Equation(s):
// \RAM~3_combout  = (RAM_rtl_0_bypass[15] & (RAM_rtl_0_bypass[16] & (RAM_rtl_0_bypass[13] $ (!RAM_rtl_0_bypass[14])))) # (!RAM_rtl_0_bypass[15] & (!RAM_rtl_0_bypass[16] & (RAM_rtl_0_bypass[13] $ (!RAM_rtl_0_bypass[14]))))

	.dataa(RAM_rtl_0_bypass[15]),
	.datab(RAM_rtl_0_bypass[13]),
	.datac(RAM_rtl_0_bypass[14]),
	.datad(RAM_rtl_0_bypass[16]),
	.cin(gnd),
	.combout(\RAM~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~3 .lut_mask = 16'h8241;
defparam \RAM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \RAM_rtl_0_bypass[12]~feeder (
// Equation(s):
// \RAM_rtl_0_bypass[12]~feeder_combout  = \regAddy~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regAddy~5_combout ),
	.cin(gnd),
	.combout(\RAM_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \RAM_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \RAM_rtl_0_bypass[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RAM_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \RAM_rtl_0_bypass[9]~feeder (
// Equation(s):
// \RAM_rtl_0_bypass[9]~feeder_combout  = \memoryAddy[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoryAddy[4]~input_o ),
	.cin(gnd),
	.combout(\RAM_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \RAM_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \RAM_rtl_0_bypass[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RAM_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \RAM_rtl_0_bypass[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regAddy~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \RAM_rtl_0_bypass[11]~feeder (
// Equation(s):
// \RAM_rtl_0_bypass[11]~feeder_combout  = \memoryAddy[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoryAddy[5]~input_o ),
	.cin(gnd),
	.combout(\RAM_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \RAM_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \RAM_rtl_0_bypass[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RAM_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneive_lcell_comb \RAM~2 (
// Equation(s):
// \RAM~2_combout  = (RAM_rtl_0_bypass[12] & (RAM_rtl_0_bypass[11] & (RAM_rtl_0_bypass[9] $ (!RAM_rtl_0_bypass[10])))) # (!RAM_rtl_0_bypass[12] & (!RAM_rtl_0_bypass[11] & (RAM_rtl_0_bypass[9] $ (!RAM_rtl_0_bypass[10]))))

	.dataa(RAM_rtl_0_bypass[12]),
	.datab(RAM_rtl_0_bypass[9]),
	.datac(RAM_rtl_0_bypass[10]),
	.datad(RAM_rtl_0_bypass[11]),
	.cin(gnd),
	.combout(\RAM~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~2 .lut_mask = 16'h8241;
defparam \RAM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \RAM_rtl_0_bypass[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memoryAddy[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \RAM_rtl_0_bypass[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memoryAddy[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N31
dffeas \RAM_rtl_0_bypass[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regAddy~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cycloneive_lcell_comb \RAM_rtl_0_bypass[8]~feeder (
// Equation(s):
// \RAM_rtl_0_bypass[8]~feeder_combout  = \regAddy~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regAddy~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rtl_0_bypass[8]~feeder .lut_mask = 16'hF0F0;
defparam \RAM_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N29
dffeas \RAM_rtl_0_bypass[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RAM_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
cycloneive_lcell_comb \RAM~1 (
// Equation(s):
// \RAM~1_combout  = (RAM_rtl_0_bypass[7] & (RAM_rtl_0_bypass[8] & (RAM_rtl_0_bypass[5] $ (!RAM_rtl_0_bypass[6])))) # (!RAM_rtl_0_bypass[7] & (!RAM_rtl_0_bypass[8] & (RAM_rtl_0_bypass[5] $ (!RAM_rtl_0_bypass[6]))))

	.dataa(RAM_rtl_0_bypass[7]),
	.datab(RAM_rtl_0_bypass[5]),
	.datac(RAM_rtl_0_bypass[6]),
	.datad(RAM_rtl_0_bypass[8]),
	.cin(gnd),
	.combout(\RAM~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~1 .lut_mask = 16'h8241;
defparam \RAM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N31
dffeas \RAM_rtl_0_bypass[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memoryAddy[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N28
cycloneive_lcell_comb \RAM_rtl_0_bypass[1]~feeder (
// Equation(s):
// \RAM_rtl_0_bypass[1]~feeder_combout  = \memoryAddy[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoryAddy[0]~input_o ),
	.cin(gnd),
	.combout(\RAM_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N29
dffeas \RAM_rtl_0_bypass[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RAM_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N11
dffeas \RAM_rtl_0_bypass[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regAddy~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N16
cycloneive_lcell_comb \RAM_rtl_0_bypass[4]~feeder (
// Equation(s):
// \RAM_rtl_0_bypass[4]~feeder_combout  = \regAddy~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regAddy~1_combout ),
	.cin(gnd),
	.combout(\RAM_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \RAM_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N17
dffeas \RAM_rtl_0_bypass[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RAM_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
cycloneive_lcell_comb \RAM~0 (
// Equation(s):
// \RAM~0_combout  = (RAM_rtl_0_bypass[3] & (RAM_rtl_0_bypass[4] & (RAM_rtl_0_bypass[1] $ (!RAM_rtl_0_bypass[2])))) # (!RAM_rtl_0_bypass[3] & (!RAM_rtl_0_bypass[4] & (RAM_rtl_0_bypass[1] $ (!RAM_rtl_0_bypass[2]))))

	.dataa(RAM_rtl_0_bypass[3]),
	.datab(RAM_rtl_0_bypass[1]),
	.datac(RAM_rtl_0_bypass[2]),
	.datad(RAM_rtl_0_bypass[4]),
	.cin(gnd),
	.combout(\RAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~0 .lut_mask = 16'h8241;
defparam \RAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
cycloneive_lcell_comb \RAM~4 (
// Equation(s):
// \RAM~4_combout  = (\RAM~3_combout  & (\RAM~2_combout  & (\RAM~1_combout  & \RAM~0_combout )))

	.dataa(\RAM~3_combout ),
	.datab(\RAM~2_combout ),
	.datac(\RAM~1_combout ),
	.datad(\RAM~0_combout ),
	.cin(gnd),
	.combout(\RAM~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~4 .lut_mask = 16'h8000;
defparam \RAM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N23
dffeas \RAM_rtl_0_bypass[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cu_writeEnable~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N7
dffeas \RAM_rtl_0_bypass[19] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memoryAddy[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N28
cycloneive_lcell_comb \RAM_rtl_0_bypass[20]~feeder (
// Equation(s):
// \RAM_rtl_0_bypass[20]~feeder_combout  = \regAddy~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regAddy~9_combout ),
	.cin(gnd),
	.combout(\RAM_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \RAM_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N29
dffeas \RAM_rtl_0_bypass[20] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RAM_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N27
dffeas \RAM_rtl_0_bypass[18] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regAddy~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N13
dffeas \RAM_rtl_0_bypass[17] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memoryAddy[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N26
cycloneive_lcell_comb \RAM~5 (
// Equation(s):
// \RAM~5_combout  = (RAM_rtl_0_bypass[19] & (RAM_rtl_0_bypass[20] & (RAM_rtl_0_bypass[18] $ (!RAM_rtl_0_bypass[17])))) # (!RAM_rtl_0_bypass[19] & (!RAM_rtl_0_bypass[20] & (RAM_rtl_0_bypass[18] $ (!RAM_rtl_0_bypass[17]))))

	.dataa(RAM_rtl_0_bypass[19]),
	.datab(RAM_rtl_0_bypass[20]),
	.datac(RAM_rtl_0_bypass[18]),
	.datad(RAM_rtl_0_bypass[17]),
	.cin(gnd),
	.combout(\RAM~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~5 .lut_mask = 16'h9009;
defparam \RAM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N22
cycloneive_lcell_comb \RAM~6 (
// Equation(s):
// \RAM~6_combout  = (\RAM~4_combout  & (RAM_rtl_0_bypass[0] & \RAM~5_combout ))

	.dataa(\RAM~4_combout ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[0]),
	.datad(\RAM~5_combout ),
	.cin(gnd),
	.combout(\RAM~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~6 .lut_mask = 16'hA000;
defparam \RAM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cycloneive_lcell_comb \RAM~7 (
// Equation(s):
// \RAM~7_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[21]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(gnd),
	.datab(\RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(RAM_rtl_0_bypass[21]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~7 .lut_mask = 16'hF0CC;
defparam \RAM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \RAM_rtl_0_bypass[22] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneive_lcell_comb \RAM~8 (
// Equation(s):
// \RAM~8_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[22]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[22]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~8 .lut_mask = 16'hF0AA;
defparam \RAM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N5
dffeas \RAM_rtl_0_bypass[23] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb \RAM~9 (
// Equation(s):
// \RAM~9_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[23]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a2 ))

	.dataa(gnd),
	.datab(\RAM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(RAM_rtl_0_bypass[23]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~9 .lut_mask = 16'hF0CC;
defparam \RAM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \RAM_rtl_0_bypass[24] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneive_lcell_comb \RAM~10 (
// Equation(s):
// \RAM~10_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[24]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a3 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a3 ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[24]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~10 .lut_mask = 16'hF0AA;
defparam \RAM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N25
dffeas \RAM_rtl_0_bypass[25] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N24
cycloneive_lcell_comb \RAM~11 (
// Equation(s):
// \RAM~11_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[25]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a4 ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[25]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~11 .lut_mask = 16'hF0AA;
defparam \RAM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N25
dffeas \RAM_rtl_0_bypass[26] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N24
cycloneive_lcell_comb \RAM~12 (
// Equation(s):
// \RAM~12_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[26]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\RAM~6_combout ),
	.datab(\RAM_rtl_0|auto_generated|ram_block1a5 ),
	.datac(RAM_rtl_0_bypass[26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~12 .lut_mask = 16'hE4E4;
defparam \RAM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N29
dffeas \RAM_rtl_0_bypass[27] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N28
cycloneive_lcell_comb \RAM~13 (
// Equation(s):
// \RAM~13_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[27]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a6 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[27]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~13 .lut_mask = 16'hF0AA;
defparam \RAM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N19
dffeas \RAM_rtl_0_bypass[28] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N18
cycloneive_lcell_comb \RAM~14 (
// Equation(s):
// \RAM~14_combout  = (\RAM~6_combout  & (RAM_rtl_0_bypass[28])) # (!\RAM~6_combout  & ((\RAM_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\RAM~6_combout ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[28]),
	.datad(\RAM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\RAM~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~14 .lut_mask = 16'hF5A0;
defparam \RAM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N21
dffeas \RAM_rtl_0_bypass[29] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N20
cycloneive_lcell_comb \RAM~15 (
// Equation(s):
// \RAM~15_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[29]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a8 ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[29]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~15 .lut_mask = 16'hF0AA;
defparam \RAM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \writeData[9]~input (
	.i(writeData[9]),
	.ibar(gnd),
	.o(\writeData[9]~input_o ));
// synopsys translate_off
defparam \writeData[9]~input .bus_hold = "false";
defparam \writeData[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N8
cycloneive_io_ibuf \writeData[10]~input (
	.i(writeData[10]),
	.ibar(gnd),
	.o(\writeData[10]~input_o ));
// synopsys translate_off
defparam \writeData[10]~input .bus_hold = "false";
defparam \writeData[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \writeData[11]~input (
	.i(writeData[11]),
	.ibar(gnd),
	.o(\writeData[11]~input_o ));
// synopsys translate_off
defparam \writeData[11]~input .bus_hold = "false";
defparam \writeData[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N22
cycloneive_io_ibuf \writeData[12]~input (
	.i(writeData[12]),
	.ibar(gnd),
	.o(\writeData[12]~input_o ));
// synopsys translate_off
defparam \writeData[12]~input .bus_hold = "false";
defparam \writeData[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \writeData[13]~input (
	.i(writeData[13]),
	.ibar(gnd),
	.o(\writeData[13]~input_o ));
// synopsys translate_off
defparam \writeData[13]~input .bus_hold = "false";
defparam \writeData[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \writeData[14]~input (
	.i(writeData[14]),
	.ibar(gnd),
	.o(\writeData[14]~input_o ));
// synopsys translate_off
defparam \writeData[14]~input .bus_hold = "false";
defparam \writeData[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \writeData[15]~input (
	.i(writeData[15]),
	.ibar(gnd),
	.o(\writeData[15]~input_o ));
// synopsys translate_off
defparam \writeData[15]~input .bus_hold = "false";
defparam \writeData[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N8
cycloneive_io_ibuf \writeData[16]~input (
	.i(writeData[16]),
	.ibar(gnd),
	.o(\writeData[16]~input_o ));
// synopsys translate_off
defparam \writeData[16]~input .bus_hold = "false";
defparam \writeData[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \writeData[17]~input (
	.i(writeData[17]),
	.ibar(gnd),
	.o(\writeData[17]~input_o ));
// synopsys translate_off
defparam \writeData[17]~input .bus_hold = "false";
defparam \writeData[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \RAM_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\cu_writeEnable~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\cu_writeEnable~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writeData[17]~input_o ,\writeData[16]~input_o ,\writeData[15]~input_o ,\writeData[14]~input_o ,\writeData[13]~input_o ,\writeData[12]~input_o ,\writeData[11]~input_o ,\writeData[10]~input_o ,\writeData[9]~input_o }),
	.portaaddr({\memoryAddy[9]~input_o ,\memoryAddy[8]~input_o ,\memoryAddy[7]~input_o ,\memoryAddy[6]~input_o ,\memoryAddy[5]~input_o ,\memoryAddy[4]~input_o ,\memoryAddy[3]~input_o ,\memoryAddy[2]~input_o ,\memoryAddy[1]~input_o ,\memoryAddy[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\regAddy~9_combout ,\regAddy~8_combout ,\regAddy~7_combout ,\regAddy~6_combout ,\regAddy~5_combout ,\regAddy~4_combout ,\regAddy~3_combout ,\regAddy~2_combout ,\regAddy~1_combout ,\regAddy~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:RAM_rtl_0|altsyncram_ilc1:auto_generated|ALTSYNCRAM";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \RAM_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \RAM_rtl_0_bypass[30] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
cycloneive_lcell_comb \RAM~16 (
// Equation(s):
// \RAM~16_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[30]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\RAM~6_combout ),
	.datac(RAM_rtl_0_bypass[30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~16 .lut_mask = 16'hE2E2;
defparam \RAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \RAM_rtl_0_bypass[31] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cycloneive_lcell_comb \RAM~17 (
// Equation(s):
// \RAM~17_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[31]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a10 ))

	.dataa(gnd),
	.datab(\RAM_rtl_0|auto_generated|ram_block1a10 ),
	.datac(RAM_rtl_0_bypass[31]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~17 .lut_mask = 16'hF0CC;
defparam \RAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N5
dffeas \RAM_rtl_0_bypass[32] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cycloneive_lcell_comb \RAM~18 (
// Equation(s):
// \RAM~18_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[32]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a11 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a11 ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[32]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~18 .lut_mask = 16'hF0AA;
defparam \RAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N21
dffeas \RAM_rtl_0_bypass[33] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \RAM~19 (
// Equation(s):
// \RAM~19_combout  = (\RAM~6_combout  & (RAM_rtl_0_bypass[33])) # (!\RAM~6_combout  & ((\RAM_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(gnd),
	.datab(\RAM~6_combout ),
	.datac(RAM_rtl_0_bypass[33]),
	.datad(\RAM_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\RAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~19 .lut_mask = 16'hF3C0;
defparam \RAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N3
dffeas \RAM_rtl_0_bypass[34] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneive_lcell_comb \RAM~20 (
// Equation(s):
// \RAM~20_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[34]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[34]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~20 .lut_mask = 16'hF0AA;
defparam \RAM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \RAM_rtl_0_bypass[35] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cycloneive_lcell_comb \RAM~21 (
// Equation(s):
// \RAM~21_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[35]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a14 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a14 ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[35]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~21 .lut_mask = 16'hF0AA;
defparam \RAM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \RAM_rtl_0_bypass[36] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb \RAM~22 (
// Equation(s):
// \RAM~22_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[36]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(gnd),
	.datab(\RAM_rtl_0|auto_generated|ram_block1a15 ),
	.datac(RAM_rtl_0_bypass[36]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~22 .lut_mask = 16'hF0CC;
defparam \RAM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \RAM_rtl_0_bypass[37] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \RAM~23 (
// Equation(s):
// \RAM~23_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[37]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\RAM~6_combout ),
	.datac(RAM_rtl_0_bypass[37]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~23 .lut_mask = 16'hE2E2;
defparam \RAM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N13
dffeas \RAM_rtl_0_bypass[38] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \RAM~24 (
// Equation(s):
// \RAM~24_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[38]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a17 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RAM~6_combout ),
	.datac(RAM_rtl_0_bypass[38]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM~24_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~24 .lut_mask = 16'hE2E2;
defparam \RAM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N8
cycloneive_io_ibuf \writeData[18]~input (
	.i(writeData[18]),
	.ibar(gnd),
	.o(\writeData[18]~input_o ));
// synopsys translate_off
defparam \writeData[18]~input .bus_hold = "false";
defparam \writeData[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N1
cycloneive_io_ibuf \writeData[19]~input (
	.i(writeData[19]),
	.ibar(gnd),
	.o(\writeData[19]~input_o ));
// synopsys translate_off
defparam \writeData[19]~input .bus_hold = "false";
defparam \writeData[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N15
cycloneive_io_ibuf \writeData[20]~input (
	.i(writeData[20]),
	.ibar(gnd),
	.o(\writeData[20]~input_o ));
// synopsys translate_off
defparam \writeData[20]~input .bus_hold = "false";
defparam \writeData[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \writeData[21]~input (
	.i(writeData[21]),
	.ibar(gnd),
	.o(\writeData[21]~input_o ));
// synopsys translate_off
defparam \writeData[21]~input .bus_hold = "false";
defparam \writeData[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \writeData[22]~input (
	.i(writeData[22]),
	.ibar(gnd),
	.o(\writeData[22]~input_o ));
// synopsys translate_off
defparam \writeData[22]~input .bus_hold = "false";
defparam \writeData[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cycloneive_io_ibuf \writeData[23]~input (
	.i(writeData[23]),
	.ibar(gnd),
	.o(\writeData[23]~input_o ));
// synopsys translate_off
defparam \writeData[23]~input .bus_hold = "false";
defparam \writeData[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N15
cycloneive_io_ibuf \writeData[24]~input (
	.i(writeData[24]),
	.ibar(gnd),
	.o(\writeData[24]~input_o ));
// synopsys translate_off
defparam \writeData[24]~input .bus_hold = "false";
defparam \writeData[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \writeData[25]~input (
	.i(writeData[25]),
	.ibar(gnd),
	.o(\writeData[25]~input_o ));
// synopsys translate_off
defparam \writeData[25]~input .bus_hold = "false";
defparam \writeData[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \writeData[26]~input (
	.i(writeData[26]),
	.ibar(gnd),
	.o(\writeData[26]~input_o ));
// synopsys translate_off
defparam \writeData[26]~input .bus_hold = "false";
defparam \writeData[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X15_Y3_N0
cycloneive_ram_block \RAM_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\cu_writeEnable~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\cu_writeEnable~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\writeData[26]~input_o ,\writeData[25]~input_o ,\writeData[24]~input_o ,\writeData[23]~input_o ,\writeData[22]~input_o ,\writeData[21]~input_o ,\writeData[20]~input_o ,\writeData[19]~input_o ,\writeData[18]~input_o }),
	.portaaddr({\memoryAddy[9]~input_o ,\memoryAddy[8]~input_o ,\memoryAddy[7]~input_o ,\memoryAddy[6]~input_o ,\memoryAddy[5]~input_o ,\memoryAddy[4]~input_o ,\memoryAddy[3]~input_o ,\memoryAddy[2]~input_o ,\memoryAddy[1]~input_o ,\memoryAddy[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\regAddy~9_combout ,\regAddy~8_combout ,\regAddy~7_combout ,\regAddy~6_combout ,\regAddy~5_combout ,\regAddy~4_combout ,\regAddy~3_combout ,\regAddy~2_combout ,\regAddy~1_combout ,\regAddy~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:RAM_rtl_0|altsyncram_ilc1:auto_generated|ALTSYNCRAM";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 1023;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \RAM_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X17_Y3_N23
dffeas \RAM_rtl_0_bypass[39] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N22
cycloneive_lcell_comb \RAM~25 (
// Equation(s):
// \RAM~25_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[39]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a18~portbdataout ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[39]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~25_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~25 .lut_mask = 16'hF0AA;
defparam \RAM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N21
dffeas \RAM_rtl_0_bypass[40] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N20
cycloneive_lcell_comb \RAM~26 (
// Equation(s):
// \RAM~26_combout  = (\RAM~6_combout  & (RAM_rtl_0_bypass[40])) # (!\RAM~6_combout  & ((\RAM_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\RAM~6_combout ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[40]),
	.datad(\RAM_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RAM~26_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~26 .lut_mask = 16'hF5A0;
defparam \RAM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N5
dffeas \RAM_rtl_0_bypass[41] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N4
cycloneive_lcell_comb \RAM~27 (
// Equation(s):
// \RAM~27_combout  = (\RAM~6_combout  & (RAM_rtl_0_bypass[41])) # (!\RAM~6_combout  & ((\RAM_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(gnd),
	.datab(\RAM~6_combout ),
	.datac(RAM_rtl_0_bypass[41]),
	.datad(\RAM_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\RAM~27_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~27 .lut_mask = 16'hF3C0;
defparam \RAM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N19
dffeas \RAM_rtl_0_bypass[42] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cycloneive_lcell_comb \RAM~28 (
// Equation(s):
// \RAM~28_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[42]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a21 ))

	.dataa(gnd),
	.datab(\RAM_rtl_0|auto_generated|ram_block1a21 ),
	.datac(RAM_rtl_0_bypass[42]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~28_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~28 .lut_mask = 16'hF0CC;
defparam \RAM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \RAM_rtl_0_bypass[43] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \RAM~29 (
// Equation(s):
// \RAM~29_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[43]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a22 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\RAM~6_combout ),
	.datac(RAM_rtl_0_bypass[43]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM~29_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~29 .lut_mask = 16'hE2E2;
defparam \RAM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N23
dffeas \RAM_rtl_0_bypass[44] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
cycloneive_lcell_comb \RAM~30 (
// Equation(s):
// \RAM~30_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[44]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a23 ))

	.dataa(\RAM~6_combout ),
	.datab(\RAM_rtl_0|auto_generated|ram_block1a23 ),
	.datac(RAM_rtl_0_bypass[44]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~30 .lut_mask = 16'hE4E4;
defparam \RAM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \RAM_rtl_0_bypass[45] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneive_lcell_comb \RAM~31 (
// Equation(s):
// \RAM~31_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[45]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a24 ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[45]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~31_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~31 .lut_mask = 16'hF0AA;
defparam \RAM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N27
dffeas \RAM_rtl_0_bypass[46] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N26
cycloneive_lcell_comb \RAM~32 (
// Equation(s):
// \RAM~32_combout  = (\RAM~6_combout  & (RAM_rtl_0_bypass[46])) # (!\RAM~6_combout  & ((\RAM_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(gnd),
	.datab(\RAM~6_combout ),
	.datac(RAM_rtl_0_bypass[46]),
	.datad(\RAM_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\RAM~32_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~32 .lut_mask = 16'hF3C0;
defparam \RAM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N17
dffeas \RAM_rtl_0_bypass[47] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N16
cycloneive_lcell_comb \RAM~33 (
// Equation(s):
// \RAM~33_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[47]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a26 ))

	.dataa(\RAM~6_combout ),
	.datab(\RAM_rtl_0|auto_generated|ram_block1a26 ),
	.datac(RAM_rtl_0_bypass[47]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM~33_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~33 .lut_mask = 16'hE4E4;
defparam \RAM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \writeData[27]~input (
	.i(writeData[27]),
	.ibar(gnd),
	.o(\writeData[27]~input_o ));
// synopsys translate_off
defparam \writeData[27]~input .bus_hold = "false";
defparam \writeData[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \writeData[28]~input (
	.i(writeData[28]),
	.ibar(gnd),
	.o(\writeData[28]~input_o ));
// synopsys translate_off
defparam \writeData[28]~input .bus_hold = "false";
defparam \writeData[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \writeData[29]~input (
	.i(writeData[29]),
	.ibar(gnd),
	.o(\writeData[29]~input_o ));
// synopsys translate_off
defparam \writeData[29]~input .bus_hold = "false";
defparam \writeData[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \writeData[30]~input (
	.i(writeData[30]),
	.ibar(gnd),
	.o(\writeData[30]~input_o ));
// synopsys translate_off
defparam \writeData[30]~input .bus_hold = "false";
defparam \writeData[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \writeData[31]~input (
	.i(writeData[31]),
	.ibar(gnd),
	.o(\writeData[31]~input_o ));
// synopsys translate_off
defparam \writeData[31]~input .bus_hold = "false";
defparam \writeData[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X15_Y2_N0
cycloneive_ram_block \RAM_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\cu_writeEnable~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\cu_writeEnable~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\writeData[31]~input_o ,\writeData[30]~input_o ,\writeData[29]~input_o ,\writeData[28]~input_o ,\writeData[27]~input_o }),
	.portaaddr({\memoryAddy[9]~input_o ,\memoryAddy[8]~input_o ,\memoryAddy[7]~input_o ,\memoryAddy[6]~input_o ,\memoryAddy[5]~input_o ,\memoryAddy[4]~input_o ,\memoryAddy[3]~input_o ,\memoryAddy[2]~input_o ,\memoryAddy[1]~input_o ,\memoryAddy[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\regAddy~9_combout ,\regAddy~8_combout ,\regAddy~7_combout ,\regAddy~6_combout ,\regAddy~5_combout ,\regAddy~4_combout ,\regAddy~3_combout ,\regAddy~2_combout ,\regAddy~1_combout ,\regAddy~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:RAM_rtl_0|altsyncram_ilc1:auto_generated|ALTSYNCRAM";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 1023;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \RAM_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X14_Y4_N9
dffeas \RAM_rtl_0_bypass[48] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
cycloneive_lcell_comb \RAM~34 (
// Equation(s):
// \RAM~34_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[48]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\RAM~6_combout ),
	.datac(RAM_rtl_0_bypass[48]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM~34_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~34 .lut_mask = 16'hE2E2;
defparam \RAM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N27
dffeas \RAM_rtl_0_bypass[49] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cycloneive_lcell_comb \RAM~35 (
// Equation(s):
// \RAM~35_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[49]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a28 ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[49]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~35_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~35 .lut_mask = 16'hF0AA;
defparam \RAM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N25
dffeas \RAM_rtl_0_bypass[50] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N24
cycloneive_lcell_comb \RAM~36 (
// Equation(s):
// \RAM~36_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[50]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(\RAM_rtl_0|auto_generated|ram_block1a29 ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[50]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~36_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~36 .lut_mask = 16'hF0AA;
defparam \RAM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N1
dffeas \RAM_rtl_0_bypass[51] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N0
cycloneive_lcell_comb \RAM~37 (
// Equation(s):
// \RAM~37_combout  = (\RAM~6_combout  & (RAM_rtl_0_bypass[51])) # (!\RAM~6_combout  & ((\RAM_rtl_0|auto_generated|ram_block1a30 )))

	.dataa(\RAM~6_combout ),
	.datab(gnd),
	.datac(RAM_rtl_0_bypass[51]),
	.datad(\RAM_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\RAM~37_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~37 .lut_mask = 16'hF5A0;
defparam \RAM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \RAM_rtl_0_bypass[52] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \RAM_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
cycloneive_lcell_comb \RAM~38 (
// Equation(s):
// \RAM~38_combout  = (\RAM~6_combout  & ((RAM_rtl_0_bypass[52]))) # (!\RAM~6_combout  & (\RAM_rtl_0|auto_generated|ram_block1a31 ))

	.dataa(gnd),
	.datab(\RAM_rtl_0|auto_generated|ram_block1a31 ),
	.datac(RAM_rtl_0_bypass[52]),
	.datad(\RAM~6_combout ),
	.cin(gnd),
	.combout(\RAM~38_combout ),
	.cout());
// synopsys translate_off
defparam \RAM~38 .lut_mask = 16'hF0CC;
defparam \RAM~38 .sum_lutc_input = "datac";
// synopsys translate_on

assign dataRAMOutput[0] = \dataRAMOutput[0]~output_o ;

assign dataRAMOutput[1] = \dataRAMOutput[1]~output_o ;

assign dataRAMOutput[2] = \dataRAMOutput[2]~output_o ;

assign dataRAMOutput[3] = \dataRAMOutput[3]~output_o ;

assign dataRAMOutput[4] = \dataRAMOutput[4]~output_o ;

assign dataRAMOutput[5] = \dataRAMOutput[5]~output_o ;

assign dataRAMOutput[6] = \dataRAMOutput[6]~output_o ;

assign dataRAMOutput[7] = \dataRAMOutput[7]~output_o ;

assign dataRAMOutput[8] = \dataRAMOutput[8]~output_o ;

assign dataRAMOutput[9] = \dataRAMOutput[9]~output_o ;

assign dataRAMOutput[10] = \dataRAMOutput[10]~output_o ;

assign dataRAMOutput[11] = \dataRAMOutput[11]~output_o ;

assign dataRAMOutput[12] = \dataRAMOutput[12]~output_o ;

assign dataRAMOutput[13] = \dataRAMOutput[13]~output_o ;

assign dataRAMOutput[14] = \dataRAMOutput[14]~output_o ;

assign dataRAMOutput[15] = \dataRAMOutput[15]~output_o ;

assign dataRAMOutput[16] = \dataRAMOutput[16]~output_o ;

assign dataRAMOutput[17] = \dataRAMOutput[17]~output_o ;

assign dataRAMOutput[18] = \dataRAMOutput[18]~output_o ;

assign dataRAMOutput[19] = \dataRAMOutput[19]~output_o ;

assign dataRAMOutput[20] = \dataRAMOutput[20]~output_o ;

assign dataRAMOutput[21] = \dataRAMOutput[21]~output_o ;

assign dataRAMOutput[22] = \dataRAMOutput[22]~output_o ;

assign dataRAMOutput[23] = \dataRAMOutput[23]~output_o ;

assign dataRAMOutput[24] = \dataRAMOutput[24]~output_o ;

assign dataRAMOutput[25] = \dataRAMOutput[25]~output_o ;

assign dataRAMOutput[26] = \dataRAMOutput[26]~output_o ;

assign dataRAMOutput[27] = \dataRAMOutput[27]~output_o ;

assign dataRAMOutput[28] = \dataRAMOutput[28]~output_o ;

assign dataRAMOutput[29] = \dataRAMOutput[29]~output_o ;

assign dataRAMOutput[30] = \dataRAMOutput[30]~output_o ;

assign dataRAMOutput[31] = \dataRAMOutput[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
