<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-1363</identifier><datestamp>2011-12-15T09:57:24Z</datestamp><dc:title>An algorithm for minimising the number of test cycles</dc:title><dc:creator>DIWAN, AJIT A</dc:creator><dc:subject>vlsi</dc:subject><dc:subject>fault location</dc:subject><dc:subject>integrated circuit testing</dc:subject><dc:subject>production testing</dc:subject><dc:subject>shift registers</dc:subject><dc:description>The scan-path method for testing a VLSI circuit uses a shift register to store the test vectors, and a sequence of test patterns is applied by shifting in new patterns one bit at a time. In this paper present an algorithm to find the order in which the test patterns should be applied in order to minimise the number of shift operations required. The algorithm can be shown to be optimal under certain conditions.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2009-05-14T13:43:51Z</dc:date><dc:date>2011-11-28T08:01:38Z</dc:date><dc:date>2011-12-15T09:57:24Z</dc:date><dc:date>2009-05-14T13:43:51Z</dc:date><dc:date>2011-11-28T08:01:38Z</dc:date><dc:date>2011-12-15T09:57:24Z</dc:date><dc:date>1991</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the 4th CSI/IEEE International Symposium on VLSI Design, New Delhi, India, 4-8 January 1991, 154-156</dc:identifier><dc:identifier>0-8186-2125-7</dc:identifier><dc:identifier>10.1109/ISVD.1991.185109</dc:identifier><dc:identifier>http://hdl.handle.net/10054/1363</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/1363</dc:identifier><dc:language>en</dc:language></oai_dc:dc>