

================================================================
== Vitis HLS Report for 'dataflow_section_Pipeline_dense_soft_max_for_digits'
================================================================
* Date:           Tue Dec 17 23:49:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.955 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_digits  |       23|       23|        15|          1|          1|    10|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     28|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    165|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    165|     96|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_81_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln27_fu_75_p2  |      icmp|   0|  0|  13|           4|           4|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|           9|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_1     |   9|          2|    4|          8|
    |p_fu_36                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div_i_reg_137                      |  32|   0|   32|          0|
    |p_fu_36                            |   4|   0|    4|          0|
    |prediction_addr_reg_121            |   4|   0|    4|          0|
    |prediction_load_reg_127            |  32|   0|   32|          0|
    |prediction_addr_reg_121            |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 165|  32|  105|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|grp_fu_692_p_din0    |  out|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|grp_fu_692_p_din1    |  out|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|grp_fu_692_p_dout0   |   in|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|grp_fu_692_p_ce      |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|prediction_address0  |  out|    4|   ap_memory|                                           prediction|         array|
|prediction_ce0       |  out|    1|   ap_memory|                                           prediction|         array|
|prediction_we0       |  out|    1|   ap_memory|                                           prediction|         array|
|prediction_d0        |  out|   32|   ap_memory|                                           prediction|         array|
|prediction_address1  |  out|    4|   ap_memory|                                           prediction|         array|
|prediction_ce1       |  out|    1|   ap_memory|                                           prediction|         array|
|prediction_q1        |   in|   32|   ap_memory|                                           prediction|         array|
|exp_sum_reload       |   in|   32|     ap_none|                                       exp_sum_reload|        scalar|
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+

