###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sat Nov 15 15:59:48 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: clk_hfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.047	          	r    timer1/timer_value_reg[30]/CK
       0.017	     0.030	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.047	          	r    timer1/timer_value_reg[3]/CK
       0.017	     0.030	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.047	          	r    timer1/timer_value_reg[2]/CK
       0.017	     0.030	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.047	          	r    timer1/timer_value_reg[1]/CK
       0.017	     0.030	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.047	          	r    timer1/timer_value_reg[29]/CK
       0.017	     0.030	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.047	          	r    timer1/timer_value_reg[28]/CK
       0.017	     0.030	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.047	          	r    timer1/timer_value_reg[27]/CK
       0.017	     0.030	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.047	          	r    timer1/timer_value_reg[26]/CK
       0.017	     0.030	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.047	          	r    timer1/timer_value_reg[6]/CK
       0.017	     0.030	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.047	          	r    timer1/timer_value_reg[5]/CK
       0.017	     0.030	    -0.000	r    timer1/timer_value_reg[13]/CK

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.057	          	r    afe0/adc_fsm/counter/count_reg_reg[8]/CK
       0.166	    -0.109	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.057	          	r    afe0/adc_fsm/counter/count_reg_reg[7]/CK
       0.166	    -0.109	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.057	          	r    afe0/adc_fsm/counter/count_reg_reg[6]/CK
       0.166	    -0.109	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.057	          	r    afe0/adc_fsm/counter/count_reg_reg[5]/CK
       0.166	    -0.109	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.057	          	r    afe0/adc_fsm/counter/count_reg_reg[11]/CK
       0.166	    -0.109	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.057	          	r    afe0/adc_fsm/counter/count_reg_reg[10]/CK
       0.166	    -0.109	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.057	          	r    afe0/adc_fsm/counter/count_reg_reg[9]/CK
       0.166	    -0.109	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.057	          	r    afe0/adc_fsm/counter/count_reg_reg[4]/CK
       0.166	    -0.109	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.057	          	r    afe0/adc_fsm/counter/count_reg_reg[3]/CK
       0.166	    -0.109	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.056	          	r    afe0/adc_fsm/counter/count_reg_reg[2]/CK
       0.166	    -0.109	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.058	          	r    timer1/read_data_reg[23]/CK
       0.181	    -0.123	    -0.000	r    adddec0/mem_sel_periph_int_reg[14]/CK
            	     0.058	          	r    timer1/read_data_reg[16]/CK
       0.181	    -0.123	    -0.000	r    adddec0/mem_sel_periph_int_reg[14]/CK
            	     0.058	          	r    timer1/read_data_reg[22]/CK
       0.181	    -0.123	    -0.000	r    adddec0/mem_sel_periph_int_reg[14]/CK
            	     0.058	          	r    timer1/read_data_reg[22]/CK
       0.181	    -0.123	    -0.000	r    adddec0/mem_sel_periph_int_reg[13]/CK
            	     0.058	          	r    timer1/read_data_reg[21]/CK
       0.181	    -0.123	    -0.000	r    adddec0/mem_sel_periph_int_reg[14]/CK
            	     0.058	          	r    timer1/read_data_reg[21]/CK
       0.181	    -0.123	    -0.000	r    adddec0/mem_sel_periph_int_reg[13]/CK
            	     0.058	          	r    timer1/read_data_reg[20]/CK
       0.181	    -0.123	    -0.000	r    adddec0/mem_sel_periph_int_reg[14]/CK
            	     0.058	          	r    timer1/read_data_reg[20]/CK
       0.181	    -0.123	    -0.000	r    adddec0/mem_sel_periph_int_reg[13]/CK
            	     0.058	          	r    timer1/read_data_reg[19]/CK
       0.181	    -0.123	    -0.000	r    adddec0/mem_sel_periph_int_reg[14]/CK
            	     0.058	          	r    timer1/read_data_reg[19]/CK
       0.181	    -0.123	    -0.000	r    adddec0/mem_sel_periph_int_reg[13]/CK

  Clock: clk_lfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.052	          	r    timer1/timer_value_reg[30]/CK
       0.017	     0.035	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.052	          	r    timer1/timer_value_reg[3]/CK
       0.017	     0.035	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.052	          	r    timer1/timer_value_reg[2]/CK
       0.017	     0.035	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.052	          	r    timer1/timer_value_reg[1]/CK
       0.017	     0.035	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.052	          	r    timer1/timer_value_reg[29]/CK
       0.017	     0.035	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.052	          	r    timer1/timer_value_reg[28]/CK
       0.017	     0.035	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.052	          	r    timer1/timer_value_reg[27]/CK
       0.017	     0.035	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.052	          	r    timer1/timer_value_reg[26]/CK
       0.017	     0.035	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.052	          	r    timer1/timer_value_reg[6]/CK
       0.017	     0.035	    -0.000	r    timer1/timer_value_reg[13]/CK
            	     0.052	          	r    timer1/timer_value_reg[5]/CK
       0.017	     0.035	    -0.000	r    timer1/timer_value_reg[13]/CK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.035	          	ri   spi1/s_counter_reg[5]/CK
       0.036	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[27]/CK
            	     0.035	          	ri   spi1/s_counter_reg[4]/CK
       0.036	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[29]/CK
            	     0.035	          	ri   spi1/s_counter_reg[4]/CK
       0.036	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[27]/CK
            	     0.035	          	ri   spi1/s_counter_reg[3]/CK
       0.036	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[29]/CK
            	     0.035	          	ri   spi1/s_counter_reg[3]/CK
       0.036	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[27]/CK
            	     0.035	          	ri   spi1/s_counter_reg[2]/CK
       0.036	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[29]/CK
            	     0.035	          	ri   spi1/s_counter_reg[2]/CK
       0.036	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[27]/CK
            	     0.035	          	ri   spi1/s_counter_reg[1]/CK
       0.036	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[29]/CK
            	     0.035	          	ri   spi1/s_counter_reg[1]/CK
       0.036	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[27]/CK
            	     0.035	          	ri   spi1/s_counter_reg[1]/CK
       0.036	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[25]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.077	          	r    core/datapath_inst/rf/registers_reg[30][27]/CK
       0.203	    -0.126	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.077	          	r    core/datapath_inst/rf/registers_reg[30][26]/CK
       0.203	    -0.126	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.077	          	r    core/datapath_inst/rf/registers_reg[30][25]/CK
       0.203	    -0.126	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.077	          	r    core/datapath_inst/rf/registers_reg[30][19]/CK
       0.203	    -0.126	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.077	          	r    core/datapath_inst/rf/registers_reg[30][14]/CK
       0.203	    -0.126	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.077	          	r    core/datapath_inst/rf/registers_reg[30][14]/CK
       0.203	    -0.126	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.077	          	r    core/datapath_inst/rf/registers_reg[30][12]/CK
       0.203	    -0.126	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.077	          	r    core/datapath_inst/rf/registers_reg[30][12]/CK
       0.203	    -0.126	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.077	          	r    core/datapath_inst/rf/registers_reg[30][8]/CK
       0.203	    -0.126	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.077	          	r    core/datapath_inst/rf/registers_reg[30][8]/CK
       0.203	    -0.126	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.041	          	ri   spi0/s_counter_reg[5]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[21]/CK
            	     0.041	          	ri   spi0/s_counter_reg[4]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[21]/CK
            	     0.041	          	ri   spi0/s_counter_reg[3]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[21]/CK
            	     0.041	          	ri   spi0/s_counter_reg[2]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[21]/CK
            	     0.041	          	ri   spi0/s_counter_reg[1]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[21]/CK
            	     0.041	          	ri   spi0/s_counter_reg[5]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[22]/CK
            	     0.041	          	ri   spi0/s_counter_reg[4]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[22]/CK
            	     0.041	          	ri   spi0/s_counter_reg[3]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[22]/CK
            	     0.041	          	ri   spi0/s_counter_reg[2]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[22]/CK
            	     0.041	          	ri   spi0/s_counter_reg[1]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[22]/CK

