Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Jan 21 14:50:11 2026
| Host         : LAPTOP-GM1L3F93 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file rv32i_top_Soc_timing_summary_routed.rpt -pb rv32i_top_Soc_timing_summary_routed.pb -rpx rv32i_top_Soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rv32i_top_Soc
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  11          
SYNTH-15   Warning   Byte wide write enable not inferred         8           
TIMING-18  Warning   Missing input or output delay               22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.019        0.000                      0                 3310        0.038        0.000                      0                 3310        9.500        0.000                       0                  1547  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.019        0.000                      0                 3310        0.038        0.000                      0                 3310        9.500        0.000                       0                  1547  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.818ns  (logic 6.627ns (35.216%)  route 12.191ns (64.784%))
  Logic Levels:           22  (CARRY4=8 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.705     5.413    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.867 r  uart_module/ffrx/buffer_reg/DOBDO[3]
                         net (fo=3, routed)           1.923     9.790    uart_module/ffrx/wFfrxDataOut[3]
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  uart_module/ffrx/rWrData[3]_i_21/O
                         net (fo=2, routed)           0.680    10.594    core/dec/wCoreDataIn[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.718 r  core/dec/rWrData[3]_i_20/O
                         net (fo=1, routed)           0.548    11.266    core/dec/rWrData[3]_i_20_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.390 r  core/dec/rWrData[3]_i_12/O
                         net (fo=114, routed)         1.822    13.212    core/dec/wAluB[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I1_O)        0.152    13.364 r  core/dec/rWrData[25]_i_15/O
                         net (fo=4, routed)           0.754    14.118    core/dec/rWrData[25]_i_15_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.352    14.470 r  core/dec/rWrData[19]_i_24/O
                         net (fo=2, routed)           0.829    15.299    core/dec/rWrData[19]_i_24_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.354    15.653 r  core/dec/rWrData[19]_i_10/O
                         net (fo=3, routed)           0.753    16.406    core/dec/rWrData[19]_i_10_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I3_O)        0.328    16.734 r  core/dec/rWrData[19]_i_5/O
                         net (fo=1, routed)           0.573    17.307    core/dec/rWrData[19]_i_5_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.431 r  core/dec/rWrData[19]_i_2/O
                         net (fo=3, routed)           0.895    18.327    core/dec/wAluOut[19]
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.451 r  core/dec/rJumping_i_7/O
                         net (fo=1, routed)           0.667    19.117    core/dec/rJumping_i_7_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.241 r  core/dec/rJumping_i_3/O
                         net (fo=1, routed)           0.452    19.693    core/dec/brancher/wNEq
    SLICE_X24Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.817 r  core/dec/rJumping_i_2/O
                         net (fo=116, routed)         0.962    20.780    core/rpc/wJmp0
    SLICE_X27Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.904 r  core/rpc/rPC_current[0]_i_10/O
                         net (fo=1, routed)           0.000    20.904    core/dec/rPC_current_reg[0][1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.454 r  core/dec/rPC_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.454    core/dec/rPC_current_reg[0]_i_2_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  core/dec/rPC_current_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.568    core/dec/rPC_current_reg[7]_i_4_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  core/dec/rPC_current_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.682    core/dec/rPC_current_reg[11]_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  core/dec/rPC_current_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.796    core/dec/rPC_current_reg[15]_i_4_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.910 r  core/dec/rPC_current_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.910    core/dec/rPC_current_reg[19]_i_4_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.024 r  core/dec/rPC_current_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.024    core/dec/rPC_current_reg[23]_i_4_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.138 r  core/dec/rPC_current_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.138    core/dec/rPC_current_reg[27]_i_4_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.472 r  core/dec/rPC_current_reg[31]_i_12/O[1]
                         net (fo=1, routed)           0.408    22.880    core/dec/rPC_current_reg[31]_i_12_n_6
    SLICE_X27Y68         LUT6 (Prop_lut6_I1_O)        0.303    23.183 f  core/dec/rPC_current[29]_i_2/O
                         net (fo=1, routed)           0.451    23.633    core/dec/rPC_current[29]_i_2_n_0
    SLICE_X27Y68         LUT5 (Prop_lut5_I0_O)        0.124    23.757 r  core/dec/rPC_current[29]_i_1/O
                         net (fo=1, routed)           0.473    24.231    core/rpc/D[29]
    SLICE_X27Y71         FDRE                                         r  core/rpc/rPC_current_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.477    24.907    core/rpc/clk_IBUF_BUFG
    SLICE_X27Y71         FDRE                                         r  core/rpc/rPC_current_reg[29]/C
                         clock pessimism              0.425    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X27Y71         FDRE (Setup_fdre_C_D)       -0.047    25.250    core/rpc/rPC_current_reg[29]
  -------------------------------------------------------------------
                         required time                         25.250    
                         arrival time                         -24.231    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.471ns  (logic 6.609ns (35.780%)  route 11.862ns (64.220%))
  Logic Levels:           22  (CARRY4=8 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.705     5.413    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.867 r  uart_module/ffrx/buffer_reg/DOBDO[3]
                         net (fo=3, routed)           1.923     9.790    uart_module/ffrx/wFfrxDataOut[3]
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  uart_module/ffrx/rWrData[3]_i_21/O
                         net (fo=2, routed)           0.680    10.594    core/dec/wCoreDataIn[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.718 r  core/dec/rWrData[3]_i_20/O
                         net (fo=1, routed)           0.548    11.266    core/dec/rWrData[3]_i_20_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.390 r  core/dec/rWrData[3]_i_12/O
                         net (fo=114, routed)         1.822    13.212    core/dec/wAluB[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I1_O)        0.152    13.364 r  core/dec/rWrData[25]_i_15/O
                         net (fo=4, routed)           0.754    14.118    core/dec/rWrData[25]_i_15_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.352    14.470 r  core/dec/rWrData[19]_i_24/O
                         net (fo=2, routed)           0.829    15.299    core/dec/rWrData[19]_i_24_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.354    15.653 r  core/dec/rWrData[19]_i_10/O
                         net (fo=3, routed)           0.753    16.406    core/dec/rWrData[19]_i_10_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I3_O)        0.328    16.734 r  core/dec/rWrData[19]_i_5/O
                         net (fo=1, routed)           0.573    17.307    core/dec/rWrData[19]_i_5_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.431 r  core/dec/rWrData[19]_i_2/O
                         net (fo=3, routed)           0.895    18.327    core/dec/wAluOut[19]
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.451 r  core/dec/rJumping_i_7/O
                         net (fo=1, routed)           0.667    19.117    core/dec/rJumping_i_7_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.241 r  core/dec/rJumping_i_3/O
                         net (fo=1, routed)           0.452    19.693    core/dec/brancher/wNEq
    SLICE_X24Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.817 r  core/dec/rJumping_i_2/O
                         net (fo=116, routed)         0.962    20.780    core/rpc/wJmp0
    SLICE_X27Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.904 r  core/rpc/rPC_current[0]_i_10/O
                         net (fo=1, routed)           0.000    20.904    core/dec/rPC_current_reg[0][1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.454 r  core/dec/rPC_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.454    core/dec/rPC_current_reg[0]_i_2_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  core/dec/rPC_current_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.568    core/dec/rPC_current_reg[7]_i_4_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  core/dec/rPC_current_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.682    core/dec/rPC_current_reg[11]_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  core/dec/rPC_current_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.796    core/dec/rPC_current_reg[15]_i_4_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.910 r  core/dec/rPC_current_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.910    core/dec/rPC_current_reg[19]_i_4_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.024 r  core/dec/rPC_current_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.024    core/dec/rPC_current_reg[23]_i_4_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.138 r  core/dec/rPC_current_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.138    core/dec/rPC_current_reg[27]_i_4_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.451 r  core/dec/rPC_current_reg[31]_i_12/O[3]
                         net (fo=1, routed)           0.570    23.021    core/dec/rPC_current_reg[31]_i_12_n_4
    SLICE_X29Y70         LUT6 (Prop_lut6_I1_O)        0.306    23.327 f  core/dec/rPC_current[31]_i_6/O
                         net (fo=1, routed)           0.433    23.760    core/dec/rPC_current[31]_i_6_n_0
    SLICE_X29Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.884 r  core/dec/rPC_current[31]_i_3/O
                         net (fo=1, routed)           0.000    23.884    core/rpc/D[31]
    SLICE_X29Y70         FDRE                                         r  core/rpc/rPC_current_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.478    24.908    core/rpc/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  core/rpc/rPC_current_reg[31]/C
                         clock pessimism              0.391    25.299    
                         clock uncertainty           -0.035    25.264    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)        0.029    25.293    core/rpc/rPC_current_reg[31]
  -------------------------------------------------------------------
                         required time                         25.293    
                         arrival time                         -23.884    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.403ns  (logic 6.531ns (35.489%)  route 11.872ns (64.511%))
  Logic Levels:           22  (CARRY4=8 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.705     5.413    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.867 r  uart_module/ffrx/buffer_reg/DOBDO[3]
                         net (fo=3, routed)           1.923     9.790    uart_module/ffrx/wFfrxDataOut[3]
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  uart_module/ffrx/rWrData[3]_i_21/O
                         net (fo=2, routed)           0.680    10.594    core/dec/wCoreDataIn[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.718 r  core/dec/rWrData[3]_i_20/O
                         net (fo=1, routed)           0.548    11.266    core/dec/rWrData[3]_i_20_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.390 r  core/dec/rWrData[3]_i_12/O
                         net (fo=114, routed)         1.822    13.212    core/dec/wAluB[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I1_O)        0.152    13.364 r  core/dec/rWrData[25]_i_15/O
                         net (fo=4, routed)           0.754    14.118    core/dec/rWrData[25]_i_15_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.352    14.470 r  core/dec/rWrData[19]_i_24/O
                         net (fo=2, routed)           0.829    15.299    core/dec/rWrData[19]_i_24_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.354    15.653 r  core/dec/rWrData[19]_i_10/O
                         net (fo=3, routed)           0.753    16.406    core/dec/rWrData[19]_i_10_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I3_O)        0.328    16.734 r  core/dec/rWrData[19]_i_5/O
                         net (fo=1, routed)           0.573    17.307    core/dec/rWrData[19]_i_5_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.431 r  core/dec/rWrData[19]_i_2/O
                         net (fo=3, routed)           0.895    18.327    core/dec/wAluOut[19]
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.451 r  core/dec/rJumping_i_7/O
                         net (fo=1, routed)           0.667    19.117    core/dec/rJumping_i_7_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.241 r  core/dec/rJumping_i_3/O
                         net (fo=1, routed)           0.452    19.693    core/dec/brancher/wNEq
    SLICE_X24Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.817 r  core/dec/rJumping_i_2/O
                         net (fo=116, routed)         0.962    20.780    core/rpc/wJmp0
    SLICE_X27Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.904 r  core/rpc/rPC_current[0]_i_10/O
                         net (fo=1, routed)           0.000    20.904    core/dec/rPC_current_reg[0][1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.454 r  core/dec/rPC_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.454    core/dec/rPC_current_reg[0]_i_2_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  core/dec/rPC_current_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.568    core/dec/rPC_current_reg[7]_i_4_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  core/dec/rPC_current_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.682    core/dec/rPC_current_reg[11]_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  core/dec/rPC_current_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.796    core/dec/rPC_current_reg[15]_i_4_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.910 r  core/dec/rPC_current_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.910    core/dec/rPC_current_reg[19]_i_4_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.024 r  core/dec/rPC_current_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.024    core/dec/rPC_current_reg[23]_i_4_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.138 r  core/dec/rPC_current_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.138    core/dec/rPC_current_reg[27]_i_4_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.377 r  core/dec/rPC_current_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.580    22.957    core/dec/rPC_current_reg[31]_i_12_n_5
    SLICE_X27Y71         LUT6 (Prop_lut6_I1_O)        0.302    23.259 f  core/dec/rPC_current[30]_i_2/O
                         net (fo=1, routed)           0.433    23.692    core/dec/rPC_current[30]_i_2_n_0
    SLICE_X27Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.816 r  core/dec/rPC_current[30]_i_1/O
                         net (fo=1, routed)           0.000    23.816    core/rpc/D[30]
    SLICE_X27Y71         FDRE                                         r  core/rpc/rPC_current_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.477    24.907    core/rpc/clk_IBUF_BUFG
    SLICE_X27Y71         FDRE                                         r  core/rpc/rPC_current_reg[30]/C
                         clock pessimism              0.425    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X27Y71         FDRE (Setup_fdre_C_D)        0.029    25.326    core/rpc/rPC_current_reg[30]
  -------------------------------------------------------------------
                         required time                         25.326    
                         arrival time                         -23.816    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.316ns  (logic 6.513ns (35.558%)  route 11.804ns (64.442%))
  Logic Levels:           21  (CARRY4=7 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.705     5.413    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.867 r  uart_module/ffrx/buffer_reg/DOBDO[3]
                         net (fo=3, routed)           1.923     9.790    uart_module/ffrx/wFfrxDataOut[3]
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  uart_module/ffrx/rWrData[3]_i_21/O
                         net (fo=2, routed)           0.680    10.594    core/dec/wCoreDataIn[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.718 r  core/dec/rWrData[3]_i_20/O
                         net (fo=1, routed)           0.548    11.266    core/dec/rWrData[3]_i_20_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.390 r  core/dec/rWrData[3]_i_12/O
                         net (fo=114, routed)         1.822    13.212    core/dec/wAluB[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I1_O)        0.152    13.364 r  core/dec/rWrData[25]_i_15/O
                         net (fo=4, routed)           0.754    14.118    core/dec/rWrData[25]_i_15_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.352    14.470 r  core/dec/rWrData[19]_i_24/O
                         net (fo=2, routed)           0.829    15.299    core/dec/rWrData[19]_i_24_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.354    15.653 r  core/dec/rWrData[19]_i_10/O
                         net (fo=3, routed)           0.753    16.406    core/dec/rWrData[19]_i_10_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I3_O)        0.328    16.734 r  core/dec/rWrData[19]_i_5/O
                         net (fo=1, routed)           0.573    17.307    core/dec/rWrData[19]_i_5_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.431 r  core/dec/rWrData[19]_i_2/O
                         net (fo=3, routed)           0.895    18.327    core/dec/wAluOut[19]
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.451 r  core/dec/rJumping_i_7/O
                         net (fo=1, routed)           0.667    19.117    core/dec/rJumping_i_7_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.241 r  core/dec/rJumping_i_3/O
                         net (fo=1, routed)           0.452    19.693    core/dec/brancher/wNEq
    SLICE_X24Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.817 r  core/dec/rJumping_i_2/O
                         net (fo=116, routed)         0.962    20.780    core/rpc/wJmp0
    SLICE_X27Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.904 r  core/rpc/rPC_current[0]_i_10/O
                         net (fo=1, routed)           0.000    20.904    core/dec/rPC_current_reg[0][1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.454 r  core/dec/rPC_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.454    core/dec/rPC_current_reg[0]_i_2_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  core/dec/rPC_current_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.568    core/dec/rPC_current_reg[7]_i_4_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  core/dec/rPC_current_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.682    core/dec/rPC_current_reg[11]_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  core/dec/rPC_current_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.796    core/dec/rPC_current_reg[15]_i_4_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.910 r  core/dec/rPC_current_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.910    core/dec/rPC_current_reg[19]_i_4_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.024 r  core/dec/rPC_current_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.024    core/dec/rPC_current_reg[23]_i_4_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.358 r  core/dec/rPC_current_reg[27]_i_4/O[1]
                         net (fo=1, routed)           0.631    22.989    core/dec/rPC_current_reg[27]_i_4_n_6
    SLICE_X27Y70         LUT6 (Prop_lut6_I1_O)        0.303    23.292 f  core/dec/rPC_current[25]_i_2/O
                         net (fo=1, routed)           0.313    23.605    core/dec/rPC_current[25]_i_2_n_0
    SLICE_X28Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.729 r  core/dec/rPC_current[25]_i_1/O
                         net (fo=1, routed)           0.000    23.729    core/rpc/D[25]
    SLICE_X28Y70         FDRE                                         r  core/rpc/rPC_current_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.478    24.908    core/rpc/clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  core/rpc/rPC_current_reg[25]/C
                         clock pessimism              0.391    25.299    
                         clock uncertainty           -0.035    25.264    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)        0.077    25.341    core/rpc/rPC_current_reg[25]
  -------------------------------------------------------------------
                         required time                         25.341    
                         arrival time                         -23.729    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.263ns  (logic 6.511ns (35.651%)  route 11.752ns (64.349%))
  Logic Levels:           22  (CARRY4=8 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.705     5.413    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.867 r  uart_module/ffrx/buffer_reg/DOBDO[3]
                         net (fo=3, routed)           1.923     9.790    uart_module/ffrx/wFfrxDataOut[3]
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  uart_module/ffrx/rWrData[3]_i_21/O
                         net (fo=2, routed)           0.680    10.594    core/dec/wCoreDataIn[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.718 r  core/dec/rWrData[3]_i_20/O
                         net (fo=1, routed)           0.548    11.266    core/dec/rWrData[3]_i_20_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.390 r  core/dec/rWrData[3]_i_12/O
                         net (fo=114, routed)         1.822    13.212    core/dec/wAluB[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I1_O)        0.152    13.364 r  core/dec/rWrData[25]_i_15/O
                         net (fo=4, routed)           0.754    14.118    core/dec/rWrData[25]_i_15_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.352    14.470 r  core/dec/rWrData[19]_i_24/O
                         net (fo=2, routed)           0.829    15.299    core/dec/rWrData[19]_i_24_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.354    15.653 r  core/dec/rWrData[19]_i_10/O
                         net (fo=3, routed)           0.753    16.406    core/dec/rWrData[19]_i_10_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I3_O)        0.328    16.734 r  core/dec/rWrData[19]_i_5/O
                         net (fo=1, routed)           0.573    17.307    core/dec/rWrData[19]_i_5_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.431 r  core/dec/rWrData[19]_i_2/O
                         net (fo=3, routed)           0.895    18.327    core/dec/wAluOut[19]
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.451 r  core/dec/rJumping_i_7/O
                         net (fo=1, routed)           0.667    19.117    core/dec/rJumping_i_7_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.241 r  core/dec/rJumping_i_3/O
                         net (fo=1, routed)           0.452    19.693    core/dec/brancher/wNEq
    SLICE_X24Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.817 r  core/dec/rJumping_i_2/O
                         net (fo=116, routed)         0.962    20.780    core/rpc/wJmp0
    SLICE_X27Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.904 r  core/rpc/rPC_current[0]_i_10/O
                         net (fo=1, routed)           0.000    20.904    core/dec/rPC_current_reg[0][1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.454 r  core/dec/rPC_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.454    core/dec/rPC_current_reg[0]_i_2_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  core/dec/rPC_current_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.568    core/dec/rPC_current_reg[7]_i_4_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  core/dec/rPC_current_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.682    core/dec/rPC_current_reg[11]_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  core/dec/rPC_current_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.796    core/dec/rPC_current_reg[15]_i_4_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.910 r  core/dec/rPC_current_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.910    core/dec/rPC_current_reg[19]_i_4_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.024 r  core/dec/rPC_current_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.024    core/dec/rPC_current_reg[23]_i_4_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.138 r  core/dec/rPC_current_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.138    core/dec/rPC_current_reg[27]_i_4_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.360 r  core/dec/rPC_current_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.460    22.820    core/dec/rPC_current_reg[31]_i_12_n_7
    SLICE_X29Y69         LUT6 (Prop_lut6_I1_O)        0.299    23.119 f  core/dec/rPC_current[28]_i_2/O
                         net (fo=1, routed)           0.433    23.552    core/dec/rPC_current[28]_i_2_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.676 r  core/dec/rPC_current[28]_i_1/O
                         net (fo=1, routed)           0.000    23.676    core/rpc/D[28]
    SLICE_X29Y69         FDRE                                         r  core/rpc/rPC_current_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.478    24.908    core/rpc/clk_IBUF_BUFG
    SLICE_X29Y69         FDRE                                         r  core/rpc/rPC_current_reg[28]/C
                         clock pessimism              0.391    25.299    
                         clock uncertainty           -0.035    25.264    
    SLICE_X29Y69         FDRE (Setup_fdre_C_D)        0.029    25.293    core/rpc/rPC_current_reg[28]
  -------------------------------------------------------------------
                         required time                         25.293    
                         arrival time                         -23.676    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 6.381ns (34.875%)  route 11.916ns (65.125%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 24.909 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.705     5.413    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.867 r  uart_module/ffrx/buffer_reg/DOBDO[3]
                         net (fo=3, routed)           1.923     9.790    uart_module/ffrx/wFfrxDataOut[3]
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  uart_module/ffrx/rWrData[3]_i_21/O
                         net (fo=2, routed)           0.680    10.594    core/dec/wCoreDataIn[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.718 r  core/dec/rWrData[3]_i_20/O
                         net (fo=1, routed)           0.548    11.266    core/dec/rWrData[3]_i_20_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.390 r  core/dec/rWrData[3]_i_12/O
                         net (fo=114, routed)         1.822    13.212    core/dec/wAluB[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I1_O)        0.152    13.364 r  core/dec/rWrData[25]_i_15/O
                         net (fo=4, routed)           0.754    14.118    core/dec/rWrData[25]_i_15_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.352    14.470 r  core/dec/rWrData[19]_i_24/O
                         net (fo=2, routed)           0.829    15.299    core/dec/rWrData[19]_i_24_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.354    15.653 r  core/dec/rWrData[19]_i_10/O
                         net (fo=3, routed)           0.753    16.406    core/dec/rWrData[19]_i_10_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I3_O)        0.328    16.734 r  core/dec/rWrData[19]_i_5/O
                         net (fo=1, routed)           0.573    17.307    core/dec/rWrData[19]_i_5_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.431 r  core/dec/rWrData[19]_i_2/O
                         net (fo=3, routed)           0.895    18.327    core/dec/wAluOut[19]
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.451 r  core/dec/rJumping_i_7/O
                         net (fo=1, routed)           0.667    19.117    core/dec/rJumping_i_7_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.241 r  core/dec/rJumping_i_3/O
                         net (fo=1, routed)           0.452    19.693    core/dec/brancher/wNEq
    SLICE_X24Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.817 r  core/dec/rJumping_i_2/O
                         net (fo=116, routed)         0.962    20.780    core/rpc/wJmp0
    SLICE_X27Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.904 r  core/rpc/rPC_current[0]_i_10/O
                         net (fo=1, routed)           0.000    20.904    core/dec/rPC_current_reg[0][1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.454 r  core/dec/rPC_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.454    core/dec/rPC_current_reg[0]_i_2_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  core/dec/rPC_current_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.568    core/dec/rPC_current_reg[7]_i_4_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  core/dec/rPC_current_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.682    core/dec/rPC_current_reg[11]_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  core/dec/rPC_current_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.796    core/dec/rPC_current_reg[15]_i_4_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.910 r  core/dec/rPC_current_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.910    core/dec/rPC_current_reg[19]_i_4_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.223 r  core/dec/rPC_current_reg[23]_i_4/O[3]
                         net (fo=1, routed)           0.605    22.827    core/dec/rPC_current_reg[23]_i_4_n_4
    SLICE_X30Y68         LUT6 (Prop_lut6_I1_O)        0.306    23.133 f  core/dec/rPC_current[23]_i_2/O
                         net (fo=1, routed)           0.452    23.585    core/dec/rPC_current[23]_i_2_n_0
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124    23.709 r  core/dec/rPC_current[23]_i_1/O
                         net (fo=1, routed)           0.000    23.709    core/rpc/D[23]
    SLICE_X30Y68         FDRE                                         r  core/rpc/rPC_current_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.479    24.909    core/rpc/clk_IBUF_BUFG
    SLICE_X30Y68         FDRE                                         r  core/rpc/rPC_current_reg[23]/C
                         clock pessimism              0.391    25.300    
                         clock uncertainty           -0.035    25.265    
    SLICE_X30Y68         FDRE (Setup_fdre_C_D)        0.077    25.342    core/rpc/rPC_current_reg[23]
  -------------------------------------------------------------------
                         required time                         25.342    
                         arrival time                         -23.709    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.174ns  (logic 6.303ns (34.682%)  route 11.871ns (65.318%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 24.909 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.705     5.413    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.867 r  uart_module/ffrx/buffer_reg/DOBDO[3]
                         net (fo=3, routed)           1.923     9.790    uart_module/ffrx/wFfrxDataOut[3]
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  uart_module/ffrx/rWrData[3]_i_21/O
                         net (fo=2, routed)           0.680    10.594    core/dec/wCoreDataIn[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.718 r  core/dec/rWrData[3]_i_20/O
                         net (fo=1, routed)           0.548    11.266    core/dec/rWrData[3]_i_20_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.390 r  core/dec/rWrData[3]_i_12/O
                         net (fo=114, routed)         1.822    13.212    core/dec/wAluB[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I1_O)        0.152    13.364 r  core/dec/rWrData[25]_i_15/O
                         net (fo=4, routed)           0.754    14.118    core/dec/rWrData[25]_i_15_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.352    14.470 r  core/dec/rWrData[19]_i_24/O
                         net (fo=2, routed)           0.829    15.299    core/dec/rWrData[19]_i_24_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.354    15.653 r  core/dec/rWrData[19]_i_10/O
                         net (fo=3, routed)           0.753    16.406    core/dec/rWrData[19]_i_10_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I3_O)        0.328    16.734 r  core/dec/rWrData[19]_i_5/O
                         net (fo=1, routed)           0.573    17.307    core/dec/rWrData[19]_i_5_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.431 r  core/dec/rWrData[19]_i_2/O
                         net (fo=3, routed)           0.895    18.327    core/dec/wAluOut[19]
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.451 r  core/dec/rJumping_i_7/O
                         net (fo=1, routed)           0.667    19.117    core/dec/rJumping_i_7_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.241 r  core/dec/rJumping_i_3/O
                         net (fo=1, routed)           0.452    19.693    core/dec/brancher/wNEq
    SLICE_X24Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.817 r  core/dec/rJumping_i_2/O
                         net (fo=116, routed)         0.962    20.780    core/rpc/wJmp0
    SLICE_X27Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.904 r  core/rpc/rPC_current[0]_i_10/O
                         net (fo=1, routed)           0.000    20.904    core/dec/rPC_current_reg[0][1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.454 r  core/dec/rPC_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.454    core/dec/rPC_current_reg[0]_i_2_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  core/dec/rPC_current_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.568    core/dec/rPC_current_reg[7]_i_4_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  core/dec/rPC_current_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.682    core/dec/rPC_current_reg[11]_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  core/dec/rPC_current_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.796    core/dec/rPC_current_reg[15]_i_4_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.910 r  core/dec/rPC_current_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.910    core/dec/rPC_current_reg[19]_i_4_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.149 r  core/dec/rPC_current_reg[23]_i_4/O[2]
                         net (fo=1, routed)           0.567    22.716    core/dec/rPC_current_reg[23]_i_4_n_5
    SLICE_X26Y68         LUT6 (Prop_lut6_I1_O)        0.302    23.018 f  core/dec/rPC_current[22]_i_2/O
                         net (fo=1, routed)           0.444    23.462    core/dec/rPC_current[22]_i_2_n_0
    SLICE_X28Y68         LUT5 (Prop_lut5_I0_O)        0.124    23.586 r  core/dec/rPC_current[22]_i_1/O
                         net (fo=1, routed)           0.000    23.586    core/rpc/D[22]
    SLICE_X28Y68         FDRE                                         r  core/rpc/rPC_current_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.479    24.909    core/rpc/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  core/rpc/rPC_current_reg[22]/C
                         clock pessimism              0.391    25.300    
                         clock uncertainty           -0.035    25.265    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)        0.081    25.346    core/rpc/rPC_current_reg[22]
  -------------------------------------------------------------------
                         required time                         25.346    
                         arrival time                         -23.586    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.154ns  (logic 6.417ns (35.347%)  route 11.737ns (64.653%))
  Logic Levels:           21  (CARRY4=7 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 24.909 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.705     5.413    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.867 r  uart_module/ffrx/buffer_reg/DOBDO[3]
                         net (fo=3, routed)           1.923     9.790    uart_module/ffrx/wFfrxDataOut[3]
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  uart_module/ffrx/rWrData[3]_i_21/O
                         net (fo=2, routed)           0.680    10.594    core/dec/wCoreDataIn[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.718 r  core/dec/rWrData[3]_i_20/O
                         net (fo=1, routed)           0.548    11.266    core/dec/rWrData[3]_i_20_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.390 r  core/dec/rWrData[3]_i_12/O
                         net (fo=114, routed)         1.822    13.212    core/dec/wAluB[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I1_O)        0.152    13.364 r  core/dec/rWrData[25]_i_15/O
                         net (fo=4, routed)           0.754    14.118    core/dec/rWrData[25]_i_15_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.352    14.470 r  core/dec/rWrData[19]_i_24/O
                         net (fo=2, routed)           0.829    15.299    core/dec/rWrData[19]_i_24_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.354    15.653 r  core/dec/rWrData[19]_i_10/O
                         net (fo=3, routed)           0.753    16.406    core/dec/rWrData[19]_i_10_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I3_O)        0.328    16.734 r  core/dec/rWrData[19]_i_5/O
                         net (fo=1, routed)           0.573    17.307    core/dec/rWrData[19]_i_5_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.431 r  core/dec/rWrData[19]_i_2/O
                         net (fo=3, routed)           0.895    18.327    core/dec/wAluOut[19]
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.451 r  core/dec/rJumping_i_7/O
                         net (fo=1, routed)           0.667    19.117    core/dec/rJumping_i_7_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.241 r  core/dec/rJumping_i_3/O
                         net (fo=1, routed)           0.452    19.693    core/dec/brancher/wNEq
    SLICE_X24Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.817 r  core/dec/rJumping_i_2/O
                         net (fo=116, routed)         0.962    20.780    core/rpc/wJmp0
    SLICE_X27Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.904 r  core/rpc/rPC_current[0]_i_10/O
                         net (fo=1, routed)           0.000    20.904    core/dec/rPC_current_reg[0][1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.454 r  core/dec/rPC_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.454    core/dec/rPC_current_reg[0]_i_2_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  core/dec/rPC_current_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.568    core/dec/rPC_current_reg[7]_i_4_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  core/dec/rPC_current_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.682    core/dec/rPC_current_reg[11]_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  core/dec/rPC_current_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.796    core/dec/rPC_current_reg[15]_i_4_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.910 r  core/dec/rPC_current_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.910    core/dec/rPC_current_reg[19]_i_4_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.024 r  core/dec/rPC_current_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.024    core/dec/rPC_current_reg[23]_i_4_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.263 r  core/dec/rPC_current_reg[27]_i_4/O[2]
                         net (fo=1, routed)           0.716    22.979    core/dec/rPC_current_reg[27]_i_4_n_5
    SLICE_X26Y68         LUT6 (Prop_lut6_I1_O)        0.302    23.281 f  core/dec/rPC_current[26]_i_2/O
                         net (fo=1, routed)           0.162    23.443    core/dec/rPC_current[26]_i_2_n_0
    SLICE_X26Y68         LUT5 (Prop_lut5_I0_O)        0.124    23.567 r  core/dec/rPC_current[26]_i_1/O
                         net (fo=1, routed)           0.000    23.567    core/rpc/D[26]
    SLICE_X26Y68         FDRE                                         r  core/rpc/rPC_current_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.479    24.909    core/rpc/clk_IBUF_BUFG
    SLICE_X26Y68         FDRE                                         r  core/rpc/rPC_current_reg[26]/C
                         clock pessimism              0.425    25.334    
                         clock uncertainty           -0.035    25.299    
    SLICE_X26Y68         FDRE (Setup_fdre_C_D)        0.029    25.328    core/rpc/rPC_current_reg[26]
  -------------------------------------------------------------------
                         required time                         25.328    
                         arrival time                         -23.567    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.118ns  (logic 6.399ns (35.318%)  route 11.719ns (64.682%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 24.909 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.705     5.413    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.867 r  uart_module/ffrx/buffer_reg/DOBDO[3]
                         net (fo=3, routed)           1.923     9.790    uart_module/ffrx/wFfrxDataOut[3]
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  uart_module/ffrx/rWrData[3]_i_21/O
                         net (fo=2, routed)           0.680    10.594    core/dec/wCoreDataIn[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.718 r  core/dec/rWrData[3]_i_20/O
                         net (fo=1, routed)           0.548    11.266    core/dec/rWrData[3]_i_20_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.390 r  core/dec/rWrData[3]_i_12/O
                         net (fo=114, routed)         1.822    13.212    core/dec/wAluB[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I1_O)        0.152    13.364 r  core/dec/rWrData[25]_i_15/O
                         net (fo=4, routed)           0.754    14.118    core/dec/rWrData[25]_i_15_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.352    14.470 r  core/dec/rWrData[19]_i_24/O
                         net (fo=2, routed)           0.829    15.299    core/dec/rWrData[19]_i_24_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.354    15.653 r  core/dec/rWrData[19]_i_10/O
                         net (fo=3, routed)           0.753    16.406    core/dec/rWrData[19]_i_10_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I3_O)        0.328    16.734 r  core/dec/rWrData[19]_i_5/O
                         net (fo=1, routed)           0.573    17.307    core/dec/rWrData[19]_i_5_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.431 r  core/dec/rWrData[19]_i_2/O
                         net (fo=3, routed)           0.895    18.327    core/dec/wAluOut[19]
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.451 r  core/dec/rJumping_i_7/O
                         net (fo=1, routed)           0.667    19.117    core/dec/rJumping_i_7_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.241 r  core/dec/rJumping_i_3/O
                         net (fo=1, routed)           0.452    19.693    core/dec/brancher/wNEq
    SLICE_X24Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.817 r  core/dec/rJumping_i_2/O
                         net (fo=116, routed)         0.962    20.780    core/rpc/wJmp0
    SLICE_X27Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.904 r  core/rpc/rPC_current[0]_i_10/O
                         net (fo=1, routed)           0.000    20.904    core/dec/rPC_current_reg[0][1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.454 r  core/dec/rPC_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.454    core/dec/rPC_current_reg[0]_i_2_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  core/dec/rPC_current_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.568    core/dec/rPC_current_reg[7]_i_4_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  core/dec/rPC_current_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.682    core/dec/rPC_current_reg[11]_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  core/dec/rPC_current_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.796    core/dec/rPC_current_reg[15]_i_4_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.910 r  core/dec/rPC_current_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.910    core/dec/rPC_current_reg[19]_i_4_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.244 r  core/dec/rPC_current_reg[23]_i_4/O[1]
                         net (fo=1, routed)           0.439    22.683    core/dec/rPC_current_reg[23]_i_4_n_6
    SLICE_X27Y68         LUT6 (Prop_lut6_I1_O)        0.303    22.986 f  core/dec/rPC_current[21]_i_2/O
                         net (fo=1, routed)           0.421    23.407    core/dec/rPC_current[21]_i_2_n_0
    SLICE_X28Y68         LUT5 (Prop_lut5_I0_O)        0.124    23.531 r  core/dec/rPC_current[21]_i_1/O
                         net (fo=1, routed)           0.000    23.531    core/rpc/D[21]
    SLICE_X28Y68         FDRE                                         r  core/rpc/rPC_current_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.479    24.909    core/rpc/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  core/rpc/rPC_current_reg[21]/C
                         clock pessimism              0.391    25.300    
                         clock uncertainty           -0.035    25.265    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)        0.077    25.342    core/rpc/rPC_current_reg[21]
  -------------------------------------------------------------------
                         required time                         25.342    
                         arrival time                         -23.531    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.041ns  (logic 6.189ns (34.306%)  route 11.852ns (65.694%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.705     5.413    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.867 r  uart_module/ffrx/buffer_reg/DOBDO[3]
                         net (fo=3, routed)           1.923     9.790    uart_module/ffrx/wFfrxDataOut[3]
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  uart_module/ffrx/rWrData[3]_i_21/O
                         net (fo=2, routed)           0.680    10.594    core/dec/wCoreDataIn[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.718 r  core/dec/rWrData[3]_i_20/O
                         net (fo=1, routed)           0.548    11.266    core/dec/rWrData[3]_i_20_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.390 r  core/dec/rWrData[3]_i_12/O
                         net (fo=114, routed)         1.822    13.212    core/dec/wAluB[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I1_O)        0.152    13.364 r  core/dec/rWrData[25]_i_15/O
                         net (fo=4, routed)           0.754    14.118    core/dec/rWrData[25]_i_15_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I2_O)        0.352    14.470 r  core/dec/rWrData[19]_i_24/O
                         net (fo=2, routed)           0.829    15.299    core/dec/rWrData[19]_i_24_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.354    15.653 r  core/dec/rWrData[19]_i_10/O
                         net (fo=3, routed)           0.753    16.406    core/dec/rWrData[19]_i_10_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I3_O)        0.328    16.734 r  core/dec/rWrData[19]_i_5/O
                         net (fo=1, routed)           0.573    17.307    core/dec/rWrData[19]_i_5_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.431 r  core/dec/rWrData[19]_i_2/O
                         net (fo=3, routed)           0.895    18.327    core/dec/wAluOut[19]
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.451 r  core/dec/rJumping_i_7/O
                         net (fo=1, routed)           0.667    19.117    core/dec/rJumping_i_7_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.241 r  core/dec/rJumping_i_3/O
                         net (fo=1, routed)           0.452    19.693    core/dec/brancher/wNEq
    SLICE_X24Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.817 r  core/dec/rJumping_i_2/O
                         net (fo=116, routed)         0.962    20.780    core/rpc/wJmp0
    SLICE_X27Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.904 r  core/rpc/rPC_current[0]_i_10/O
                         net (fo=1, routed)           0.000    20.904    core/dec/rPC_current_reg[0][1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.454 r  core/dec/rPC_current_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.454    core/dec/rPC_current_reg[0]_i_2_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  core/dec/rPC_current_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.568    core/dec/rPC_current_reg[7]_i_4_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  core/dec/rPC_current_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.682    core/dec/rPC_current_reg[11]_i_4_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  core/dec/rPC_current_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.796    core/dec/rPC_current_reg[15]_i_4_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.035 r  core/dec/rPC_current_reg[19]_i_4/O[2]
                         net (fo=1, routed)           0.560    22.595    core/dec/rPC_current_reg[19]_i_4_n_5
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.302    22.897 f  core/dec/rPC_current[18]_i_2/O
                         net (fo=1, routed)           0.433    23.329    core/dec/rPC_current[18]_i_2_n_0
    SLICE_X31Y65         LUT5 (Prop_lut5_I0_O)        0.124    23.453 r  core/dec/rPC_current[18]_i_1/O
                         net (fo=1, routed)           0.000    23.453    core/rpc/D[18]
    SLICE_X31Y65         FDRE                                         r  core/rpc/rPC_current_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.483    24.913    core/rpc/clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  core/rpc/rPC_current_reg[18]/C
                         clock pessimism              0.391    25.304    
                         clock uncertainty           -0.035    25.269    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.029    25.298    core/rpc/rPC_current_reg[18]
  -------------------------------------------------------------------
                         required time                         25.298    
                         arrival time                         -23.453    
  -------------------------------------------------------------------
                         slack                                  1.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core/dec/reg_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rReg_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.700%)  route 0.233ns (62.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.560     1.510    core/dec/clk_IBUF_BUFG
    SLICE_X17Y59         FDRE                                         r  core/dec/reg_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  core/dec/reg_d_reg[4]/Q
                         net (fo=3, routed)           0.233     1.884    core/reg_d[4]
    SLICE_X22Y59         FDRE                                         r  core/rReg_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.826     2.024    core/clk_IBUF_BUFG
    SLICE_X22Y59         FDRE                                         r  core/rReg_d_reg[4]/C
                         clock pessimism             -0.252     1.772    
    SLICE_X22Y59         FDRE (Hold_fdre_C_D)         0.075     1.847    core/rReg_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 uart_module/ffrx/RdAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_module/ffrx/buffer_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.235%)  route 0.164ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.562     1.512    uart_module/ffrx/clk_IBUF_BUFG
    SLICE_X26Y51         FDRE                                         r  uart_module/ffrx/RdAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  uart_module/ffrx/RdAddr_reg[5]/Q
                         net (fo=4, routed)           0.164     1.817    uart_module/ffrx/RdAddr_reg[5]
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.873     2.071    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.571    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.754    uart_module/ffrx/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 core/dec/op_jalr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/brancher/rJumping_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.730%)  route 0.249ns (57.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.557     1.507    core/dec/clk_IBUF_BUFG
    SLICE_X21Y57         FDRE                                         r  core/dec/op_jalr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  core/dec/op_jalr_reg/Q
                         net (fo=100, routed)         0.249     1.898    core/dec/op_jalr
    SLICE_X22Y59         LUT4 (Prop_lut4_I1_O)        0.045     1.943 r  core/dec/rJumping_i_1/O
                         net (fo=1, routed)           0.000     1.943    core/brancher/rJumping_reg_0
    SLICE_X22Y59         FDRE                                         r  core/brancher/rJumping_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.826     2.024    core/brancher/clk_IBUF_BUFG
    SLICE_X22Y59         FDRE                                         r  core/brancher/rJumping_reg/C
                         clock pessimism             -0.252     1.772    
    SLICE_X22Y59         FDRE (Hold_fdre_C_D)         0.091     1.863    core/brancher/rJumping_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_module/fftx/RdAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_module/fftx/buffer_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.937%)  route 0.178ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.562     1.512    uart_module/fftx/clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  uart_module/fftx/RdAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  uart_module/fftx/RdAddr_reg[5]/Q
                         net (fo=4, routed)           0.178     1.854    uart_module/fftx/RdAddr_reg[5]
    RAMB18_X1Y21         RAMB18E1                                     r  uart_module/fftx/buffer_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.873     2.071    uart_module/fftx/clk_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  uart_module/fftx/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.482     1.590    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.773    uart_module/fftx/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_module/fftx/WrAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_module/fftx/buffer_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.683%)  route 0.182ns (56.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.562     1.512    uart_module/fftx/clk_IBUF_BUFG
    SLICE_X27Y51         FDRE                                         r  uart_module/fftx/WrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  uart_module/fftx/WrAddr_reg[6]/Q
                         net (fo=5, routed)           0.182     1.835    uart_module/fftx/WrAddr_reg[6]
    RAMB18_X1Y21         RAMB18E1                                     r  uart_module/fftx/buffer_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.872     2.070    uart_module/fftx/clk_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  uart_module/fftx/buffer_reg/CLKARDCLK
                         clock pessimism             -0.501     1.570    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.753    uart_module/fftx/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 uart_module/ffrx/WrAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_module/ffrx/buffer_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.382%)  route 0.184ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.562     1.512    uart_module/ffrx/clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  uart_module/ffrx/WrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  uart_module/ffrx/WrAddr_reg[6]/Q
                         net (fo=5, routed)           0.184     1.837    uart_module/ffrx/WrAddr_reg[6]
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.872     2.070    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKARDCLK
                         clock pessimism             -0.501     1.570    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.753    uart_module/ffrx/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core/dec/op_intRegImm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rRegWrEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.405%)  route 0.311ns (62.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.560     1.510    core/dec/clk_IBUF_BUFG
    SLICE_X18Y58         FDRE                                         r  core/dec/op_intRegImm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y58         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  core/dec/op_intRegImm_reg/Q
                         net (fo=24, routed)          0.311     1.963    core/dec/op_intRegImm
    SLICE_X24Y62         LUT6 (Prop_lut6_I2_O)        0.045     2.008 r  core/dec/rRegWrEn_i_1/O
                         net (fo=1, routed)           0.000     2.008    core/dec_n_135
    SLICE_X24Y62         FDRE                                         r  core/rRegWrEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.823     2.021    core/clk_IBUF_BUFG
    SLICE_X24Y62         FDRE                                         r  core/rRegWrEn_reg/C
                         clock pessimism             -0.252     1.769    
    SLICE_X24Y62         FDRE (Hold_fdre_C_D)         0.120     1.889    core/rRegWrEn_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.584     1.534    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  io_port_module/rPin_sync1_reg[7]/Q
                         net (fo=1, routed)           0.056     1.731    io_port_module/rPin_sync1[7]
    SLICE_X39Y64         FDRE                                         r  io_port_module/rPin_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.853     2.051    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  io_port_module/rPin_sync2_reg[7]/C
                         clock pessimism             -0.517     1.534    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.076     1.610    io_port_module/rPin_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.561     1.511    io_port_module/clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  io_port_module/rPin_sync1_reg[1]/Q
                         net (fo=1, routed)           0.056     1.708    io_port_module/rPin_sync1[1]
    SLICE_X33Y56         FDRE                                         r  io_port_module/rPin_sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.830     2.028    io_port_module/clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  io_port_module/rPin_sync2_reg[1]/C
                         clock pessimism             -0.517     1.511    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.075     1.586    io_port_module/rPin_sync2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.580     1.530    io_port_module/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  io_port_module/rPin_sync1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  io_port_module/rPin_sync1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.727    io_port_module/rPin_sync1[3]
    SLICE_X43Y72         FDRE                                         r  io_port_module/rPin_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.847     2.045    io_port_module/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  io_port_module/rPin_sync2_reg[3]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.075     1.605    io_port_module/rPin_sync2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y11  prog_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12  prog_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9   prog_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10  prog_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9   prog_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8   prog_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11  prog_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y12  prog_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y16  rx_echo_module/tx_fifo/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y20  uart_module/ffrx/buffer_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56  progEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56  progEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56  progEn_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56  progEn_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y58  rCoreClkEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y58  rCoreClkEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y61  core/rHazardStallRs1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y61  core/rHazardStallRs1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y61  core/rHazardStallRs2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y61  core/rHazardStallRs2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56  progEn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56  progEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56  progEn_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y56  progEn_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y58  rCoreClkEn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y58  rCoreClkEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y61  core/rHazardStallRs1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y61  core/rHazardStallRs1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y61  core/rHazardStallRs2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y61  core/rHazardStallRs2_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_port_module/rDDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 4.191ns (54.325%)  route 3.524ns (45.675%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.737     5.444    io_port_module/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  io_port_module/rDDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     5.900 r  io_port_module/rDDR_reg[5]/Q
                         net (fo=3, routed)           1.111     7.011    io_port_module/Q[5]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     7.135 f  io_port_module/GEN_PIN[5].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.413     9.548    GEN_PIN[5].iobuf_inst/T
    M17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.611    13.159 r  GEN_PIN[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.159    pin[5]
    M17                                                               r  pin[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.685ns  (logic 4.127ns (53.708%)  route 3.557ns (46.292%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.736     5.443    io_port_module/clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  io_port_module/rDDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.456     5.899 r  io_port_module/rDDR_reg[4]/Q
                         net (fo=3, routed)           1.061     6.960    io_port_module/Q[4]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     7.084 f  io_port_module/GEN_PIN[4].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.497     9.580    GEN_PIN[4].iobuf_inst/T
    D19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    13.128 r  GEN_PIN[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.128    pin[4]
    D19                                                               r  pin[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.674ns  (logic 4.398ns (57.314%)  route 3.276ns (42.686%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.737     5.444    io_port_module/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  io_port_module/rDDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     5.900 r  io_port_module/rDDR_reg[6]/Q
                         net (fo=3, routed)           1.005     6.905    io_port_module/Q[6]
    SLICE_X38Y63         LUT1 (Prop_lut1_I0_O)        0.150     7.055 f  io_port_module/GEN_PIN[6].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.271     9.326    GEN_PIN[6].iobuf_inst/T
    L16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.792    13.118 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.118    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.450ns  (logic 4.112ns (55.189%)  route 3.338ns (44.811%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.737     5.444    io_port_module/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  io_port_module/rDDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     5.900 r  io_port_module/rDDR_reg[3]/Q
                         net (fo=3, routed)           0.854     6.754    io_port_module/Q[3]
    SLICE_X38Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.878 f  io_port_module/GEN_PIN[3].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.485     9.363    GEN_PIN[3].iobuf_inst/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.532    12.894 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.894    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_echo_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_echo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 3.990ns (55.727%)  route 3.170ns (44.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.672     5.379    rx_echo_module/tx_module/clk_IBUF_BUFG
    SLICE_X26Y42         FDRE                                         r  rx_echo_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  rx_echo_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           3.170     9.005    rx_echo_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534    12.538 r  rx_echo_OBUF_inst/O
                         net (fo=0)                   0.000    12.538    rx_echo
    J18                                                               r  rx_echo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 4.134ns (59.583%)  route 2.804ns (40.417%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.738     5.445    io_port_module/clk_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  io_port_module/rDDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.901 r  io_port_module/rDDR_reg[2]/Q
                         net (fo=3, routed)           1.044     6.945    io_port_module/Q[2]
    SLICE_X38Y55         LUT1 (Prop_lut1_I0_O)        0.124     7.069 f  io_port_module/GEN_PIN[2].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.760     8.830    GEN_PIN[2].iobuf_inst/T
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554    12.384 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.384    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 4.108ns (59.741%)  route 2.768ns (40.259%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.738     5.445    io_port_module/clk_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  io_port_module/rDDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.901 r  io_port_module/rDDR_reg[1]/Q
                         net (fo=3, routed)           1.006     6.907    io_port_module/Q[1]
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.031 f  io_port_module/GEN_PIN[1].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.763     8.794    GEN_PIN[1].iobuf_inst/T
    K16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528    12.322 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.322    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 4.116ns (60.671%)  route 2.668ns (39.329%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.738     5.445    io_port_module/clk_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  io_port_module/rDDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.901 r  io_port_module/rDDR_reg[0]/Q
                         net (fo=3, routed)           0.877     6.779    io_port_module/Q[0]
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.903 f  io_port_module/GEN_PIN[0].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.791     8.694    GEN_PIN[0].iobuf_inst/T
    J16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.536    12.230 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.230    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 4.114ns (61.006%)  route 2.630ns (38.994%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.737     5.444    io_port_module/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  io_port_module/rDDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     5.900 r  io_port_module/rDDR_reg[7]/Q
                         net (fo=3, routed)           0.818     6.718    io_port_module/Q[7]
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.842 f  io_port_module/GEN_PIN[7].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.811     8.654    GEN_PIN[7].iobuf_inst/T
    J20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.534    12.187 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.187    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.482ns  (logic 3.979ns (61.387%)  route 2.503ns (38.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.662     5.369    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X27Y54         FDRE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           2.503     8.328    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.523    11.851 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.851    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_port_module/rPVL_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.421ns (76.641%)  route 0.433ns (23.359%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.585     1.535    io_port_module/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  io_port_module/rPVL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  io_port_module/rPVL_reg[7]/Q
                         net (fo=2, routed)           0.433     2.116    GEN_PIN[7].iobuf_inst/I
    J20                  OBUFT (Prop_obuft_I_O)       1.273     3.389 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.389    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 progEn_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            statusLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.373ns (71.707%)  route 0.542ns (28.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.561     1.511    clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  progEn_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  progEn_reg_lopt_replica/Q
                         net (fo=1, routed)           0.542     2.194    progEn_reg_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.426 r  statusLED_OBUF_inst/O
                         net (fo=0)                   0.000     3.426    statusLED
    M14                                                               r  statusLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.010ns (50.539%)  route 0.988ns (49.461%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.586     1.536    io_port_module/clk_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  io_port_module/rDDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  io_port_module/rDDR_reg[0]/Q
                         net (fo=3, routed)           0.335     2.013    io_port_module/Q[0]
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.058 r  io_port_module/GEN_PIN[0].iobuf_inst_i_1/O
                         net (fo=1, routed)           0.653     2.711    GEN_PIN[0].iobuf_inst/T
    J16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.535 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.535    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.381ns (68.017%)  route 0.649ns (31.983%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.558     1.508    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y62         FDRE                                         r  io_port_module/rPVL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  io_port_module/rPVL_reg[2]/Q
                         net (fo=2, routed)           0.649     2.299    GEN_PIN[2].iobuf_inst/I
    M15                  OBUFT (Prop_obuft_I_O)       1.240     3.539 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.539    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.381ns (68.358%)  route 0.639ns (31.642%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.585     1.535    io_port_module/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  io_port_module/rPVL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  io_port_module/rPVL_reg[3]/Q
                         net (fo=2, routed)           0.639     2.339    GEN_PIN[3].iobuf_inst/I
    E18                  OBUFT (Prop_obuft_I_O)       1.217     3.556 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.556    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.411ns (69.549%)  route 0.618ns (30.451%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.585     1.535    io_port_module/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  io_port_module/rPVL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  io_port_module/rPVL_reg[6]/Q
                         net (fo=2, routed)           0.618     2.317    GEN_PIN[6].iobuf_inst/I
    L16                  OBUFT (Prop_obuft_I_O)       1.247     3.564 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.564    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.355ns (65.645%)  route 0.709ns (34.355%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.558     1.508    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y62         FDRE                                         r  io_port_module/rPVL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  io_port_module/rPVL_reg[1]/Q
                         net (fo=2, routed)           0.709     2.358    GEN_PIN[1].iobuf_inst/I
    K16                  OBUFT (Prop_obuft_I_O)       1.214     3.572 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.572    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.365ns (65.253%)  route 0.727ns (34.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.561     1.511    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X27Y54         FDRE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           0.727     2.379    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.224     3.603 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.603    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.460ns (67.380%)  route 0.707ns (32.620%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.585     1.535    io_port_module/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  io_port_module/rPVL_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  io_port_module/rPVL_reg[5]/Q
                         net (fo=2, routed)           0.707     2.406    GEN_PIN[5].iobuf_inst/I
    M17                  OBUFT (Prop_obuft_I_O)       1.296     3.702 r  GEN_PIN[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.702    pin[5]
    M17                                                               r  pin[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.397ns (63.707%)  route 0.796ns (36.293%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.585     1.535    io_port_module/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  io_port_module/rPVL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  io_port_module/rPVL_reg[4]/Q
                         net (fo=2, routed)           0.796     2.495    GEN_PIN[4].iobuf_inst/I
    D19                  OBUFT (Prop_obuft_I_O)       1.233     3.728 r  GEN_PIN[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.728    pin[4]
    D19                                                               r  pin[4] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1293 Endpoints
Min Delay          1293 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[30][21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.799ns  (logic 1.629ns (11.804%)  route 12.170ns (88.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=93, routed)          4.139     5.615    core/reg_module/rstB_IBUF
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.152     5.767 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        8.032    13.799    core/reg_module/SR[0]
    SLICE_X40Y76         FDRE                                         r  core/reg_module/gprf_reg[30][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.551     4.981    core/reg_module/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  core/reg_module/gprf_reg[30][21]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[30][23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.799ns  (logic 1.629ns (11.804%)  route 12.170ns (88.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=93, routed)          4.139     5.615    core/reg_module/rstB_IBUF
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.152     5.767 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        8.032    13.799    core/reg_module/SR[0]
    SLICE_X40Y76         FDRE                                         r  core/reg_module/gprf_reg[30][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.551     4.981    core/reg_module/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  core/reg_module/gprf_reg[30][23]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[30][29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.799ns  (logic 1.629ns (11.804%)  route 12.170ns (88.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=93, routed)          4.139     5.615    core/reg_module/rstB_IBUF
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.152     5.767 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        8.032    13.799    core/reg_module/SR[0]
    SLICE_X40Y76         FDRE                                         r  core/reg_module/gprf_reg[30][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.551     4.981    core/reg_module/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  core/reg_module/gprf_reg[30][29]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[3][20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.795ns  (logic 1.629ns (11.807%)  route 12.166ns (88.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=93, routed)          4.139     5.615    core/reg_module/rstB_IBUF
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.152     5.767 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        8.027    13.795    core/reg_module/SR[0]
    SLICE_X41Y76         FDRE                                         r  core/reg_module/gprf_reg[3][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.551     4.981    core/reg_module/clk_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  core/reg_module/gprf_reg[3][20]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[3][21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.795ns  (logic 1.629ns (11.807%)  route 12.166ns (88.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=93, routed)          4.139     5.615    core/reg_module/rstB_IBUF
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.152     5.767 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        8.027    13.795    core/reg_module/SR[0]
    SLICE_X41Y76         FDRE                                         r  core/reg_module/gprf_reg[3][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.551     4.981    core/reg_module/clk_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  core/reg_module/gprf_reg[3][21]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[3][23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.795ns  (logic 1.629ns (11.807%)  route 12.166ns (88.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=93, routed)          4.139     5.615    core/reg_module/rstB_IBUF
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.152     5.767 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        8.027    13.795    core/reg_module/SR[0]
    SLICE_X41Y76         FDRE                                         r  core/reg_module/gprf_reg[3][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.551     4.981    core/reg_module/clk_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  core/reg_module/gprf_reg[3][23]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[3][29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.795ns  (logic 1.629ns (11.807%)  route 12.166ns (88.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=93, routed)          4.139     5.615    core/reg_module/rstB_IBUF
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.152     5.767 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        8.027    13.795    core/reg_module/SR[0]
    SLICE_X41Y76         FDRE                                         r  core/reg_module/gprf_reg[3][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.551     4.981    core/reg_module/clk_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  core/reg_module/gprf_reg[3][29]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[20][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.777ns  (logic 1.629ns (11.823%)  route 12.148ns (88.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=93, routed)          4.139     5.615    core/reg_module/rstB_IBUF
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.152     5.767 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        8.009    13.777    core/reg_module/SR[0]
    SLICE_X42Y77         FDRE                                         r  core/reg_module/gprf_reg[20][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.552     4.982    core/reg_module/clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  core/reg_module/gprf_reg[20][11]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[20][21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.777ns  (logic 1.629ns (11.823%)  route 12.148ns (88.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=93, routed)          4.139     5.615    core/reg_module/rstB_IBUF
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.152     5.767 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        8.009    13.777    core/reg_module/SR[0]
    SLICE_X42Y77         FDRE                                         r  core/reg_module/gprf_reg[20][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.552     4.982    core/reg_module/clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  core/reg_module/gprf_reg[20][21]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[20][23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.777ns  (logic 1.629ns (11.823%)  route 12.148ns (88.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=93, routed)          4.139     5.615    core/reg_module/rstB_IBUF
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.152     5.767 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        8.009    13.777    core/reg_module/SR[0]
    SLICE_X42Y77         FDRE                                         r  core/reg_module/gprf_reg[20][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        1.552     4.982    core/reg_module/clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  core/reg_module/gprf_reg[20][23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin[0]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.234ns (36.890%)  route 0.401ns (63.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  pin[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[0].iobuf_inst/IO
    J16                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  GEN_PIN[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.401     0.635    io_port_module/in0[0]
    SLICE_X36Y52         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.859     2.057    io_port_module/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/C

Slack:                    inf
  Source:                 pin[7]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.232ns (35.838%)  route 0.415ns (64.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  pin[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[7].iobuf_inst/IO
    J20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  GEN_PIN[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.415     0.647    io_port_module/in0[7]
    SLICE_X39Y64         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.853     2.051    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/C

Slack:                    inf
  Source:                 pin[2]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.252ns (38.121%)  route 0.409ns (61.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  pin[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[2].iobuf_inst/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  GEN_PIN[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.409     0.661    io_port_module/in0[2]
    SLICE_X36Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.858     2.056    io_port_module/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/C

Slack:                    inf
  Source:                 pin[6]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.259ns (35.497%)  route 0.471ns (64.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  pin[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[6].iobuf_inst/IO
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  GEN_PIN[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.471     0.730    io_port_module/in0[6]
    SLICE_X43Y72         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.847     2.045    io_port_module/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            io_port_module/rRdEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.290ns (34.830%)  route 0.542ns (65.170%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstB_IBUF_inst/O
                         net (fo=93, routed)          0.542     0.787    core/dec/rstB_IBUF
    SLICE_X36Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.832 r  core/dec/rRdEn_i_1__0/O
                         net (fo=1, routed)           0.000     0.832    io_port_module/wPeriRdEn
    SLICE_X36Y62         FDRE                                         r  io_port_module/rRdEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.854     2.052    io_port_module/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  io_port_module/rRdEn_reg/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            ram/rRdEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.291ns (34.908%)  route 0.542ns (65.092%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstB_IBUF_inst/O
                         net (fo=93, routed)          0.542     0.787    core/dec/rstB_IBUF
    SLICE_X36Y62         LUT3 (Prop_lut3_I1_O)        0.046     0.833 r  core/dec/rRdEn_i_1/O
                         net (fo=1, routed)           0.000     0.833    ram/wRamRdEn
    SLICE_X36Y62         FDRE                                         r  ram/rRdEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.854     2.052    ram/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  ram/rRdEn_reg/C

Slack:                    inf
  Source:                 pin[3]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.230ns (26.939%)  route 0.623ns (73.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  pin[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[3].iobuf_inst/IO
    E18                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  GEN_PIN[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.623     0.852    io_port_module/in0[3]
    SLICE_X43Y72         FDRE                                         r  io_port_module/rPin_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.847     2.045    io_port_module/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  io_port_module/rPin_sync1_reg[3]/C

Slack:                    inf
  Source:                 pin[1]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.226ns (25.217%)  route 0.671ns (74.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  pin[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[1].iobuf_inst/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GEN_PIN[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.671     0.897    io_port_module/in0[1]
    SLICE_X33Y56         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.830     2.028    io_port_module/clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            io_port_module/outEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.290ns (31.892%)  route 0.619ns (68.108%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstB_IBUF_inst/O
                         net (fo=93, routed)          0.619     0.863    io_port_module/rstB_IBUF
    SLICE_X36Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.908 r  io_port_module/outEn_i_1__0/O
                         net (fo=1, routed)           0.000     0.908    io_port_module/outEn_i_1__0_n_0
    SLICE_X36Y62         FDRE                                         r  io_port_module/outEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.854     2.052    io_port_module/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  io_port_module/outEn_reg/C

Slack:                    inf
  Source:                 progEnB
                            (input port)
  Destination:            progEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.287ns (30.959%)  route 0.640ns (69.041%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  progEnB (IN)
                         net (fo=0)                   0.000     0.000    progEnB
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  progEnB_IBUF_inst/O
                         net (fo=1, routed)           0.528     0.770    progEnB_IBUF
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.815 r  progEn_i_1/O
                         net (fo=2, routed)           0.112     0.927    progEn_i_1_n_0
    SLICE_X33Y56         FDRE                                         r  progEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1546, routed)        0.830     2.028    clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  progEn_reg/C





