#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000111d5ae01d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000111d5c54cb0_0 .net "PC", 31 0, v00000111d5b193c0_0;  1 drivers
v00000111d5c54d50_0 .var "clk", 0 0;
v00000111d5c55610_0 .net "clkout", 0 0, L_00000111d5c50cd0;  1 drivers
v00000111d5c54490_0 .net "cycles_consumed", 31 0, v00000111d5c54fd0_0;  1 drivers
v00000111d5c557f0_0 .var "rst", 0 0;
S_00000111d5ae04f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000111d5ae01d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000111d5afe8d0 .param/l "RType" 0 4 2, C4<000000>;
P_00000111d5afe908 .param/l "add" 0 4 5, C4<100000>;
P_00000111d5afe940 .param/l "addi" 0 4 8, C4<001000>;
P_00000111d5afe978 .param/l "addu" 0 4 5, C4<100001>;
P_00000111d5afe9b0 .param/l "and_" 0 4 5, C4<100100>;
P_00000111d5afe9e8 .param/l "andi" 0 4 8, C4<001100>;
P_00000111d5afea20 .param/l "beq" 0 4 10, C4<000100>;
P_00000111d5afea58 .param/l "bne" 0 4 10, C4<000101>;
P_00000111d5afea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000111d5afeac8 .param/l "j" 0 4 12, C4<000010>;
P_00000111d5afeb00 .param/l "jal" 0 4 12, C4<000011>;
P_00000111d5afeb38 .param/l "jr" 0 4 6, C4<001000>;
P_00000111d5afeb70 .param/l "lw" 0 4 8, C4<100011>;
P_00000111d5afeba8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000111d5afebe0 .param/l "or_" 0 4 5, C4<100101>;
P_00000111d5afec18 .param/l "ori" 0 4 8, C4<001101>;
P_00000111d5afec50 .param/l "sgt" 0 4 6, C4<101011>;
P_00000111d5afec88 .param/l "sll" 0 4 6, C4<000000>;
P_00000111d5afecc0 .param/l "slt" 0 4 5, C4<101010>;
P_00000111d5afecf8 .param/l "slti" 0 4 8, C4<101010>;
P_00000111d5afed30 .param/l "srl" 0 4 6, C4<000010>;
P_00000111d5afed68 .param/l "sub" 0 4 5, C4<100010>;
P_00000111d5afeda0 .param/l "subu" 0 4 5, C4<100011>;
P_00000111d5afedd8 .param/l "sw" 0 4 8, C4<101011>;
P_00000111d5afee10 .param/l "xor_" 0 4 5, C4<100110>;
P_00000111d5afee48 .param/l "xori" 0 4 8, C4<001110>;
L_00000111d5c51590 .functor NOT 1, v00000111d5c557f0_0, C4<0>, C4<0>, C4<0>;
L_00000111d5c51ad0 .functor NOT 1, v00000111d5c557f0_0, C4<0>, C4<0>, C4<0>;
L_00000111d5c51670 .functor NOT 1, v00000111d5c557f0_0, C4<0>, C4<0>, C4<0>;
L_00000111d5c50e90 .functor NOT 1, v00000111d5c557f0_0, C4<0>, C4<0>, C4<0>;
L_00000111d5c51600 .functor NOT 1, v00000111d5c557f0_0, C4<0>, C4<0>, C4<0>;
L_00000111d5c517c0 .functor NOT 1, v00000111d5c557f0_0, C4<0>, C4<0>, C4<0>;
L_00000111d5c51360 .functor NOT 1, v00000111d5c557f0_0, C4<0>, C4<0>, C4<0>;
L_00000111d5c50c60 .functor NOT 1, v00000111d5c557f0_0, C4<0>, C4<0>, C4<0>;
L_00000111d5c50cd0 .functor OR 1, v00000111d5c54d50_0, v00000111d5ae7700_0, C4<0>, C4<0>;
L_00000111d5c514b0 .functor OR 1, L_00000111d5c9fda0, L_00000111d5c9ea40, C4<0>, C4<0>;
L_00000111d5c516e0 .functor AND 1, L_00000111d5c9f1c0, L_00000111d5c9f120, C4<1>, C4<1>;
L_00000111d5c50d40 .functor NOT 1, v00000111d5c557f0_0, C4<0>, C4<0>, C4<0>;
L_00000111d5c51130 .functor OR 1, L_00000111d5c9f3a0, L_00000111d5c9f440, C4<0>, C4<0>;
L_00000111d5c50f70 .functor OR 1, L_00000111d5c51130, L_00000111d5c9f760, C4<0>, C4<0>;
L_00000111d5c512f0 .functor OR 1, L_00000111d5ca02a0, L_00000111d5cb5650, C4<0>, C4<0>;
L_00000111d5c50db0 .functor AND 1, L_00000111d5c9fd00, L_00000111d5c512f0, C4<1>, C4<1>;
L_00000111d5c51980 .functor OR 1, L_00000111d5cb5dd0, L_00000111d5cb5830, C4<0>, C4<0>;
L_00000111d5c511a0 .functor AND 1, L_00000111d5cb6370, L_00000111d5c51980, C4<1>, C4<1>;
L_00000111d5c51210 .functor NOT 1, L_00000111d5c50cd0, C4<0>, C4<0>, C4<0>;
v00000111d5b19c80_0 .net "ALUOp", 3 0, v00000111d5ae8740_0;  1 drivers
v00000111d5b19dc0_0 .net "ALUResult", 31 0, v00000111d5b19d20_0;  1 drivers
v00000111d5b19e60_0 .net "ALUSrc", 0 0, v00000111d5ae81a0_0;  1 drivers
v00000111d5b1ec40_0 .net "ALUin2", 31 0, L_00000111d5cb4b10;  1 drivers
v00000111d5b1cf80_0 .net "MemReadEn", 0 0, v00000111d5ae8420_0;  1 drivers
v00000111d5b1df20_0 .net "MemWriteEn", 0 0, v00000111d5ae8060_0;  1 drivers
v00000111d5b1ece0_0 .net "MemtoReg", 0 0, v00000111d5ae9000_0;  1 drivers
v00000111d5b1d5c0_0 .net "PC", 31 0, v00000111d5b193c0_0;  alias, 1 drivers
v00000111d5b1e4c0_0 .net "PCPlus1", 31 0, L_00000111d5c9ecc0;  1 drivers
v00000111d5b1e240_0 .net "PCsrc", 0 0, v00000111d5b1a680_0;  1 drivers
v00000111d5b1e6a0_0 .net "RegDst", 0 0, v00000111d5ae90a0_0;  1 drivers
v00000111d5b1ea60_0 .net "RegWriteEn", 0 0, v00000111d5ae7980_0;  1 drivers
v00000111d5b1e880_0 .net "WriteRegister", 4 0, L_00000111d5c9f260;  1 drivers
v00000111d5b1e060_0 .net *"_ivl_0", 0 0, L_00000111d5c51590;  1 drivers
L_00000111d5c56850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000111d5b1e560_0 .net/2u *"_ivl_10", 4 0, L_00000111d5c56850;  1 drivers
L_00000111d5c56c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5b1e1a0_0 .net *"_ivl_101", 15 0, L_00000111d5c56c40;  1 drivers
v00000111d5b1e420_0 .net *"_ivl_102", 31 0, L_00000111d5c9ee00;  1 drivers
L_00000111d5c56c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5b1e920_0 .net *"_ivl_105", 25 0, L_00000111d5c56c88;  1 drivers
L_00000111d5c56cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5b1da20_0 .net/2u *"_ivl_106", 31 0, L_00000111d5c56cd0;  1 drivers
v00000111d5b1dac0_0 .net *"_ivl_108", 0 0, L_00000111d5c9f1c0;  1 drivers
L_00000111d5c56d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000111d5b1e2e0_0 .net/2u *"_ivl_110", 5 0, L_00000111d5c56d18;  1 drivers
v00000111d5b1d480_0 .net *"_ivl_112", 0 0, L_00000111d5c9f120;  1 drivers
v00000111d5b1d520_0 .net *"_ivl_115", 0 0, L_00000111d5c516e0;  1 drivers
v00000111d5b1e9c0_0 .net *"_ivl_116", 47 0, L_00000111d5c9fe40;  1 drivers
L_00000111d5c56d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5b1d2a0_0 .net *"_ivl_119", 15 0, L_00000111d5c56d60;  1 drivers
L_00000111d5c56898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000111d5b1e600_0 .net/2u *"_ivl_12", 5 0, L_00000111d5c56898;  1 drivers
v00000111d5b1d8e0_0 .net *"_ivl_120", 47 0, L_00000111d5c9f620;  1 drivers
L_00000111d5c56da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5b1e380_0 .net *"_ivl_123", 15 0, L_00000111d5c56da8;  1 drivers
v00000111d5b1eb00_0 .net *"_ivl_125", 0 0, L_00000111d5c9f9e0;  1 drivers
v00000111d5b1e740_0 .net *"_ivl_126", 31 0, L_00000111d5c9f4e0;  1 drivers
v00000111d5b1e7e0_0 .net *"_ivl_128", 47 0, L_00000111d5ca05c0;  1 drivers
v00000111d5b1dfc0_0 .net *"_ivl_130", 47 0, L_00000111d5ca0160;  1 drivers
v00000111d5b1dde0_0 .net *"_ivl_132", 47 0, L_00000111d5c9fa80;  1 drivers
v00000111d5b1e100_0 .net *"_ivl_134", 47 0, L_00000111d5c9efe0;  1 drivers
v00000111d5b1dc00_0 .net *"_ivl_14", 0 0, L_00000111d5c55cf0;  1 drivers
v00000111d5b1eba0_0 .net *"_ivl_140", 0 0, L_00000111d5c50d40;  1 drivers
L_00000111d5c56e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5b1ee20_0 .net/2u *"_ivl_142", 31 0, L_00000111d5c56e38;  1 drivers
L_00000111d5c56f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000111d5b1ed80_0 .net/2u *"_ivl_146", 5 0, L_00000111d5c56f10;  1 drivers
v00000111d5b1db60_0 .net *"_ivl_148", 0 0, L_00000111d5c9f3a0;  1 drivers
L_00000111d5c56f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000111d5b1d020_0 .net/2u *"_ivl_150", 5 0, L_00000111d5c56f58;  1 drivers
v00000111d5b1d660_0 .net *"_ivl_152", 0 0, L_00000111d5c9f440;  1 drivers
v00000111d5b1d0c0_0 .net *"_ivl_155", 0 0, L_00000111d5c51130;  1 drivers
L_00000111d5c56fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000111d5b1d160_0 .net/2u *"_ivl_156", 5 0, L_00000111d5c56fa0;  1 drivers
v00000111d5b1d200_0 .net *"_ivl_158", 0 0, L_00000111d5c9f760;  1 drivers
L_00000111d5c568e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000111d5b1d700_0 .net/2u *"_ivl_16", 4 0, L_00000111d5c568e0;  1 drivers
v00000111d5b1d340_0 .net *"_ivl_161", 0 0, L_00000111d5c50f70;  1 drivers
L_00000111d5c56fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5b1d3e0_0 .net/2u *"_ivl_162", 15 0, L_00000111d5c56fe8;  1 drivers
v00000111d5b1d7a0_0 .net *"_ivl_164", 31 0, L_00000111d5ca0700;  1 drivers
v00000111d5b1d840_0 .net *"_ivl_167", 0 0, L_00000111d5c9e900;  1 drivers
v00000111d5b1d980_0 .net *"_ivl_168", 15 0, L_00000111d5c9fbc0;  1 drivers
v00000111d5b1dca0_0 .net *"_ivl_170", 31 0, L_00000111d5ca0200;  1 drivers
v00000111d5b1dd40_0 .net *"_ivl_174", 31 0, L_00000111d5c9fc60;  1 drivers
L_00000111d5c57030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5b1de80_0 .net *"_ivl_177", 25 0, L_00000111d5c57030;  1 drivers
L_00000111d5c57078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c53a60_0 .net/2u *"_ivl_178", 31 0, L_00000111d5c57078;  1 drivers
v00000111d5c53d80_0 .net *"_ivl_180", 0 0, L_00000111d5c9fd00;  1 drivers
L_00000111d5c570c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c52200_0 .net/2u *"_ivl_182", 5 0, L_00000111d5c570c0;  1 drivers
v00000111d5c52160_0 .net *"_ivl_184", 0 0, L_00000111d5ca02a0;  1 drivers
L_00000111d5c57108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000111d5c53060_0 .net/2u *"_ivl_186", 5 0, L_00000111d5c57108;  1 drivers
v00000111d5c52a20_0 .net *"_ivl_188", 0 0, L_00000111d5cb5650;  1 drivers
v00000111d5c52ac0_0 .net *"_ivl_19", 4 0, L_00000111d5c54210;  1 drivers
v00000111d5c52840_0 .net *"_ivl_191", 0 0, L_00000111d5c512f0;  1 drivers
v00000111d5c532e0_0 .net *"_ivl_193", 0 0, L_00000111d5c50db0;  1 drivers
L_00000111d5c57150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000111d5c52f20_0 .net/2u *"_ivl_194", 5 0, L_00000111d5c57150;  1 drivers
v00000111d5c522a0_0 .net *"_ivl_196", 0 0, L_00000111d5cb4890;  1 drivers
L_00000111d5c57198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000111d5c52340_0 .net/2u *"_ivl_198", 31 0, L_00000111d5c57198;  1 drivers
L_00000111d5c56808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c531a0_0 .net/2u *"_ivl_2", 5 0, L_00000111d5c56808;  1 drivers
v00000111d5c52660_0 .net *"_ivl_20", 4 0, L_00000111d5c55d90;  1 drivers
v00000111d5c53b00_0 .net *"_ivl_200", 31 0, L_00000111d5cb5330;  1 drivers
v00000111d5c53740_0 .net *"_ivl_204", 31 0, L_00000111d5cb64b0;  1 drivers
L_00000111d5c571e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c53600_0 .net *"_ivl_207", 25 0, L_00000111d5c571e0;  1 drivers
L_00000111d5c57228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c52b60_0 .net/2u *"_ivl_208", 31 0, L_00000111d5c57228;  1 drivers
v00000111d5c523e0_0 .net *"_ivl_210", 0 0, L_00000111d5cb6370;  1 drivers
L_00000111d5c57270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c536a0_0 .net/2u *"_ivl_212", 5 0, L_00000111d5c57270;  1 drivers
v00000111d5c52020_0 .net *"_ivl_214", 0 0, L_00000111d5cb5dd0;  1 drivers
L_00000111d5c572b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000111d5c53ba0_0 .net/2u *"_ivl_216", 5 0, L_00000111d5c572b8;  1 drivers
v00000111d5c52480_0 .net *"_ivl_218", 0 0, L_00000111d5cb5830;  1 drivers
v00000111d5c52520_0 .net *"_ivl_221", 0 0, L_00000111d5c51980;  1 drivers
v00000111d5c53e20_0 .net *"_ivl_223", 0 0, L_00000111d5c511a0;  1 drivers
L_00000111d5c57300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000111d5c52fc0_0 .net/2u *"_ivl_224", 5 0, L_00000111d5c57300;  1 drivers
v00000111d5c537e0_0 .net *"_ivl_226", 0 0, L_00000111d5cb6410;  1 drivers
v00000111d5c53880_0 .net *"_ivl_228", 31 0, L_00000111d5cb5470;  1 drivers
v00000111d5c52d40_0 .net *"_ivl_24", 0 0, L_00000111d5c51670;  1 drivers
L_00000111d5c56928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000111d5c53100_0 .net/2u *"_ivl_26", 4 0, L_00000111d5c56928;  1 drivers
v00000111d5c527a0_0 .net *"_ivl_29", 4 0, L_00000111d5c54710;  1 drivers
v00000111d5c528e0_0 .net *"_ivl_32", 0 0, L_00000111d5c50e90;  1 drivers
L_00000111d5c56970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000111d5c53240_0 .net/2u *"_ivl_34", 4 0, L_00000111d5c56970;  1 drivers
v00000111d5c525c0_0 .net *"_ivl_37", 4 0, L_00000111d5c547b0;  1 drivers
v00000111d5c53560_0 .net *"_ivl_40", 0 0, L_00000111d5c51600;  1 drivers
L_00000111d5c569b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c52700_0 .net/2u *"_ivl_42", 15 0, L_00000111d5c569b8;  1 drivers
v00000111d5c52980_0 .net *"_ivl_45", 15 0, L_00000111d5c9fee0;  1 drivers
v00000111d5c520c0_0 .net *"_ivl_48", 0 0, L_00000111d5c517c0;  1 drivers
v00000111d5c52c00_0 .net *"_ivl_5", 5 0, L_00000111d5c559d0;  1 drivers
L_00000111d5c56a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c53ce0_0 .net/2u *"_ivl_50", 36 0, L_00000111d5c56a00;  1 drivers
L_00000111d5c56a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c52ca0_0 .net/2u *"_ivl_52", 31 0, L_00000111d5c56a48;  1 drivers
v00000111d5c52de0_0 .net *"_ivl_55", 4 0, L_00000111d5c9f800;  1 drivers
v00000111d5c539c0_0 .net *"_ivl_56", 36 0, L_00000111d5c9ef40;  1 drivers
v00000111d5c52e80_0 .net *"_ivl_58", 36 0, L_00000111d5ca00c0;  1 drivers
v00000111d5c53920_0 .net *"_ivl_62", 0 0, L_00000111d5c51360;  1 drivers
L_00000111d5c56a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c53380_0 .net/2u *"_ivl_64", 5 0, L_00000111d5c56a90;  1 drivers
v00000111d5c53420_0 .net *"_ivl_67", 5 0, L_00000111d5c9f6c0;  1 drivers
v00000111d5c53ec0_0 .net *"_ivl_70", 0 0, L_00000111d5c50c60;  1 drivers
L_00000111d5c56ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c534c0_0 .net/2u *"_ivl_72", 57 0, L_00000111d5c56ad8;  1 drivers
L_00000111d5c56b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5c53c40_0 .net/2u *"_ivl_74", 31 0, L_00000111d5c56b20;  1 drivers
v00000111d5c55b10_0 .net *"_ivl_77", 25 0, L_00000111d5c9e9a0;  1 drivers
v00000111d5c55390_0 .net *"_ivl_78", 57 0, L_00000111d5c9e860;  1 drivers
v00000111d5c55bb0_0 .net *"_ivl_8", 0 0, L_00000111d5c51ad0;  1 drivers
v00000111d5c55c50_0 .net *"_ivl_80", 57 0, L_00000111d5c9f940;  1 drivers
L_00000111d5c56b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000111d5c552f0_0 .net/2u *"_ivl_84", 31 0, L_00000111d5c56b68;  1 drivers
L_00000111d5c56bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000111d5c54b70_0 .net/2u *"_ivl_88", 5 0, L_00000111d5c56bb0;  1 drivers
v00000111d5c542b0_0 .net *"_ivl_90", 0 0, L_00000111d5c9fda0;  1 drivers
L_00000111d5c56bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000111d5c54f30_0 .net/2u *"_ivl_92", 5 0, L_00000111d5c56bf8;  1 drivers
v00000111d5c54850_0 .net *"_ivl_94", 0 0, L_00000111d5c9ea40;  1 drivers
v00000111d5c54530_0 .net *"_ivl_97", 0 0, L_00000111d5c514b0;  1 drivers
v00000111d5c54a30_0 .net *"_ivl_98", 47 0, L_00000111d5c9f8a0;  1 drivers
v00000111d5c54e90_0 .net "adderResult", 31 0, L_00000111d5c9ed60;  1 drivers
v00000111d5c54c10_0 .net "address", 31 0, L_00000111d5c9fb20;  1 drivers
v00000111d5c55430_0 .net "clk", 0 0, L_00000111d5c50cd0;  alias, 1 drivers
v00000111d5c54fd0_0 .var "cycles_consumed", 31 0;
v00000111d5c54350_0 .net "extImm", 31 0, L_00000111d5ca0020;  1 drivers
v00000111d5c55ed0_0 .net "funct", 5 0, L_00000111d5ca0480;  1 drivers
v00000111d5c55070_0 .net "hlt", 0 0, v00000111d5ae7700_0;  1 drivers
v00000111d5c54670_0 .net "imm", 15 0, L_00000111d5c9eb80;  1 drivers
v00000111d5c55a70_0 .net "immediate", 31 0, L_00000111d5cb65f0;  1 drivers
v00000111d5c55750_0 .net "input_clk", 0 0, v00000111d5c54d50_0;  1 drivers
v00000111d5c548f0_0 .net "instruction", 31 0, L_00000111d5c9eae0;  1 drivers
v00000111d5c554d0_0 .net "memoryReadData", 31 0, v00000111d5b190a0_0;  1 drivers
v00000111d5c55570_0 .net "nextPC", 31 0, L_00000111d5ca03e0;  1 drivers
v00000111d5c556b0_0 .net "opcode", 5 0, L_00000111d5c545d0;  1 drivers
v00000111d5c54030_0 .net "rd", 4 0, L_00000111d5c55e30;  1 drivers
v00000111d5c540d0_0 .net "readData1", 31 0, L_00000111d5c51750;  1 drivers
v00000111d5c543f0_0 .net "readData1_w", 31 0, L_00000111d5cb58d0;  1 drivers
v00000111d5c54170_0 .net "readData2", 31 0, L_00000111d5c519f0;  1 drivers
v00000111d5c55110_0 .net "rs", 4 0, L_00000111d5c54df0;  1 drivers
v00000111d5c55930_0 .net "rst", 0 0, v00000111d5c557f0_0;  1 drivers
v00000111d5c55890_0 .net "rt", 4 0, L_00000111d5c9eea0;  1 drivers
v00000111d5c551b0_0 .net "shamt", 31 0, L_00000111d5c9ec20;  1 drivers
v00000111d5c55250_0 .net "wire_instruction", 31 0, L_00000111d5c510c0;  1 drivers
v00000111d5c54990_0 .net "writeData", 31 0, L_00000111d5cb5fb0;  1 drivers
v00000111d5c54ad0_0 .net "zero", 0 0, L_00000111d5cb5010;  1 drivers
L_00000111d5c559d0 .part L_00000111d5c9eae0, 26, 6;
L_00000111d5c545d0 .functor MUXZ 6, L_00000111d5c559d0, L_00000111d5c56808, L_00000111d5c51590, C4<>;
L_00000111d5c55cf0 .cmp/eq 6, L_00000111d5c545d0, L_00000111d5c56898;
L_00000111d5c54210 .part L_00000111d5c9eae0, 11, 5;
L_00000111d5c55d90 .functor MUXZ 5, L_00000111d5c54210, L_00000111d5c568e0, L_00000111d5c55cf0, C4<>;
L_00000111d5c55e30 .functor MUXZ 5, L_00000111d5c55d90, L_00000111d5c56850, L_00000111d5c51ad0, C4<>;
L_00000111d5c54710 .part L_00000111d5c9eae0, 21, 5;
L_00000111d5c54df0 .functor MUXZ 5, L_00000111d5c54710, L_00000111d5c56928, L_00000111d5c51670, C4<>;
L_00000111d5c547b0 .part L_00000111d5c9eae0, 16, 5;
L_00000111d5c9eea0 .functor MUXZ 5, L_00000111d5c547b0, L_00000111d5c56970, L_00000111d5c50e90, C4<>;
L_00000111d5c9fee0 .part L_00000111d5c9eae0, 0, 16;
L_00000111d5c9eb80 .functor MUXZ 16, L_00000111d5c9fee0, L_00000111d5c569b8, L_00000111d5c51600, C4<>;
L_00000111d5c9f800 .part L_00000111d5c9eae0, 6, 5;
L_00000111d5c9ef40 .concat [ 5 32 0 0], L_00000111d5c9f800, L_00000111d5c56a48;
L_00000111d5ca00c0 .functor MUXZ 37, L_00000111d5c9ef40, L_00000111d5c56a00, L_00000111d5c517c0, C4<>;
L_00000111d5c9ec20 .part L_00000111d5ca00c0, 0, 32;
L_00000111d5c9f6c0 .part L_00000111d5c9eae0, 0, 6;
L_00000111d5ca0480 .functor MUXZ 6, L_00000111d5c9f6c0, L_00000111d5c56a90, L_00000111d5c51360, C4<>;
L_00000111d5c9e9a0 .part L_00000111d5c9eae0, 0, 26;
L_00000111d5c9e860 .concat [ 26 32 0 0], L_00000111d5c9e9a0, L_00000111d5c56b20;
L_00000111d5c9f940 .functor MUXZ 58, L_00000111d5c9e860, L_00000111d5c56ad8, L_00000111d5c50c60, C4<>;
L_00000111d5c9fb20 .part L_00000111d5c9f940, 0, 32;
L_00000111d5c9ecc0 .arith/sum 32, v00000111d5b193c0_0, L_00000111d5c56b68;
L_00000111d5c9fda0 .cmp/eq 6, L_00000111d5c545d0, L_00000111d5c56bb0;
L_00000111d5c9ea40 .cmp/eq 6, L_00000111d5c545d0, L_00000111d5c56bf8;
L_00000111d5c9f8a0 .concat [ 32 16 0 0], L_00000111d5c9fb20, L_00000111d5c56c40;
L_00000111d5c9ee00 .concat [ 6 26 0 0], L_00000111d5c545d0, L_00000111d5c56c88;
L_00000111d5c9f1c0 .cmp/eq 32, L_00000111d5c9ee00, L_00000111d5c56cd0;
L_00000111d5c9f120 .cmp/eq 6, L_00000111d5ca0480, L_00000111d5c56d18;
L_00000111d5c9fe40 .concat [ 32 16 0 0], L_00000111d5c51750, L_00000111d5c56d60;
L_00000111d5c9f620 .concat [ 32 16 0 0], v00000111d5b193c0_0, L_00000111d5c56da8;
L_00000111d5c9f9e0 .part L_00000111d5c9eb80, 15, 1;
LS_00000111d5c9f4e0_0_0 .concat [ 1 1 1 1], L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0;
LS_00000111d5c9f4e0_0_4 .concat [ 1 1 1 1], L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0;
LS_00000111d5c9f4e0_0_8 .concat [ 1 1 1 1], L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0;
LS_00000111d5c9f4e0_0_12 .concat [ 1 1 1 1], L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0;
LS_00000111d5c9f4e0_0_16 .concat [ 1 1 1 1], L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0;
LS_00000111d5c9f4e0_0_20 .concat [ 1 1 1 1], L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0;
LS_00000111d5c9f4e0_0_24 .concat [ 1 1 1 1], L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0;
LS_00000111d5c9f4e0_0_28 .concat [ 1 1 1 1], L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0, L_00000111d5c9f9e0;
LS_00000111d5c9f4e0_1_0 .concat [ 4 4 4 4], LS_00000111d5c9f4e0_0_0, LS_00000111d5c9f4e0_0_4, LS_00000111d5c9f4e0_0_8, LS_00000111d5c9f4e0_0_12;
LS_00000111d5c9f4e0_1_4 .concat [ 4 4 4 4], LS_00000111d5c9f4e0_0_16, LS_00000111d5c9f4e0_0_20, LS_00000111d5c9f4e0_0_24, LS_00000111d5c9f4e0_0_28;
L_00000111d5c9f4e0 .concat [ 16 16 0 0], LS_00000111d5c9f4e0_1_0, LS_00000111d5c9f4e0_1_4;
L_00000111d5ca05c0 .concat [ 16 32 0 0], L_00000111d5c9eb80, L_00000111d5c9f4e0;
L_00000111d5ca0160 .arith/sum 48, L_00000111d5c9f620, L_00000111d5ca05c0;
L_00000111d5c9fa80 .functor MUXZ 48, L_00000111d5ca0160, L_00000111d5c9fe40, L_00000111d5c516e0, C4<>;
L_00000111d5c9efe0 .functor MUXZ 48, L_00000111d5c9fa80, L_00000111d5c9f8a0, L_00000111d5c514b0, C4<>;
L_00000111d5c9ed60 .part L_00000111d5c9efe0, 0, 32;
L_00000111d5ca03e0 .functor MUXZ 32, L_00000111d5c9ecc0, L_00000111d5c9ed60, v00000111d5b1a680_0, C4<>;
L_00000111d5c9eae0 .functor MUXZ 32, L_00000111d5c510c0, L_00000111d5c56e38, L_00000111d5c50d40, C4<>;
L_00000111d5c9f3a0 .cmp/eq 6, L_00000111d5c545d0, L_00000111d5c56f10;
L_00000111d5c9f440 .cmp/eq 6, L_00000111d5c545d0, L_00000111d5c56f58;
L_00000111d5c9f760 .cmp/eq 6, L_00000111d5c545d0, L_00000111d5c56fa0;
L_00000111d5ca0700 .concat [ 16 16 0 0], L_00000111d5c9eb80, L_00000111d5c56fe8;
L_00000111d5c9e900 .part L_00000111d5c9eb80, 15, 1;
LS_00000111d5c9fbc0_0_0 .concat [ 1 1 1 1], L_00000111d5c9e900, L_00000111d5c9e900, L_00000111d5c9e900, L_00000111d5c9e900;
LS_00000111d5c9fbc0_0_4 .concat [ 1 1 1 1], L_00000111d5c9e900, L_00000111d5c9e900, L_00000111d5c9e900, L_00000111d5c9e900;
LS_00000111d5c9fbc0_0_8 .concat [ 1 1 1 1], L_00000111d5c9e900, L_00000111d5c9e900, L_00000111d5c9e900, L_00000111d5c9e900;
LS_00000111d5c9fbc0_0_12 .concat [ 1 1 1 1], L_00000111d5c9e900, L_00000111d5c9e900, L_00000111d5c9e900, L_00000111d5c9e900;
L_00000111d5c9fbc0 .concat [ 4 4 4 4], LS_00000111d5c9fbc0_0_0, LS_00000111d5c9fbc0_0_4, LS_00000111d5c9fbc0_0_8, LS_00000111d5c9fbc0_0_12;
L_00000111d5ca0200 .concat [ 16 16 0 0], L_00000111d5c9eb80, L_00000111d5c9fbc0;
L_00000111d5ca0020 .functor MUXZ 32, L_00000111d5ca0200, L_00000111d5ca0700, L_00000111d5c50f70, C4<>;
L_00000111d5c9fc60 .concat [ 6 26 0 0], L_00000111d5c545d0, L_00000111d5c57030;
L_00000111d5c9fd00 .cmp/eq 32, L_00000111d5c9fc60, L_00000111d5c57078;
L_00000111d5ca02a0 .cmp/eq 6, L_00000111d5ca0480, L_00000111d5c570c0;
L_00000111d5cb5650 .cmp/eq 6, L_00000111d5ca0480, L_00000111d5c57108;
L_00000111d5cb4890 .cmp/eq 6, L_00000111d5c545d0, L_00000111d5c57150;
L_00000111d5cb5330 .functor MUXZ 32, L_00000111d5ca0020, L_00000111d5c57198, L_00000111d5cb4890, C4<>;
L_00000111d5cb65f0 .functor MUXZ 32, L_00000111d5cb5330, L_00000111d5c9ec20, L_00000111d5c50db0, C4<>;
L_00000111d5cb64b0 .concat [ 6 26 0 0], L_00000111d5c545d0, L_00000111d5c571e0;
L_00000111d5cb6370 .cmp/eq 32, L_00000111d5cb64b0, L_00000111d5c57228;
L_00000111d5cb5dd0 .cmp/eq 6, L_00000111d5ca0480, L_00000111d5c57270;
L_00000111d5cb5830 .cmp/eq 6, L_00000111d5ca0480, L_00000111d5c572b8;
L_00000111d5cb6410 .cmp/eq 6, L_00000111d5c545d0, L_00000111d5c57300;
L_00000111d5cb5470 .functor MUXZ 32, L_00000111d5c51750, v00000111d5b193c0_0, L_00000111d5cb6410, C4<>;
L_00000111d5cb58d0 .functor MUXZ 32, L_00000111d5cb5470, L_00000111d5c519f0, L_00000111d5c511a0, C4<>;
S_00000111d5ae0680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000111d5ae04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000111d5ad9d00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000111d5c51b40 .functor NOT 1, v00000111d5ae81a0_0, C4<0>, C4<0>, C4<0>;
v00000111d5ae8880_0 .net *"_ivl_0", 0 0, L_00000111d5c51b40;  1 drivers
v00000111d5ae7a20_0 .net "in1", 31 0, L_00000111d5c519f0;  alias, 1 drivers
v00000111d5ae7f20_0 .net "in2", 31 0, L_00000111d5cb65f0;  alias, 1 drivers
v00000111d5ae8240_0 .net "out", 31 0, L_00000111d5cb4b10;  alias, 1 drivers
v00000111d5ae78e0_0 .net "s", 0 0, v00000111d5ae81a0_0;  alias, 1 drivers
L_00000111d5cb4b10 .functor MUXZ 32, L_00000111d5cb65f0, L_00000111d5c519f0, L_00000111d5c51b40, C4<>;
S_00000111d5a84450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000111d5ae04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000111d5c50090 .param/l "RType" 0 4 2, C4<000000>;
P_00000111d5c500c8 .param/l "add" 0 4 5, C4<100000>;
P_00000111d5c50100 .param/l "addi" 0 4 8, C4<001000>;
P_00000111d5c50138 .param/l "addu" 0 4 5, C4<100001>;
P_00000111d5c50170 .param/l "and_" 0 4 5, C4<100100>;
P_00000111d5c501a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000111d5c501e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000111d5c50218 .param/l "bne" 0 4 10, C4<000101>;
P_00000111d5c50250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000111d5c50288 .param/l "j" 0 4 12, C4<000010>;
P_00000111d5c502c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000111d5c502f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000111d5c50330 .param/l "lw" 0 4 8, C4<100011>;
P_00000111d5c50368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000111d5c503a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000111d5c503d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000111d5c50410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000111d5c50448 .param/l "sll" 0 4 6, C4<000000>;
P_00000111d5c50480 .param/l "slt" 0 4 5, C4<101010>;
P_00000111d5c504b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000111d5c504f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000111d5c50528 .param/l "sub" 0 4 5, C4<100010>;
P_00000111d5c50560 .param/l "subu" 0 4 5, C4<100011>;
P_00000111d5c50598 .param/l "sw" 0 4 8, C4<101011>;
P_00000111d5c505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000111d5c50608 .param/l "xori" 0 4 8, C4<001110>;
v00000111d5ae8740_0 .var "ALUOp", 3 0;
v00000111d5ae81a0_0 .var "ALUSrc", 0 0;
v00000111d5ae8420_0 .var "MemReadEn", 0 0;
v00000111d5ae8060_0 .var "MemWriteEn", 0 0;
v00000111d5ae9000_0 .var "MemtoReg", 0 0;
v00000111d5ae90a0_0 .var "RegDst", 0 0;
v00000111d5ae7980_0 .var "RegWriteEn", 0 0;
v00000111d5ae91e0_0 .net "funct", 5 0, L_00000111d5ca0480;  alias, 1 drivers
v00000111d5ae7700_0 .var "hlt", 0 0;
v00000111d5ae77a0_0 .net "opcode", 5 0, L_00000111d5c545d0;  alias, 1 drivers
v00000111d5ae7ac0_0 .net "rst", 0 0, v00000111d5c557f0_0;  alias, 1 drivers
E_00000111d5ada0c0 .event anyedge, v00000111d5ae7ac0_0, v00000111d5ae77a0_0, v00000111d5ae91e0_0;
S_00000111d5a846a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000111d5ae04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000111d5ada2c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000111d5c510c0 .functor BUFZ 32, L_00000111d5ca0520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000111d5ae82e0_0 .net "Data_Out", 31 0, L_00000111d5c510c0;  alias, 1 drivers
v00000111d5ae7d40 .array "InstMem", 0 1023, 31 0;
v00000111d5ae7de0_0 .net *"_ivl_0", 31 0, L_00000111d5ca0520;  1 drivers
v00000111d5ae8380_0 .net *"_ivl_3", 9 0, L_00000111d5c9f580;  1 drivers
v00000111d5ae87e0_0 .net *"_ivl_4", 11 0, L_00000111d5c9f080;  1 drivers
L_00000111d5c56df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000111d5ae8b00_0 .net *"_ivl_7", 1 0, L_00000111d5c56df0;  1 drivers
v00000111d5ae8c40_0 .net "addr", 31 0, v00000111d5b193c0_0;  alias, 1 drivers
v00000111d5ae7840_0 .var/i "i", 31 0;
L_00000111d5ca0520 .array/port v00000111d5ae7d40, L_00000111d5c9f080;
L_00000111d5c9f580 .part v00000111d5b193c0_0, 0, 10;
L_00000111d5c9f080 .concat [ 10 2 0 0], L_00000111d5c9f580, L_00000111d5c56df0;
S_00000111d5c169c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000111d5ae04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000111d5c51750 .functor BUFZ 32, L_00000111d5ca0660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000111d5c519f0 .functor BUFZ 32, L_00000111d5ca0340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000111d5ae9320_0 .net *"_ivl_0", 31 0, L_00000111d5ca0660;  1 drivers
v00000111d5ae93c0_0 .net *"_ivl_10", 6 0, L_00000111d5c9ff80;  1 drivers
L_00000111d5c56ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000111d5ac4dd0_0 .net *"_ivl_13", 1 0, L_00000111d5c56ec8;  1 drivers
v00000111d5ac36b0_0 .net *"_ivl_2", 6 0, L_00000111d5c9f300;  1 drivers
L_00000111d5c56e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000111d5b19be0_0 .net *"_ivl_5", 1 0, L_00000111d5c56e80;  1 drivers
v00000111d5b19fa0_0 .net *"_ivl_8", 31 0, L_00000111d5ca0340;  1 drivers
v00000111d5b1a400_0 .net "clk", 0 0, L_00000111d5c50cd0;  alias, 1 drivers
v00000111d5b1a9a0_0 .var/i "i", 31 0;
v00000111d5b1a180_0 .net "readData1", 31 0, L_00000111d5c51750;  alias, 1 drivers
v00000111d5b19820_0 .net "readData2", 31 0, L_00000111d5c519f0;  alias, 1 drivers
v00000111d5b18f60_0 .net "readRegister1", 4 0, L_00000111d5c54df0;  alias, 1 drivers
v00000111d5b19b40_0 .net "readRegister2", 4 0, L_00000111d5c9eea0;  alias, 1 drivers
v00000111d5b1a2c0 .array "registers", 31 0, 31 0;
v00000111d5b19960_0 .net "rst", 0 0, v00000111d5c557f0_0;  alias, 1 drivers
v00000111d5b19500_0 .net "we", 0 0, v00000111d5ae7980_0;  alias, 1 drivers
v00000111d5b1a360_0 .net "writeData", 31 0, L_00000111d5cb5fb0;  alias, 1 drivers
v00000111d5b1ae00_0 .net "writeRegister", 4 0, L_00000111d5c9f260;  alias, 1 drivers
E_00000111d5ad7480/0 .event negedge, v00000111d5ae7ac0_0;
E_00000111d5ad7480/1 .event posedge, v00000111d5b1a400_0;
E_00000111d5ad7480 .event/or E_00000111d5ad7480/0, E_00000111d5ad7480/1;
L_00000111d5ca0660 .array/port v00000111d5b1a2c0, L_00000111d5c9f300;
L_00000111d5c9f300 .concat [ 5 2 0 0], L_00000111d5c54df0, L_00000111d5c56e80;
L_00000111d5ca0340 .array/port v00000111d5b1a2c0, L_00000111d5c9ff80;
L_00000111d5c9ff80 .concat [ 5 2 0 0], L_00000111d5c9eea0, L_00000111d5c56ec8;
S_00000111d5c16b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000111d5c169c0;
 .timescale 0 0;
v00000111d5ae9280_0 .var/i "i", 31 0;
S_00000111d5a81af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000111d5ae04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000111d5ad8740 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000111d5c51830 .functor NOT 1, v00000111d5ae90a0_0, C4<0>, C4<0>, C4<0>;
v00000111d5b19f00_0 .net *"_ivl_0", 0 0, L_00000111d5c51830;  1 drivers
v00000111d5b1a720_0 .net "in1", 4 0, L_00000111d5c9eea0;  alias, 1 drivers
v00000111d5b1a860_0 .net "in2", 4 0, L_00000111d5c55e30;  alias, 1 drivers
v00000111d5b1aa40_0 .net "out", 4 0, L_00000111d5c9f260;  alias, 1 drivers
v00000111d5b1acc0_0 .net "s", 0 0, v00000111d5ae90a0_0;  alias, 1 drivers
L_00000111d5c9f260 .functor MUXZ 5, L_00000111d5c55e30, L_00000111d5c9eea0, L_00000111d5c51830, C4<>;
S_00000111d5a81c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000111d5ae04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000111d5ad7b40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000111d5c50e20 .functor NOT 1, v00000111d5ae9000_0, C4<0>, C4<0>, C4<0>;
v00000111d5b195a0_0 .net *"_ivl_0", 0 0, L_00000111d5c50e20;  1 drivers
v00000111d5b1a220_0 .net "in1", 31 0, v00000111d5b19d20_0;  alias, 1 drivers
v00000111d5b19640_0 .net "in2", 31 0, v00000111d5b190a0_0;  alias, 1 drivers
v00000111d5b196e0_0 .net "out", 31 0, L_00000111d5cb5fb0;  alias, 1 drivers
v00000111d5b1a540_0 .net "s", 0 0, v00000111d5ae9000_0;  alias, 1 drivers
L_00000111d5cb5fb0 .functor MUXZ 32, v00000111d5b190a0_0, v00000111d5b19d20_0, L_00000111d5c50e20, C4<>;
S_00000111d5a6dd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000111d5ae04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000111d5a6df00 .param/l "ADD" 0 9 12, C4<0000>;
P_00000111d5a6df38 .param/l "AND" 0 9 12, C4<0010>;
P_00000111d5a6df70 .param/l "NOR" 0 9 12, C4<0101>;
P_00000111d5a6dfa8 .param/l "OR" 0 9 12, C4<0011>;
P_00000111d5a6dfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000111d5a6e018 .param/l "SLL" 0 9 12, C4<1000>;
P_00000111d5a6e050 .param/l "SLT" 0 9 12, C4<0110>;
P_00000111d5a6e088 .param/l "SRL" 0 9 12, C4<1001>;
P_00000111d5a6e0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000111d5a6e0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000111d5a6e130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000111d5a6e168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000111d5c57348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000111d5b1a4a0_0 .net/2u *"_ivl_0", 31 0, L_00000111d5c57348;  1 drivers
v00000111d5b19320_0 .net "opSel", 3 0, v00000111d5ae8740_0;  alias, 1 drivers
v00000111d5b1a040_0 .net "operand1", 31 0, L_00000111d5cb58d0;  alias, 1 drivers
v00000111d5b19a00_0 .net "operand2", 31 0, L_00000111d5cb4b10;  alias, 1 drivers
v00000111d5b19d20_0 .var "result", 31 0;
v00000111d5b1a5e0_0 .net "zero", 0 0, L_00000111d5cb5010;  alias, 1 drivers
E_00000111d5ad8480 .event anyedge, v00000111d5ae8740_0, v00000111d5b1a040_0, v00000111d5ae8240_0;
L_00000111d5cb5010 .cmp/eq 32, v00000111d5b19d20_0, L_00000111d5c57348;
S_00000111d5ab4950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000111d5ae04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000111d5c50650 .param/l "RType" 0 4 2, C4<000000>;
P_00000111d5c50688 .param/l "add" 0 4 5, C4<100000>;
P_00000111d5c506c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000111d5c506f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000111d5c50730 .param/l "and_" 0 4 5, C4<100100>;
P_00000111d5c50768 .param/l "andi" 0 4 8, C4<001100>;
P_00000111d5c507a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000111d5c507d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000111d5c50810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000111d5c50848 .param/l "j" 0 4 12, C4<000010>;
P_00000111d5c50880 .param/l "jal" 0 4 12, C4<000011>;
P_00000111d5c508b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000111d5c508f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000111d5c50928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000111d5c50960 .param/l "or_" 0 4 5, C4<100101>;
P_00000111d5c50998 .param/l "ori" 0 4 8, C4<001101>;
P_00000111d5c509d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000111d5c50a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000111d5c50a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000111d5c50a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000111d5c50ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000111d5c50ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000111d5c50b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000111d5c50b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000111d5c50b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000111d5c50bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000111d5b1a680_0 .var "PCsrc", 0 0;
v00000111d5b19000_0 .net "funct", 5 0, L_00000111d5ca0480;  alias, 1 drivers
v00000111d5b19140_0 .net "opcode", 5 0, L_00000111d5c545d0;  alias, 1 drivers
v00000111d5b1a7c0_0 .net "operand1", 31 0, L_00000111d5c51750;  alias, 1 drivers
v00000111d5b1aae0_0 .net "operand2", 31 0, L_00000111d5cb4b10;  alias, 1 drivers
v00000111d5b1a900_0 .net "rst", 0 0, v00000111d5c557f0_0;  alias, 1 drivers
E_00000111d5ad8f80/0 .event anyedge, v00000111d5ae7ac0_0, v00000111d5ae77a0_0, v00000111d5b1a180_0, v00000111d5ae8240_0;
E_00000111d5ad8f80/1 .event anyedge, v00000111d5ae91e0_0;
E_00000111d5ad8f80 .event/or E_00000111d5ad8f80/0, E_00000111d5ad8f80/1;
S_00000111d5ab4ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000111d5ae04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000111d5b19780 .array "DataMem", 0 1023, 31 0;
v00000111d5b1ab80_0 .net "address", 31 0, v00000111d5b19d20_0;  alias, 1 drivers
v00000111d5b1ac20_0 .net "clock", 0 0, L_00000111d5c51210;  1 drivers
v00000111d5b1a0e0_0 .net "data", 31 0, L_00000111d5c519f0;  alias, 1 drivers
v00000111d5b1ad60_0 .var/i "i", 31 0;
v00000111d5b190a0_0 .var "q", 31 0;
v00000111d5b191e0_0 .net "rden", 0 0, v00000111d5ae8420_0;  alias, 1 drivers
v00000111d5b19280_0 .net "wren", 0 0, v00000111d5ae8060_0;  alias, 1 drivers
E_00000111d5ad9500 .event posedge, v00000111d5b1ac20_0;
S_00000111d5c51c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000111d5ae04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000111d5ad7d80 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000111d5b198c0_0 .net "PCin", 31 0, L_00000111d5ca03e0;  alias, 1 drivers
v00000111d5b193c0_0 .var "PCout", 31 0;
v00000111d5b19460_0 .net "clk", 0 0, L_00000111d5c50cd0;  alias, 1 drivers
v00000111d5b19aa0_0 .net "rst", 0 0, v00000111d5c557f0_0;  alias, 1 drivers
    .scope S_00000111d5ab4950;
T_0 ;
    %wait E_00000111d5ad8f80;
    %load/vec4 v00000111d5b1a900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000111d5b1a680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000111d5b19140_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000111d5b1a7c0_0;
    %load/vec4 v00000111d5b1aae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000111d5b19140_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000111d5b1a7c0_0;
    %load/vec4 v00000111d5b1aae0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000111d5b19140_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000111d5b19140_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000111d5b19140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000111d5b19000_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000111d5b1a680_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000111d5c51c20;
T_1 ;
    %wait E_00000111d5ad7480;
    %load/vec4 v00000111d5b19aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000111d5b193c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000111d5b198c0_0;
    %assign/vec4 v00000111d5b193c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000111d5a846a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000111d5ae7840_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000111d5ae7840_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000111d5ae7840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %load/vec4 v00000111d5ae7840_0;
    %addi 1, 0, 32;
    %store/vec4 v00000111d5ae7840_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5ae7d40, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000111d5a84450;
T_3 ;
    %wait E_00000111d5ada0c0;
    %load/vec4 v00000111d5ae7ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000111d5ae7700_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000111d5ae81a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000111d5ae7980_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000111d5ae8060_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000111d5ae9000_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000111d5ae8420_0, 0;
    %assign/vec4 v00000111d5ae90a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000111d5ae7700_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000111d5ae8740_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000111d5ae81a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000111d5ae7980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000111d5ae8060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000111d5ae9000_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000111d5ae8420_0, 0, 1;
    %store/vec4 v00000111d5ae90a0_0, 0, 1;
    %load/vec4 v00000111d5ae77a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae7700_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae90a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae7980_0, 0;
    %load/vec4 v00000111d5ae91e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae81a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae81a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae90a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae81a0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae7980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000111d5ae90a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae81a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae81a0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae81a0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae81a0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae81a0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae8420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae81a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae9000_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae8060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000111d5ae81a0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000111d5ae8740_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000111d5c169c0;
T_4 ;
    %wait E_00000111d5ad7480;
    %fork t_1, S_00000111d5c16b50;
    %jmp t_0;
    .scope S_00000111d5c16b50;
t_1 ;
    %load/vec4 v00000111d5b19960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000111d5ae9280_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000111d5ae9280_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000111d5ae9280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b1a2c0, 0, 4;
    %load/vec4 v00000111d5ae9280_0;
    %addi 1, 0, 32;
    %store/vec4 v00000111d5ae9280_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000111d5b19500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000111d5b1a360_0;
    %load/vec4 v00000111d5b1ae00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b1a2c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b1a2c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000111d5c169c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000111d5c169c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000111d5b1a9a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000111d5b1a9a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000111d5b1a9a0_0;
    %ix/getv/s 4, v00000111d5b1a9a0_0;
    %load/vec4a v00000111d5b1a2c0, 4;
    %ix/getv/s 4, v00000111d5b1a9a0_0;
    %load/vec4a v00000111d5b1a2c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000111d5b1a9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000111d5b1a9a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000111d5a6dd70;
T_6 ;
    %wait E_00000111d5ad8480;
    %load/vec4 v00000111d5b19320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000111d5b19d20_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000111d5b1a040_0;
    %load/vec4 v00000111d5b19a00_0;
    %add;
    %assign/vec4 v00000111d5b19d20_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000111d5b1a040_0;
    %load/vec4 v00000111d5b19a00_0;
    %sub;
    %assign/vec4 v00000111d5b19d20_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000111d5b1a040_0;
    %load/vec4 v00000111d5b19a00_0;
    %and;
    %assign/vec4 v00000111d5b19d20_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000111d5b1a040_0;
    %load/vec4 v00000111d5b19a00_0;
    %or;
    %assign/vec4 v00000111d5b19d20_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000111d5b1a040_0;
    %load/vec4 v00000111d5b19a00_0;
    %xor;
    %assign/vec4 v00000111d5b19d20_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000111d5b1a040_0;
    %load/vec4 v00000111d5b19a00_0;
    %or;
    %inv;
    %assign/vec4 v00000111d5b19d20_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000111d5b1a040_0;
    %load/vec4 v00000111d5b19a00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000111d5b19d20_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000111d5b19a00_0;
    %load/vec4 v00000111d5b1a040_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000111d5b19d20_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000111d5b1a040_0;
    %ix/getv 4, v00000111d5b19a00_0;
    %shiftl 4;
    %assign/vec4 v00000111d5b19d20_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000111d5b1a040_0;
    %ix/getv 4, v00000111d5b19a00_0;
    %shiftr 4;
    %assign/vec4 v00000111d5b19d20_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000111d5ab4ae0;
T_7 ;
    %wait E_00000111d5ad9500;
    %load/vec4 v00000111d5b191e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000111d5b1ab80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000111d5b19780, 4;
    %assign/vec4 v00000111d5b190a0_0, 0;
T_7.0 ;
    %load/vec4 v00000111d5b19280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000111d5b1a0e0_0;
    %ix/getv 3, v00000111d5b1ab80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000111d5ab4ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000111d5b1ad60_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000111d5b1ad60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000111d5b1ad60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %load/vec4 v00000111d5b1ad60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000111d5b1ad60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000111d5b19780, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000111d5ab4ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000111d5b1ad60_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000111d5b1ad60_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000111d5b1ad60_0;
    %load/vec4a v00000111d5b19780, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000111d5b1ad60_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000111d5b1ad60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000111d5b1ad60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000111d5ae04f0;
T_10 ;
    %wait E_00000111d5ad7480;
    %load/vec4 v00000111d5c55930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000111d5c54fd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000111d5c54fd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000111d5c54fd0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000111d5ae01d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000111d5c54d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000111d5c557f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000111d5ae01d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000111d5c54d50_0;
    %inv;
    %assign/vec4 v00000111d5c54d50_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000111d5ae01d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000111d5c557f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000111d5c557f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000111d5c54490_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
