

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Sun Dec 11 17:47:39 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.278 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |       14|       14|         3|          2|          1|     7|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       84|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      105|    -|
|Register             |        -|     -|       59|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       59|      189|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_155_p2    |         +|   0|  0|  12|           4|           1|
    |icmp_ln10_fu_199_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln9_fu_121_p2   |      icmp|   0|  0|   9|           4|           5|
    |or_ln10_1_fu_166_p2  |        or|   0|  0|   3|           3|           2|
    |or_ln10_2_fu_176_p2  |        or|   0|  0|   3|           3|           2|
    |or_ln10_fu_144_p2    |        or|   0|  0|   3|           3|           1|
    |max_2_fu_205_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  84|          51|          77|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_getMax_counter_1  |   9|          2|    4|          8|
    |getMax_counter_fu_50               |   9|          2|    4|          8|
    |max_1_fu_46                        |   9|          2|   32|         64|
    |vla1_address0                      |  14|          3|    3|          9|
    |vla1_address1                      |  14|          3|    3|          9|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 105|         23|   51|        109|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |getMax_counter_fu_50         |   4|   0|    4|          0|
    |icmp_ln9_reg_237             |   1|   0|    1|          0|
    |max_1_fu_46                  |  32|   0|   32|          0|
    |shl_ln_reg_241               |   1|   0|    3|          2|
    |vla1_load_1_reg_262          |   8|   0|    8|          0|
    |vla1_load_reg_257            |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  59|   0|   61|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|max               |   in|   32|     ap_none|                            max|        scalar|
|vla1_address0     |  out|    3|   ap_memory|                           vla1|         array|
|vla1_ce0          |  out|    1|   ap_memory|                           vla1|         array|
|vla1_q0           |   in|    8|   ap_memory|                           vla1|         array|
|vla1_address1     |  out|    3|   ap_memory|                           vla1|         array|
|vla1_ce1          |  out|    1|   ap_memory|                           vla1|         array|
|vla1_q1           |   in|    8|   ap_memory|                           vla1|         array|
|max_2_out         |  out|   32|      ap_vld|                      max_2_out|       pointer|
|max_2_out_ap_vld  |  out|    1|      ap_vld|                      max_2_out|       pointer|
+------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_1 = alloca i32 1"   --->   Operation 6 'alloca' 'max_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%getMax_counter = alloca i32 1"   --->   Operation 7 'alloca' 'getMax_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max"   --->   Operation 8 'read' 'max_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 1, i4 %getMax_counter"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %max_read, i32 %max_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%getMax_counter_1 = load i4 %getMax_counter" [../../Code/radix/radix.c:10]   --->   Operation 12 'load' 'getMax_counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.72ns)   --->   "%icmp_ln9 = icmp_eq  i4 %getMax_counter_1, i4 8" [../../Code/radix/radix.c:9]   --->   Operation 14 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.body.i.i.split, void %getMax.exit.i.exitStub" [../../Code/radix/radix.c:9]   --->   Operation 16 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i4 %getMax_counter_1" [../../Code/radix/radix.c:10]   --->   Operation 17 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln10, i2 0" [../../Code/radix/radix.c:10]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i3 %shl_ln" [../../Code/radix/radix.c:10]   --->   Operation 19 'zext' 'zext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vla1_addr = getelementptr i8 %vla1, i64 0, i64 %zext_ln10" [../../Code/radix/radix.c:10]   --->   Operation 20 'getelementptr' 'vla1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.73ns)   --->   "%vla1_load = load i3 %vla1_addr" [../../Code/radix/radix.c:10]   --->   Operation 21 'load' 'vla1_load' <Predicate = (!icmp_ln9)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln10 = or i3 %shl_ln, i3 1" [../../Code/radix/radix.c:10]   --->   Operation 22 'or' 'or_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i3 %or_ln10" [../../Code/radix/radix.c:10]   --->   Operation 23 'zext' 'zext_ln10_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%vla1_addr_1 = getelementptr i8 %vla1, i64 0, i64 %zext_ln10_1" [../../Code/radix/radix.c:10]   --->   Operation 24 'getelementptr' 'vla1_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.73ns)   --->   "%vla1_load_1 = load i3 %vla1_addr_1" [../../Code/radix/radix.c:10]   --->   Operation 25 'load' 'vla1_load_1' <Predicate = (!icmp_ln9)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%add_ln9 = add i4 %getMax_counter_1, i4 1" [../../Code/radix/radix.c:9]   --->   Operation 26 'add' 'add_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln9 = store i4 %add_ln9, i4 %getMax_counter" [../../Code/radix/radix.c:9]   --->   Operation 27 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%max_1_load = load i32 %max_1"   --->   Operation 47 'load' 'max_1_load' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_2_out, i32 %max_1_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 28 [1/2] (0.73ns)   --->   "%vla1_load = load i3 %vla1_addr" [../../Code/radix/radix.c:10]   --->   Operation 28 'load' 'vla1_load' <Predicate = (!icmp_ln9)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/2] (0.73ns)   --->   "%vla1_load_1 = load i3 %vla1_addr_1" [../../Code/radix/radix.c:10]   --->   Operation 29 'load' 'vla1_load_1' <Predicate = (!icmp_ln9)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln10_1 = or i3 %shl_ln, i3 2" [../../Code/radix/radix.c:10]   --->   Operation 30 'or' 'or_ln10_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i3 %or_ln10_1" [../../Code/radix/radix.c:10]   --->   Operation 31 'zext' 'zext_ln10_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%vla1_addr_2 = getelementptr i8 %vla1, i64 0, i64 %zext_ln10_2" [../../Code/radix/radix.c:10]   --->   Operation 32 'getelementptr' 'vla1_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.73ns)   --->   "%vla1_load_2 = load i3 %vla1_addr_2" [../../Code/radix/radix.c:10]   --->   Operation 33 'load' 'vla1_load_2' <Predicate = (!icmp_ln9)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln10_2 = or i3 %shl_ln, i3 3" [../../Code/radix/radix.c:10]   --->   Operation 34 'or' 'or_ln10_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln10_3 = zext i3 %or_ln10_2" [../../Code/radix/radix.c:10]   --->   Operation 35 'zext' 'zext_ln10_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%vla1_addr_3 = getelementptr i8 %vla1, i64 0, i64 %zext_ln10_3" [../../Code/radix/radix.c:10]   --->   Operation 36 'getelementptr' 'vla1_addr_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.73ns)   --->   "%vla1_load_3 = load i3 %vla1_addr_3" [../../Code/radix/radix.c:10]   --->   Operation 37 'load' 'vla1_load_3' <Predicate = (!icmp_ln9)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%max_1_load_1 = load i32 %max_1" [../../Code/radix/radix.c:10]   --->   Operation 38 'load' 'max_1_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../../Code/radix/radix.c:8]   --->   Operation 39 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (0.73ns)   --->   "%vla1_load_2 = load i3 %vla1_addr_2" [../../Code/radix/radix.c:10]   --->   Operation 40 'load' 'vla1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 41 [1/2] (0.73ns)   --->   "%vla1_load_3 = load i3 %vla1_addr_3" [../../Code/radix/radix.c:10]   --->   Operation 41 'load' 'vla1_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln10_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %vla1_load_3, i8 %vla1_load_2, i8 %vla1_load_1, i8 %vla1_load" [../../Code/radix/radix.c:10]   --->   Operation 42 'bitconcatenate' 'or_ln10_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.80ns)   --->   "%icmp_ln10 = icmp_slt  i32 %max_1_load_1, i32 %or_ln10_5" [../../Code/radix/radix.c:10]   --->   Operation 43 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.28ns)   --->   "%max_2 = select i1 %icmp_ln10, i32 %or_ln10_5, i32 %max_1_load_1" [../../Code/radix/radix.c:10]   --->   Operation 44 'select' 'max_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln9 = store i32 %max_2, i32 %max_1" [../../Code/radix/radix.c:9]   --->   Operation 45 'store' 'store_ln9' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.body.i.i" [../../Code/radix/radix.c:9]   --->   Operation 46 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vla1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_1            (alloca           ) [ 0111]
getMax_counter   (alloca           ) [ 0100]
max_read         (read             ) [ 0000]
store_ln0        (store            ) [ 0000]
store_ln0        (store            ) [ 0000]
br_ln0           (br               ) [ 0000]
getMax_counter_1 (load             ) [ 0000]
specpipeline_ln0 (specpipeline     ) [ 0000]
icmp_ln9         (icmp             ) [ 0110]
empty            (speclooptripcount) [ 0000]
br_ln9           (br               ) [ 0000]
trunc_ln10       (trunc            ) [ 0000]
shl_ln           (bitconcatenate   ) [ 0010]
zext_ln10        (zext             ) [ 0000]
vla1_addr        (getelementptr    ) [ 0010]
or_ln10          (or               ) [ 0000]
zext_ln10_1      (zext             ) [ 0000]
vla1_addr_1      (getelementptr    ) [ 0010]
add_ln9          (add              ) [ 0000]
store_ln9        (store            ) [ 0000]
vla1_load        (load             ) [ 0101]
vla1_load_1      (load             ) [ 0101]
or_ln10_1        (or               ) [ 0000]
zext_ln10_2      (zext             ) [ 0000]
vla1_addr_2      (getelementptr    ) [ 0101]
or_ln10_2        (or               ) [ 0000]
zext_ln10_3      (zext             ) [ 0000]
vla1_addr_3      (getelementptr    ) [ 0101]
max_1_load_1     (load             ) [ 0000]
specloopname_ln8 (specloopname     ) [ 0000]
vla1_load_2      (load             ) [ 0000]
vla1_load_3      (load             ) [ 0000]
or_ln10_5        (bitconcatenate   ) [ 0000]
icmp_ln10        (icmp             ) [ 0000]
max_2            (select           ) [ 0000]
store_ln9        (store            ) [ 0000]
br_ln9           (br               ) [ 0000]
max_1_load       (load             ) [ 0000]
write_ln0        (write            ) [ 0000]
ret_ln0          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vla1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="max_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="getMax_counter_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="getMax_counter/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="max_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln0_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="vla1_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="3" slack="0"/>
<pin id="71" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla1_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="79" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="80" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
<pin id="82" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vla1_load/1 vla1_load_1/1 vla1_load_2/2 vla1_load_3/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="vla1_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla1_addr_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="vla1_addr_2_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla1_addr_2/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="vla1_addr_3_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla1_addr_3/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="getMax_counter_1_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="getMax_counter_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln9_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln10_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="shl_ln_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln10_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="or_ln10_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln10_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln9_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln9_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_ln10_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="1"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln10_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="or_ln10_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="1"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10_2/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln10_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_3/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="max_1_load_1_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_1_load_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="or_ln10_5_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="0" index="3" bw="8" slack="1"/>
<pin id="194" dir="0" index="4" bw="8" slack="1"/>
<pin id="195" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln10_5/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln10_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="max_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln9_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="2"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="max_1_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_1_load/1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="max_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="getMax_counter_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="getMax_counter "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln9_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="241" class="1005" name="shl_ln_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="1"/>
<pin id="243" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="247" class="1005" name="vla1_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vla1_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="vla1_addr_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="1"/>
<pin id="254" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vla1_addr_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="vla1_load_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="vla1_load "/>
</bind>
</comp>

<comp id="262" class="1005" name="vla1_load_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="vla1_load_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="vla1_addr_2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="1"/>
<pin id="269" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vla1_addr_2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="vla1_addr_3_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="1"/>
<pin id="274" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vla1_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="44" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="83"><net_src comp="67" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="54" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="118" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="148"><net_src comp="131" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="159"><net_src comp="118" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="166" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="176" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="74" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="74" pin="7"/><net_sink comp="189" pin=2"/></net>

<net id="203"><net_src comp="186" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="189" pin="5"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="189" pin="5"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="186" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="225"><net_src comp="46" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="50" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="240"><net_src comp="121" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="131" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="250"><net_src comp="67" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="255"><net_src comp="84" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="260"><net_src comp="74" pin="7"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="265"><net_src comp="74" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="270"><net_src comp="92" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="275"><net_src comp="100" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_2_out | {1 }
 - Input state : 
	Port: radix_Pipeline_VITIS_LOOP_9_1 : max | {1 }
	Port: radix_Pipeline_VITIS_LOOP_9_1 : vla1 | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		getMax_counter_1 : 1
		icmp_ln9 : 2
		br_ln9 : 3
		trunc_ln10 : 2
		shl_ln : 3
		zext_ln10 : 4
		vla1_addr : 5
		vla1_load : 6
		or_ln10 : 4
		zext_ln10_1 : 4
		vla1_addr_1 : 5
		vla1_load_1 : 6
		add_ln9 : 2
		store_ln9 : 3
		max_1_load : 1
		write_ln0 : 2
	State 2
		vla1_addr_2 : 1
		vla1_load_2 : 2
		vla1_addr_3 : 1
		vla1_load_3 : 2
	State 3
		or_ln10_5 : 1
		icmp_ln10 : 2
		max_2 : 3
		store_ln9 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|  select  |      max_2_fu_205     |    0    |    32   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln9_fu_121    |    0    |    9    |
|          |    icmp_ln10_fu_199   |    0    |    20   |
|----------|-----------------------|---------|---------|
|    add   |     add_ln9_fu_155    |    0    |    12   |
|----------|-----------------------|---------|---------|
|   read   |  max_read_read_fu_54  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_60 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln10_fu_127   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_131     |    0    |    0    |
|          |    or_ln10_5_fu_189   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln10_fu_139   |    0    |    0    |
|   zext   |   zext_ln10_1_fu_150  |    0    |    0    |
|          |   zext_ln10_2_fu_171  |    0    |    0    |
|          |   zext_ln10_3_fu_181  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     or_ln10_fu_144    |    0    |    0    |
|    or    |    or_ln10_1_fu_166   |    0    |    0    |
|          |    or_ln10_2_fu_176   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    73   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|getMax_counter_reg_230|    4   |
|   icmp_ln9_reg_237   |    1   |
|     max_1_reg_222    |   32   |
|    shl_ln_reg_241    |    3   |
|  vla1_addr_1_reg_252 |    3   |
|  vla1_addr_2_reg_267 |    3   |
|  vla1_addr_3_reg_272 |    3   |
|   vla1_addr_reg_247  |    3   |
|  vla1_load_1_reg_262 |    8   |
|   vla1_load_reg_257  |    8   |
+----------------------+--------+
|         Total        |   68   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   4  |   3  |   12   ||    20   |
| grp_access_fu_74 |  p2  |   4  |   0  |    0   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   || 1.08857 ||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   40   |
|  Register |    -   |   68   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   68   |   113  |
+-----------+--------+--------+--------+
