

================================================================
== Vivado HLS Report for 'worker'
================================================================
* Date:           Sun Nov 20 12:38:17 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  27734|  27734|  27735|  27735|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+-------------------+-------+-------+-------+-------+---------+
        |                               |                   |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module      |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+-------------------+-------+-------+-------+-------+---------+
        |grp_worker_COO_SpMV_fu_1092    |worker_COO_SpMV    |   2512|   2512|   2512|   2512|   none  |
        |grp_worker_COO_SpMV_fu_1103    |worker_COO_SpMV    |   2512|   2512|   2512|   2512|   none  |
        |grp_worker_COO_SpMV_fu_1114    |worker_COO_SpMV    |   2512|   2512|   2512|   2512|   none  |
        |grp_worker_create_COO_fu_1125  |worker_create_COO  |  12552|  12552|  12552|  12552|   none  |
        |grp_worker_create_COO_fu_1135  |worker_create_COO  |  12552|  12552|  12552|  12552|   none  |
        |grp_worker_create_COO_fu_1144  |worker_create_COO  |  12552|  12552|  12552|  12552|   none  |
        +-------------------------------+-------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_DEST1_PE_LOOP_DEST1_ST  |  100|  100|         2|          1|          1|   100|    yes   |
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |       39|     15|    2460|   4310|
|Memory           |       88|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    560|
|Register         |        -|      -|     149|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      127|     16|    2609|   4898|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       45|      7|       2|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |grp_worker_COO_SpMV_fu_1092    |worker_COO_SpMV            |        1|      5|  514|  764|
    |grp_worker_COO_SpMV_fu_1103    |worker_COO_SpMV            |        1|      5|  514|  764|
    |grp_worker_COO_SpMV_fu_1114    |worker_COO_SpMV            |        1|      5|  514|  764|
    |grp_worker_create_COO_fu_1125  |worker_create_COO          |       12|      0|  306|  662|
    |grp_worker_create_COO_fu_1135  |worker_create_COO          |       12|      0|  306|  662|
    |grp_worker_create_COO_fu_1144  |worker_create_COO          |       12|      0|  306|  662|
    |worker_mux_4to1_sel2_32_1_U17  |worker_mux_4to1_sel2_32_1  |        0|      0|    0|   32|
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |Total                          |                           |       39|     15| 2460| 4310|
    +-------------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------------------+-----------------------------------+--------------+
    |                Instance               |               Module              |  Expression  |
    +---------------------------------------+-----------------------------------+--------------+
    |worker_mac_muladd_6ns_3ns_5ns_7_1_U18  |worker_mac_muladd_6ns_3ns_5ns_7_1  | i0 * i1 + i2 |
    +---------------------------------------+-----------------------------------+--------------+

    * Memory: 
    +--------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |           Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |col_1_0_U     |worker_create_COO_temp_col  |        2|  0|   0|  2500|    7|     1|        17500|
    |col_1_1_U     |worker_create_COO_temp_col  |        2|  0|   0|  2500|    7|     1|        17500|
    |col_1_2_U     |worker_create_COO_temp_col  |        2|  0|   0|  2500|    7|     1|        17500|
    |col_1_3_U     |worker_create_COO_temp_col  |        2|  0|   0|  2500|    7|     1|        17500|
    |row_1_0_U     |worker_create_COO_temp_row  |        2|  0|   0|  2500|    5|     1|        12500|
    |row_1_1_U     |worker_create_COO_temp_row  |        2|  0|   0|  2500|    5|     1|        12500|
    |row_1_2_U     |worker_create_COO_temp_row  |        2|  0|   0|  2500|    5|     1|        12500|
    |row_1_3_U     |worker_create_COO_temp_row  |        2|  0|   0|  2500|    5|     1|        12500|
    |val_1_0_U     |worker_create_COO_temp_val  |        8|  0|   0|  2500|   32|     1|        80000|
    |val_1_1_U     |worker_create_COO_temp_val  |        8|  0|   0|  2500|   32|     1|        80000|
    |val_1_2_U     |worker_create_COO_temp_val  |        8|  0|   0|  2500|   32|     1|        80000|
    |val_1_3_U     |worker_create_COO_temp_val  |        8|  0|   0|  2500|   32|     1|        80000|
    |dest_1_0_U    |worker_dest_1_0             |        2|  0|   0|    25|   32|     1|          800|
    |dest_1_1_U    |worker_dest_1_0             |        2|  0|   0|    25|   32|     1|          800|
    |dest_1_2_U    |worker_dest_1_0             |        2|  0|   0|    25|   32|     1|          800|
    |dest_1_3_U    |worker_dest_1_0             |        2|  0|   0|    25|   32|     1|          800|
    |matrix_1_0_U  |worker_matrix_1_0           |        8|  0|   0|  2500|   32|     1|        80000|
    |matrix_1_1_U  |worker_matrix_1_1           |        8|  0|   0|  2500|   32|     1|        80000|
    |matrix_1_2_U  |worker_matrix_1_2           |        8|  0|   0|  2500|   32|     1|        80000|
    |matrix_1_3_U  |worker_matrix_1_3           |        8|  0|   0|  2500|   32|     1|        80000|
    +--------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                            |       88|  0|   0| 40100|  432|    20|       763200|
    +--------------+----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_1170_p2                    |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_1164_p2  |     +    |      0|  0|   7|           7|           1|
    |j_fu_1210_p2                    |     +    |      0|  0|   5|           1|           5|
    |exitcond_flatten_fu_1158_p2     |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_fu_1176_p2             |   icmp   |      0|  0|   2|           5|           4|
    |j2_mid2_fu_1182_p3              |  select  |      0|  0|   5|           1|           1|
    |start_mid2_v_v_fu_1190_p3       |  select  |      0|  0|   3|           1|           3|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  28|          23|          23|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  18|         20|    1|         20|
    |col_1_0_address0                          |  12|          3|   12|         36|
    |col_1_0_ce0                               |   1|          3|    1|          3|
    |col_1_1_address0                          |  12|          3|   12|         36|
    |col_1_1_ce0                               |   1|          3|    1|          3|
    |col_1_2_address0                          |  12|          3|   12|         36|
    |col_1_2_ce0                               |   1|          3|    1|          3|
    |col_1_3_address0                          |  12|          3|   12|         36|
    |col_1_3_ce0                               |   1|          3|    1|          3|
    |dest_1_0_address0                         |  15|         15|    5|         75|
    |dest_1_0_address1                         |  15|         15|    5|         75|
    |dest_1_0_ce0                              |   1|          3|    1|          3|
    |dest_1_0_ce1                              |   1|          3|    1|          3|
    |dest_1_0_d1                               |  32|          3|   32|         96|
    |dest_1_0_we1                              |   1|          3|    1|          3|
    |dest_1_1_address0                         |  15|         15|    5|         75|
    |dest_1_1_address1                         |  15|         15|    5|         75|
    |dest_1_1_ce0                              |   1|          3|    1|          3|
    |dest_1_1_ce1                              |   1|          3|    1|          3|
    |dest_1_1_d1                               |  32|          3|   32|         96|
    |dest_1_1_we1                              |   1|          3|    1|          3|
    |dest_1_2_address0                         |  15|         15|    5|         75|
    |dest_1_2_address1                         |  15|         15|    5|         75|
    |dest_1_2_ce0                              |   1|          3|    1|          3|
    |dest_1_2_ce1                              |   1|          3|    1|          3|
    |dest_1_2_d1                               |  32|          3|   32|         96|
    |dest_1_2_we1                              |   1|          3|    1|          3|
    |dest_1_3_address0                         |  15|         15|    5|         75|
    |dest_1_3_address1                         |  15|         15|    5|         75|
    |dest_1_3_ce0                              |   1|          3|    1|          3|
    |dest_1_3_ce1                              |   1|          3|    1|          3|
    |dest_1_3_d1                               |  32|          3|   32|         96|
    |dest_1_3_we1                              |   1|          3|    1|          3|
    |grp_worker_COO_SpMV_fu_1092_col_q0        |   7|          3|    7|         21|
    |grp_worker_COO_SpMV_fu_1092_output_r_q0   |  32|          3|   32|         96|
    |grp_worker_COO_SpMV_fu_1092_row_q0        |   5|          3|    5|         15|
    |grp_worker_COO_SpMV_fu_1092_val_r_q0      |  32|          3|   32|         96|
    |grp_worker_create_COO_fu_1125_input_r_q0  |  32|          3|   32|         96|
    |i1_phi_fu_1074_p4                         |   3|          2|    3|          6|
    |i1_reg_1070                               |   3|          2|    3|          6|
    |indvar_flatten_reg_1059                   |   7|          2|    7|         14|
    |j2_reg_1081                               |   5|          2|    5|         10|
    |row_1_0_address0                          |  12|          3|   12|         36|
    |row_1_0_ce0                               |   1|          3|    1|          3|
    |row_1_1_address0                          |  12|          3|   12|         36|
    |row_1_1_ce0                               |   1|          3|    1|          3|
    |row_1_2_address0                          |  12|          3|   12|         36|
    |row_1_2_ce0                               |   1|          3|    1|          3|
    |row_1_3_address0                          |  12|          3|   12|         36|
    |row_1_3_ce0                               |   1|          3|    1|          3|
    |val_1_0_address0                          |  12|          3|   12|         36|
    |val_1_0_ce0                               |   1|          3|    1|          3|
    |val_1_1_address0                          |  12|          3|   12|         36|
    |val_1_1_ce0                               |   1|          3|    1|          3|
    |val_1_2_address0                          |  12|          3|   12|         36|
    |val_1_2_ce0                               |   1|          3|    1|          3|
    |val_1_3_address0                          |  12|          3|   12|         36|
    |val_1_3_ce0                               |   1|          3|    1|          3|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 560|        283|  463|       1868|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  19|   0|   19|          0|
    |ap_reg_grp_worker_COO_SpMV_fu_1092_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_worker_COO_SpMV_fu_1103_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_worker_COO_SpMV_fu_1114_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_worker_create_COO_fu_1125_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_worker_create_COO_fu_1135_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_worker_create_COO_fu_1144_ap_start  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_1259                      |   1|   0|    1|          0|
    |i1_reg_1070                                    |   3|   0|    3|          0|
    |indvar_flatten_reg_1059                        |   7|   0|    7|          0|
    |j2_mid2_reg_1268                               |   5|   0|    5|          0|
    |j2_reg_1081                                    |   5|   0|    5|          0|
    |reg_1153                                       |  32|   0|   32|          0|
    |start_mid2_v_v_reg_1273                        |   3|   0|    3|          0|
    |tmp_1_reg_1249                                 |  32|   0|   32|          0|
    |tmp_2_reg_1254                                 |  32|   0|   32|          0|
    |tmp_3_reg_1279                                 |   2|   0|    2|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 149|   0|  149|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    worker    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    worker    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    worker    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    worker    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    worker    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    worker    | return value |
|dest_address0  | out |    7|  ap_memory |     dest     |     array    |
|dest_ce0       | out |    1|  ap_memory |     dest     |     array    |
|dest_we0       | out |    1|  ap_memory |     dest     |     array    |
|dest_d0        | out |   32|  ap_memory |     dest     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

