Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 26 21:35:28 2024
| Host         : DESKTOP-B69ULGN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_fft_xadc_control_sets_placed.rpt
| Design       : top_fft_xadc
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |           10 |
| Yes          | No                    | No                     |            1172 |          267 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                                                                           Enable Signal                                                                           |                                                                               Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                   | UART_inst/T1/TxD_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                   | FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                   | FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                   | FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                   | FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                   | FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                 |                                                                                                                                                                             |                2 |              3 |         1.50 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_4                                                                    |                                                                                                                                                                             |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | UART_inst/T1/bitcounter                                                                                                                                           | UART_inst/T1/bitcounter[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                 |                                                                                                                                                                             |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/E[0]                                                                                                                       |                                                                                                                                                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce                                                                      |                                                                                                                                                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0[0]                                                                                 |                                                                                                                                                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/count_ce                                                                                                                   |                                                                                                                                                                             |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/symbols_out_remaining[4]_i_1_n_0                                                                                           |                                                                                                                                                                             |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                 |                                                                                                                                                                             |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                 |                                                                                                                                                                             |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/CE                                                                                                                         |                                                                                                                                                                             |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                 |                                                                                                                                                                             |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2                                                                                    |                                                                                                                                                                             |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3                                                                                    |                                                                                                                                                                             |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_4                                                                                    |                                                                                                                                                                             |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_5                                                                                    |                                                                                                                                                                             |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1                                                                                    |                                                                                                                                                                             |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/E[0]                                                                                                                                                     |                                                                                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | UART_inst/T1/rightshiftreg                                                                                                                                        |                                                                                                                                                                             |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                   | UART_inst/T1/counter[0]_i_1_n_0                                                                                                                                             |                4 |             14 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                          |                                                                                                                                                                             |                2 |             16 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_reg_full_2_reg[0]   |                                                                                                                                                                             |                2 |             16 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_reg_full_1_reg_0[0] |                                                                                                                                                                             |                3 |             16 |         5.33 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                       |                                                                                                                                                                             |                2 |             16 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                     | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                |                2 |             16 |         8.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                   |                                                                                                                                                                             |               26 |            105 |         4.04 |
|  CLK100MHZ_IBUF_BUFG | FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                     |                                                                                                                                                                             |              218 |           1247 |         5.72 |
+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


