insert stack0_mha_x in queue 140377637074928 and with 0:1
insert stack0_mha_q in queue 140377637074928 and with 0:1
insert stack0_mha_k in queue 140377637074928 and with 1:2
insert stack0_mha_v in queue 140377637074928 and with 1:2
insert stack0_mha_qk in queue 140377637074928 and with 2:3
insert stack0_mha_qkv in queue 140377637074928 and with 2:3
insert stack0_mha_res in queue 140377637074928 and with 3:4
insert stack0_ffn_x0 in queue 140377637074928 and with 4:5
insert stack0_ffn_x1 in queue 140377637074928 and with 5:6
insert stack0_ffn_x2 in queue 140377637074928 and with 3:4
insert stack0_ffn_res in queue 140377637074928 and with 6:7
insert stack1_mha_x in queue 140377637074928 and with 7:8
insert stack1_mha_q in queue 140377637074928 and with 4:5
insert stack1_mha_k in queue 140377637074928 and with 8:9
insert stack1_mha_v in queue 140377637074928 and with 5:6
insert stack1_mha_qk in queue 140377637074928 and with 9:10
insert stack1_mha_qkv in queue 140377637074928 and with 10:11
insert stack1_mha_res in queue 140377637074928 and with 6:7
insert stack1_ffn_x0 in queue 140377637074928 and with 7:8
insert stack1_ffn_x1 in queue 140377637074928 and with 11:12
insert stack1_ffn_x2 in queue 140377637074928 and with 12:13
insert stack1_ffn_res in queue 140377637074928 and with 13:14
insert outEmbedX in queue 140377637074928 and with 14:15
insert d_outEmbedY in queue 140377637074928 and with 15:16
insert stack1_ffn_d_norm in queue 140377637074928 and with 8:9
insert d_outEmbedW in queue 140377637074928 and with 16:17
insert stack1_ffn_d_res in queue 140377637074928 and with 9:10
insert d_outEmbedW_post_comm in queue 140377637074928 and with 10:11
insert stack1_ffn_d_x2 in queue 140377637074928 and with 17:18
insert stack1_ffn_d_x01 in queue 140377637074928 and with 18:19
insert outEmbedW_updated in queue 140377637074928 and with 19:20
insert stack1_ffn_d_w2 in queue 140377637074928 and with 11:12
insert stack1_ffn_d_x1 in queue 140377637074928 and with 12:13
insert stack1_ffn_d_w1 in queue 140377637074928 and with 20:21
insert stack1_ffn_d_w2_post_comm in queue 140377637074928 and with 13:14
insert stack1_ffn_d_x00 in queue 140377637074928 and with 21:22
insert stack1_ffn_d_w1_post_comm in queue 140377637074928 and with 14:15
insert stack1_ffn_w2_updated in queue 140377637074928 and with 15:16
insert stack1_mha_d_norm in queue 140377637074928 and with 16:17
insert stack1_ffn_w1_updated in queue 140377637074928 and with 17:18
insert stack1_mha_d_res in queue 140377637074928 and with 18:19
insert stack1_mha_d_qkv in queue 140377637074928 and with 22:23
insert stack1_mha_d_x3 in queue 140377637074928 and with 19:20
insert stack1_mha_d_qk in queue 140377637074928 and with 23:24
insert stack1_mha_d_v in queue 140377637074928 and with 20:21
insert stack1_mha_d_k in queue 140377637074928 and with 24:25
insert stack1_mha_d_q in queue 140377637074928 and with 21:22
insert stack1_mha_d_wv in queue 140377637074928 and with 22:23
insert stack1_mha_d_x0 in queue 140377637074928 and with 23:24
insert stack1_mha_d_wk in queue 140377637074928 and with 25:26
insert stack1_mha_d_x1 in queue 140377637074928 and with 26:27
insert stack1_mha_d_wq in queue 140377637074928 and with 24:25
insert stack1_mha_d_x2 in queue 140377637074928 and with 27:28
insert stack1_mha_d_wv_post_comm in queue 140377637074928 and with 28:29
insert stack1_mha_d_wk_post_comm in queue 140377637074928 and with 29:30
insert stack1_mha_d_x01 in queue 140377637074928 and with 30:31
insert stack1_mha_d_wq_post_comm in queue 140377637074928 and with 25:26
insert stack1_mha_d_x23 in queue 140377637074928 and with 31:32
insert stack1_mha_wv_updated in queue 140377637074928 and with 26:27
insert stack1_mha_wk_updated in queue 140377637074928 and with 32:33
insert stack1_mha_wq_updated in queue 140377637074928 and with 33:34
insert stack0_ffn_d_norm in queue 140377637074928 and with 27:28
insert stack0_ffn_d_res in queue 140377637074928 and with 28:29
insert stack0_ffn_d_x2 in queue 140377637074928 and with 34:35
insert stack0_ffn_d_x01 in queue 140377637074928 and with 35:36
insert stack0_ffn_d_w2 in queue 140377637074928 and with 29:30
insert stack0_ffn_d_x1 in queue 140377637074928 and with 30:31
insert stack0_ffn_d_w1 in queue 140377637074928 and with 36:37
insert stack0_ffn_d_w2_post_comm in queue 140377637074928 and with 31:32
insert stack0_ffn_d_x00 in queue 140377637074928 and with 37:38
insert stack0_ffn_d_w1_post_comm in queue 140377637074928 and with 32:33
insert stack0_ffn_w2_updated in queue 140377637074928 and with 33:34
insert stack0_mha_d_norm in queue 140377637074928 and with 34:35
insert stack0_ffn_w1_updated in queue 140377637074928 and with 35:36
insert stack0_mha_d_res in queue 140377637074928 and with 36:37
insert stack0_mha_d_qkv in queue 140377637074928 and with 38:39
insert stack0_mha_d_x3 in queue 140377637074928 and with 37:38
insert stack0_mha_d_qk in queue 140377637074928 and with 38:39
insert stack0_mha_d_v in queue 140377637074928 and with 39:40
insert stack0_mha_d_k in queue 140377637074928 and with 39:40
insert stack0_mha_d_q in queue 140377637074928 and with 40:41
insert stack0_mha_d_wv in queue 140377637074928 and with 41:42
insert stack0_mha_d_x0 in queue 140377637074928 and with 40:41
insert stack0_mha_d_wk in queue 140377637074928 and with 41:42
insert stack0_mha_d_x1 in queue 140377637074928 and with 42:43
insert stack0_mha_d_wq in queue 140377637074928 and with 42:43
insert stack0_mha_d_x2 in queue 140377637074928 and with 43:44
insert stack0_mha_d_wv_post_comm in queue 140377637074928 and with 43:44
insert stack0_mha_d_wk_post_comm in queue 140377637074928 and with 44:45
insert stack0_mha_d_x01 in queue 140377637074928 and with 44:45
insert stack0_mha_d_wq_post_comm in queue 140377637074928 and with 45:46
insert stack0_mha_d_x23 in queue 140377637074928 and with 45:46
insert stack0_mha_wv_updated in queue 140377637074928 and with 46:47
insert stack0_mha_wk_updated in queue 140377637074928 and with 47:48
insert stack0_mha_wq_updated in queue 140377637074928 and with 48:49
insert d_inEmbY in queue 140377637074928 and with 46:47
insert d_inEmbX in queue 140377637074928 and with 49:50
insert d_inEmbW in queue 140377637074928 and with 50:51
insert d_inEmbW_post_comm in queue 140377637074928 and with 51:52
insert inEmbW_updated in queue 140377637074928 and with 47:48
