<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">AMDGPURegisterBankInfo.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file implements the targeting of the RegisterBankInfo class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUGlobalISelUtils_8h_source.html">AMDGPUGlobalISelUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUMCTargetDesc_8h_source.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LegalizationArtifactCombiner_8h_source.html">llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LegalizerHelper_8h_source.html">llvm/CodeGen/GlobalISel/LegalizerHelper.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterBank_8h_source.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterBankInfo_8h_source.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;AMDGPUGenRegisterBank.inc&quot;</code><br />
<code>#include &quot;AMDGPUGenRegisterBankInfo.def&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPURegisterBankInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPURegisterBankInfo_8cpp__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2AMDGPURegisterBankInfo_8cpp" alt=""/></div>
<map name="alib_2Target_2AMDGPU_2AMDGPURegisterBankInfo_8cpp" id="alib_2Target_2AMDGPU_2AMDGPURegisterBankInfo_8cpp">
<area shape="rect" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="2697,5,2946,46"/>
<area shape="rect" href="AMDGPURegisterBankInfo_8h.html" title="This file declares the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="409,190,602,216"/>
<area shape="poly" title=" " alt="" coords="2696,29,2219,29,1578,36,1262,44,983,56,767,73,692,84,642,97,608,113,576,135,527,181,523,177,573,131,605,109,640,91,691,79,767,68,982,51,1261,38,1578,30,2219,23,2696,24"/>
<area shape="rect" href="RegisterBankInfo_8h.html" title=" " alt="" coords="180,271,348,312"/>
<area shape="poly" title=" " alt="" coords="2696,31,2206,38,1544,50,926,70,701,82,568,97,497,109,441,122,389,144,331,185,300,220,279,259,274,256,296,217,328,181,387,139,439,117,496,104,568,91,701,77,926,65,1544,45,2206,32,2696,26"/>
<area shape="rect" title=" " alt="" coords="474,279,678,305"/>
<area shape="poly" title=" " alt="" coords="2697,30,2329,35,1842,45,1361,65,1161,79,1010,97,919,110,848,123,780,145,699,185,669,204,641,226,598,270,594,266,638,222,666,200,696,180,778,140,847,118,918,105,1009,91,1161,74,1360,60,1842,40,2329,29,2697,25"/>
<area shape="rect" href="AMDGPUGlobalISelUtils_8h.html" title=" " alt="" coords="1852,279,2031,305"/>
<area shape="poly" title=" " alt="" coords="2697,36,2398,54,2035,84,1862,105,1715,128,1605,155,1569,169,1547,185,1541,194,1539,203,1547,221,1580,231,1653,245,1838,274,1838,279,1652,251,1578,237,1544,225,1534,203,1536,192,1543,181,1566,165,1603,150,1713,123,1862,99,2034,79,2398,48,2696,30"/>
<area shape="rect" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="2889,360,3028,386"/>
<area shape="poly" title=" " alt="" coords="2881,44,2928,65,2978,95,3025,133,3045,156,3061,182,3066,198,3065,218,3055,261,3033,313,3014,336,2992,354,2989,350,3010,332,3028,311,3050,259,3060,217,3060,199,3056,184,3040,159,3021,137,2975,99,2925,70,2878,49"/>
<area shape="rect" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget." alt="" coords="2357,102,2504,127"/>
<area shape="poly" title=" " alt="" coords="2733,49,2500,100,2499,95,2732,44"/>
<area shape="rect" href="AMDGPUMCTargetDesc_8h.html" title="Provides AMDGPU specific target descriptions." alt="" coords="855,271,1084,312"/>
<area shape="poly" title=" " alt="" coords="2696,31,2283,36,1752,48,1498,56,1282,67,1126,81,1078,88,1053,96,1035,112,1020,130,997,174,983,218,975,258,970,257,978,217,992,172,1015,127,1031,108,1051,92,1077,83,1126,75,1282,62,1498,51,1752,42,2283,31,2696,25"/>
<area shape="rect" href="SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo." alt="" coords="1605,360,1721,386"/>
<area shape="poly" title=" " alt="" coords="2696,29,2405,30,2035,38,1849,46,1676,59,1529,75,1418,97,1363,110,1319,122,1301,131,1283,143,1267,161,1250,184,1243,203,1250,222,1271,243,1304,263,1394,300,1497,331,1591,354,1589,359,1496,336,1392,305,1301,267,1268,247,1246,225,1238,203,1246,181,1262,157,1280,139,1298,126,1317,117,1362,104,1417,91,1528,70,1676,53,1849,41,2035,33,2405,24,2696,23"/>
<area shape="rect" href="SIMachineFunctionInfo_8h.html" title=" " alt="" coords="1260,190,1426,216"/>
<area shape="poly" title=" " alt="" coords="2697,32,2394,39,2022,52,1686,71,1566,83,1495,97,1458,114,1422,136,1366,182,1363,178,1419,132,1455,109,1494,91,1565,78,1686,66,2022,47,2394,34,2696,27"/>
<area shape="rect" href="LegalizationArtifactCombiner_8h.html" title=" " alt="" coords="3494,94,3696,135"/>
<area shape="poly" title=" " alt="" coords="2947,35,3189,57,3479,91,3479,96,3188,63,2946,40"/>
<area shape="rect" href="MIPatternMatch_8h.html" title=" " alt="" coords="3649,183,3818,223"/>
<area shape="poly" title=" " alt="" coords="2947,26,3155,31,3393,42,3503,50,3598,61,3669,75,3694,83,3710,92,3723,108,3732,128,3738,167,3732,168,3727,129,3719,111,3706,96,3692,88,3668,80,3597,67,3503,56,3392,47,3155,36,2947,31"/>
<area shape="rect" href="MachineIRBuilder_8h.html" title="This file declares the MachineIRBuilder class." alt="" coords="3457,183,3626,223"/>
<area shape="poly" title=" " alt="" coords="2947,30,3014,37,3087,49,3161,67,3233,92,3251,101,3263,112,3274,122,3290,132,3355,154,3444,177,3442,182,3354,159,3288,137,3271,127,3259,116,3248,106,3231,96,3160,72,3086,55,3013,43,2946,35"/>
<area shape="rect" href="Constants_8h.html" title="This file contains the declarations for the subclasses of Constant, which represent the different fla..." alt="" coords="3650,619,3788,644"/>
<area shape="poly" title=" " alt="" coords="2947,23,3142,26,3371,35,3484,44,3586,55,3673,71,3738,91,3784,110,3822,130,3837,142,3848,158,3855,177,3857,202,3857,455,3854,481,3846,505,3819,549,3784,585,3751,612,3747,608,3781,581,3815,546,3841,503,3849,480,3852,455,3852,202,3850,178,3843,160,3833,146,3819,134,3782,115,3736,97,3672,76,3585,61,3483,49,3371,40,3142,31,2947,29"/>
<area shape="rect" href="LegalizerHelper_8h.html" title=" " alt="" coords="3301,94,3470,135"/>
<area shape="poly" title=" " alt="" coords="2947,41,3283,91,3287,92,3286,97,3282,97,2946,46"/>
<area shape="rect" href="RegisterBank_8h.html" title=" " alt="" coords="3892,94,4060,135"/>
<area shape="poly" title=" " alt="" coords="2947,27,3359,46,3616,65,3874,91,3878,92,3877,97,3873,97,3615,70,3359,52,2946,33"/>
<area shape="rect" href="TargetRegisterInfo_8h.html" title=" " alt="" coords="3037,522,3230,563"/>
<area shape="poly" title=" " alt="" coords="2947,40,3021,58,3099,86,3174,126,3208,152,3238,181,3267,217,3289,252,3304,287,3312,323,3312,359,3304,396,3290,435,3268,476,3246,500,3220,518,3217,513,3243,496,3263,473,3285,433,3299,395,3306,359,3306,323,3299,289,3285,255,3263,220,3234,184,3204,156,3171,131,3097,91,3020,63,2946,46"/>
<area shape="rect" href="TargetSubtargetInfo_8h.html" title=" " alt="" coords="43,434,243,474"/>
<area shape="poly" title=" " alt="" coords="2696,30,2173,35,1457,46,1101,55,786,66,542,80,455,88,398,97,352,104,307,107,225,114,193,123,167,139,151,164,145,202,145,293,145,419,140,419,140,293,140,201,146,162,164,135,191,118,225,109,307,102,352,98,397,91,455,83,541,75,786,61,1101,50,1457,41,2173,30,2696,25"/>
<area shape="rect" title=" " alt="" coords="4084,102,4311,127"/>
<area shape="poly" title=" " alt="" coords="2946,27,3440,46,3755,64,4072,91,4111,96,4110,101,4072,97,3754,70,3440,51,2946,32"/>
<area shape="rect" href="SmallSet_8h.html" title=" " alt="" coords="701,530,846,556"/>
<area shape="poly" title=" " alt="" coords="496,218,481,236,467,260,459,286,460,299,464,311,488,350,518,386,553,418,590,446,664,491,728,521,726,526,662,496,587,450,549,422,514,389,484,353,459,313,454,299,454,285,462,258,477,233,492,214"/>
<area shape="rect" href="MachineBasicBlock_8h.html" title=" " alt="" coords="2740,611,2930,652"/>
<area shape="poly" title=" " alt="" coords="602,209,1083,249,1750,309,2075,342,2355,375,2558,405,2622,419,2655,431,2670,446,2679,462,2686,495,2690,528,2697,545,2709,561,2736,584,2766,602,2764,607,2733,589,2705,565,2692,547,2685,529,2680,496,2674,464,2666,450,2652,436,2620,424,2557,410,2355,380,2075,347,1749,314,1083,254,602,215"/>
<area shape="rect" href="Register_8h.html" title=" " alt="" coords="294,360,461,386"/>
<area shape="poly" title=" " alt="" coords="485,219,451,241,419,273,399,310,386,346,381,345,394,308,415,270,448,237,482,214"/>
<area shape="poly" title=" " alt="" coords="472,219,333,268,332,263,470,214"/>
<area shape="poly" title=" " alt="" coords="517,215,559,266,555,269,513,218"/>
<area shape="rect" title=" " alt="" coords="2039,619,2092,644"/>
<area shape="poly" title=" " alt="" coords="846,546,2025,625,2024,630,846,551"/>
<area shape="rect" title=" " alt="" coords="2493,700,2558,725"/>
<area shape="poly" title=" " alt="" coords="2758,655,2572,702,2571,697,2757,650"/>
<area shape="rect" title=" " alt="" coords="3289,700,3349,725"/>
<area shape="poly" title=" " alt="" coords="2931,646,3274,701,3273,706,2930,651"/>
<area shape="poly" title=" " alt="" coords="379,386,377,437,383,510,392,549,406,587,426,621,453,649,486,660,551,670,761,686,1050,697,1383,704,2046,709,2478,709,2478,714,2046,714,1383,709,1050,702,761,691,550,676,484,666,451,654,422,624,401,589,387,550,378,511,372,437,373,386"/>
<area shape="poly" title=" " alt="" coords="180,311,121,330,65,359,42,377,24,399,12,424,8,453,8,544,10,575,18,600,29,620,45,634,64,644,86,651,140,655,271,647,343,644,414,649,611,669,874,684,1178,694,1500,702,2099,708,2478,709,2478,714,2099,713,1500,707,1178,700,874,689,611,674,413,654,342,650,271,653,140,661,85,656,62,649,41,638,25,623,13,602,5,576,3,544,3,452,7,423,20,396,39,374,63,354,119,325,178,306"/>
<area shape="poly" title=" " alt="" coords="294,310,350,349,347,354,290,315"/>
<area shape="rect" title=" " alt="" coords="465,619,533,644"/>
<area shape="poly" title=" " alt="" coords="267,312,272,347,284,385,327,454,379,517,431,569,474,607,471,611,428,573,375,521,322,458,279,387,267,348,262,313"/>
<area shape="poly" title=" " alt="" coords="1852,300,476,369,476,364,1851,295"/>
<area shape="poly" title=" " alt="" coords="2031,297,2874,362,2874,368,2031,303"/>
<area shape="rect" title=" " alt="" coords="2098,530,2147,556"/>
<area shape="poly" title=" " alt="" coords="1952,303,2108,516,2103,520,1948,307"/>
<area shape="rect" href="AMDGPU_8h.html" title=" " alt="" coords="2718,530,2810,556"/>
<area shape="poly" title=" " alt="" coords="2963,386,2964,429,2958,454,2946,476,2929,487,2897,500,2817,527,2815,522,2895,495,2926,482,2942,472,2953,452,2958,428,2958,386"/>
<area shape="rect" href="AMDGPUBaseInfo_8h.html" title=" " alt="" coords="3006,441,3181,467"/>
<area shape="poly" title=" " alt="" coords="2980,384,3062,431,3059,436,2978,388"/>
<area shape="rect" href="TargetInstrInfo_8h.html" title=" " alt="" coords="2178,434,2348,474"/>
<area shape="poly" title=" " alt="" coords="2889,385,2363,444,2362,439,2888,379"/>
<area shape="poly" title=" " alt="" coords="3039,470,2962,492,2880,525,2864,535,2852,546,2840,556,2822,565,2759,582,2673,596,2466,616,2258,627,2107,632,2107,627,2258,622,2466,611,2673,591,2758,577,2820,561,2837,552,2849,542,2860,531,2877,520,2960,487,3037,465"/>
<area shape="poly" title=" " alt="" coords="3178,465,3274,487,3314,502,3339,521,3351,541,3357,562,3357,608,3347,651,3334,687,3329,685,3342,650,3352,607,3352,563,3346,543,3335,524,3312,507,3273,492,3177,470"/>
<area shape="poly" title=" " alt="" coords="3043,470,2829,525,2819,528,2817,523,2827,520,3042,465"/>
<area shape="poly" title=" " alt="" coords="2248,476,2210,518,2162,565,2098,612,2095,608,2158,561,2206,515,2244,473"/>
<area shape="poly" title=" " alt="" coords="2337,472,2505,520,2764,603,2762,608,2503,525,2336,477"/>
<area shape="poly" title=" " alt="" coords="2259,475,2254,517,2256,540,2264,562,2284,590,2308,614,2336,635,2365,653,2426,681,2479,698,2478,703,2424,685,2363,658,2333,639,2305,618,2280,593,2259,564,2250,542,2248,517,2254,474"/>
<area shape="poly" title=" " alt="" coords="2348,461,2461,472,2858,479,2987,484,3103,492,3193,503,3224,511,3244,520,3263,537,3278,557,3300,601,3313,646,3319,684,3314,685,3308,648,3295,603,3274,559,3259,540,3241,525,3222,516,3192,509,3103,497,2987,489,2858,484,2461,477,2348,467"/>
<area shape="rect" href="MachineFunction_8h.html" title=" " alt="" coords="2274,530,2492,556"/>
<area shape="poly" title=" " alt="" coords="2291,473,2356,519,2353,523,2288,477"/>
<area shape="poly" title=" " alt="" coords="2339,559,2106,622,2105,616,2337,554"/>
<area shape="poly" title=" " alt="" coords="2447,554,2725,606,2724,612,2446,559"/>
<area shape="poly" title=" " alt="" coords="2395,554,2508,687,2504,690,2391,558"/>
<area shape="poly" title=" " alt="" coords="2415,554,2550,601,2638,627,2729,649,2885,675,3040,692,3274,707,3274,712,3039,697,2884,680,2727,654,2637,632,2548,606,2413,559"/>
<area shape="poly" title=" " alt="" coords="2273,557,2160,566,1668,592,1190,612,548,631,548,626,1190,606,1668,587,2160,560,2273,552"/>
<area shape="poly" title=" " alt="" coords="2357,119,2158,121,1911,131,1793,140,1692,151,1616,166,1591,175,1577,185,1571,193,1570,202,1577,222,1590,239,1611,256,1666,291,1723,326,1746,342,1762,358,1779,387,1789,414,1795,465,1798,490,1804,514,1816,537,1837,561,1857,578,1880,591,1931,610,1981,621,2025,626,2024,632,1980,627,1929,616,1878,596,1854,582,1833,565,1811,540,1799,515,1793,491,1790,466,1784,416,1774,389,1758,362,1742,346,1720,330,1663,296,1607,260,1586,242,1572,225,1564,202,1566,191,1573,181,1589,170,1615,161,1691,146,1793,134,1911,126,2158,116,2356,113"/>
<area shape="poly" title=" " alt="" coords="2356,119,2085,125,1711,137,1336,156,1181,170,1063,185,982,199,919,213,859,235,787,274,748,304,685,359,627,416,609,439,603,453,603,543,607,551,619,559,669,576,748,592,852,607,1117,634,1428,657,2060,691,2478,707,2478,712,2060,696,1428,662,1116,639,852,612,748,597,668,581,617,564,603,555,597,545,597,452,605,436,624,412,682,355,744,300,784,269,856,230,917,208,981,194,1062,180,1180,164,1336,151,1711,131,2085,120,2356,114"/>
<area shape="poly" title=" " alt="" coords="2505,115,2666,120,2867,132,3060,151,3139,164,3198,180,3401,254,3485,289,3559,328,3626,375,3688,435,3746,512,3802,610,3810,632,3809,643,3802,654,3779,666,3736,676,3614,693,3364,712,3364,706,3614,688,3735,671,3777,661,3798,650,3804,641,3805,633,3798,612,3741,515,3684,439,3623,379,3556,332,3483,293,3399,259,3197,185,3138,169,3059,156,2866,137,2666,125,2505,120"/>
<area shape="poly" title=" " alt="" coords="2357,118,1932,118,1318,125,1009,133,734,145,521,162,447,173,398,185,367,200,339,220,292,262,288,258,335,216,365,196,396,180,446,168,521,157,734,140,1008,128,1318,120,1932,113,2357,113"/>
<area shape="poly" title=" " alt="" coords="2356,118,2006,118,1518,125,1274,133,1059,145,894,162,837,173,800,185,779,198,764,212,744,244,726,279,712,297,692,314,662,330,634,336,609,343,583,362,562,390,545,422,520,490,508,554,502,604,497,603,502,553,515,488,540,420,557,387,579,358,606,338,633,330,660,325,689,310,708,293,721,276,740,242,760,209,776,194,798,180,835,168,893,157,1059,140,1274,128,1518,120,2006,113,2356,113"/>
<area shape="poly" title=" " alt="" coords="2505,117,2577,125,2654,137,2720,155,2745,167,2762,181,2767,192,2767,202,2763,224,2757,349,2755,404,2757,474,2762,515,2757,515,2752,475,2749,404,2751,349,2757,223,2762,201,2762,193,2758,184,2742,171,2718,160,2653,142,2576,130,2504,123"/>
<area shape="poly" title=" " alt="" coords="2505,116,2653,123,2827,136,2978,155,3031,167,3060,181,3082,208,3097,240,3106,274,3111,309,3109,375,3102,427,3097,426,3104,375,3105,309,3101,275,3092,242,3078,211,3057,185,3029,172,2977,160,2826,141,2652,129,2505,121"/>
<area shape="poly" title=" " alt="" coords="2505,119,2567,129,2625,148,2648,162,2663,179,2669,200,2664,224,2639,267,2610,296,2579,318,2546,335,2513,351,2479,370,2447,397,2417,435,2398,476,2389,516,2383,515,2393,475,2412,432,2443,393,2476,366,2510,346,2544,330,2576,313,2607,292,2635,263,2659,222,2664,200,2659,182,2644,166,2623,153,2566,134,2504,124"/>
<area shape="rect" href="AMDGPUCallLowering_8h.html" title="This file describes how to lower LLVM calls to machine code calls." alt="" coords="2766,441,2933,467"/>
<area shape="poly" title=" " alt="" coords="2505,115,2594,120,2693,131,2781,150,2814,164,2837,181,2856,210,2869,242,2875,276,2877,311,2871,377,2860,428,2855,427,2866,376,2872,311,2870,277,2864,243,2852,212,2833,185,2811,169,2779,155,2692,136,2594,125,2504,120"/>
<area shape="poly" title=" " alt="" coords="2356,118,2100,118,1751,125,1571,134,1404,146,1261,163,1154,185,1113,201,1073,221,1007,264,1004,260,1070,217,1111,196,1153,180,1260,158,1404,141,1571,128,1751,120,2100,113,2356,112"/>
<area shape="rect" title=" " alt="" coords="1178,360,1382,386"/>
<area shape="poly" title=" " alt="" coords="2357,120,2077,126,1710,139,1383,158,1275,171,1242,178,1227,185,1215,203,1211,223,1212,245,1218,267,1239,311,1263,347,1259,350,1234,314,1213,269,1207,246,1205,222,1211,200,1224,181,1241,173,1274,166,1382,153,1709,134,2077,121,2357,114"/>
<area shape="rect" title=" " alt="" coords="1406,360,1581,386"/>
<area shape="poly" title=" " alt="" coords="2357,120,2082,127,1722,139,1402,159,1297,171,1265,178,1250,185,1240,198,1235,211,1234,223,1238,235,1255,260,1284,283,1321,304,1361,323,1439,353,1438,358,1359,328,1318,309,1281,287,1251,264,1233,238,1229,224,1230,210,1235,195,1246,181,1263,173,1296,166,1402,153,1722,134,2082,121,2357,114"/>
<area shape="rect" href="R600FrameLowering_8h.html" title=" " alt="" coords="1601,190,1754,216"/>
<area shape="poly" title=" " alt="" coords="2357,123,2095,145,1931,163,1766,185,1744,189,1743,184,1765,180,1930,157,2094,139,2356,118"/>
<area shape="rect" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition." alt="" coords="1778,190,1916,216"/>
<area shape="poly" title=" " alt="" coords="2357,126,2163,149,1928,185,1910,189,1908,184,1928,180,2162,144,2356,121"/>
<area shape="rect" href="R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo." alt="" coords="2262,279,2373,305"/>
<area shape="poly" title=" " alt="" coords="2505,124,2564,138,2617,158,2637,172,2649,187,2651,205,2641,225,2624,239,2599,251,2534,269,2459,281,2388,288,2387,283,2458,276,2533,264,2597,246,2621,234,2637,222,2646,204,2644,189,2633,175,2615,163,2563,143,2504,129"/>
<area shape="rect" href="SIFrameLowering_8h.html" title=" " alt="" coords="1940,190,2074,216"/>
<area shape="poly" title=" " alt="" coords="2364,130,2087,185,2071,189,2069,184,2086,180,2363,125"/>
<area shape="rect" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition." alt="" coords="2904,190,3024,216"/>
<area shape="poly" title=" " alt="" coords="2505,122,2679,145,2886,180,2903,184,2902,189,2885,185,2678,151,2504,127"/>
<area shape="rect" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="2925,279,3019,305"/>
<area shape="poly" title=" " alt="" coords="2505,116,2648,123,2815,136,2960,154,3010,166,3038,181,3045,192,3047,204,3039,229,3022,251,3002,271,2998,267,3018,248,3035,226,3042,204,3040,194,3034,185,3009,171,2959,160,2814,141,2647,128,2504,121"/>
<area shape="rect" href="Triple_8h.html" title=" " alt="" coords="2098,190,2222,216"/>
<area shape="poly" title=" " alt="" coords="2393,130,2213,188,2211,183,2392,125"/>
<area shape="rect" href="InlineAsmLowering_8h.html" title="This file describes how to lower LLVM inline asm to machine code INLINEASM." alt="" coords="2245,183,2414,223"/>
<area shape="poly" title=" " alt="" coords="2418,130,2365,175,2361,171,2415,126"/>
<area shape="rect" href="InstructionSelector_8h.html" title=" " alt="" coords="3457,611,3626,652"/>
<area shape="poly" title=" " alt="" coords="2505,114,2656,119,2842,130,3019,149,3091,163,3145,180,3217,219,3283,269,3342,327,3394,388,3439,449,3477,507,3528,596,3523,599,3472,509,3435,452,3390,391,3338,330,3279,273,3214,224,3143,185,3090,168,3018,155,2841,135,2655,124,2505,120"/>
<area shape="rect" href="LegalizerInfo_8h.html" title=" " alt="" coords="2473,434,2642,474"/>
<area shape="poly" title=" " alt="" coords="2505,119,2571,127,2639,139,2698,157,2720,168,2735,181,2746,197,2752,214,2753,249,2741,284,2720,318,2692,350,2661,380,2601,427,2597,423,2658,376,2688,346,2716,315,2736,281,2748,248,2747,215,2741,200,2731,184,2717,173,2696,162,2638,145,2570,132,2504,124"/>
<area shape="rect" href="SelectionDAGTargetInfo_8h.html" title=" " alt="" coords="1846,522,2074,563"/>
<area shape="poly" title=" " alt="" coords="2356,119,2161,122,1919,132,1803,140,1704,152,1630,166,1605,175,1591,185,1585,194,1583,203,1585,212,1591,222,1606,233,1626,241,1679,249,1745,249,1816,245,1887,240,1953,240,2007,248,2028,257,2045,270,2062,298,2069,330,2066,364,2056,397,2024,461,1988,512,1984,509,2020,459,2051,395,2061,363,2064,330,2057,300,2041,273,2026,262,2006,253,1953,245,1887,246,1816,250,1745,254,1679,255,1625,246,1604,238,1587,225,1580,214,1578,203,1580,192,1587,181,1603,170,1628,161,1703,146,1803,135,1919,126,2161,117,2356,113"/>
<area shape="rect" href="MCInstrItineraries_8h.html" title=" " alt="" coords="2437,190,2627,216"/>
<area shape="poly" title=" " alt="" coords="2446,126,2509,178,2505,182,2443,130"/>
<area shape="rect" href="MathExtras_8h.html" title=" " alt="" coords="3055,619,3231,644"/>
<area shape="poly" title=" " alt="" coords="2505,114,2645,119,2816,130,2978,149,3043,163,3092,180,3154,214,3198,250,3232,295,3264,359,3284,416,3288,465,3284,489,3275,513,3245,565,3217,593,3185,614,3183,609,3214,589,3241,561,3270,511,3279,487,3283,465,3278,417,3259,361,3228,298,3195,254,3151,219,3090,185,3042,168,2977,155,2815,135,2645,124,2504,119"/>
<area shape="poly" title=" " alt="" coords="2839,469,2788,521,2784,518,2836,465"/>
<area shape="poly" title=" " alt="" coords="855,313,790,332,728,362,691,389,656,420,595,489,547,555,515,607,510,604,542,552,591,486,652,417,688,385,725,358,788,327,853,307"/>
<area shape="rect" href="llvm_2Support_2DataTypes_8h.html" title=" " alt="" coords="739,360,912,386"/>
<area shape="poly" title=" " alt="" coords="935,315,862,355,859,350,932,310"/>
<area shape="rect" title=" " alt="" coords="1283,441,1480,467"/>
<area shape="poly" title=" " alt="" coords="1014,310,1117,358,1168,383,1247,412,1322,434,1320,439,1246,417,1166,388,1115,362,1012,315"/>
<area shape="rect" title=" " alt="" coords="936,360,1104,386"/>
<area shape="poly" title=" " alt="" coords="984,311,1007,346,1002,349,980,314"/>
<area shape="poly" title=" " alt="" coords="1048,310,1219,353,1217,358,1046,315"/>
<area shape="poly" title=" " alt="" coords="1085,308,1398,355,1398,360,1084,313"/>
<area shape="poly" title=" " alt="" coords="2316,306,2276,421,2271,419,2311,304"/>
<area shape="poly" title=" " alt="" coords="2968,216,2972,264,2967,264,2962,217"/>
<area shape="poly" title=" " alt="" coords="3019,295,3078,304,3144,317,3202,335,3223,346,3238,358,3256,388,3263,418,3257,447,3238,476,3210,502,3180,515,3151,519,3120,517,3054,510,3019,513,2981,525,2931,557,2871,604,2868,599,2927,553,2979,520,3018,508,3054,505,3120,512,3150,514,3179,510,3207,498,3234,473,3252,445,3257,418,3251,390,3234,362,3220,350,3200,340,3143,322,3077,309,3018,301"/>
<area shape="poly" title=" " alt="" coords="3011,303,3082,330,3120,348,3156,369,3185,393,3204,419,3208,433,3208,447,3204,462,3194,476,3163,504,3132,517,3099,520,3066,517,2995,509,2957,512,2917,525,2903,534,2894,544,2884,554,2869,565,2831,583,2800,592,2768,600,2729,613,2638,655,2562,695,2559,690,2635,651,2727,609,2767,595,2799,587,2830,578,2867,561,2880,551,2890,540,2900,530,2915,520,2956,506,2995,503,3067,512,3099,515,3130,512,3160,499,3190,473,3199,459,3203,446,3203,434,3199,421,3181,397,3153,374,3118,353,3080,335,3010,308"/>
<area shape="poly" title=" " alt="" coords="3019,294,3071,301,3134,312,3200,331,3262,358,3324,390,3371,421,3408,461,3441,521,3448,547,3446,572,3437,597,3423,620,3387,661,3350,693,3346,689,3383,658,3419,617,3432,594,3440,571,3442,547,3436,523,3404,464,3368,425,3322,395,3260,362,3198,336,3132,318,3071,306,3019,299"/>
<area shape="poly" title=" " alt="" coords="2973,305,2966,345,2961,345,2967,304"/>
<area shape="poly" title=" " alt="" coords="2988,303,3014,327,3042,358,3065,393,3084,426,3079,429,3061,396,3038,362,3010,331,2984,307"/>
<area shape="poly" title=" " alt="" coords="2925,298,2833,309,2713,332,2649,350,2584,373,2521,401,2463,436,2442,454,2424,475,2397,518,2392,515,2419,472,2438,450,2460,432,2519,396,2582,368,2647,345,2712,327,2832,304,2924,293"/>
<area shape="poly" title=" " alt="" coords="2925,298,1736,370,1735,364,2925,293"/>
<area shape="poly" title=" " alt="" coords="1620,389,1439,439,1438,434,1619,384"/>
<area shape="poly" title=" " alt="" coords="3487,655,3364,698,3362,693,3485,650"/>
<area shape="poly" title=" " alt="" coords="2556,476,2540,521,2525,545,2506,565,2474,581,2429,595,2318,614,2201,626,2106,631,2106,626,2200,620,2317,609,2428,589,2472,576,2502,561,2521,542,2535,519,2551,474"/>
<area shape="poly" title=" " alt="" coords="2558,475,2531,685,2526,685,2552,475"/>
<area shape="poly" title=" " alt="" coords="2642,461,2755,472,3027,483,3194,496,3254,506,3288,520,3304,538,3315,559,3326,603,3329,648,3326,685,3320,685,3323,648,3321,604,3310,560,3299,541,3285,524,3253,511,3193,501,3026,488,2754,477,2642,466"/>
<area shape="poly" title=" " alt="" coords="2519,477,2421,525,2419,520,2517,472"/>
<area shape="poly" title=" " alt="" coords="2474,475,2162,536,2161,531,2472,469"/>
<area shape="poly" title=" " alt="" coords="1986,561,2041,607,2038,611,1982,566"/>
<area shape="poly" title=" " alt="" coords="3055,647,2572,708,2571,703,3054,641"/>
<area shape="poly" title=" " alt="" coords="3171,642,3280,691,3277,696,3169,647"/>
<area shape="poly" title=" " alt="" coords="1387,214,1474,240,1578,275,1673,316,1710,337,1735,358,1753,385,1762,412,1764,438,1763,464,1762,489,1765,513,1774,537,1792,561,1809,572,1832,582,1895,600,2025,622,2024,628,1894,605,1831,587,1806,577,1789,565,1769,540,1759,514,1757,489,1757,463,1758,438,1756,413,1748,387,1731,362,1707,342,1671,321,1576,280,1472,245,1386,219"/>
<area shape="poly" title=" " alt="" coords="1259,213,1033,236,922,253,844,274,785,316,729,362,725,373,729,384,753,409,783,434,858,478,952,517,1061,552,1183,582,1314,608,1451,631,1591,649,1870,677,2127,695,2338,704,2478,708,2478,713,2338,709,2127,700,1870,683,1591,655,1450,636,1313,614,1182,588,1060,557,950,522,856,483,780,438,749,413,724,387,719,373,724,358,782,312,842,269,921,248,1032,230,1259,208"/>
<area shape="poly" title=" " alt="" coords="1427,211,1571,233,1652,249,1733,269,1787,288,1841,309,2188,426,2187,431,1839,315,1785,293,1731,274,1651,255,1570,239,1426,217"/>
<area shape="poly" title=" " alt="" coords="1291,219,1069,270,1068,265,1289,214"/>
<area shape="poly" title=" " alt="" coords="1426,209,1590,221,2369,262,2911,285,2910,291,2368,267,1589,226,1426,214"/>
<area shape="poly" title=" " alt="" coords="1367,214,1628,350,1626,355,1364,219"/>
<area shape="poly" title=" " alt="" coords="3551,138,3447,185,3334,245,3248,296,3160,343,3106,366,3041,388,2968,405,2867,420,2656,445,2656,440,2867,415,2967,399,3039,383,3104,361,3158,338,3245,292,3331,240,3444,180,3549,133"/>
<area shape="poly" title=" " alt="" coords="3628,133,3691,172,3688,177,3625,137"/>
<area shape="poly" title=" " alt="" coords="3585,137,3563,171,3559,168,3580,134"/>
<area shape="poly" title=" " alt="" coords="3530,225,3491,277,3431,346,3355,417,3312,449,3267,477,3232,492,3202,500,3147,504,3092,506,3061,513,3027,525,2997,543,2969,565,2892,607,2889,602,2967,561,2994,539,3024,520,3060,507,3091,501,3147,499,3201,495,3231,487,3264,472,3309,445,3351,413,3427,342,3487,274,3526,222"/>
<area shape="poly" title=" " alt="" coords="3572,222,3604,247,3637,282,3663,324,3671,347,3673,371,3673,455,3677,497,3686,537,3710,604,3705,606,3681,539,3672,498,3668,455,3668,372,3665,348,3658,326,3633,285,3601,251,3569,226"/>
<area shape="poly" title=" " alt="" coords="3674,647,3638,654,3481,674,3320,688,3009,706,2746,713,2572,714,2572,709,2746,708,3009,701,3320,683,3480,668,3637,649,3673,642"/>
<area shape="poly" title=" " alt="" coords="3669,647,3638,654,3364,706,3363,701,3637,649,3668,642"/>
<area shape="poly" title=" " alt="" coords="3422,133,3495,173,3492,178,3419,138"/>
<area shape="poly" title=" " alt="" coords="3066,566,2917,609,2915,604,3064,561"/>
<area shape="poly" title=" " alt="" coords="3103,566,3018,616,2942,654,2841,681,2739,699,2646,708,2573,713,2573,707,2645,703,2738,693,2840,676,2940,649,3016,612,3101,561"/>
<area shape="poly" title=" " alt="" coords="3098,566,3072,584,3049,606,3038,628,3039,639,3045,650,3059,662,3082,672,3143,688,3212,699,3274,706,3274,711,3212,705,3142,694,3080,677,3056,666,3041,653,3034,641,3033,627,3045,602,3068,580,3095,561"/>
<area shape="poly" title=" " alt="" coords="3138,563,3142,604,3137,604,3133,564"/>
<area shape="poly" title=" " alt="" coords="161,473,204,517,232,541,263,561,310,583,361,600,451,620,450,626,359,605,308,588,260,565,229,545,200,521,157,476"/>
</map>
</div>
</div>
<p><a href="AMDGPURegisterBankInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3184bd75cc7f72f64f0ed5364ba90b08" id="r_a3184bd75cc7f72f64f0ed5364ba90b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3184bd75cc7f72f64f0ed5364ba90b08">GET_TARGET_REGBANK_IMPL</a></td></tr>
<tr class="separator:a3184bd75cc7f72f64f0ed5364ba90b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a8c6b6408d508158782ddfaf264a20641" id="r_a8c6b6408d508158782ddfaf264a20641"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Bank</a>)</td></tr>
<tr class="separator:a8c6b6408d508158782ddfaf264a20641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a37b09f19b8de5fc10685e0c6e16796" id="r_a7a37b09f19b8de5fc10685e0c6e16796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a37b09f19b8de5fc10685e0c6e16796">memOpHasNoClobbered</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO)</td></tr>
<tr class="separator:a7a37b09f19b8de5fc10685e0c6e16796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0fc37a646fdbbe1e832d3c7720e915" id="r_abb0fc37a646fdbbe1e832d3c7720e915"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:abb0fc37a646fdbbe1e832d3c7720e915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd86d813757b6a6e4b94c03a856002a4" id="r_abd86d813757b6a6e4b94c03a856002a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Regs, <a class="el" href="classllvm_1_1LLT.html">LLT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NewTy</a>)</td></tr>
<tr class="memdesc:abd86d813757b6a6e4b94c03a856002a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace the current type each register in <code>Regs</code> has with <code>NewTy</code>.  <br /></td></tr>
<tr class="separator:abd86d813757b6a6e4b94c03a856002a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3232adbead0d5386a1e7636a9d772f" id="r_afa3232adbead0d5386a1e7636a9d772f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty)</td></tr>
<tr class="separator:afa3232adbead0d5386a1e7636a9d772f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c2bc39e4119d3c2098986cfd7be179" id="r_ab4c2bc39e4119d3c2098986cfd7be179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1LLT.html">LLT</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab4c2bc39e4119d3c2098986cfd7be179">splitUnequalType</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FirstSize</a>)</td></tr>
<tr class="memdesc:ab4c2bc39e4119d3c2098986cfd7be179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split <code>Ty</code> into 2 pieces.  <br /></td></tr>
<tr class="separator:ab4c2bc39e4119d3c2098986cfd7be179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1deb020986939504194841306a9da79" id="r_af1deb020986939504194841306a9da79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1deb020986939504194841306a9da79">widen96To128</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty)</td></tr>
<tr class="separator:af1deb020986939504194841306a9da79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74ba83dde21c4eb9ced98ce5c77879f" id="r_af74ba83dde21c4eb9ced98ce5c77879f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af74ba83dde21c4eb9ced98ce5c77879f">getSrcRegIgnoringCopies</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:af74ba83dde21c4eb9ced98ce5c77879f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15d07b5d3309a7ec1f40da8418be6c4" id="r_ab15d07b5d3309a7ec1f40da8418be6c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab15d07b5d3309a7ec1f40da8418be6c4">setBufferOffsets</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CombinedOffset</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a>, int64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InstOffsetVal</a>, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="separator:ab15d07b5d3309a7ec1f40da8418be6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bf442f65306b9a5ffda8ca473f0ce1" id="r_a96bf442f65306b9a5ffda8ca473f0ce1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96bf442f65306b9a5ffda8ca473f0ce1">minMaxToCompare</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a96bf442f65306b9a5ffda8ca473f0ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104813bdc5b1c2ecef32e35f145f28b3" id="r_a104813bdc5b1c2ecef32e35f145f28b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a104813bdc5b1c2ecef32e35f145f28b3">minMaxToExtend</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a104813bdc5b1c2ecef32e35f145f28b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5227e311d2ae980540efa4033943595e" id="r_a5227e311d2ae980540efa4033943595e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5227e311d2ae980540efa4033943595e">unpackV2S16ToS32</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Src, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ExtOpcode</a>)</td></tr>
<tr class="separator:a5227e311d2ae980540efa4033943595e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6aa9e12d0c17e1cb9c115efa00b68d3" id="r_ae6aa9e12d0c17e1cb9c115efa00b68d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6aa9e12d0c17e1cb9c115efa00b68d3">buildExpandedScalarMinMax</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> Pred, <a class="el" href="classllvm_1_1Register.html">Register</a> Dst, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Src0</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Src1</a>)</td></tr>
<tr class="separator:ae6aa9e12d0c17e1cb9c115efa00b68d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1b1f36c5069336e43ad70639b7f176" id="r_a0f1b1f36c5069336e43ad70639b7f176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> AMDGPURegisterBankInfo::OperandsMapper &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx)</td></tr>
<tr class="separator:a0f1b1f36c5069336e43ad70639b7f176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e652265b0217f8fdba9f95129c0d47" id="r_a51e652265b0217f8fdba9f95129c0d47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51e652265b0217f8fdba9f95129c0d47">getBaseWithConstantOffset</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a51e652265b0217f8fdba9f95129c0d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b15b8fd8f6bdeb4d8660e432b751c2" id="r_a00b15b8fd8f6bdeb4d8660e432b751c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00b15b8fd8f6bdeb4d8660e432b751c2">isZero</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a00b15b8fd8f6bdeb4d8660e432b751c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33d84a14da07edfa006adc3efc77eae" id="r_ae33d84a14da07edfa006adc3efc77eae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae33d84a14da07edfa006adc3efc77eae">extractGLC</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CachePolicy</a>)</td></tr>
<tr class="separator:ae33d84a14da07edfa006adc3efc77eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384dc807337eed8abec10341c89dda39" id="r_a384dc807337eed8abec10341c89dda39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a384dc807337eed8abec10341c89dda39">extractSLC</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CachePolicy</a>)</td></tr>
<tr class="separator:a384dc807337eed8abec10341c89dda39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2991f8765e296684a57f822f3a363c" id="r_aad2991f8765e296684a57f822f3a363c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad2991f8765e296684a57f822f3a363c">extractDLC</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CachePolicy</a>)</td></tr>
<tr class="separator:aad2991f8765e296684a57f822f3a363c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae677889401c02a8def9a0508e858c7" id="r_aeae677889401c02a8def9a0508e858c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IdxUseInstr</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>)</td></tr>
<tr class="memdesc:aeae677889401c02a8def9a0508e858c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function for pushing dynamic vector indexes with a constant offset into waterwall loops.  <br /></td></tr>
<tr class="separator:aeae677889401c02a8def9a0508e858c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6448cfc677ca653b92b0c0bf5f3b29cd" id="r_a6448cfc677ca653b92b0c0bf5f3b29cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6448cfc677ca653b92b0c0bf5f3b29cd">extendLow32IntoHigh32</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Hi32Reg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lo32Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ExtOpc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsBooleanSrc</a>=false)</td></tr>
<tr class="memdesc:a6448cfc677ca653b92b0c0bf5f3b29cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement extending a 32-bit value to a 64-bit value.  <br /></td></tr>
<tr class="separator:a6448cfc677ca653b92b0c0bf5f3b29cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf2c2b46650c2af4ba811f1b08156e7" id="r_a9cf2c2b46650c2af4ba811f1b08156e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RB0</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RB1</a>)</td></tr>
<tr class="separator:a9cf2c2b46650c2af4ba811f1b08156e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610091578294314498a58a1eddfe9632" id="r_a610091578294314498a58a1eddfe9632"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a610091578294314498a58a1eddfe9632">regBankBoolUnion</a> (int <a class="el" href="classllvm_1_1ilist__node__impl.html">RB0</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">RB1</a>)</td></tr>
<tr class="separator:a610091578294314498a58a1eddfe9632"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file implements the targeting of the RegisterBankInfo class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>. </p>
<dl class="section user"><dt></dt><dd></dd></dl>
<p><a class="el" href="namespaceAMDGPU.html">AMDGPU</a> has unique register bank constraints that require special high level strategies to deal with. There are two main true physical register banks VGPR (vector), and SGPR (scalar). Additionally the VCC register bank is a sort of pseudo-register bank needed to represent SGPRs used in a vector boolean context. There is also the AGPR bank, which is a special purpose physical register bank present on some subtargets.</p>
<p>Copying from VGPR to SGPR is generally illegal, unless the value is known to be uniform. It is generally not valid to legalize operands by inserting copies as on other targets. Operations which require uniform, SGPR operands generally require scalarization by repeatedly executing the instruction, activating each set of lanes using a unique set of input values. This is referred to as a waterfall loop.</p>
<dl class="section user"><dt>Booleans</dt><dd></dd></dl>
<p>Booleans (s1 values) requires special consideration. A vector compare result is naturally a bitmask with one bit per lane, in a 32 or 64-bit register. These are represented with the VCC bank. During selection, we need to be able to unambiguously go back from a register class to a register bank. To distinguish whether an SGPR should use the SGPR or VCC register bank, we need to know the use context type. An SGPR s1 value always means a VCC bank value, otherwise it will be the SGPR bank. A scalar compare sets SCC, which is a 1-bit unaddressable register. This will need to be copied to a 32-bit virtual register. Taken together, this means we need to adjust the type of boolean operations to be regbank legal. All SALU booleans need to be widened to 32-bits, and all VALU booleans need to be s1 values.</p>
<p>A noteworthy exception to the s1-means-vcc rule is for legalization artifact casts. G_TRUNC s1 results, and G_SEXT/G_ZEXT/G_ANYEXT sources are never vcc bank. A non-boolean source (such as a truncate from a 1-bit load from memory) will require a copy to the VCC bank which will require clearing the high bits and inserting a compare.</p>
<dl class="section user"><dt>Constant bus restriction</dt><dd></dd></dl>
<p>VALU instructions have a limitation known as the constant bus restriction. Most VALU instructions can use SGPR operands, but may read at most 1 SGPR or constant literal value (this to 2 in gfx10 for most instructions). This is one unique SGPR, so the same SGPR may be used for multiple operands. From a register bank perspective, any combination of operands should be legal as an SGPR, but this is contextually dependent on the SGPR operands all being the same register. There is therefore optimal to choose the SGPR with the most uses to minimize the number of copies.</p>
<p>We avoid trying to solve this problem in RegBankSelect. Any VALU G_* operation should have its source operands all mapped to VGPRs (except for VCC), inserting copies from any SGPR operands. This the most trival legal mapping. Anything beyond the simplest 1:1 instruction selection would be too complicated to solve here. Every optimization pattern or instruction selected to multiple outputs would have to enforce this rule, and there would be additional complexity in tracking this rule for every G_* operation. By forcing all inputs to VGPRs, it also simplifies the task of picking the optimal operand combination from a post-isel optimization pass. </p>

<p class="definition">Definition in file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a3184bd75cc7f72f64f0ed5364ba90b08" name="a3184bd75cc7f72f64f0ed5364ba90b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3184bd75cc7f72f64f0ed5364ba90b08">&#9670;&#160;</a></span>GET_TARGET_REGBANK_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_TARGET_REGBANK_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00089">89</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ae6aa9e12d0c17e1cb9c115efa00b68d3" name="ae6aa9e12d0c17e1cb9c115efa00b68d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6aa9e12d0c17e1cb9c115efa00b68d3">&#9670;&#160;</a></span>buildExpandedScalarMinMax()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * buildExpandedScalarMinMax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>Pred</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Dst</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Src0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Src1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01619">1619</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01629">llvm::AMDGPURegisterBankInfo::lowerScalarMinMax()</a>.</p>

</div>
</div>
<a id="a6448cfc677ca653b92b0c0bf5f3b29cd" name="a6448cfc677ca653b92b0c0bf5f3b29cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6448cfc677ca653b92b0c0bf5f3b29cd">&#9670;&#160;</a></span>extendLow32IntoHigh32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> extendLow32IntoHigh32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Hi32Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Lo32Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ExtOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RegBank</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsBooleanSrc</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implement extending a 32-bit value to a 64-bit value. </p>
<p><code>Lo32Reg</code> is the original 32-bit source value (to be inserted in the low part of the combined 64-bit result), and <code>Hi32Reg</code> is the high half of the combined 64-bit value. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01891">1891</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="aad2991f8765e296684a57f822f3a363c" name="aad2991f8765e296684a57f822f3a363c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad2991f8765e296684a57f822f3a363c">&#9670;&#160;</a></span>extractDLC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> extractDLC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>CachePolicy</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01753">1753</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01758">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>.</p>

</div>
</div>
<a id="ae33d84a14da07edfa006adc3efc77eae" name="ae33d84a14da07edfa006adc3efc77eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33d84a14da07edfa006adc3efc77eae">&#9670;&#160;</a></span>extractGLC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> extractGLC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>CachePolicy</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01745">1745</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01758">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>.</p>

</div>
</div>
<a id="a384dc807337eed8abec10341c89dda39" name="a384dc807337eed8abec10341c89dda39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384dc807337eed8abec10341c89dda39">&#9670;&#160;</a></span>extractSLC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> extractSLC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>CachePolicy</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01749">1749</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01758">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>.</p>

</div>
</div>
<a id="a51e652265b0217f8fdba9f95129c0d47" name="a51e652265b0217f8fdba9f95129c0d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e652265b0217f8fdba9f95129c0d47">&#9670;&#160;</a></span>getBaseWithConstantOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; getBaseWithConstantOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01683">1683</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MIPatternMatch_8h_source.html#l00196">llvm::MIPatternMatch::m_GAdd()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00054">llvm::MIPatternMatch::m_ICst()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00068">llvm::MIPatternMatch::m_Reg()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00023">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l12934">getBaseWithConstantOffset()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12946">isConsecutiveLSLoc()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01697">llvm::AMDGPURegisterBankInfo::splitBufferOffsets()</a>.</p>

</div>
</div>
<a id="afa3232adbead0d5386a1e7636a9d772f" name="afa3232adbead0d5386a1e7636a9d772f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3232adbead0d5386a1e7636a9d772f">&#9670;&#160;</a></span>getHalfSizedType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> getHalfSizedType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00691">691</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::scalarOrVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="af74ba83dde21c4eb9ced98ce5c77879f" name="af74ba83dde21c4eb9ced98ce5c77879f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af74ba83dde21c4eb9ced98ce5c77879f">&#9670;&#160;</a></span>getSrcRegIgnoringCopies()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> getSrcRegIgnoringCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01292">1292</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00366">llvm::getDefIgnoringCopies()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01147">Reg</a>.</p>

</div>
</div>
<a id="abb0fc37a646fdbbe1e832d3c7720e915" name="abb0fc37a646fdbbe1e832d3c7720e915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0fc37a646fdbbe1e832d3c7720e915">&#9670;&#160;</a></span>isScalarLoadLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isScalarLoadLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00437">437</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00301">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00305">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00218">llvm::MachineMemOperand::getAddrSpace()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01059">llvm::MachineMemOperand::getAlign()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00221">llvm::MachineMemOperand::getSize()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00275">llvm::MachineMemOperand::isAtomic()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00271">llvm::MachineMemOperand::isInvariant()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00031">llvm::AMDGPUInstrInfo::isUniformMMO()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00268">llvm::MachineMemOperand::isVolatile()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00430">memOpHasNoClobbered()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00459">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03245">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>.</p>

</div>
</div>
<a id="a8c6b6408d508158782ddfaf264a20641" name="a8c6b6408d508158782ddfaf264a20641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6b6408d508158782ddfaf264a20641">&#9670;&#160;</a></span>isVectorRegisterBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isVectorRegisterBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00213">213</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00218">llvm::AMDGPURegisterBankInfo::copyCost()</a>.</p>

</div>
</div>
<a id="a00b15b8fd8f6bdeb4d8660e432b751c2" name="a00b15b8fd8f6bdeb4d8660e432b751c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b15b8fd8f6bdeb4d8660e432b751c2">&#9670;&#160;</a></span>isZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01740">1740</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00054">llvm::MIPatternMatch::m_ICst()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00023">llvm::MIPatternMatch::mi_match()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a7a37b09f19b8de5fc10685e0c6e16796" name="a7a37b09f19b8de5fc10685e0c6e16796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a37b09f19b8de5fc10685e0c6e16796">&#9670;&#160;</a></span>memOpHasNoClobbered()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> memOpHasNoClobbered </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *</td>          <td class="paramname"><span class="paramname"><em>MMO</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00430">430</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineMemOperand_8h_source.html#l00200">llvm::MachineMemOperand::getValue()</a>, and <a class="el" href="MD5_8cpp_source.html#l00059">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00437">isScalarLoadLegal()</a>.</p>

</div>
</div>
<a id="a96bf442f65306b9a5ffda8ca473f0ce1" name="a96bf442f65306b9a5ffda8ca473f0ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96bf442f65306b9a5ffda8ca473f0ce1">&#9670;&#160;</a></span>minMaxToCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> minMaxToCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01568">1568</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrTypes_8h_source.html#l00752">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00754">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00750">llvm::CmpInst::ICMP_ULT</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a104813bdc5b1c2ecef32e35f145f28b3" name="a104813bdc5b1c2ecef32e35f145f28b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104813bdc5b1c2ecef32e35f145f28b3">&#9670;&#160;</a></span>minMaxToExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> minMaxToExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01583">1583</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a610091578294314498a58a1eddfe9632" name="a610091578294314498a58a1eddfe9632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a610091578294314498a58a1eddfe9632">&#9670;&#160;</a></span>regBankBoolUnion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int regBankBoolUnion </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RB0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RB1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03307">3307</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03302">regBankUnion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>.</p>

</div>
</div>
<a id="a9cf2c2b46650c2af4ba811f1b08156e7" name="a9cf2c2b46650c2af4ba811f1b08156e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf2c2b46650c2af4ba811f1b08156e7">&#9670;&#160;</a></span>regBankUnion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> regBankUnion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RB0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RB1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03302">3302</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03307">regBankBoolUnion()</a>.</p>

</div>
</div>
<a id="aeae677889401c02a8def9a0508e858c7" name="aeae677889401c02a8def9a0508e858c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae677889401c02a8def9a0508e858c7">&#9670;&#160;</a></span>reinsertVectorIndexAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> reinsertVectorIndexAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IdxUseInstr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ConstOffset</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Utility function for pushing dynamic vector indexes with a constant offset into waterwall loops. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01870">1870</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="ab15d07b5d3309a7ec1f40da8418be6c4" name="ab15d07b5d3309a7ec1f40da8418be6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15d07b5d3309a7ec1f40da8418be6c4">&#9670;&#160;</a></span>setBufferOffsets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> setBufferOffsets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>CombinedOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>VOffsetReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SOffsetReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>InstOffsetVal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a></td>          <td class="paramname"><span class="paramname"><em>Alignment</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01304">1304</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00245">llvm::getConstantVRegVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00380">llvm::getOpcodeDef()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00373">llvm::getSrcRegIgnoringCopies()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01392">llvm::AMDGPU::splitMUBUFOffset()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">llvm::AMDGPURegisterBankInfo::Subtarget</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">llvm::AMDGPURegisterBankInfo::TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01389">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad()</a>.</p>

</div>
</div>
<a id="abd86d813757b6a6e4b94c03a856002a4" name="abd86d813757b6a6e4b94c03a856002a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd86d813757b6a6e4b94c03a856002a4">&#9670;&#160;</a></span>setRegsToType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> setRegsToType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Regs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>NewTy</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace the current type each register in <code>Regs</code> has with <code>NewTy</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00683">683</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="ab4c2bc39e4119d3c2098986cfd7be179" name="ab4c2bc39e4119d3c2098986cfd7be179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c2bc39e4119d3c2098986cfd7be179">&#9670;&#160;</a></span>splitUnequalType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1LLT.html">LLT</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> &gt; splitUnequalType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>FirstSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Split <code>Ty</code> into 2 pieces. </p>
<p>The first will have <code>FirstSize</code> bits, and the rest will be in the remainder. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01107">1107</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00188">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::scalarOrVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01132">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>.</p>

</div>
</div>
<a id="a0f1b1f36c5069336e43ad70639b7f176" name="a0f1b1f36c5069336e43ad70639b7f176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f1b1f36c5069336e43ad70639b7f176">&#9670;&#160;</a></span>substituteSimpleCopyRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> substituteSimpleCopyRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> AMDGPURegisterBankInfo::OperandsMapper &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01645">1645</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a5227e311d2ae980540efa4033943595e" name="a5227e311d2ae980540efa4033943595e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5227e311d2ae980540efa4033943595e">&#9670;&#160;</a></span>unpackV2S16ToS32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; unpackV2S16ToS32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ExtOpcode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01599">1599</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="af1deb020986939504194841306a9da79" name="af1deb020986939504194841306a9da79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1deb020986939504194841306a9da79">&#9670;&#160;</a></span>widen96To128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> widen96To128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01123">1123</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00188">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00058">llvm::LLT::vector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01132">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:02:21 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
