INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/SoftwareDesign/fpga/ADCtoDACRLPsystem/ADCtoDACRLPsystem.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/SoftwareDesign/fpga/ADCtoDACRLPsystem/ADCtoDACRLPsystem.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
