Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug  7 14:23:15 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file kernel_jacobi_2d_imper_control_sets_placed.rpt
| Design       : kernel_jacobi_2d_imper
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            2 |
|    16+ |           16 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             894 |          153 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              80 |           18 |
| Yes          | No                    | No                     |             892 |          134 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             240 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
| Clock Signal |                               Enable Signal                              |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  ap_clk      | ap_CS_fsm_state2                                                         |                                                               |                1 |             10 |
|  ap_clk      | ap_NS_fsm10_out                                                          | t_reg_117                                                     |                1 |             10 |
|  ap_clk      | j_reg_1390                                                               |                                                               |                3 |             20 |
|  ap_clk      | ap_CS_fsm_state31                                                        | j_reg_1390                                                    |                3 |             20 |
|  ap_clk      | ap_CS_fsm_state37                                                        | j_1_reg_1620                                                  |                2 |             20 |
|  ap_clk      | ap_NS_fsm1                                                               | ap_NS_fsm13_out                                               |                3 |             20 |
|  ap_clk      | ap_NS_fsm12_out                                                          | i_reg_1280                                                    |                2 |             20 |
|  ap_clk      | grp_operator_double_div5_fu_173/ap_NS_fsm1                               | grp_operator_double_div5_fu_173/p_Repl2_1_reg_812[10]_i_1_n_4 |                3 |             22 |
|  ap_clk      | j_3_reg_5020                                                             |                                                               |                9 |             60 |
|  ap_clk      |                                                                          | ap_rst                                                        |               18 |             80 |
|  ap_clk      | grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_1_n_4  |                                                               |               20 |            110 |
|  ap_clk      | reg_1890                                                                 |                                                               |               26 |            128 |
|  ap_clk      | reg_182[63]_i_1_n_4                                                      |                                                               |                9 |            128 |
|  ap_clk      | ap_CS_fsm_state7                                                         |                                                               |               18 |            128 |
|  ap_clk      | grp_operator_double_div5_fu_173/E[0]                                     |                                                               |               26 |            128 |
|  ap_clk      | grp_operator_double_div5_fu_173/grp_operator_double_div5_fu_173_ap_ready | ap_rst                                                        |               33 |            128 |
|  ap_clk      | j_2_reg_4410                                                             |                                                               |               22 |            180 |
|  ap_clk      |                                                                          |                                                               |              153 |            894 |
+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


