// Seed: 512046127
module module_0;
  assign id_0 = id_0;
  always id_1 = id_1;
  always
    if (id_0 - 1'b0) @(posedge id_1, posedge id_0) @(id_0) id_1 <= id_1;
    else id_1 <= 1;
endmodule
`default_nettype wire
`define pp_3 0
`define pp_4 0
module module_1 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
  assign id_3 = 1'b0;
  logic id_4, id_5;
  logic id_6 = 1;
endmodule
