/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  reg [19:0] _02_;
  reg [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire [20:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [21:0] celloutsig_1_16z;
  wire [12:0] celloutsig_1_17z;
  wire [17:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_1z & in_data[141]);
  assign celloutsig_0_4z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[74]);
  assign celloutsig_0_3z = ~(in_data[32] | celloutsig_0_0z);
  assign celloutsig_1_19z = ~((celloutsig_1_4z[5] | _00_) & (celloutsig_1_3z[0] | celloutsig_1_17z[4]));
  reg [9:0] _08_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 10'h000;
    else _08_ <= { in_data[126], celloutsig_1_7z };
  assign { _01_[9:3], _00_, _01_[1:0] } = _08_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 20'h00000;
    else _02_ <= { celloutsig_1_6z[17:11], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_3z[5:2], celloutsig_1_3z[3], celloutsig_1_3z[0], celloutsig_1_11z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _03_ <= 4'h0;
    else _03_ <= { in_data[40:38], celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[63:54], celloutsig_0_0z, celloutsig_0_0z } & { in_data[54:47], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_7z[7:1], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_14z } & { celloutsig_0_16z[5:2], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_1_8z = celloutsig_1_6z[17:12] >= in_data[109:104];
  assign celloutsig_0_12z = { celloutsig_0_5z[9:3], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z } >= { in_data[36:31], celloutsig_0_3z, _03_ };
  assign celloutsig_0_21z = celloutsig_0_5z[8:1] >= { celloutsig_0_7z[6:1], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_6z[14:7] <= { in_data[150:149], celloutsig_1_3z[5:2], celloutsig_1_3z[3], celloutsig_1_3z[0] };
  assign celloutsig_0_23z = { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_14z } || { celloutsig_0_16z[5:3], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_21z };
  assign celloutsig_0_8z = { _03_, celloutsig_0_0z, _03_, celloutsig_0_4z } < { in_data[89:88], _03_, _03_ };
  assign celloutsig_1_14z = { celloutsig_1_6z[15], celloutsig_1_11z, celloutsig_1_11z } % { 1'h1, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_13z[5:4], celloutsig_1_8z, celloutsig_1_4z[9], celloutsig_1_4z[9], celloutsig_1_4z[7:4], celloutsig_1_4z[5], celloutsig_1_4z[2:0] } % { 1'h1, celloutsig_1_16z[10:0], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_5z[6:0] };
  assign celloutsig_0_22z = { celloutsig_0_16z[6], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z } % { 1'h1, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_1_13z = { _01_[8:3], _00_, celloutsig_1_0z } * { celloutsig_1_3z[2], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_24z = { celloutsig_0_17z[7], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_16z } * celloutsig_0_17z[12:1];
  assign celloutsig_0_25z = { celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_22z } * { celloutsig_0_16z[5:3], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[47:31] != in_data[75:59];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z[5:2], celloutsig_1_3z[3], celloutsig_1_3z[0], celloutsig_1_3z[5:2], celloutsig_1_3z[3], celloutsig_1_3z[0], celloutsig_1_2z } != { in_data[170:168], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z[9], celloutsig_1_4z[9], celloutsig_1_4z[7:4], celloutsig_1_4z[5], celloutsig_1_4z[2:0] };
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } !== { celloutsig_0_5z[9:8], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_13z } !== celloutsig_0_1z[3:0];
  assign celloutsig_0_26z = celloutsig_0_1z[17:9] !== { celloutsig_0_24z[7:3], _03_ };
  assign celloutsig_0_15z = ~ _03_[2:0];
  assign celloutsig_1_6z = { celloutsig_1_3z[0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z[5:2], celloutsig_1_3z[3], celloutsig_1_3z[0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z[5:2], celloutsig_1_3z[3], celloutsig_1_3z[0], celloutsig_1_5z } | in_data[174:157];
  assign celloutsig_1_18z = { celloutsig_1_4z[9], celloutsig_1_4z[9], celloutsig_1_4z[7:4], celloutsig_1_4z[5], celloutsig_1_2z, celloutsig_1_4z[9], celloutsig_1_4z[9], celloutsig_1_4z[7:4], celloutsig_1_4z[5], celloutsig_1_4z[2:0] } | in_data[115:98];
  assign celloutsig_1_12z = & { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z[9], celloutsig_1_4z[7:4], celloutsig_1_4z[2:0], celloutsig_1_3z[5:2], celloutsig_1_3z[0], celloutsig_1_1z };
  assign celloutsig_1_0z = & in_data[183:177];
  assign celloutsig_0_9z = ^ celloutsig_0_7z[7:1];
  assign celloutsig_0_10z = ^ { in_data[72:71], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_7z = celloutsig_1_6z[14:6] >> celloutsig_1_6z[10:2];
  assign celloutsig_1_10z = { celloutsig_1_4z[6:4], celloutsig_1_4z[5] } >> { celloutsig_1_3z[3:2], celloutsig_1_3z[3], celloutsig_1_8z };
  assign celloutsig_0_1z = in_data[38:18] >> { in_data[50:32], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_16z = { _02_[14:0], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_14z } <<< in_data[121:100];
  assign celloutsig_0_16z = { _03_, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z } >>> { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_20z = ~((celloutsig_0_7z[0] & in_data[14]) | in_data[85]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[183]) | in_data[108]);
  assign celloutsig_0_11z = ~((celloutsig_0_7z[1] & celloutsig_0_8z) | (celloutsig_0_1z[10] & celloutsig_0_0z));
  assign { celloutsig_1_3z[4], celloutsig_1_3z[0], celloutsig_1_3z[3:2], celloutsig_1_3z[5] } = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, in_data[188] } | { in_data[175], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, in_data[176] };
  assign { celloutsig_1_4z[0], celloutsig_1_4z[1], celloutsig_1_4z[9], celloutsig_1_4z[6], celloutsig_1_4z[2], celloutsig_1_4z[5:4], celloutsig_1_4z[7] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z[4], celloutsig_1_3z[0], celloutsig_1_3z[3:2], celloutsig_1_3z[5] };
  assign _01_[2] = _00_;
  assign celloutsig_1_3z[1] = celloutsig_1_3z[3];
  assign { celloutsig_1_4z[8], celloutsig_1_4z[3] } = { celloutsig_1_4z[9], celloutsig_1_4z[5] };
  assign { out_data[145:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
