[synthesis-type]
tool=Synplify
[STRATEGY-LIST]
Normal=True, 0
[Normal]
synlibXRef=lc4k_vlg, Verilog.TASKLSVlog, 0, No
_vlog_std_v2001=lc4k_vlg, Verilog.TASKLSVlog, 0, True
_EdfFrequency=lc4k_vlg, Verilog.TASKLSVlog, 0, 200
_EdfInConsFile=lc4k_vlg, Verilog.TASKLSVlog, 0, 
_EdfSymFSM=lc4k_vlg, Verilog.TASKLSVlog, 0, True
_EdfFanin=lc4k_vlg, Verilog.TASKLSVlog, 0, 20
_EdfMaxMacrocell=lc4k_vlg, Verilog.TASKLSVlog, 0, 16
_EdfMapLogic=lc4k_vlg, Verilog.TASKLSVlog, 0, False
_EdfInsertIO=lc4k_vlg, Verilog.TASKLSVlog, 0, False
_EdfOutNetForm=lc4k_vlg, Verilog.TASKLSVlog, 0, None
_EdfNumCritPath=lc4k_vlg, Verilog.TASKLSVlog, 0, 3
_EdfUnconsClk=lc4k_vlg, Verilog.TASKLSVlog, 0, True
_EdfNumStartEnd=lc4k_vlg, Verilog.TASKLSVlog, 0, 0
