# 1.15.1 `SYSCTL` Register (offset = 00h) [reset = 0000h]

SYS Control Register

<a id="figure-1-21"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r0       | r0       | r0       | r0       | r0       | r0       | r0       | r0       |

| 7        | 6        | 5            | 4h          | 3        | 2          | 1        | 0           |
| -------- | -------- | ------------ | ----------- | -------- | ---------- | -------- | ----------- |
| Reserved | Reserved | `SYSJTAGPIN` | `SYSBSLIND` | Reserved | `SYSPMMPE` | Reserved | `SYSRIVECT` |
| r0       | r0       | rw-[0]       | rw-[0]      | r0       | rw-[0]     | r0       | rw-[0]      |

**Figure 1-21. `SYSCTL` Register**

<a id="table-1-13"></a>

| Bit  | Field        | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                       |
| ---- | ------------ | ---- | ----- | --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-8 | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                      |
| 7-6  | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                      |
| 5    | `SYSJTAGPIN` | RW   | 0h    | Dedicated JTAG pins enable. Setting this bit disables the shared digital functionality of the JTAG pins and permanently enables the JTAG function. This bit can only be set once. After the bit is set, it remains set until a BOR occurs.<br>0b = Shared JTAG pins (JTAG mode selectable by JTAG/SBW sequence)<br>1b = Dedicated JTAG pins (explicit 4-wire JTAG mode selection) |
| 4    | `SYSBSLIND`  | RW   | 0h    | BSL entry indication. This bit indicates a BSL entry sequence detected on the Spy-Bi-Wire pins.<br>0b = No BSL entry sequence detected<br>1b = BSL entry sequence detected                                                                                                                                                                                                        |
| 3    | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                      |
| 2    | `SYSPMMPE`   | RW   | 0h    | `PMM` access protect. This controls the accessibility of the `PMM` control registers. After the bit is set to 1, it only can be cleared by a BOR.<br>0b = Access from anywhere in memory<br>1b = Access only from the protected BSL segments                                                                                                                                      |
| 1    | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                      |
| 0    | `SYSRIVECT`  | RW   | 0h    | RAM-based interrupt vectors<br>0b = Interrupt vectors generated with end address TOP of lower 64KB of `FRAM` FFFFh<br>1b = Interrupt vectors generated with end address TOP of RAM                                                                                                                                                                                                |

**Table 1-13. `SYSCTL` Register Description**
