ARM GAS  /tmp/ccpeRyeH.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/spi.c"
  18              		.section	.text.MX_SPI2_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_SPI2_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_SPI2_Init:
  26              	.LFB65:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI2 init function */
  30:Core/Src/spi.c **** void MX_SPI2_Init(void)
  31:Core/Src/spi.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/ccpeRyeH.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  40:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  36              		.loc 1 40 3 view .LVU1
  37              		.loc 1 40 18 is_stmt 0 view .LVU2
  38 0002 0D48     		ldr	r0, .L5
  39 0004 0D4B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 41 3 is_stmt 1 view .LVU3
  42              		.loc 1 41 19 is_stmt 0 view .LVU4
  43 0008 4FF48273 		mov	r3, #260
  44 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 42 3 is_stmt 1 view .LVU5
  46              		.loc 1 42 24 is_stmt 0 view .LVU6
  47 000e 0023     		movs	r3, #0
  48 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  49              		.loc 1 43 3 is_stmt 1 view .LVU7
  50              		.loc 1 43 23 is_stmt 0 view .LVU8
  51 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  52              		.loc 1 44 3 is_stmt 1 view .LVU9
  53              		.loc 1 44 26 is_stmt 0 view .LVU10
  54 0014 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  55              		.loc 1 45 3 is_stmt 1 view .LVU11
  56              		.loc 1 45 23 is_stmt 0 view .LVU12
  57 0016 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  58              		.loc 1 46 3 is_stmt 1 view .LVU13
  59              		.loc 1 46 18 is_stmt 0 view .LVU14
  60 0018 4FF40072 		mov	r2, #512
  61 001c 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  62              		.loc 1 47 3 is_stmt 1 view .LVU15
  63              		.loc 1 47 32 is_stmt 0 view .LVU16
  64 001e C361     		str	r3, [r0, #28]
  48:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  65              		.loc 1 48 3 is_stmt 1 view .LVU17
  66              		.loc 1 48 23 is_stmt 0 view .LVU18
  67 0020 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccpeRyeH.s 			page 3


  49:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  68              		.loc 1 49 3 is_stmt 1 view .LVU19
  69              		.loc 1 49 21 is_stmt 0 view .LVU20
  70 0022 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  71              		.loc 1 50 3 is_stmt 1 view .LVU21
  72              		.loc 1 50 29 is_stmt 0 view .LVU22
  73 0024 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
  74              		.loc 1 51 3 is_stmt 1 view .LVU23
  75              		.loc 1 51 28 is_stmt 0 view .LVU24
  76 0026 0A23     		movs	r3, #10
  77 0028 C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  78              		.loc 1 52 3 is_stmt 1 view .LVU25
  79              		.loc 1 52 7 is_stmt 0 view .LVU26
  80 002a FFF7FEFF 		bl	HAL_SPI_Init
  81              	.LVL0:
  82              		.loc 1 52 6 discriminator 1 view .LVU27
  83 002e 00B9     		cbnz	r0, .L4
  84              	.L1:
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  85              		.loc 1 60 1 view .LVU28
  86 0030 08BD     		pop	{r3, pc}
  87              	.L4:
  54:Core/Src/spi.c ****   }
  88              		.loc 1 54 5 is_stmt 1 view .LVU29
  89 0032 FFF7FEFF 		bl	Error_Handler
  90              	.LVL1:
  91              		.loc 1 60 1 is_stmt 0 view .LVU30
  92 0036 FBE7     		b	.L1
  93              	.L6:
  94              		.align	2
  95              	.L5:
  96 0038 00000000 		.word	hspi2
  97 003c 00380040 		.word	1073756160
  98              		.cfi_endproc
  99              	.LFE65:
 101              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 102              		.align	1
 103              		.global	HAL_SPI_MspInit
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 108              	HAL_SPI_MspInit:
 109              	.LVL2:
 110              	.LFB66:
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
ARM GAS  /tmp/ccpeRyeH.s 			page 4


 111              		.loc 1 63 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 24
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		.loc 1 63 1 is_stmt 0 view .LVU32
 116 0000 10B5     		push	{r4, lr}
 117              	.LCFI1:
 118              		.cfi_def_cfa_offset 8
 119              		.cfi_offset 4, -8
 120              		.cfi_offset 14, -4
 121 0002 86B0     		sub	sp, sp, #24
 122              	.LCFI2:
 123              		.cfi_def_cfa_offset 32
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 124              		.loc 1 65 3 is_stmt 1 view .LVU33
 125              		.loc 1 65 20 is_stmt 0 view .LVU34
 126 0004 0023     		movs	r3, #0
 127 0006 0293     		str	r3, [sp, #8]
 128 0008 0393     		str	r3, [sp, #12]
 129 000a 0493     		str	r3, [sp, #16]
 130 000c 0593     		str	r3, [sp, #20]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 131              		.loc 1 66 3 is_stmt 1 view .LVU35
 132              		.loc 1 66 15 is_stmt 0 view .LVU36
 133 000e 0268     		ldr	r2, [r0]
 134              		.loc 1 66 5 view .LVU37
 135 0010 174B     		ldr	r3, .L11
 136 0012 9A42     		cmp	r2, r3
 137 0014 01D0     		beq	.L10
 138              	.LVL3:
 139              	.L7:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI2 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
  76:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
  77:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
  78:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
  79:Core/Src/spi.c ****     */
  80:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  83:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  84:Core/Src/spi.c **** 
  85:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  87:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  89:Core/Src/spi.c **** 
  90:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
  91:Core/Src/spi.c **** 
ARM GAS  /tmp/ccpeRyeH.s 			page 5


  92:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
  93:Core/Src/spi.c ****   }
  94:Core/Src/spi.c **** }
 140              		.loc 1 94 1 view .LVU38
 141 0016 06B0     		add	sp, sp, #24
 142              	.LCFI3:
 143              		.cfi_remember_state
 144              		.cfi_def_cfa_offset 8
 145              		@ sp needed
 146 0018 10BD     		pop	{r4, pc}
 147              	.LVL4:
 148              	.L10:
 149              	.LCFI4:
 150              		.cfi_restore_state
  72:Core/Src/spi.c **** 
 151              		.loc 1 72 5 is_stmt 1 view .LVU39
 152              	.LBB2:
  72:Core/Src/spi.c **** 
 153              		.loc 1 72 5 view .LVU40
  72:Core/Src/spi.c **** 
 154              		.loc 1 72 5 view .LVU41
 155 001a 03F5EC33 		add	r3, r3, #120832
 156 001e DA69     		ldr	r2, [r3, #28]
 157 0020 42F48042 		orr	r2, r2, #16384
 158 0024 DA61     		str	r2, [r3, #28]
  72:Core/Src/spi.c **** 
 159              		.loc 1 72 5 view .LVU42
 160 0026 DA69     		ldr	r2, [r3, #28]
 161 0028 02F48042 		and	r2, r2, #16384
 162 002c 0092     		str	r2, [sp]
  72:Core/Src/spi.c **** 
 163              		.loc 1 72 5 view .LVU43
 164 002e 009A     		ldr	r2, [sp]
 165              	.LBE2:
  72:Core/Src/spi.c **** 
 166              		.loc 1 72 5 view .LVU44
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 167              		.loc 1 74 5 view .LVU45
 168              	.LBB3:
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 169              		.loc 1 74 5 view .LVU46
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 170              		.loc 1 74 5 view .LVU47
 171 0030 9A69     		ldr	r2, [r3, #24]
 172 0032 42F00802 		orr	r2, r2, #8
 173 0036 9A61     		str	r2, [r3, #24]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 174              		.loc 1 74 5 view .LVU48
 175 0038 9B69     		ldr	r3, [r3, #24]
 176 003a 03F00803 		and	r3, r3, #8
 177 003e 0193     		str	r3, [sp, #4]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 178              		.loc 1 74 5 view .LVU49
 179 0040 019B     		ldr	r3, [sp, #4]
 180              	.LBE3:
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 181              		.loc 1 74 5 view .LVU50
ARM GAS  /tmp/ccpeRyeH.s 			page 6


  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 182              		.loc 1 80 5 view .LVU51
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183              		.loc 1 80 25 is_stmt 0 view .LVU52
 184 0042 4FF42043 		mov	r3, #40960
 185 0046 0293     		str	r3, [sp, #8]
  81:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 186              		.loc 1 81 5 is_stmt 1 view .LVU53
  81:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 187              		.loc 1 81 26 is_stmt 0 view .LVU54
 188 0048 0223     		movs	r3, #2
 189 004a 0393     		str	r3, [sp, #12]
  82:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 190              		.loc 1 82 5 is_stmt 1 view .LVU55
  82:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 191              		.loc 1 82 27 is_stmt 0 view .LVU56
 192 004c 0323     		movs	r3, #3
 193 004e 0593     		str	r3, [sp, #20]
  83:Core/Src/spi.c **** 
 194              		.loc 1 83 5 is_stmt 1 view .LVU57
 195 0050 084C     		ldr	r4, .L11+4
 196 0052 02A9     		add	r1, sp, #8
 197 0054 2046     		mov	r0, r4
 198              	.LVL5:
  83:Core/Src/spi.c **** 
 199              		.loc 1 83 5 is_stmt 0 view .LVU58
 200 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL6:
  85:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 85 5 is_stmt 1 view .LVU59
  85:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 203              		.loc 1 85 25 is_stmt 0 view .LVU60
 204 005a 4FF48043 		mov	r3, #16384
 205 005e 0293     		str	r3, [sp, #8]
  86:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 86 5 is_stmt 1 view .LVU61
  86:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 86 26 is_stmt 0 view .LVU62
 208 0060 0023     		movs	r3, #0
 209 0062 0393     		str	r3, [sp, #12]
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 210              		.loc 1 87 5 is_stmt 1 view .LVU63
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 211              		.loc 1 87 26 is_stmt 0 view .LVU64
 212 0064 0493     		str	r3, [sp, #16]
  88:Core/Src/spi.c **** 
 213              		.loc 1 88 5 is_stmt 1 view .LVU65
 214 0066 02A9     		add	r1, sp, #8
 215 0068 2046     		mov	r0, r4
 216 006a FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL7:
 218              		.loc 1 94 1 is_stmt 0 view .LVU66
 219 006e D2E7     		b	.L7
 220              	.L12:
 221              		.align	2
 222              	.L11:
 223 0070 00380040 		.word	1073756160
ARM GAS  /tmp/ccpeRyeH.s 			page 7


 224 0074 000C0140 		.word	1073810432
 225              		.cfi_endproc
 226              	.LFE66:
 228              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 229              		.align	1
 230              		.global	HAL_SPI_MspDeInit
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 235              	HAL_SPI_MspDeInit:
 236              	.LVL8:
 237              	.LFB67:
  95:Core/Src/spi.c **** 
  96:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  97:Core/Src/spi.c **** {
 238              		.loc 1 97 1 is_stmt 1 view -0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242              		.loc 1 97 1 is_stmt 0 view .LVU68
 243 0000 08B5     		push	{r3, lr}
 244              	.LCFI5:
 245              		.cfi_def_cfa_offset 8
 246              		.cfi_offset 3, -8
 247              		.cfi_offset 14, -4
  98:Core/Src/spi.c **** 
  99:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 248              		.loc 1 99 3 is_stmt 1 view .LVU69
 249              		.loc 1 99 15 is_stmt 0 view .LVU70
 250 0002 0268     		ldr	r2, [r0]
 251              		.loc 1 99 5 view .LVU71
 252 0004 074B     		ldr	r3, .L17
 253 0006 9A42     		cmp	r2, r3
 254 0008 00D0     		beq	.L16
 255              	.LVL9:
 256              	.L13:
 100:Core/Src/spi.c ****   {
 101:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 104:Core/Src/spi.c ****     /* Peripheral clock disable */
 105:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 108:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 109:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 110:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 111:Core/Src/spi.c ****     */
 112:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 113:Core/Src/spi.c **** 
 114:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 117:Core/Src/spi.c ****   }
 118:Core/Src/spi.c **** }
 257              		.loc 1 118 1 view .LVU72
 258 000a 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccpeRyeH.s 			page 8


 259              	.LVL10:
 260              	.L16:
 105:Core/Src/spi.c **** 
 261              		.loc 1 105 5 is_stmt 1 view .LVU73
 262 000c 064A     		ldr	r2, .L17+4
 263 000e D369     		ldr	r3, [r2, #28]
 264 0010 23F48043 		bic	r3, r3, #16384
 265 0014 D361     		str	r3, [r2, #28]
 112:Core/Src/spi.c **** 
 266              		.loc 1 112 5 view .LVU74
 267 0016 4FF46041 		mov	r1, #57344
 268 001a 0448     		ldr	r0, .L17+8
 269              	.LVL11:
 112:Core/Src/spi.c **** 
 270              		.loc 1 112 5 is_stmt 0 view .LVU75
 271 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 272              	.LVL12:
 273              		.loc 1 118 1 view .LVU76
 274 0020 F3E7     		b	.L13
 275              	.L18:
 276 0022 00BF     		.align	2
 277              	.L17:
 278 0024 00380040 		.word	1073756160
 279 0028 00100240 		.word	1073876992
 280 002c 000C0140 		.word	1073810432
 281              		.cfi_endproc
 282              	.LFE67:
 284              		.global	hspi2
 285              		.section	.bss.hspi2,"aw",%nobits
 286              		.align	2
 289              	hspi2:
 290 0000 00000000 		.space	88
 290      00000000 
 290      00000000 
 290      00000000 
 290      00000000 
 291              		.text
 292              	.Letext0:
 293              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 294              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 295              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 296              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 297              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 298              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 299              		.file 8 "Core/Inc/spi.h"
 300              		.file 9 "Core/Inc/main.h"
ARM GAS  /tmp/ccpeRyeH.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/ccpeRyeH.s:19     .text.MX_SPI2_Init:00000000 $t
     /tmp/ccpeRyeH.s:25     .text.MX_SPI2_Init:00000000 MX_SPI2_Init
     /tmp/ccpeRyeH.s:96     .text.MX_SPI2_Init:00000038 $d
     /tmp/ccpeRyeH.s:289    .bss.hspi2:00000000 hspi2
     /tmp/ccpeRyeH.s:102    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccpeRyeH.s:108    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccpeRyeH.s:223    .text.HAL_SPI_MspInit:00000070 $d
     /tmp/ccpeRyeH.s:229    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccpeRyeH.s:235    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccpeRyeH.s:278    .text.HAL_SPI_MspDeInit:00000024 $d
     /tmp/ccpeRyeH.s:286    .bss.hspi2:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
