Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 06:28:47 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_77/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.028        0.000                      0                 1183        0.002        0.000                      0                 1183        1.918        0.000                       0                  1184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.193}        4.386           227.998         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.028        0.000                      0                 1183        0.002        0.000                      0                 1183        1.918        0.000                       0                  1184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (vclock rise@4.386ns - vclock rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.968ns (45.524%)  route 2.355ns (54.476%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 5.702 - 4.386 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.762ns (routing 0.001ns, distribution 0.761ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.001ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1183, routed)        0.762     1.708    demux/CLK
    SLICE_X113Y500       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y500       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.784 r  demux/sel_reg[0]/Q
                         net (fo=69, routed)          0.211     1.995    demux/sel[0]
    SLICE_X114Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.191     2.186 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=36, routed)          0.341     2.527    demux/sel_reg[0]_0[4]
    SLICE_X114Y496       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     2.650 r  demux/sel[8]_i_234/O
                         net (fo=1, routed)           0.010     2.660    demux/sel[8]_i_234_n_0
    SLICE_X114Y496       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     2.815 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     2.841    demux/sel_reg[8]_i_196_n_0
    SLICE_X114Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     2.918 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.194     3.112    demux_n_10
    SLICE_X113Y497       LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.163     3.275 r  sel[8]_i_135/O
                         net (fo=2, routed)           0.155     3.430    sel[8]_i_135_n_0
    SLICE_X113Y497       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.531 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.015     3.546    demux/sel[8]_i_73_0[6]
    SLICE_X113Y497       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.663 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     3.689    demux/sel_reg[8]_i_81_n_0
    SLICE_X113Y498       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.771 r  demux/sel_reg[8]_i_77/O[3]
                         net (fo=2, routed)           0.284     4.055    demux_n_87
    SLICE_X112Y497       LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     4.122 r  sel[8]_i_30/O
                         net (fo=2, routed)           0.134     4.256    sel[8]_i_30_n_0
    SLICE_X112Y497       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.355 r  sel[8]_i_38/O
                         net (fo=1, routed)           0.010     4.365    demux/sel[8]_i_25_0[7]
    SLICE_X112Y497       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.480 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     4.506    demux/sel_reg[8]_i_19_n_0
    SLICE_X112Y498       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.562 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.312     4.874    demux_n_104
    SLICE_X112Y499       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.078 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.118     5.196    sel_reg[8]_i_18_n_11
    SLICE_X112Y500       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.232 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.010     5.242    demux/sel_reg[5]_0[6]
    SLICE_X112Y500       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.357 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.383    demux/sel_reg[8]_i_4_n_0
    SLICE_X112Y501       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.439 r  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.300     5.739    demux/sel_reg[8]_i_5_n_15
    SLICE_X113Y500       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.776 r  demux/sel[2]_i_2/O
                         net (fo=1, routed)           0.091     5.867    demux/sel[2]_i_2_n_0
    SLICE_X113Y500       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     5.965 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.066     6.031    demux/sel20_in[2]
    SLICE_X113Y500       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.386     4.386 r  
    AP13                                              0.000     4.386 r  clk (IN)
                         net (fo=0)                   0.000     4.386    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.731 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.731    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.731 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.018    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.042 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1183, routed)        0.660     5.702    demux/CLK
    SLICE_X113Y500       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.368     6.070    
                         clock uncertainty           -0.035     6.034    
    SLICE_X113Y500       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.059    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  0.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 demux/genblk1[277].z_reg[277][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            genblk1[277].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      0.653ns (routing 0.001ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.001ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1183, routed)        0.653     1.309    demux/CLK
    SLICE_X118Y510       FDRE                                         r  demux/genblk1[277].z_reg[277][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y510       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.367 r  demux/genblk1[277].z_reg[277][2]/Q
                         net (fo=1, routed)           0.068     1.435    genblk1[277].reg_in/D[2]
    SLICE_X118Y511       FDRE                                         r  genblk1[277].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1183, routed)        0.783     1.729    genblk1[277].reg_in/CLK
    SLICE_X118Y511       FDRE                                         r  genblk1[277].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.359     1.371    
    SLICE_X118Y511       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.433    genblk1[277].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.002    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.193 }
Period(ns):         4.386
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.386       3.096      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.193       1.918      SLICE_X115Y495  demux/genblk1[119].z_reg[119][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.193       1.918      SLICE_X118Y497  demux/genblk1[63].z_reg[63][0]/C



