Generating HDL for page 13.66.08.1 F CH TAPE CONTROLS at 8/9/2020 1:41:57 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_13_66_08_1_F_CH_TAPE_CONTROLS_tb.vhdl, generating default test bench code.
Generating Statement for block at 5A with output pin(s) of OUT_5A_F
	and inputs of PS_M_OR_L_OP_CODES,PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD,PS_F_CH_TAPE_CALL
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_3A_A
	and inputs of OUT_5A_F,OUT_3B_B
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_K
	and inputs of OUT_3A_A
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_1A_A
	and inputs of OUT_2A_K
	and logic function of EQUAL
Generating Statement for block at 5B with output pin(s) of OUT_5B_E
	and inputs of PS_F_CH_TAPE_CALL,PS_M_OR_L_OP_CODES,PS_W_OR_X_SYMBOL_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_B
	and inputs of PS_F_CH_TAPE_CALL,PS_A_SYMBOL_OP_MODIFIER,PS_UNIT_CTRL_OP_CODE
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_E
	and inputs of OUT_5B_E
	and logic function of EQUAL
Generating Statement for block at 5C with output pin(s) of OUT_5C_D
	and inputs of PS_F_CH_TAPE_CALL,PS_UNIT_CTRL_OP_CODE,PS_M_SYMBOL_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_G
	and inputs of OUT_5C_D
	and logic function of EQUAL
Generating Statement for block at 5D with output pin(s) of OUT_5D_C
	and inputs of PS_I_RING_7_TIME,PS_UNIT_CTRL_OP_CODE,PS_E_SYMBOL_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_G
	and inputs of MS_F_CH_BUSY_BUS,PS_LOZENGE_OR_ASTERISK
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_H
	and inputs of OUT_DOT_4D
	and logic function of EQUAL
Generating Statement for block at 5E with output pin(s) of OUT_5E_C
	and inputs of PS_F_CH_TAPE_CALL,PS_UNIT_CTRL_OP_CODE,PS_U_SYMBOL_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_A
	and inputs of OUT_5E_C
	and logic function of EQUAL
Generating Statement for block at 5F with output pin(s) of OUT_5F_E
	and inputs of PS_UNIT_CTRL_OP_CODE,PS_F_CH_TAPE_CALL,PS_R_SYMBOL_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_E
	and inputs of OUT_5F_E
	and logic function of EQUAL
Generating Statement for block at 5H with output pin(s) of OUT_5H_D
	and inputs of PS_UNIT_CTRL_OP_CODE,PS_F_CH_TAPE_CALL,PS_B_SYMBOL_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 2I with output pin(s) of OUT_2I_G
	and inputs of OUT_5H_D
	and logic function of EQUAL
Generating Statement for block at 4D with output pin(s) of OUT_DOT_4D
	and inputs of OUT_5D_C,OUT_4D_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MC_READ_TAPE_CALL_STAR_F_CH
	from gate output OUT_1A_A
Generating output sheet edge signal assignment to 
	signal MC_WRITE_TAPE_CALL_STAR_F_CH
	from gate output OUT_1B_E
Generating output sheet edge signal assignment to 
	signal MC_WRITE_TAPE_MK_CALL_STAR_F_CH
	from gate output OUT_1C_G
Generating output sheet edge signal assignment to 
	signal MC_ERASE_CALL_STAR_F_CH
	from gate output OUT_1D_H
Generating output sheet edge signal assignment to 
	signal MC_REWIND_UNLOAD_STAR_F_CH
	from gate output OUT_1E_A
Generating output sheet edge signal assignment to 
	signal MC_REWIND_CALL_STAR_F_CH
	from gate output OUT_2G_E
Generating output sheet edge signal assignment to 
	signal MC_BACKSPACE_CALL_STAR_F_CH
	from gate output OUT_2I_G
