{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551144277641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551144277645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 18:24:37 2019 " "Processing started: Mon Feb 25 18:24:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551144277645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144277645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_9-4 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_9-4 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144277645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551144277937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551144277937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144285070 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144285070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/char_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144285072 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144285072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_prec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_prec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_prec-clock_div_prec_arch " "Found design unit 1: clock_div_prec-clock_div_prec_arch" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/clock_div_prec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144285073 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_prec " "Found entity 1: clock_div_prec" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/clock_div_prec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144285073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-BCD_arch " "Found design unit 1: BCD-BCD_arch" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144285075 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144285075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551144285094 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..1\] top.vhd(15) " "Using initial value X (don't care) for net \"LEDR\[9..1\]\" at top.vhd(15)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285095 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[7..1\] top.vhd(16) " "Using initial value X (don't care) for net \"GPIO_1\[7..1\]\" at top.vhd(16)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285095 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_prec clock_div_prec:Tick0 " "Elaborating entity \"clock_div_prec\" for hierarchy \"clock_div_prec:Tick0\"" {  } { { "top.vhd" "Tick0" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144285096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:BDC_er " "Elaborating entity \"BCD\" for hierarchy \"BCD:BDC_er\"" {  } { { "top.vhd" "BDC_er" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144285097 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig0 BCD.vhd(23) " "VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable \"sig0\", which holds its previous value in one or more paths through the process" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551144285101 "|top|BCD:BDC_er"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig1 BCD.vhd(23) " "VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable \"sig1\", which holds its previous value in one or more paths through the process" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551144285101 "|top|BCD:BDC_er"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig2 BCD.vhd(23) " "VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable \"sig2\", which holds its previous value in one or more paths through the process" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551144285101 "|top|BCD:BDC_er"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig3 BCD.vhd(23) " "VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable \"sig3\", which holds its previous value in one or more paths through the process" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551144285101 "|top|BCD:BDC_er"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig4 BCD.vhd(23) " "VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable \"sig4\", which holds its previous value in one or more paths through the process" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551144285101 "|top|BCD:BDC_er"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig5 BCD.vhd(23) " "VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable \"sig5\", which holds its previous value in one or more paths through the process" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551144285101 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig5\[0\] BCD.vhd(23) " "Inferred latch for \"sig5\[0\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285104 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig5\[1\] BCD.vhd(23) " "Inferred latch for \"sig5\[1\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285104 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig5\[2\] BCD.vhd(23) " "Inferred latch for \"sig5\[2\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285104 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig5\[3\] BCD.vhd(23) " "Inferred latch for \"sig5\[3\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285104 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig4\[0\] BCD.vhd(23) " "Inferred latch for \"sig4\[0\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285104 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig4\[1\] BCD.vhd(23) " "Inferred latch for \"sig4\[1\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285104 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig4\[2\] BCD.vhd(23) " "Inferred latch for \"sig4\[2\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285104 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig4\[3\] BCD.vhd(23) " "Inferred latch for \"sig4\[3\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285104 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3\[0\] BCD.vhd(23) " "Inferred latch for \"sig3\[0\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3\[1\] BCD.vhd(23) " "Inferred latch for \"sig3\[1\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3\[2\] BCD.vhd(23) " "Inferred latch for \"sig3\[2\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3\[3\] BCD.vhd(23) " "Inferred latch for \"sig3\[3\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2\[0\] BCD.vhd(23) " "Inferred latch for \"sig2\[0\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2\[1\] BCD.vhd(23) " "Inferred latch for \"sig2\[1\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2\[2\] BCD.vhd(23) " "Inferred latch for \"sig2\[2\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2\[3\] BCD.vhd(23) " "Inferred latch for \"sig2\[3\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1\[0\] BCD.vhd(23) " "Inferred latch for \"sig1\[0\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1\[1\] BCD.vhd(23) " "Inferred latch for \"sig1\[1\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1\[2\] BCD.vhd(23) " "Inferred latch for \"sig1\[2\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1\[3\] BCD.vhd(23) " "Inferred latch for \"sig1\[3\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig0\[0\] BCD.vhd(23) " "Inferred latch for \"sig0\[0\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285105 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig0\[1\] BCD.vhd(23) " "Inferred latch for \"sig0\[1\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285106 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig0\[2\] BCD.vhd(23) " "Inferred latch for \"sig0\[2\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285106 "|top|BCD:BDC_er"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig0\[3\] BCD.vhd(23) " "Inferred latch for \"sig0\[3\]\" at BCD.vhd(23)" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285106 "|top|BCD:BDC_er"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:C0 " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:C0\"" {  } { { "top.vhd" "C0" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144285113 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod10\"" {  } { { "BCD.vhd" "Mod10" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod11\"" {  } { { "BCD.vhd" "Mod11" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod12\"" {  } { { "BCD.vhd" "Mod12" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod13\"" {  } { { "BCD.vhd" "Mod13" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod14\"" {  } { { "BCD.vhd" "Mod14" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod6\"" {  } { { "BCD.vhd" "Mod6" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod7\"" {  } { { "BCD.vhd" "Mod7" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod8\"" {  } { { "BCD.vhd" "Mod8" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod9\"" {  } { { "BCD.vhd" "Mod9" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod1\"" {  } { { "BCD.vhd" "Mod1" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod2\"" {  } { { "BCD.vhd" "Mod2" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod3\"" {  } { { "BCD.vhd" "Mod3" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod4\"" {  } { { "BCD.vhd" "Mod4" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod5\"" {  } { { "BCD.vhd" "Mod5" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Mod0\"" {  } { { "BCD.vhd" "Mod0" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div9\"" {  } { { "BCD.vhd" "Div9" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div2\"" {  } { { "BCD.vhd" "Div2" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div5\"" {  } { { "BCD.vhd" "Div5" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div14\"" {  } { { "BCD.vhd" "Div14" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div0\"" {  } { { "BCD.vhd" "Div0" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div8\"" {  } { { "BCD.vhd" "Div8" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div1\"" {  } { { "BCD.vhd" "Div1" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div4\"" {  } { { "BCD.vhd" "Div4" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div13\"" {  } { { "BCD.vhd" "Div13" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div3\"" {  } { { "BCD.vhd" "Div3" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div12\"" {  } { { "BCD.vhd" "Div12" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div7\"" {  } { { "BCD.vhd" "Div7" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div11\"" {  } { { "BCD.vhd" "Div11" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div6\"" {  } { { "BCD.vhd" "Div6" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BDC_er\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BDC_er\|Div10\"" {  } { { "BCD.vhd" "Div10" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551144285533 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551144285533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BDC_er\|lpm_divide:Mod10 " "Elaborated megafunction instantiation \"BCD:BDC_er\|lpm_divide:Mod10\"" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144285726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BDC_er\|lpm_divide:Mod10 " "Instantiated megafunction \"BCD:BDC_er\|lpm_divide:Mod10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285727 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551144285727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_85m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144285765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144285774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_s2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144285811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144285811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BDC_er\|lpm_divide:Mod11 " "Elaborated megafunction instantiation \"BCD:BDC_er\|lpm_divide:Mod11\"" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 109 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144285887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BDC_er\|lpm_divide:Mod11 " "Instantiated megafunction \"BCD:BDC_er\|lpm_divide:Mod11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285887 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 109 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551144285887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BDC_er\|lpm_divide:Mod12 " "Elaborated megafunction instantiation \"BCD:BDC_er\|lpm_divide:Mod12\"" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144285898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BDC_er\|lpm_divide:Mod12 " "Instantiated megafunction \"BCD:BDC_er\|lpm_divide:Mod12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285898 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551144285898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BDC_er\|lpm_divide:Mod13 " "Elaborated megafunction instantiation \"BCD:BDC_er\|lpm_divide:Mod13\"" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144285910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BDC_er\|lpm_divide:Mod13 " "Instantiated megafunction \"BCD:BDC_er\|lpm_divide:Mod13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285910 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551144285910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BDC_er\|lpm_divide:Mod14 " "Elaborated megafunction instantiation \"BCD:BDC_er\|lpm_divide:Mod14\"" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144285921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BDC_er\|lpm_divide:Mod14 " "Instantiated megafunction \"BCD:BDC_er\|lpm_divide:Mod14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144285921 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551144285921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BDC_er\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"BCD:BDC_er\|lpm_divide:Div9\"" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144286079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BDC_er\|lpm_divide:Div9 " "Instantiated megafunction \"BCD:BDC_er\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286080 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551144286080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BDC_er\|lpm_divide:Div8 " "Elaborated megafunction instantiation \"BCD:BDC_er\|lpm_divide:Div8\"" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144286283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BDC_er\|lpm_divide:Div8 " "Instantiated megafunction \"BCD:BDC_er\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286283 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551144286283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "db/lpm_divide_mbm.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_mbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BDC_er\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"BCD:BDC_er\|lpm_divide:Div3\"" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144286507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BDC_er\|lpm_divide:Div3 " "Instantiated megafunction \"BCD:BDC_er\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286507 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551144286507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BDC_er\|lpm_divide:Div11 " "Elaborated megafunction instantiation \"BCD:BDC_er\|lpm_divide:Div11\"" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144286744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BDC_er\|lpm_divide:Div11 " "Instantiated megafunction \"BCD:BDC_er\|lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286744 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551144286744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144286816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144286816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BDC_er\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"BCD:BDC_er\|lpm_divide:Div10\"" {  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144286996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BDC_er\|lpm_divide:Div10 " "Instantiated megafunction \"BCD:BDC_er\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551144286997 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551144286997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_7dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144287028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144287028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144287039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144287039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551144287073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144287073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig5\[3\] " "Latch BCD:BDC_er\|sig5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[3\] " "Ports D and ENA on the latch are fed by the same signal cnt\[3\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288685 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig5\[1\] " "Latch BCD:BDC_er\|sig5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal cnt\[1\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288685 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig5\[0\] " "Latch BCD:BDC_er\|sig5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[9\] " "Ports D and ENA on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288685 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig5\[2\] " "Latch BCD:BDC_er\|sig5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288685 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig4\[3\] " "Latch BCD:BDC_er\|sig4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288685 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig4\[1\] " "Latch BCD:BDC_er\|sig4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288685 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig4\[0\] " "Latch BCD:BDC_er\|sig4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig4\[2\] " "Latch BCD:BDC_er\|sig4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig3\[3\] " "Latch BCD:BDC_er\|sig3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig3\[1\] " "Latch BCD:BDC_er\|sig3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig3\[0\] " "Latch BCD:BDC_er\|sig3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig3\[2\] " "Latch BCD:BDC_er\|sig3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig2\[3\] " "Latch BCD:BDC_er\|sig2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig2\[1\] " "Latch BCD:BDC_er\|sig2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig2\[0\] " "Latch BCD:BDC_er\|sig2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig2\[2\] " "Latch BCD:BDC_er\|sig2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig1\[3\] " "Latch BCD:BDC_er\|sig1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[17\] " "Ports D and ENA on the latch are fed by the same signal cnt\[17\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288686 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig1\[1\] " "Latch BCD:BDC_er\|sig1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[17\] " "Ports D and ENA on the latch are fed by the same signal cnt\[17\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig1\[0\] " "Latch BCD:BDC_er\|sig1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[17\] " "Ports D and ENA on the latch are fed by the same signal cnt\[17\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig1\[2\] " "Latch BCD:BDC_er\|sig1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[17\] " "Ports D and ENA on the latch are fed by the same signal cnt\[17\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig0\[0\] " "Latch BCD:BDC_er\|sig0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig0\[1\] " "Latch BCD:BDC_er\|sig0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig0\[2\] " "Latch BCD:BDC_er\|sig0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD:BDC_er\|sig0\[3\] " "Latch BCD:BDC_er\|sig0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[23\] " "Ports D and ENA on the latch are fed by the same signal cnt\[23\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cnt\[9\] " "Ports ENA and CLR on the latch are fed by the same signal cnt\[9\]" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551144288687 ""}  } { { "BCD.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551144288687 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[1\] GND " "Pin \"GPIO_1\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|GPIO_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[2\] GND " "Pin \"GPIO_1\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|GPIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[3\] GND " "Pin \"GPIO_1\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|GPIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Pin \"GPIO_1\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|GPIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[5\] GND " "Pin \"GPIO_1\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|GPIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Pin \"GPIO_1\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|GPIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[7\] GND " "Pin \"GPIO_1\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551144308729 "|top|GPIO_1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551144308729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551144309645 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt\[0\] Low " "Register cnt\[0\] will power up to Low" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd" 62 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551144310057 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:Tick0\|count\[31\] Low " "Register clock_div_prec:Tick0\|count\[31\] will power up to Low" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/clock_div_prec.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551144310057 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:Tick0\|count\[0\] Low " "Register clock_div_prec:Tick0\|count\[0\] will power up to Low" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab 9-4/clock_div_prec.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551144310057 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1551144310057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551144312536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551144313419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551144313419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15038 " "Implemented 15038 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551144314043 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551144314043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14974 " "Implemented 14974 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551144314043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551144314043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "820 " "Peak virtual memory: 820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551144314068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 18:25:14 2019 " "Processing ended: Mon Feb 25 18:25:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551144314068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551144314068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551144314068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551144314068 ""}
