 
****************************************
Report : area
Design : Diffe_TOP
Version: K-2015.06
Date   : Wed Oct  2 07:05:32 2024
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                         5858
Number of nets:                         62482
Number of cells:                        40615
Number of combinational cells:          39683
Number of sequential cells:               898
Number of macros/black boxes:               0
Number of buf/inv:                       2098
Number of references:                      10

Combinational area:             674293.818382
Buf/Inv area:                     7500.286015
Noncombinational area:           21756.006025
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                696049.824407
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes   Design
--------------------------------  -----------  -------  -----------  ----------  ------  ------------------------------
Diffe_TOP                         696049.8244    100.0       0.0000      0.0000  0.0000  Diffe_TOP
U0_CHECK_2                          1700.3315      0.2     764.8550     25.8874  0.0000  CHECK_2
U0_CHECK_2/eq_23                     909.5891      0.1     909.5891      0.0000  0.0000  CHECK_2_DW01_cmp6_0
U0_CLC_R1                         122263.8375     17.6     376.5440   1656.7936  0.0000  CLC_R1
U0_CLC_R1/div_32                   65485.7089      9.4   65485.7089      0.0000  0.0000  CLC_R1_DW_div_uns_0
U0_CLC_R1/mult_32                  52580.8397      7.6   52580.8397      0.0000  0.0000  CLC_R1_DW02_mult_0
U0_CLC_R1/sub_32                    2163.9513      0.3    2163.9513      0.0000  0.0000  CLC_R1_DW01_sub_0
U0_CLC_R2                         122263.8375     17.6     376.5440   1656.7936  0.0000  CLC_R2
U0_CLC_R2/div_24                   65485.7089      9.4   65485.7089      0.0000  0.0000  CLC_R2_DW_div_uns_0
U0_CLC_R2/mult_24                  52580.8397      7.6   52580.8397      0.0000  0.0000  CLC_R2_DW02_mult_0
U0_CLC_R2/sub_24                    2163.9513      0.3    2163.9513      0.0000  0.0000  CLC_R2_DW01_sub_0
U0_CONTROLKER                         76.4855      0.0      24.7107     51.7748  0.0000  CONTROLKER
U0_ENCRYPTION_R1                  124871.4048     17.9    2049.8114   1682.6810  0.0000  ENCRYPTION_R1
U0_ENCRYPTION_R1/div_31            65485.7089      9.4   65485.7089      0.0000  0.0000  ENCRYPTION_R1_DW_div_uns_0
U0_ENCRYPTION_R1/mult_31           52580.8397      7.6   52580.8397      0.0000  0.0000  ENCRYPTION_R1_DW02_mult_0
U0_ENCRYPTION_R1/ne_34               908.4124      0.1     908.4124      0.0000  0.0000  ENCRYPTION_R1_DW01_cmp6_0
U0_ENCRYPTION_R1/sub_31             2163.9513      0.3    2163.9513      0.0000  0.0000  ENCRYPTION_R1_DW01_sub_0
U0_ENCRYPTION_R2                  125125.5719     18.0    1581.4848   3313.5872  0.0000  ENCRYPTION_R2
U0_ENCRYPTION_R2/div_29            65485.7089      9.4   65485.7089      0.0000  0.0000  ENCRYPTION_R2_DW_div_uns_0
U0_ENCRYPTION_R2/mult_29           52580.8397      7.6   52580.8397      0.0000  0.0000  ENCRYPTION_R2_DW02_mult_0
U0_ENCRYPTION_R2/sub_29             2163.9513      0.3    2163.9513      0.0000  0.0000  ENCRYPTION_R2_DW01_sub_0
U0_exponentiation                  41565.7510      6.0    1909.7841   3340.6513  0.0000  exponentiation_0
U0_exponentiation/add_27             474.2101      0.1     474.2101      0.0000  0.0000  exponentiation_0_DW01_inc_0
U0_exponentiation/mult_26          35841.1055      5.1   34698.5297      0.0000  0.0000  exponentiation_0_DW02_mult_0
U0_exponentiation/mult_26/FS_1      1142.5757      0.2    1142.5757      0.0000  0.0000  exponentiation_0_DW01_add_0
U1_exponentiation                  41573.9879      6.0    1909.7841   3348.8882  0.0000  exponentiation_1
U1_exponentiation/add_27             474.2101      0.1     474.2101      0.0000  0.0000  exponentiation_1_DW01_inc_0
U1_exponentiation/mult_26          35841.1055      5.1   34698.5297      0.0000  0.0000  exponentiation_1_DW02_mult_0
U1_exponentiation/mult_26/FS_1      1142.5757      0.2    1142.5757      0.0000  0.0000  exponentiation_1_DW01_add_0
U2_exponentiation_r                58304.3085      8.4    1909.7841   3339.4746  0.0000  exponentiation_R_0
U2_exponentiation_r/add_28           474.2101      0.1     474.2101      0.0000  0.0000  exponentiation_R_0_DW01_inc_0
U2_exponentiation_r/mult_27        52580.8397      7.6   52580.8397      0.0000  0.0000  exponentiation_R_0_DW02_mult_0
U3_exponentiation_r                58304.3085      8.4    1909.7841   3339.4746  0.0000  exponentiation_R_1
U3_exponentiation_r/add_28           474.2101      0.1     474.2101      0.0000  0.0000  exponentiation_R_1_DW01_inc_0
U3_exponentiation_r/mult_27        52580.8397      7.6   52580.8397      0.0000  0.0000  exponentiation_R_1_DW02_mult_0
--------------------------------  -----------  -------  -----------  ----------  ------  ------------------------------
Total                                                   674293.8184  21756.0060  0.0000

1
