{"vcs1":{"timestamp_begin":1750069755.789790014, "rt":1.98, "ut":0.44, "st":0.10}}
{"vcselab":{"timestamp_begin":1750069757.842193677, "rt":2.55, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1750069760.456979608, "rt":0.20, "ut":0.14, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750069755.467681125}
{"VCS_COMP_START_TIME": 1750069755.467681125}
{"VCS_COMP_END_TIME": 1750069761.910795046}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 1069147}}
{"stitch_vcselab": {"peak_mem": 1069473}}
