<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Jonathan/my_designs/FinalProject/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(157,14-157,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd(8,9-8,12) (VHDL-1014) analyzing package env
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(59,9-59,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(390,14-390,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl(47,9-47,25) (VHDL-1014) analyzing package std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(72,9-72,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1770,14-1770,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(58,9-58,29) (VHDL-1014) analyzing package numeric_std_unsigned
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(679,14-679,34) (VHDL-1013) analyzing package body numeric_std_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl(62,9-62,20) (VHDL-1014) analyzing package numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl(60,14-60,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl(56,9-56,29) (VHDL-1014) analyzing package numeric_bit_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl(59,14-59,34) (VHDL-1013) analyzing package body numeric_bit_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl(55,9-55,21) (VHDL-1014) analyzing package math_complex
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl(56,14-56,26) (VHDL-1013) analyzing package body math_complex
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl(46,9-46,26) (VHDL-1014) analyzing package fixed_float_types
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package fixed_generic_pkg
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl(49,14-49,31) (VHDL-1013) analyzing package body fixed_generic_pkg
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package float_generic_pkg
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl(46,14-46,31) (VHDL-1013) analyzing package body float_generic_pkg
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(25,9-25,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(179,14-179,28) (VHDL-1013) analyzing package body std_logic_misc
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(22,9-22,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(276,14-276,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/radiant/1.0/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v
(VERI-1482) Analyzing Verilog file C:/Users/Jonathan/my_designs/FinalProject/pll/rtl/pll.v
INFO - C:/Users/Jonathan/my_designs/FinalProject/pll/rtl/pll.v(9,10-9,27) (VERI-1328) analyzing included file C:/Users/Jonathan/my_designs/FinalProject/pll/rtl/core/lscc_pll.v
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/cae_library/synthesis/vhdl/iCE40UP.vhd
(VHDL-1481) Analyzing VHDL file C:/lscc/radiant/1.0/ip/pmi/pmi.vhd
(VHDL-1481) Analyzing VHDL file C:/Users/Jonathan/my_designs/FinalProject/toplevel.vhd
INFO - C:/Users/Jonathan/my_designs/FinalProject/toplevel.vhd(4,8-4,14) (VHDL-1012) analyzing entity topvhd
INFO - C:/Users/Jonathan/my_designs/FinalProject/toplevel.vhd(16,14-16,19) (VHDL-1010) analyzing architecture synth
(VHDL-1481) Analyzing VHDL file C:/Users/Jonathan/my_designs/FinalProject/vga.vhd
INFO - C:/Users/Jonathan/my_designs/FinalProject/vga.vhd(4,8-4,11) (VHDL-1012) analyzing entity vga
INFO - C:/Users/Jonathan/my_designs/FinalProject/vga.vhd(15,14-15,19) (VHDL-1010) analyzing architecture synth
(VHDL-1481) Analyzing VHDL file C:/Users/Jonathan/my_designs/FinalProject/toplevelNES.vhd
INFO - C:/Users/Jonathan/my_designs/FinalProject/toplevelNES.vhd(5,8-5,18) (VHDL-1012) analyzing entity controller
INFO - C:/Users/Jonathan/my_designs/FinalProject/toplevelNES.vhd(17,14-17,19) (VHDL-1010) analyzing architecture synth
(VHDL-1481) Analyzing VHDL file C:/Users/Jonathan/my_designs/FinalProject/pattern_gen.vhd
INFO - C:/Users/Jonathan/my_designs/FinalProject/pattern_gen.vhd(6,8-6,19) (VHDL-1012) analyzing entity pattern_gen
INFO - C:/Users/Jonathan/my_designs/FinalProject/pattern_gen.vhd(28,14-28,19) (VHDL-1010) analyzing architecture synth
(VHDL-1481) Analyzing VHDL file C:/Users/Jonathan/my_designs/FinalProject/game2.vhd
INFO - C:/Users/Jonathan/my_designs/FinalProject/game2.vhd(5,8-5,12) (VHDL-1012) analyzing entity game
INFO - C:/Users/Jonathan/my_designs/FinalProject/game2.vhd(16,14-16,19) (VHDL-1010) analyzing architecture synth
ERROR - C:/Users/Jonathan/my_designs/FinalProject/game2.vhd(22,4-22,11) (VHDL-1241) posxout is not declared
ERROR - C:/Users/Jonathan/my_designs/FinalProject/game2.vhd(24,4-24,11) (VHDL-1241) posxout is not declared
ERROR - C:/Users/Jonathan/my_designs/FinalProject/game2.vhd(25,8-25,15) (VHDL-1241) posxout is not declared
ERROR - C:/Users/Jonathan/my_designs/FinalProject/game2.vhd(20,17-20,20) (VHDL-1241) clk is not declared
ERROR - C:/Users/Jonathan/my_designs/FinalProject/game2.vhd(20,17-20,20) (VHDL-1241) clk is not declared
ERROR - C:/Users/Jonathan/my_designs/FinalProject/game2.vhd(19,9-19,12) (VHDL-1241) clk is not declared
ERROR - C:/Users/Jonathan/my_designs/FinalProject/game2.vhd(16,1-29,11) (VHDL-1284) unit synth ignored due to previous errors
(VHDL-1482) VHDL file C:/Users/Jonathan/my_designs/FinalProject/game2.vhd ignored due to errors
INFO - C:/Users/Jonathan/my_designs/FinalProject/toplevel.vhd(4,8-4,14) (VHDL-1067) elaborating topvhd(synth)
INFO - C:/Users/Jonathan/my_designs/FinalProject/toplevel.vhd(89,1-89,34) (VHDL-1399) going to verilog side to elaborate module HSOSC
INFO - C:/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v(756,8-756,13) (VERI-1018) compiling module HSOSC_uniq_1
INFO - C:/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v(756,1-761,10) (VERI-9000) elaborating module 'HSOSC_uniq_1'
INFO - C:/Users/Jonathan/my_designs/FinalProject/toplevel.vhd(89,1-89,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Jonathan/my_designs/FinalProject/toplevel.vhd(90,1-90,49) (VHDL-1399) going to verilog side to elaborate module pll
INFO - C:/Users/Jonathan/my_designs/FinalProject/pll/rtl/pll.v(13,8-13,11) (VERI-1018) compiling module pll_uniq_1
INFO - C:/Users/Jonathan/my_designs/FinalProject/pll/rtl/pll.v(13,1-48,10) (VERI-9000) elaborating module 'pll_uniq_1'
INFO - C:/Users/Jonathan/my_designs/FinalProject/pll/rtl/core/lscc_pll.v(56,1-180,10) (VERI-9000) elaborating module 'lscc_pll_uniq_1'
INFO - C:/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v(428,1-473,10) (VERI-9000) elaborating module 'PLL_B_uniq_1'
INFO - C:/Users/Jonathan/my_designs/FinalProject/toplevel.vhd(90,1-90,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Jonathan/my_designs/FinalProject/toplevelNES.vhd(5,8-5,18) (VHDL-1067) elaborating controller_uniq_0(synth)
INFO - C:/Users/Jonathan/my_designs/FinalProject/vga.vhd(4,8-4,11) (VHDL-1067) elaborating vga_uniq_0(synth)
INFO - C:/Users/Jonathan/my_designs/FinalProject/pattern_gen.vhd(6,8-6,19) (VHDL-1067) elaborating pattern_gen_uniq_0(synth)
INFO - C:/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v(756,1-761,10) (VERI-9000) elaborating module 'HSOSC_uniq_1'
INFO - C:/Users/Jonathan/my_designs/FinalProject/pll/rtl/pll.v(13,1-48,10) (VERI-9000) elaborating module 'pll_uniq_1'
INFO - C:/Users/Jonathan/my_designs/FinalProject/pll/rtl/core/lscc_pll.v(56,1-180,10) (VERI-9000) elaborating module 'lscc_pll_uniq_1'
INFO - C:/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v(428,1-473,10) (VERI-9000) elaborating module 'PLL_B_uniq_1'
Done: design load finished with (7) errors, and (0) warnings

</PRE></BODY></HTML>