Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  2 15:13:04 2020
| Host         : DESKTOP-T2DSQQ1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file crc_control_sets_placed.rpt
| Design       : crc
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |   169 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           23 |
|      7 |            1 |
|      9 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              21 |           16 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------+--------------------------+------------------+----------------+
|        Clock Signal       |   Enable Signal  |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG            |                  | temp_reg[16]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[18]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[19]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[21]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[22]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[21]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[17]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[20]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[17]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[20]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[19]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[23]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[18]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp_reg[22]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            | temp[15]_i_1_n_0 | temp_reg[16]_LDC_i_1_n_0 |                1 |              1 |
|  temp_reg[16]_LDC_i_1_n_0 |                  | temp_reg[16]_LDC_i_2_n_0 |                1 |              1 |
|  temp_reg[18]_LDC_i_1_n_0 |                  | temp_reg[18]_LDC_i_2_n_0 |                1 |              1 |
|  temp_reg[19]_LDC_i_1_n_0 |                  | temp_reg[19]_LDC_i_2_n_0 |                1 |              1 |
|  temp_reg[21]_LDC_i_1_n_0 |                  | temp_reg[21]_LDC_i_2_n_0 |                1 |              1 |
|  temp_reg[20]_LDC_i_1_n_0 |                  | temp_reg[20]_LDC_i_2_n_0 |                1 |              1 |
|  temp_reg[17]_LDC_i_1_n_0 |                  | temp_reg[17]_LDC_i_2_n_0 |                1 |              1 |
|  temp_reg[23]_LDC_i_1_n_0 |                  | temp_reg[23]_LDC_i_2_n_0 |                1 |              1 |
|  temp_reg[22]_LDC_i_1_n_0 |                  | temp_reg[22]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                  | temp[15]_i_3_n_0         |                2 |              7 |
|  clk_IBUF_BUFG            | temp[15]_i_1_n_0 | temp[15]_i_3_n_0         |                2 |              9 |
|  clk_IBUF_BUFG            | crc[15]_i_1_n_0  | temp[15]_i_3_n_0         |                3 |             16 |
+---------------------------+------------------+--------------------------+------------------+----------------+


