
---------- Begin Simulation Statistics ----------
final_tick                                 4693991000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180878                       # Simulator instruction rate (inst/s)
host_mem_usage                                 892340                       # Number of bytes of host memory used
host_op_rate                                   205798                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    55.29                       # Real time elapsed on the host
host_tick_rate                               84903645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      11377757                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004694                       # Number of seconds simulated
sim_ticks                                  4693991000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.834925                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1021482                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1023171                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33659                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1481773                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 77                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             342                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              265                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1842531                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  153533                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2989743                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3000013                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33221                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                846992                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1760341                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030360                       # Number of instructions committed
system.cpu.commit.committedOps               11408113                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8820234                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.293403                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.519260                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5963408     67.61%     67.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1016565     11.53%     79.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       299922      3.40%     82.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230607      2.61%     85.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       210624      2.39%     87.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        97602      1.11%     88.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        88157      1.00%     89.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        66357      0.75%     90.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       846992      9.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8820234                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459674                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765063                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770580     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765063     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408113                       # Class of committed instruction
system.cpu.commit.refs                        4348884                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      11377757                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.938798                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.938798                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3650672                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   455                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               995845                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13510965                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3123119                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2034522                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36081                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1520                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                212998                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1842531                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1161349                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5271594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 16828                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12100261                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   73038                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.196265                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3749279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1175092                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.288910                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9057392                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.520806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.785352                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6405170     70.72%     70.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   234769      2.59%     73.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   476584      5.26%     78.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   263801      2.91%     81.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   208310      2.30%     83.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   167187      1.85%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    93535      1.03%     86.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    99481      1.10%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1108555     12.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9057392                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          330591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35380                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1631419                       # Number of branches executed
system.cpu.iew.exec_nop                         36022                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.341742                       # Inst execution rate
system.cpu.iew.exec_refs                      4865598                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1718633                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  292726                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3213026                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                192                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1201                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1805058                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13188273                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3146965                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             54498                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12596253                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2062                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                308608                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36081                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                311029                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2825                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            32269                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       152022                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       447961                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       221234                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            156                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16707                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18673                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12686161                       # num instructions consuming a value
system.cpu.iew.wb_count                      12381130                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.605527                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7681814                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.318827                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12421881                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16417341                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9578371                       # number of integer regfile writes
system.cpu.ipc                               1.065192                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.065192                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7405766     58.54%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               241989      1.91%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               25226      0.20%     60.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               44511      0.35%     61.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     61.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     61.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4097      0.03%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              31327      0.25%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3169739     25.06%     86.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1727973     13.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12650756                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      199465                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015767                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   45741     22.93%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     84      0.04%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     22.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%     22.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   65      0.03%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 110298     55.30%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 43236     21.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12744175                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           34360987                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12277764                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14763286                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13152059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12650756                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 192                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1774471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14666                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1422180                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9057392                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.396733                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.186562                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5466550     60.35%     60.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              781453      8.63%     68.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              659800      7.28%     76.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              573612      6.33%     82.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              426641      4.71%     87.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              413324      4.56%     91.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              306253      3.38%     95.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              219907      2.43%     97.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              209852      2.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9057392                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.347548                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 106040                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             212043                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       103366                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            163588                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             38348                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            93802                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3213026                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1805058                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9318010                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                          9387983                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  633410                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  62743                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3252188                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 758922                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1404                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21719051                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13370127                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13704172                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2110180                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 497622                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36081                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1405387                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2074445                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17531066                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1620146                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              47092                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1075812                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            190                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           103989                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21105868                       # The number of ROB reads
system.cpu.rob.rob_writes                    26574264                       # The number of ROB writes
system.cpu.timesIdled                           62160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    78902                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   82000                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         93723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       234479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       470046                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8774                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          121                       # Transaction distribution
system.membus.trans_dist::CleanEvict               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27421                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27421                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8774                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57351                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       129918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 129918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2324224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2324224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93546                       # Request fanout histogram
system.membus.reqLayer0.occupancy           103297500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          190431500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            140137                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       113198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       115876                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5582                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38078                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38078                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        115940                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24197                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57352                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57352                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       347756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                705613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14836224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11222528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               26058752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             177                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           235744                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000004                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002060                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 235743    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             235744                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          463976000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122100975                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         173912994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               115132                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26888                       # number of demand (read+write) hits
system.l2.demand_hits::total                   142020                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              115132                       # number of overall hits
system.l2.overall_hits::.cpu.data               26888                       # number of overall hits
system.l2.overall_hits::total                  142020                       # number of overall hits
system.l2.demand_misses::.cpu.inst                808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              35387                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36195                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               808                       # number of overall misses
system.l2.overall_misses::.cpu.data             35387                       # number of overall misses
system.l2.overall_misses::total                 36195                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63770500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2742782000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2806552500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63770500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2742782000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2806552500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           115940                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62275                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               178215                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          115940                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62275                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              178215                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.568238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.203097                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.568238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.203097                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78923.886139                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77508.180970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77539.784501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78923.886139                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77508.180970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77539.784501                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 121                       # number of writebacks
system.l2.writebacks::total                       121                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         35387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36195                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        35387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36195                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55690500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2388912000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2444602500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55690500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2388912000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2444602500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.568238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.203097                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.568238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203097                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68923.886139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67508.180970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67539.784501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68923.886139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67508.180970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67539.784501                       # average overall mshr miss latency
system.l2.replacements                            177                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       113077                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           113077                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       113077                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       113077                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       115875                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           115875                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       115875                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       115875                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10657                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27421                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2126562000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2126562000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.720127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77552.313920                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77552.313920                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1852352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1852352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67552.313920                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67552.313920                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         115132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             115132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63770500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63770500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       115940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         115940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78923.886139                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78923.886139                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55690500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55690500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68923.886139                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68923.886139                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    616220000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    616220000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.329214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.329214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77356.264123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77356.264123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    536560000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    536560000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.329214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.329214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67356.264123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67356.264123                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        57351                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57351                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57352                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57352                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999983                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999983                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57351                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57351                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1429619500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1429619500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999983                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 24927.542676                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 24927.542676                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 69799.308696                       # Cycle average of tags in use
system.l2.tags.total_refs                      412694                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93547                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.411622                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   51838.942938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       776.105863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     17184.259895                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.395500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.131105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.532526                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         93369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          604                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        86742                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.712349                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3853907                       # Number of tag accesses
system.l2.tags.data_accesses                  3853907                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          51712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2264768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2316480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           35387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               36195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          121                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                121                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          11016638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         482482391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             493499029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     11016638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11016638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1649769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1649769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1649769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         11016638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        482482391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            495148798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     35387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002299180500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 98                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       36195                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        121                       # Number of write requests accepted
system.mem_ctrls.readBursts                     36195                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      121                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    279931750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  180975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               958588000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7733.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26483.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    31098                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      74                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 36195                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  121                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   27302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    453.150000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   281.895010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.827542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1185     23.14%     23.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1137     22.21%     45.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          450      8.79%     54.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          295      5.76%     59.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          251      4.90%     64.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          266      5.20%     70.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          279      5.45%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          139      2.71%     78.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1118     21.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5120                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5937.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    365.829794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13942.716904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047            5     83.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2316480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2316480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       493.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    493.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4693818500                       # Total gap between requests
system.mem_ctrls.avgGap                     129249.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2264768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 11016638.080473525450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 482482390.784302771091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1417983.119268869516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        35387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          121                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22423000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    936165000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16031976500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27751.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26455.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 132495673.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             19606440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             10413480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           127177680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             307980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     370013280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1767528390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        314047680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2609094930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.837225                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    798890000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    156520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3738581000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             17000340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              9016920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           131254620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             234900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     370013280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1715330640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        358003680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2600854380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.081672                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    912632500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    156520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3624838500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1043103                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1043103                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1043103                       # number of overall hits
system.cpu.icache.overall_hits::total         1043103                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       118246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         118246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       118246                       # number of overall misses
system.cpu.icache.overall_misses::total        118246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1653877000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1653877000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1653877000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1653877000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1161349                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1161349                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1161349                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1161349                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.101818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.101818                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.101818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.101818                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13986.747966                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13986.747966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13986.747966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13986.747966                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       115876                       # number of writebacks
system.cpu.icache.writebacks::total            115876                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2306                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2306                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2306                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2306                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       115940                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       115940                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       115940                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       115940                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1515794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1515794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1515794000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1515794000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.099832                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.099832                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.099832                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.099832                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13073.952044                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13073.952044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13073.952044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13073.952044                       # average overall mshr miss latency
system.cpu.icache.replacements                 115876                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1043103                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1043103                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       118246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        118246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1653877000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1653877000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1161349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1161349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.101818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.101818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13986.747966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13986.747966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2306                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2306                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       115940                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       115940                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1515794000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1515794000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.099832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.099832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13073.952044                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13073.952044                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.958370                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1159043                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            115940                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.996921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.958370                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999350                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999350                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2438638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2438638                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4195193                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4195193                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4195234                       # number of overall hits
system.cpu.dcache.overall_hits::total         4195234                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       349916                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         349916                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       349929                       # number of overall misses
system.cpu.dcache.overall_misses::total        349929                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14328903290                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14328903290                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14328903290                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14328903290                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4545109                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4545109                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4545163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4545163                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.076989                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076989                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40949.551578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40949.551578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40948.030286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40948.030286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27465                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          586                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1867                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              20                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.710766                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.300000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       113077                       # number of writebacks
system.cpu.dcache.writebacks::total            113077                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       230303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       230303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       230303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       230303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119626                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5532466791                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5532466791                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5532785791                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5532785791                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026317                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026317                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026319                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026319                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46253.056031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46253.056031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46250.696262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46250.696262                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118603                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2882806                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2882806                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3743934000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3743934000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2961356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2961356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47663.068109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47663.068109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24183                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24183                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    824215500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    824215500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34082.433941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34082.433941                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1312387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1312387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       214024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       214024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8159332945                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8159332945                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.140214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.140214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38123.448515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38123.448515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175936                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175936                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2339956946                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2339956946                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61435.542586                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61435.542586                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           41                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            41                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           54                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           54                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.240741                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.240741                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       319000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       319000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.240741                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.240741                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24538.461538                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24538.461538                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   2425636345                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   2425636345                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 42301.216299                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 42301.216299                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   2368294345                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   2368294345                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 41301.216299                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 41301.216299                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           85                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.011628                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011628                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.011628                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011628                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.651873                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4315017                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119627                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.070594                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.651873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          616                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9210267                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9210267                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4693991000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4693991000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
