TimeQuest Timing Analyzer report for vga_char
Fri Nov 25 10:49:39 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 12. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Report
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 41. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 42. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Fast 1200mV 0C Model Metastability Report
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Board Trace Model Assignments
 55. Input Transition Times
 56. Signal Integrity Metrics (Slow 1200mv 0c Model)
 57. Signal Integrity Metrics (Slow 1200mv 85c Model)
 58. Signal Integrity Metrics (Fast 1200mv 0c Model)
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; vga_char                                          ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 128.93 MHz ; 128.93 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.244 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.858  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.217 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                             ;
+--------+-----------+---------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.244 ; x_cnt[8]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.674      ;
; 17.244 ; x_cnt[8]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.674      ;
; 17.244 ; x_cnt[8]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.674      ;
; 17.244 ; x_cnt[8]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.674      ;
; 17.244 ; x_cnt[8]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.674      ;
; 17.244 ; x_cnt[8]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.674      ;
; 17.244 ; x_cnt[8]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.674      ;
; 17.244 ; x_cnt[8]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.674      ;
; 17.244 ; x_cnt[8]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.674      ;
; 17.244 ; x_cnt[8]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.674      ;
; 17.244 ; x_cnt[8]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.674      ;
; 17.275 ; x_cnt[8]  ; x1_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.643      ;
; 17.275 ; x_cnt[8]  ; x1_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.643      ;
; 17.275 ; x_cnt[8]  ; x1_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.643      ;
; 17.275 ; x_cnt[8]  ; x1_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.643      ;
; 17.275 ; x_cnt[8]  ; x1_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.643      ;
; 17.286 ; x_cnt[6]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.632      ;
; 17.286 ; x_cnt[6]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.632      ;
; 17.286 ; x_cnt[6]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.632      ;
; 17.286 ; x_cnt[6]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.632      ;
; 17.286 ; x_cnt[6]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.632      ;
; 17.286 ; x_cnt[6]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.632      ;
; 17.286 ; x_cnt[6]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.632      ;
; 17.286 ; x_cnt[6]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.632      ;
; 17.286 ; x_cnt[6]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.632      ;
; 17.286 ; x_cnt[6]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.632      ;
; 17.286 ; x_cnt[6]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.632      ;
; 17.399 ; x_cnt[6]  ; x1_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.545      ;
; 17.399 ; x_cnt[6]  ; x1_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.545      ;
; 17.399 ; x_cnt[6]  ; x1_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.545      ;
; 17.399 ; x_cnt[6]  ; x1_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.545      ;
; 17.399 ; x_cnt[6]  ; x1_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.545      ;
; 17.401 ; x_cnt[8]  ; x1_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.543      ;
; 17.401 ; x_cnt[8]  ; x1_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.543      ;
; 17.401 ; x_cnt[8]  ; x1_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.543      ;
; 17.401 ; x_cnt[8]  ; x1_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.543      ;
; 17.401 ; x_cnt[8]  ; x1_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.543      ;
; 17.562 ; x_cnt[8]  ; x2_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.082     ; 7.357      ;
; 17.562 ; x_cnt[8]  ; x2_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.082     ; 7.357      ;
; 17.562 ; x_cnt[8]  ; x2_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.082     ; 7.357      ;
; 17.562 ; x_cnt[8]  ; x2_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.082     ; 7.357      ;
; 17.562 ; x_cnt[8]  ; x2_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.082     ; 7.357      ;
; 17.603 ; x_cnt[6]  ; word1_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.066     ; 7.332      ;
; 17.603 ; x_cnt[6]  ; word1_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.066     ; 7.332      ;
; 17.603 ; x_cnt[6]  ; word1_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.066     ; 7.332      ;
; 17.603 ; x_cnt[6]  ; word1_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.066     ; 7.332      ;
; 17.603 ; x_cnt[6]  ; word1_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.066     ; 7.332      ;
; 17.603 ; x_cnt[6]  ; word1_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.066     ; 7.332      ;
; 17.603 ; x_cnt[6]  ; word1_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.066     ; 7.332      ;
; 17.603 ; x_cnt[6]  ; word1_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.066     ; 7.332      ;
; 17.603 ; x_cnt[6]  ; word1_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.066     ; 7.332      ;
; 17.603 ; x_cnt[6]  ; word1_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.066     ; 7.332      ;
; 17.603 ; x_cnt[6]  ; word1_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.066     ; 7.332      ;
; 17.677 ; x_cnt[9]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.241      ;
; 17.677 ; x_cnt[9]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.241      ;
; 17.677 ; x_cnt[9]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.241      ;
; 17.677 ; x_cnt[9]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.241      ;
; 17.677 ; x_cnt[9]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.241      ;
; 17.677 ; x_cnt[9]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.241      ;
; 17.677 ; x_cnt[9]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.241      ;
; 17.677 ; x_cnt[9]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.241      ;
; 17.677 ; x_cnt[9]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.241      ;
; 17.677 ; x_cnt[9]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.241      ;
; 17.677 ; x_cnt[9]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.241      ;
; 17.708 ; x_cnt[9]  ; x1_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.210      ;
; 17.708 ; x_cnt[9]  ; x1_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.210      ;
; 17.708 ; x_cnt[9]  ; x1_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.210      ;
; 17.708 ; x_cnt[9]  ; x1_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.210      ;
; 17.708 ; x_cnt[9]  ; x1_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.210      ;
; 17.826 ; x_cnt[8]  ; x2_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 7.098      ;
; 17.826 ; x_cnt[8]  ; x2_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 7.098      ;
; 17.826 ; x_cnt[8]  ; x2_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 7.098      ;
; 17.826 ; x_cnt[8]  ; x2_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 7.098      ;
; 17.826 ; x_cnt[8]  ; x2_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 7.098      ;
; 17.830 ; x_cnt[9]  ; x1_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.114      ;
; 17.830 ; x_cnt[9]  ; x1_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.114      ;
; 17.830 ; x_cnt[9]  ; x1_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.114      ;
; 17.830 ; x_cnt[9]  ; x1_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.114      ;
; 17.830 ; x_cnt[9]  ; x1_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.057     ; 7.114      ;
; 17.851 ; x_cnt[3]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.067      ;
; 17.851 ; x_cnt[3]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.067      ;
; 17.851 ; x_cnt[3]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.067      ;
; 17.851 ; x_cnt[3]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.067      ;
; 17.851 ; x_cnt[3]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.067      ;
; 17.851 ; x_cnt[3]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.067      ;
; 17.851 ; x_cnt[3]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.067      ;
; 17.851 ; x_cnt[3]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.067      ;
; 17.851 ; x_cnt[3]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.067      ;
; 17.851 ; x_cnt[3]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.067      ;
; 17.851 ; x_cnt[3]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.067      ;
; 17.857 ; x_cnt[7]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.061      ;
; 17.857 ; x_cnt[7]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.061      ;
; 17.857 ; x_cnt[7]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.061      ;
; 17.857 ; x_cnt[7]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.061      ;
; 17.857 ; x_cnt[7]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.061      ;
; 17.857 ; x_cnt[7]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.061      ;
; 17.857 ; x_cnt[7]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.061      ;
; 17.857 ; x_cnt[7]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.061      ;
; 17.857 ; x_cnt[7]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.061      ;
; 17.857 ; x_cnt[7]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.083     ; 7.061      ;
+--------+-----------+---------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                               ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; hsync_r             ; hsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vsync_r             ; vsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hsync_de            ; hsync_de                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vsync_de            ; vsync_de                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.723 ; x_cnt[10]           ; x_cnt[10]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.016      ;
; 0.743 ; x1_count[1]         ; x1_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; word1_rom_addra[5]  ; word1_rom_addra[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; x1_count[2]         ; x1_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; x1_count[3]         ; x1_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; word1_rom_addra[1]  ; word1_rom_addra[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; word2_rom_addra[3]  ; word2_rom_addra[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; word1_rom_addra[7]  ; word1_rom_addra[7]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; x2_count[3]         ; x2_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; word2_rom_addra[2]  ; word2_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; word2_rom_addra[4]  ; word2_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; x2_bit_count[3]     ; x2_bit_count[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; word1_rom_addra[6]  ; word1_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; x2_count[2]         ; x2_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; x2_count[4]         ; x2_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; x1_bit_count[3]     ; x1_bit_count[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; x1_bit_count[4]     ; x1_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; word2_rom_addra[8]  ; word2_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; x2_bit_count[4]     ; x2_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; word2_rom_addra[10] ; word2_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.754 ; x2_bit_count[2]     ; x2_bit_count[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.046      ;
; 0.762 ; word1_rom_addra[3]  ; word1_rom_addra[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; word2_rom_addra[5]  ; word2_rom_addra[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; word1_rom_addra[2]  ; word1_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; word1_rom_addra[4]  ; word1_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; word1_rom_addra[9]  ; word1_rom_addra[9]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; word2_rom_addra[1]  ; word2_rom_addra[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; x2_count[1]         ; x2_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; word2_rom_addra[7]  ; word2_rom_addra[7]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; word2_rom_addra[9]  ; word2_rom_addra[9]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; word1_rom_addra[8]  ; word1_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; x1_count[4]         ; x1_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.060      ;
; 0.766 ; word1_rom_addra[10] ; word1_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.060      ;
; 0.766 ; word2_rom_addra[6]  ; word2_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; word1_rom_addra[0]  ; word1_rom_addra[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; x_cnt[1]            ; x_cnt[1]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; x1_count[0]         ; x1_count[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.063      ;
; 0.772 ; x1_bit_count[2]     ; x1_bit_count[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; x2_count[0]         ; x2_count[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; x1_bit_count[1]     ; x1_bit_count[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.066      ;
; 0.777 ; x_cnt[7]            ; x_cnt[7]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.070      ;
; 0.780 ; x_cnt[3]            ; x_cnt[3]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; x_cnt[2]            ; x_cnt[2]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.073      ;
; 0.787 ; word2_rom_addra[0]  ; word2_rom_addra[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; x2_bit_count[1]     ; x2_bit_count[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.080      ;
; 0.792 ; x_cnt[9]            ; x_cnt[9]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.085      ;
; 0.796 ; x_cnt[6]            ; x_cnt[6]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.089      ;
; 0.799 ; x1_bit_count[0]     ; x1_bit_count[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.091      ;
; 0.804 ; x_cnt[8]            ; x_cnt[8]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.097      ;
; 0.804 ; x2_bit_count[0]     ; x2_bit_count[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.096      ;
; 0.806 ; x_cnt[4]            ; x_cnt[4]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.099      ;
; 0.812 ; x_cnt[0]            ; x_cnt[0]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.105      ;
; 0.876 ; word1_rom_addra[0]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.612      ;
; 0.929 ; word2_rom_addra[2]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.682      ;
; 0.970 ; word1_rom_addra[1]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.706      ;
; 0.987 ; x_cnt[5]            ; x_cnt[5]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.280      ;
; 0.998 ; word2_rom_addra[3]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.751      ;
; 1.013 ; x_cnt[7]            ; hsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.305      ;
; 1.014 ; x_cnt[0]            ; hsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.306      ;
; 1.046 ; word2_rom_addra[10] ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.799      ;
; 1.097 ; x1_count[1]         ; x1_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.391      ;
; 1.099 ; word2_rom_addra[3]  ; word2_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; word1_rom_addra[5]  ; word1_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; word1_rom_addra[1]  ; word1_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; x1_count[3]         ; x1_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; x2_bit_count[3]     ; x2_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; word1_rom_addra[7]  ; word1_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.394      ;
; 1.101 ; x2_count[3]         ; x2_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.394      ;
; 1.102 ; x1_bit_count[3]     ; x1_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.394      ;
; 1.106 ; x1_count[2]         ; x1_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; word1_rom_addra[0]  ; word1_rom_addra[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; x1_count[0]         ; x1_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; word2_rom_addra[2]  ; word2_rom_addra[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; word2_rom_addra[4]  ; word2_rom_addra[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; word1_rom_addra[6]  ; word1_rom_addra[7]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; x2_count[2]         ; x2_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; x2_count[0]         ; x2_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; word2_rom_addra[8]  ; word2_rom_addra[9]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.403      ;
; 1.113 ; word1_rom_addra[5]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.849      ;
; 1.115 ; word1_rom_addra[0]  ; word1_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; x1_count[2]         ; x1_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; word1_rom_addra[3]  ; word1_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; x1_count[0]         ; x1_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; word2_rom_addra[1]  ; word2_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; word1_rom_addra[9]  ; word1_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; word2_rom_addra[5]  ; word2_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; x2_bit_count[2]     ; x2_bit_count[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; word2_rom_addra[2]  ; word2_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; word2_rom_addra[4]  ; word2_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; x2_count[1]         ; x2_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; word2_rom_addra[7]  ; word2_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; word2_rom_addra[9]  ; word2_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; word1_rom_addra[6]  ; word1_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.412      ;
; 1.118 ; x2_count[2]         ; x2_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; x2_count[0]         ; x2_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.412      ;
; 1.119 ; word2_rom_addra[8]  ; word2_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.412      ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hsync_de                                                                                                    ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[0]                                                                                                 ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[1]                                                                                                 ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[2]                                                                                                 ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[3]                                                                                                 ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[4]                                                                                                 ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hsync_r                                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vsync_de                                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vsync_r                                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[0]                                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[10]                                                                                                   ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[1]                                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[2]                                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[3]                                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[4]                                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[5]                                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[6]                                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[7]                                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[8]                                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[9]                                                                                                    ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[0]                                                                                                 ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[1]                                                                                                 ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[2]                                                                                                 ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[3]                                                                                                 ;
; 12.221 ; 12.441       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[4]                                                                                                 ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[0]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[10]                                                                                         ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[1]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[2]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[3]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[4]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[5]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[6]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[7]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[8]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[9]                                                                                          ;
; 12.223 ; 12.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[1]                                                                                                    ;
; 12.223 ; 12.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[4]                                                                                                    ;
; 12.223 ; 12.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[6]                                                                                                    ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[0]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[10]                                                                                         ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[1]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[2]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[3]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[4]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[5]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[6]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[7]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[8]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[9]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[0]                                                                                             ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[1]                                                                                             ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[2]                                                                                             ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[3]                                                                                             ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[4]                                                                                             ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[0]                                                                                             ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[1]                                                                                             ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[2]                                                                                             ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[3]                                                                                             ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[4]                                                                                             ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[0]                                                                                                    ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[2]                                                                                                    ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[3]                                                                                                    ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[5]                                                                                                    ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[7]                                                                                                    ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[8]                                                                                                    ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[9]                                                                                                    ;
; 12.228 ; 12.463       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.228 ; 12.463       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[0]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[1]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[2]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[3]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[4]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[5]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[6]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[7]                          ;
; 12.282 ; 12.517       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[0]                          ;
; 12.282 ; 12.517       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[1]                          ;
; 12.282 ; 12.517       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[2]                          ;
; 12.282 ; 12.517       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[3]                          ;
; 12.282 ; 12.517       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[4]                          ;
; 12.282 ; 12.517       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[5]                          ;
; 12.282 ; 12.517       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[6]                          ;
; 12.282 ; 12.517       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[7]                          ;
; 12.284 ; 12.519       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.284 ; 12.519       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 12.364 ; 12.552       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[0]                                                                                                    ;
; 12.364 ; 12.552       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[2]                                                                                                    ;
; 12.364 ; 12.552       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[3]                                                                                                    ;
; 12.364 ; 12.552       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[5]                                                                                                    ;
; 12.364 ; 12.552       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[7]                                                                                                    ;
; 12.364 ; 12.552       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[8]                                                                                                    ;
; 12.364 ; 12.552       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[9]                                                                                                    ;
; 12.365 ; 12.553       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[0]                                                                                          ;
; 12.365 ; 12.553       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[10]                                                                                         ;
; 12.365 ; 12.553       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[1]                                                                                          ;
; 12.365 ; 12.553       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[2]                                                                                          ;
; 12.365 ; 12.553       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[3]                                                                                          ;
; 12.365 ; 12.553       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[4]                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+
; reset_n   ; clk        ; 9.791 ; 10.320 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; reset_n   ; clk        ; -4.445 ; -4.738 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; vga_b[*]  ; clk        ; 7.313  ; 6.972  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[0] ; clk        ; 7.117  ; 6.815  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[1] ; clk        ; 7.313  ; 6.972  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]  ; clk        ; 7.651  ; 7.300  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0] ; clk        ; 7.303  ; 6.962  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1] ; clk        ; 7.651  ; 7.300  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs    ; clk        ; 6.147  ; 5.840  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]  ; clk        ; 14.853 ; 13.918 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0] ; clk        ; 12.798 ; 12.200 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1] ; clk        ; 12.252 ; 11.701 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2] ; clk        ; 11.800 ; 11.332 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3] ; clk        ; 14.853 ; 13.918 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4] ; clk        ; 12.282 ; 11.731 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vs    ; clk        ; 5.892  ; 5.732  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; vga_b[*]  ; clk        ; 5.754 ; 5.541 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[0] ; clk        ; 5.754 ; 5.541 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[1] ; clk        ; 5.935 ; 5.686 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]  ; clk        ; 5.925 ; 5.676 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0] ; clk        ; 5.925 ; 5.676 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1] ; clk        ; 6.260 ; 6.001 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs    ; clk        ; 5.516 ; 5.216 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]  ; clk        ; 6.222 ; 5.908 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0] ; clk        ; 7.181 ; 6.743 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1] ; clk        ; 6.651 ; 6.257 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2] ; clk        ; 6.222 ; 5.908 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3] ; clk        ; 9.238 ; 8.461 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4] ; clk        ; 6.681 ; 6.287 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vs    ; clk        ; 5.270 ; 5.112 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 137.99 MHz ; 137.99 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.753 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.855  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.216 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+--------+-----------+---------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.753 ; x_cnt[8]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.175      ;
; 17.753 ; x_cnt[8]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.175      ;
; 17.753 ; x_cnt[8]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.175      ;
; 17.753 ; x_cnt[8]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.175      ;
; 17.753 ; x_cnt[8]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.175      ;
; 17.753 ; x_cnt[8]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.175      ;
; 17.753 ; x_cnt[8]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.175      ;
; 17.753 ; x_cnt[8]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.175      ;
; 17.753 ; x_cnt[8]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.175      ;
; 17.753 ; x_cnt[8]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.175      ;
; 17.753 ; x_cnt[8]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.175      ;
; 17.806 ; x_cnt[6]  ; x1_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 7.145      ;
; 17.806 ; x_cnt[6]  ; x1_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 7.145      ;
; 17.806 ; x_cnt[6]  ; x1_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 7.145      ;
; 17.806 ; x_cnt[6]  ; x1_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 7.145      ;
; 17.806 ; x_cnt[6]  ; x1_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 7.145      ;
; 17.817 ; x_cnt[8]  ; x1_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 7.109      ;
; 17.817 ; x_cnt[8]  ; x1_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 7.109      ;
; 17.817 ; x_cnt[8]  ; x1_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 7.109      ;
; 17.817 ; x_cnt[8]  ; x1_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 7.109      ;
; 17.817 ; x_cnt[8]  ; x1_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 7.109      ;
; 17.917 ; x_cnt[6]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.011      ;
; 17.917 ; x_cnt[6]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.011      ;
; 17.917 ; x_cnt[6]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.011      ;
; 17.917 ; x_cnt[6]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.011      ;
; 17.917 ; x_cnt[6]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.011      ;
; 17.917 ; x_cnt[6]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.011      ;
; 17.917 ; x_cnt[6]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.011      ;
; 17.917 ; x_cnt[6]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.011      ;
; 17.917 ; x_cnt[6]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.011      ;
; 17.917 ; x_cnt[6]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.011      ;
; 17.917 ; x_cnt[6]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 7.011      ;
; 17.973 ; x_cnt[8]  ; x1_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 6.978      ;
; 17.973 ; x_cnt[8]  ; x1_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 6.978      ;
; 17.973 ; x_cnt[8]  ; x1_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 6.978      ;
; 17.973 ; x_cnt[8]  ; x1_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 6.978      ;
; 17.973 ; x_cnt[8]  ; x1_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 6.978      ;
; 18.004 ; x_cnt[6]  ; word1_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.060     ; 6.938      ;
; 18.004 ; x_cnt[6]  ; word1_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.060     ; 6.938      ;
; 18.004 ; x_cnt[6]  ; word1_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.060     ; 6.938      ;
; 18.004 ; x_cnt[6]  ; word1_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.060     ; 6.938      ;
; 18.004 ; x_cnt[6]  ; word1_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.060     ; 6.938      ;
; 18.004 ; x_cnt[6]  ; word1_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.060     ; 6.938      ;
; 18.004 ; x_cnt[6]  ; word1_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.060     ; 6.938      ;
; 18.004 ; x_cnt[6]  ; word1_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.060     ; 6.938      ;
; 18.004 ; x_cnt[6]  ; word1_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.060     ; 6.938      ;
; 18.004 ; x_cnt[6]  ; word1_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.060     ; 6.938      ;
; 18.004 ; x_cnt[6]  ; word1_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.060     ; 6.938      ;
; 18.076 ; x_cnt[8]  ; x2_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.852      ;
; 18.076 ; x_cnt[8]  ; x2_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.852      ;
; 18.076 ; x_cnt[8]  ; x2_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.852      ;
; 18.076 ; x_cnt[8]  ; x2_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.852      ;
; 18.076 ; x_cnt[8]  ; x2_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.852      ;
; 18.081 ; x_cnt[9]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.847      ;
; 18.081 ; x_cnt[9]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.847      ;
; 18.081 ; x_cnt[9]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.847      ;
; 18.081 ; x_cnt[9]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.847      ;
; 18.081 ; x_cnt[9]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.847      ;
; 18.081 ; x_cnt[9]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.847      ;
; 18.081 ; x_cnt[9]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.847      ;
; 18.081 ; x_cnt[9]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.847      ;
; 18.081 ; x_cnt[9]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.847      ;
; 18.081 ; x_cnt[9]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.847      ;
; 18.081 ; x_cnt[9]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.847      ;
; 18.145 ; x_cnt[9]  ; x1_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.781      ;
; 18.145 ; x_cnt[9]  ; x1_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.781      ;
; 18.145 ; x_cnt[9]  ; x1_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.781      ;
; 18.145 ; x_cnt[9]  ; x1_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.781      ;
; 18.145 ; x_cnt[9]  ; x1_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.781      ;
; 18.253 ; x_cnt[7]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.675      ;
; 18.253 ; x_cnt[7]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.675      ;
; 18.253 ; x_cnt[7]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.675      ;
; 18.253 ; x_cnt[7]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.675      ;
; 18.253 ; x_cnt[7]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.675      ;
; 18.253 ; x_cnt[7]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.675      ;
; 18.253 ; x_cnt[7]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.675      ;
; 18.253 ; x_cnt[7]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.675      ;
; 18.253 ; x_cnt[7]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.675      ;
; 18.253 ; x_cnt[7]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.675      ;
; 18.253 ; x_cnt[7]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.074     ; 6.675      ;
; 18.300 ; x_cnt[6]  ; x2_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.070     ; 6.632      ;
; 18.300 ; x_cnt[6]  ; x2_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.070     ; 6.632      ;
; 18.300 ; x_cnt[6]  ; x2_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.070     ; 6.632      ;
; 18.300 ; x_cnt[6]  ; x2_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.070     ; 6.632      ;
; 18.300 ; x_cnt[6]  ; x2_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.070     ; 6.632      ;
; 18.317 ; x_cnt[7]  ; x1_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.609      ;
; 18.317 ; x_cnt[7]  ; x1_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.609      ;
; 18.317 ; x_cnt[7]  ; x1_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.609      ;
; 18.317 ; x_cnt[7]  ; x1_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.609      ;
; 18.317 ; x_cnt[7]  ; x1_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 6.609      ;
; 18.328 ; x_cnt[8]  ; x2_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.070     ; 6.604      ;
; 18.328 ; x_cnt[8]  ; x2_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.070     ; 6.604      ;
; 18.328 ; x_cnt[8]  ; x2_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.070     ; 6.604      ;
; 18.328 ; x_cnt[8]  ; x2_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.070     ; 6.604      ;
; 18.328 ; x_cnt[8]  ; x2_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.070     ; 6.604      ;
; 18.330 ; x_cnt[9]  ; x1_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 6.621      ;
; 18.330 ; x_cnt[9]  ; x1_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 6.621      ;
; 18.330 ; x_cnt[9]  ; x1_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 6.621      ;
; 18.330 ; x_cnt[9]  ; x1_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 6.621      ;
; 18.330 ; x_cnt[9]  ; x1_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.051     ; 6.621      ;
+--------+-----------+---------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; hsync_de            ; hsync_de                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; hsync_r             ; hsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vsync_r             ; vsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vsync_de            ; vsync_de                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.650 ; x_cnt[10]           ; x_cnt[10]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.918      ;
; 0.692 ; x1_count[1]         ; x1_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.961      ;
; 0.693 ; x1_count[2]         ; x1_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; x1_count[3]         ; x1_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; word1_rom_addra[5]  ; word1_rom_addra[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; word2_rom_addra[2]  ; word2_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; word2_rom_addra[4]  ; word2_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; word1_rom_addra[1]  ; word1_rom_addra[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; x2_count[3]         ; x2_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; word2_rom_addra[3]  ; word2_rom_addra[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; x2_bit_count[3]     ; x2_bit_count[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; x2_count[4]         ; x2_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; x1_bit_count[3]     ; x1_bit_count[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; x1_bit_count[4]     ; x1_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; word1_rom_addra[7]  ; word1_rom_addra[7]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; x2_bit_count[4]     ; x2_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; word2_rom_addra[10] ; word2_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; word1_rom_addra[6]  ; word1_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; x2_count[2]         ; x2_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; word2_rom_addra[8]  ; word2_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.701 ; x2_bit_count[2]     ; x2_bit_count[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.969      ;
; 0.706 ; word2_rom_addra[5]  ; word2_rom_addra[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; word1_rom_addra[2]  ; word1_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; word2_rom_addra[1]  ; word2_rom_addra[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; word1_rom_addra[3]  ; word1_rom_addra[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; word1_rom_addra[4]  ; word1_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; x1_count[4]         ; x1_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.978      ;
; 0.709 ; word1_rom_addra[9]  ; word1_rom_addra[9]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; x2_count[1]         ; x2_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; word2_rom_addra[7]  ; word2_rom_addra[7]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; word2_rom_addra[9]  ; word2_rom_addra[9]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; word1_rom_addra[10] ; word1_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; word1_rom_addra[8]  ; word1_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; word2_rom_addra[6]  ; word2_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; x_cnt[1]            ; x_cnt[1]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.717 ; x1_bit_count[2]     ; x1_bit_count[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; x1_count[0]         ; x1_count[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.987      ;
; 0.719 ; word1_rom_addra[0]  ; word1_rom_addra[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; x_cnt[7]            ; x_cnt[7]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; x2_count[0]         ; x2_count[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.990      ;
; 0.723 ; x_cnt[2]            ; x_cnt[2]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.991      ;
; 0.724 ; x_cnt[3]            ; x_cnt[3]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.992      ;
; 0.724 ; x1_bit_count[1]     ; x1_bit_count[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.991      ;
; 0.732 ; x2_bit_count[1]     ; x2_bit_count[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.000      ;
; 0.734 ; x_cnt[9]            ; x_cnt[9]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.002      ;
; 0.734 ; word2_rom_addra[0]  ; word2_rom_addra[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.002      ;
; 0.741 ; x_cnt[6]            ; x_cnt[6]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.009      ;
; 0.744 ; x1_bit_count[0]     ; x1_bit_count[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.011      ;
; 0.747 ; x_cnt[8]            ; x_cnt[8]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.015      ;
; 0.747 ; x2_bit_count[0]     ; x2_bit_count[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.015      ;
; 0.749 ; x_cnt[4]            ; x_cnt[4]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.017      ;
; 0.757 ; x_cnt[0]            ; x_cnt[0]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.025      ;
; 0.809 ; word1_rom_addra[0]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.464      ;
; 0.864 ; word2_rom_addra[2]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.533      ;
; 0.911 ; x_cnt[5]            ; x_cnt[5]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.179      ;
; 0.922 ; x_cnt[7]            ; hsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.189      ;
; 0.924 ; word1_rom_addra[1]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.579      ;
; 0.933 ; x_cnt[0]            ; hsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.200      ;
; 0.939 ; word2_rom_addra[3]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.608      ;
; 1.006 ; word2_rom_addra[10] ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.675      ;
; 1.012 ; x1_count[2]         ; x1_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.281      ;
; 1.012 ; word2_rom_addra[2]  ; word2_rom_addra[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.280      ;
; 1.012 ; word2_rom_addra[4]  ; word2_rom_addra[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; x1_count[0]         ; x1_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.282      ;
; 1.014 ; word1_rom_addra[0]  ; word1_rom_addra[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; x2_bit_count[3]     ; x2_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; word1_rom_addra[5]  ; word1_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; x1_count[1]         ; x1_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.285      ;
; 1.016 ; x1_bit_count[3]     ; x1_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; x1_count[3]         ; x1_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.286      ;
; 1.017 ; word2_rom_addra[8]  ; word2_rom_addra[9]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; x2_count[2]         ; x2_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; word1_rom_addra[6]  ; word1_rom_addra[7]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; x2_count[0]         ; x2_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; word2_rom_addra[3]  ; word2_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; x2_count[3]         ; x2_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; word1_rom_addra[1]  ; word1_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.286      ;
; 1.020 ; word1_rom_addra[7]  ; word1_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.288      ;
; 1.023 ; x2_bit_count[2]     ; x2_bit_count[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.291      ;
; 1.026 ; word1_rom_addra[2]  ; word1_rom_addra[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; word2_rom_addra[0]  ; word2_rom_addra[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; word2_rom_addra[4]  ; word2_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; word1_rom_addra[4]  ; word1_rom_addra[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; x1_count[2]         ; x1_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; word2_rom_addra[2]  ; word2_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; x1_count[0]         ; x1_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; word2_rom_addra[5]  ; word2_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; word1_rom_addra[0]  ; word1_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; word1_rom_addra[8]  ; word1_rom_addra[9]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; word2_rom_addra[6]  ; word2_rom_addra[7]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; word2_rom_addra[1]  ; word2_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; word2_rom_addra[8]  ; word2_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; x2_count[0]         ; x2_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; word1_rom_addra[3]  ; word1_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; x2_count[2]         ; x2_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; word1_rom_addra[6]  ; word1_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hsync_de                                                                                                    ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hsync_r                                                                                                     ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vsync_de                                                                                                    ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vsync_r                                                                                                     ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[0]                                                                                                 ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[1]                                                                                                 ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[2]                                                                                                 ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[3]                                                                                                 ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[4]                                                                                                 ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[0]                                                                                                    ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[10]                                                                                                   ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[1]                                                                                                    ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[2]                                                                                                    ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[3]                                                                                                    ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[4]                                                                                                    ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[5]                                                                                                    ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[6]                                                                                                    ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[7]                                                                                                    ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[8]                                                                                                    ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[9]                                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[0]                                                                                                 ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[1]                                                                                                 ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[2]                                                                                                 ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[3]                                                                                                 ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[4]                                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[0]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[10]                                                                                         ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[1]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[2]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[3]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[4]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[5]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[6]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[7]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[8]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[9]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[1]                                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[4]                                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[6]                                                                                                    ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[0]                                                                                          ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[10]                                                                                         ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[1]                                                                                          ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[2]                                                                                          ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[3]                                                                                          ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[4]                                                                                          ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[5]                                                                                          ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[6]                                                                                          ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[7]                                                                                          ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[8]                                                                                          ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[9]                                                                                          ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[0]                                                                                             ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[1]                                                                                             ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[2]                                                                                             ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[3]                                                                                             ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[4]                                                                                             ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[0]                                                                                             ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[1]                                                                                             ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[2]                                                                                             ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[3]                                                                                             ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[4]                                                                                             ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[0]                                                                                                    ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[2]                                                                                                    ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[3]                                                                                                    ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[5]                                                                                                    ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[7]                                                                                                    ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[8]                                                                                                    ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[9]                                                                                                    ;
; 12.225 ; 12.455       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.225 ; 12.455       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[0]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[1]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[2]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[3]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[4]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[5]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[6]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[7]                          ;
; 12.301 ; 12.531       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[0]                          ;
; 12.301 ; 12.531       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[1]                          ;
; 12.301 ; 12.531       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[2]                          ;
; 12.301 ; 12.531       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[3]                          ;
; 12.301 ; 12.531       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[4]                          ;
; 12.301 ; 12.531       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[5]                          ;
; 12.301 ; 12.531       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[6]                          ;
; 12.301 ; 12.531       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[7]                          ;
; 12.304 ; 12.534       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.304 ; 12.534       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 12.375 ; 12.559       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[0]                                                                                                    ;
; 12.375 ; 12.559       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[2]                                                                                                    ;
; 12.375 ; 12.559       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[3]                                                                                                    ;
; 12.375 ; 12.559       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[5]                                                                                                    ;
; 12.375 ; 12.559       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[7]                                                                                                    ;
; 12.375 ; 12.559       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[8]                                                                                                    ;
; 12.375 ; 12.559       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[9]                                                                                                    ;
; 12.376 ; 12.560       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[0]                                                                                             ;
; 12.376 ; 12.560       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[1]                                                                                             ;
; 12.376 ; 12.560       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[2]                                                                                             ;
; 12.376 ; 12.560       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[3]                                                                                             ;
; 12.376 ; 12.560       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[4]                                                                                             ;
; 12.377 ; 12.561       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[0]                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; reset_n   ; clk        ; 8.764 ; 9.274 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; reset_n   ; clk        ; -3.917 ; -4.033 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; vga_b[*]  ; clk        ; 6.980  ; 6.363  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[0] ; clk        ; 6.764  ; 6.229  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[1] ; clk        ; 6.980  ; 6.363  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]  ; clk        ; 7.299  ; 6.660  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0] ; clk        ; 6.970  ; 6.353  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1] ; clk        ; 7.299  ; 6.660  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs    ; clk        ; 5.803  ; 5.292  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]  ; clk        ; 13.835 ; 12.546 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0] ; clk        ; 12.034 ; 11.081 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1] ; clk        ; 11.569 ; 10.693 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2] ; clk        ; 11.095 ; 10.373 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3] ; clk        ; 13.835 ; 12.546 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4] ; clk        ; 11.599 ; 10.723 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vs    ; clk        ; 5.588  ; 5.247  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; vga_b[*]  ; clk        ; 5.464 ; 5.083 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[0] ; clk        ; 5.464 ; 5.083 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[1] ; clk        ; 5.668 ; 5.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]  ; clk        ; 5.658 ; 5.198 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0] ; clk        ; 5.658 ; 5.198 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1] ; clk        ; 5.974 ; 5.493 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs    ; clk        ; 5.219 ; 4.723 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]  ; clk        ; 5.899 ; 5.439 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0] ; clk        ; 6.801 ; 6.118 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1] ; clk        ; 6.350 ; 5.743 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2] ; clk        ; 5.899 ; 5.439 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3] ; clk        ; 8.602 ; 7.584 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4] ; clk        ; 6.380 ; 5.773 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vs    ; clk        ; 5.011 ; 4.680 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 21.418 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.423  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.234 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+--------+-----------+---------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 21.418 ; x_cnt[8]  ; x1_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.530      ;
; 21.418 ; x_cnt[8]  ; x1_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.530      ;
; 21.418 ; x_cnt[8]  ; x1_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.530      ;
; 21.418 ; x_cnt[8]  ; x1_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.530      ;
; 21.418 ; x_cnt[8]  ; x1_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.530      ;
; 21.497 ; x_cnt[6]  ; x1_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.470      ;
; 21.497 ; x_cnt[6]  ; x1_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.470      ;
; 21.497 ; x_cnt[6]  ; x1_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.470      ;
; 21.497 ; x_cnt[6]  ; x1_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.470      ;
; 21.497 ; x_cnt[6]  ; x1_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.470      ;
; 21.502 ; x_cnt[8]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.448      ;
; 21.502 ; x_cnt[8]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.448      ;
; 21.502 ; x_cnt[8]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.448      ;
; 21.502 ; x_cnt[8]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.448      ;
; 21.502 ; x_cnt[8]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.448      ;
; 21.502 ; x_cnt[8]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.448      ;
; 21.502 ; x_cnt[8]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.448      ;
; 21.502 ; x_cnt[8]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.448      ;
; 21.502 ; x_cnt[8]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.448      ;
; 21.502 ; x_cnt[8]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.448      ;
; 21.502 ; x_cnt[8]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.448      ;
; 21.511 ; x_cnt[6]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.439      ;
; 21.511 ; x_cnt[6]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.439      ;
; 21.511 ; x_cnt[6]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.439      ;
; 21.511 ; x_cnt[6]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.439      ;
; 21.511 ; x_cnt[6]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.439      ;
; 21.511 ; x_cnt[6]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.439      ;
; 21.511 ; x_cnt[6]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.439      ;
; 21.511 ; x_cnt[6]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.439      ;
; 21.511 ; x_cnt[6]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.439      ;
; 21.511 ; x_cnt[6]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.439      ;
; 21.511 ; x_cnt[6]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.439      ;
; 21.540 ; x_cnt[9]  ; x1_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.408      ;
; 21.540 ; x_cnt[9]  ; x1_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.408      ;
; 21.540 ; x_cnt[9]  ; x1_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.408      ;
; 21.540 ; x_cnt[9]  ; x1_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.408      ;
; 21.540 ; x_cnt[9]  ; x1_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.408      ;
; 21.582 ; x_cnt[8]  ; x1_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.385      ;
; 21.582 ; x_cnt[8]  ; x1_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.385      ;
; 21.582 ; x_cnt[8]  ; x1_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.385      ;
; 21.582 ; x_cnt[8]  ; x1_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.385      ;
; 21.582 ; x_cnt[8]  ; x1_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.385      ;
; 21.617 ; x_cnt[8]  ; x2_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.333      ;
; 21.617 ; x_cnt[8]  ; x2_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.333      ;
; 21.617 ; x_cnt[8]  ; x2_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.333      ;
; 21.617 ; x_cnt[8]  ; x2_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.333      ;
; 21.617 ; x_cnt[8]  ; x2_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.333      ;
; 21.620 ; x_cnt[7]  ; x1_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.328      ;
; 21.620 ; x_cnt[7]  ; x1_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.328      ;
; 21.620 ; x_cnt[7]  ; x1_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.328      ;
; 21.620 ; x_cnt[7]  ; x1_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.328      ;
; 21.620 ; x_cnt[7]  ; x1_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 3.328      ;
; 21.624 ; x_cnt[6]  ; word1_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.335      ;
; 21.624 ; x_cnt[6]  ; word1_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.335      ;
; 21.624 ; x_cnt[6]  ; word1_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.335      ;
; 21.624 ; x_cnt[6]  ; word1_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.335      ;
; 21.624 ; x_cnt[6]  ; word1_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.335      ;
; 21.624 ; x_cnt[6]  ; word1_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.335      ;
; 21.624 ; x_cnt[6]  ; word1_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.335      ;
; 21.624 ; x_cnt[6]  ; word1_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.335      ;
; 21.624 ; x_cnt[6]  ; word1_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.335      ;
; 21.624 ; x_cnt[6]  ; word1_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.335      ;
; 21.624 ; x_cnt[6]  ; word1_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.028     ; 3.335      ;
; 21.624 ; x_cnt[9]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.326      ;
; 21.624 ; x_cnt[9]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.326      ;
; 21.624 ; x_cnt[9]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.326      ;
; 21.624 ; x_cnt[9]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.326      ;
; 21.624 ; x_cnt[9]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.326      ;
; 21.624 ; x_cnt[9]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.326      ;
; 21.624 ; x_cnt[9]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.326      ;
; 21.624 ; x_cnt[9]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.326      ;
; 21.624 ; x_cnt[9]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.326      ;
; 21.624 ; x_cnt[9]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.326      ;
; 21.624 ; x_cnt[9]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.326      ;
; 21.672 ; x_cnt[8]  ; x2_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.278      ;
; 21.672 ; x_cnt[8]  ; x2_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.278      ;
; 21.672 ; x_cnt[8]  ; x2_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.278      ;
; 21.672 ; x_cnt[8]  ; x2_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.278      ;
; 21.672 ; x_cnt[8]  ; x2_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.278      ;
; 21.704 ; x_cnt[7]  ; word2_rom_addra[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.246      ;
; 21.704 ; x_cnt[7]  ; word2_rom_addra[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.246      ;
; 21.704 ; x_cnt[7]  ; word2_rom_addra[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.246      ;
; 21.704 ; x_cnt[7]  ; word2_rom_addra[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.246      ;
; 21.704 ; x_cnt[7]  ; word2_rom_addra[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.246      ;
; 21.704 ; x_cnt[7]  ; word2_rom_addra[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.246      ;
; 21.704 ; x_cnt[7]  ; word2_rom_addra[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.246      ;
; 21.704 ; x_cnt[7]  ; word2_rom_addra[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.246      ;
; 21.704 ; x_cnt[7]  ; word2_rom_addra[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.246      ;
; 21.704 ; x_cnt[7]  ; word2_rom_addra[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.246      ;
; 21.704 ; x_cnt[7]  ; word2_rom_addra[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.246      ;
; 21.704 ; x_cnt[9]  ; x1_count[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.263      ;
; 21.704 ; x_cnt[9]  ; x1_count[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.263      ;
; 21.704 ; x_cnt[9]  ; x1_count[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.263      ;
; 21.704 ; x_cnt[9]  ; x1_count[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.263      ;
; 21.704 ; x_cnt[9]  ; x1_count[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.020     ; 3.263      ;
; 21.739 ; x_cnt[9]  ; x2_bit_count[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.211      ;
; 21.739 ; x_cnt[9]  ; x2_bit_count[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.211      ;
; 21.739 ; x_cnt[9]  ; x2_bit_count[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.211      ;
; 21.739 ; x_cnt[9]  ; x2_bit_count[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.211      ;
; 21.739 ; x_cnt[9]  ; x2_bit_count[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.037     ; 3.211      ;
+--------+-----------+---------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; hsync_r             ; hsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vsync_r             ; vsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hsync_de            ; hsync_de                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vsync_de            ; vsync_de                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.280 ; x_cnt[10]           ; x_cnt[10]                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.298 ; x1_bit_count[4]     ; x1_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; x1_count[1]         ; x1_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; x1_count[2]         ; x1_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; x1_bit_count[3]     ; x1_bit_count[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; x1_count[3]         ; x1_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; word1_rom_addra[5]  ; word1_rom_addra[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; x2_count[3]         ; x2_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; word2_rom_addra[2]  ; word2_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; word2_rom_addra[3]  ; word2_rom_addra[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; word2_rom_addra[4]  ; word2_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; x2_bit_count[3]     ; x2_bit_count[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; word1_rom_addra[1]  ; word1_rom_addra[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; word1_rom_addra[6]  ; word1_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; word1_rom_addra[7]  ; word1_rom_addra[7]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; x2_count[4]         ; x2_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; word2_rom_addra[8]  ; word2_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; word2_rom_addra[10] ; word2_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; x2_bit_count[4]     ; x2_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; x2_count[2]         ; x2_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; x2_bit_count[2]     ; x2_bit_count[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; x1_count[4]         ; x1_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; word2_rom_addra[5]  ; word2_rom_addra[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; word1_rom_addra[2]  ; word1_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; word1_rom_addra[3]  ; word1_rom_addra[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; word1_rom_addra[4]  ; word1_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; word1_rom_addra[10] ; word1_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; x2_count[1]         ; x2_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; word2_rom_addra[1]  ; word2_rom_addra[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; word2_rom_addra[7]  ; word2_rom_addra[7]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; word1_rom_addra[9]  ; word1_rom_addra[9]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; word2_rom_addra[6]  ; word2_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; word2_rom_addra[9]  ; word2_rom_addra[9]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; word1_rom_addra[8]  ; word1_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; x1_count[0]         ; x1_count[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; word1_rom_addra[0]  ; word1_rom_addra[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; x_cnt[1]            ; x_cnt[1]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; x1_bit_count[2]     ; x1_bit_count[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; x2_count[0]         ; x2_count[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; x1_bit_count[1]     ; x1_bit_count[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; x_cnt[7]            ; x_cnt[7]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; x_cnt[3]            ; x_cnt[3]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; x_cnt[2]            ; x_cnt[2]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; word2_rom_addra[0]  ; word2_rom_addra[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; x2_bit_count[1]     ; x2_bit_count[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; x_cnt[9]            ; x_cnt[9]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; x1_bit_count[0]     ; x1_bit_count[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.443      ;
; 0.322 ; word1_rom_addra[0]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.652      ;
; 0.323 ; x_cnt[6]            ; x_cnt[6]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; x2_bit_count[0]     ; x2_bit_count[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.444      ;
; 0.327 ; x_cnt[4]            ; x_cnt[4]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.327 ; x_cnt[8]            ; x_cnt[8]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.330 ; x_cnt[0]            ; x_cnt[0]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.450      ;
; 0.356 ; word2_rom_addra[2]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.695      ;
; 0.359 ; word1_rom_addra[1]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.689      ;
; 0.365 ; word2_rom_addra[3]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.704      ;
; 0.385 ; x_cnt[5]            ; x_cnt[5]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.505      ;
; 0.401 ; x_cnt[7]            ; hsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.520      ;
; 0.402 ; x_cnt[0]            ; hsync_r                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.521      ;
; 0.410 ; word2_rom_addra[10] ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.749      ;
; 0.417 ; word1_rom_addra[5]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.747      ;
; 0.442 ; word1_rom_addra[0]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.772      ;
; 0.447 ; x1_bit_count[3]     ; x1_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; x1_count[1]         ; x1_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; x2_bit_count[3]     ; x2_bit_count[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; word2_rom_addra[3]  ; word2_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; word1_rom_addra[5]  ; word1_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; x2_count[3]         ; x2_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; x1_count[3]         ; x1_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; word1_rom_addra[1]  ; word1_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; word1_rom_addra[7]  ; word1_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.569      ;
; 0.454 ; word2_rom_addra[5]  ; word2_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; word2_rom_addra[1]  ; word2_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; word2_rom_addra[7]  ; word2_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; x2_count[1]         ; x2_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; word1_rom_addra[3]  ; word1_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; word2_rom_addra[8]  ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.795      ;
; 0.456 ; x1_count[0]         ; x1_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; x1_count[2]         ; x1_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; word1_rom_addra[0]  ; word1_rom_addra[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; word2_rom_addra[9]  ; word2_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; word1_rom_addra[9]  ; word1_rom_addra[10]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; word2_rom_addra[2]  ; word2_rom_addra[3]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; word2_rom_addra[4]  ; word2_rom_addra[5]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; word1_rom_addra[6]  ; word1_rom_addra[7]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; x2_count[0]         ; x2_count[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; word2_rom_addra[8]  ; word2_rom_addra[9]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; x2_count[2]         ; x2_count[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; x_cnt[1]            ; x_cnt[2]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; x1_count[0]         ; x1_count[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; x1_count[2]         ; x1_count[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; word1_rom_addra[0]  ; word1_rom_addra[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; word2_rom_addra[2]  ; word2_rom_addra[4]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; word2_rom_addra[4]  ; word2_rom_addra[6]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; x1_bit_count[1]     ; x1_bit_count[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; word1_rom_addra[6]  ; word1_rom_addra[8]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.581      ;
+-------+---------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[0]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[1]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[2]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[3]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[4]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[5]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[6]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_le91:auto_generated|q_a[7]                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[0]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[10]                                                                                         ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[1]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[2]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[3]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[4]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[5]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[6]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[7]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[8]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[9]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[0]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[10]                                                                                         ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[1]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[2]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[3]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[4]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[5]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[6]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[7]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[8]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word2_rom_addra[9]                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[0]                                                                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[1]                                                                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[2]                                                                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[3]                                                                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_bit_count[4]                                                                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[0]                                                                                                 ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[1]                                                                                                 ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[2]                                                                                                 ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[3]                                                                                                 ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x1_count[4]                                                                                                 ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[0]                                                                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[1]                                                                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[2]                                                                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[3]                                                                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_bit_count[4]                                                                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[0]                                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[1]                                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[2]                                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[3]                                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[4]                                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[5]                                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[6]                                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[7]                                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[8]                                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; y_cnt[9]                                                                                                    ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hsync_de                                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hsync_r                                                                                                     ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vsync_de                                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vsync_r                                                                                                     ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[0]                                                                                                 ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[1]                                                                                                 ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[2]                                                                                                 ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[3]                                                                                                 ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[4]                                                                                                 ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[0]                                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[10]                                                                                                   ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[1]                                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[2]                                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[3]                                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[4]                                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[5]                                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[6]                                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[7]                                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[8]                                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[9]                                                                                                    ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hsync_de                                                                                                    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hsync_r                                                                                                     ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vsync_de                                                                                                    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vsync_r                                                                                                     ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[0]                                                                                                 ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[1]                                                                                                 ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[2]                                                                                                 ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[3]                                                                                                 ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x2_count[4]                                                                                                 ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[0]                                                                                                    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[10]                                                                                                   ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[1]                                                                                                    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[2]                                                                                                    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[3]                                                                                                    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[4]                                                                                                    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[5]                                                                                                    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[6]                                                                                                    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[7]                                                                                                    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[8]                                                                                                    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; x_cnt[9]                                                                                                    ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[0]                                                                                          ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[10]                                                                                         ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; word1_rom_addra[1]                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; reset_n   ; clk        ; 4.731 ; 5.328 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; reset_n   ; clk        ; -2.155 ; -2.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; vga_b[*]  ; clk        ; 3.131 ; 3.291 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[0] ; clk        ; 3.095 ; 3.233 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[1] ; clk        ; 3.131 ; 3.291 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]  ; clk        ; 3.288 ; 3.468 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0] ; clk        ; 3.121 ; 3.281 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1] ; clk        ; 3.288 ; 3.468 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs    ; clk        ; 2.714 ; 2.782 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]  ; clk        ; 7.001 ; 7.093 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0] ; clk        ; 5.566 ; 5.859 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1] ; clk        ; 5.320 ; 5.615 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2] ; clk        ; 5.189 ; 5.446 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3] ; clk        ; 7.001 ; 7.093 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4] ; clk        ; 5.350 ; 5.645 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vs    ; clk        ; 2.639 ; 2.728 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; vga_b[*]  ; clk        ; 2.518 ; 2.615 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[0] ; clk        ; 2.518 ; 2.615 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[1] ; clk        ; 2.553 ; 2.672 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]  ; clk        ; 2.543 ; 2.662 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0] ; clk        ; 2.543 ; 2.662 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1] ; clk        ; 2.704 ; 2.842 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs    ; clk        ; 2.427 ; 2.489 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]  ; clk        ; 2.723 ; 2.784 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0] ; clk        ; 3.089 ; 3.184 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1] ; clk        ; 2.850 ; 2.948 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2] ; clk        ; 2.723 ; 2.784 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3] ; clk        ; 4.525 ; 4.418 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4] ; clk        ; 2.880 ; 2.978 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vs    ; clk        ; 2.351 ; 2.434 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 17.244 ; 0.187 ; N/A      ; N/A     ; 9.423               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.244 ; 0.187 ; N/A      ; N/A     ; 12.216              ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+
; reset_n   ; clk        ; 9.791 ; 10.320 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; reset_n   ; clk        ; -2.155 ; -2.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; vga_b[*]  ; clk        ; 7.313  ; 6.972  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[0] ; clk        ; 7.117  ; 6.815  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[1] ; clk        ; 7.313  ; 6.972  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]  ; clk        ; 7.651  ; 7.300  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0] ; clk        ; 7.303  ; 6.962  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1] ; clk        ; 7.651  ; 7.300  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs    ; clk        ; 6.147  ; 5.840  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]  ; clk        ; 14.853 ; 13.918 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0] ; clk        ; 12.798 ; 12.200 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1] ; clk        ; 12.252 ; 11.701 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2] ; clk        ; 11.800 ; 11.332 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3] ; clk        ; 14.853 ; 13.918 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4] ; clk        ; 12.282 ; 11.731 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vs    ; clk        ; 5.892  ; 5.732  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; vga_b[*]  ; clk        ; 2.518 ; 2.615 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[0] ; clk        ; 2.518 ; 2.615 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_b[1] ; clk        ; 2.553 ; 2.672 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]  ; clk        ; 2.543 ; 2.662 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0] ; clk        ; 2.543 ; 2.662 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1] ; clk        ; 2.704 ; 2.842 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs    ; clk        ; 2.427 ; 2.489 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]  ; clk        ; 2.723 ; 2.784 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0] ; clk        ; 3.089 ; 3.184 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1] ; clk        ; 2.850 ; 2.948 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2] ; clk        ; 2.723 ; 2.784 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3] ; clk        ; 4.525 ; 4.418 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4] ; clk        ; 2.880 ; 2.978 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vs    ; clk        ; 2.351 ; 2.434 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_hs   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------+
; Input Transition Times                                     ;
+---------+--------------+-----------------+-----------------+
; Pin     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------+--------------+-----------------+-----------------+
; reset_n ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_vs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_r[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_r[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_r[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; vga_r[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_g[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_g[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_g[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_b[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_b[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_vs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_r[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_r[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; vga_r[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_g[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_g[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_g[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_b[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_b[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_b[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_vs   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_r[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_r[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; vga_r[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_g[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_g[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_g[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_b[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_b[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_b[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 3462     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 3462     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 65    ; 65   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri Nov 25 10:49:37 2016
Info: Command: quartus_sta vga_char -c vga_char
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_char.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 17.244
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.244         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.453         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.858
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.858         0.000 clk 
    Info (332119):    12.217         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.753
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.753         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.855
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.855         0.000 clk 
    Info (332119):    12.216         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 21.418
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    21.418         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.423         0.000 clk 
    Info (332119):    12.234         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 461 megabytes
    Info: Processing ended: Fri Nov 25 10:49:39 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


