int cpu_is_not_present(int cpu)\r\n{\r\nreturn !CPU_ISSET_S(cpu, cpu_present_setsize, cpu_present_set);\r\n}\r\nint for_all_cpus(int (func)(struct thread_data *, struct core_data *, struct pkg_data *),\r\nstruct thread_data *thread_base, struct core_data *core_base, struct pkg_data *pkg_base)\r\n{\r\nint retval, pkg_no, core_no, thread_no;\r\nfor (pkg_no = 0; pkg_no < topo.num_packages; ++pkg_no) {\r\nfor (core_no = 0; core_no < topo.num_cores_per_pkg; ++core_no) {\r\nfor (thread_no = 0; thread_no <\r\ntopo.num_threads_per_core; ++thread_no) {\r\nstruct thread_data *t;\r\nstruct core_data *c;\r\nstruct pkg_data *p;\r\nt = GET_THREAD(thread_base, thread_no, core_no, pkg_no);\r\nif (cpu_is_not_present(t->cpu_id))\r\ncontinue;\r\nc = GET_CORE(core_base, core_no, pkg_no);\r\np = GET_PKG(pkg_base, pkg_no);\r\nretval = func(t, c, p);\r\nif (retval)\r\nreturn retval;\r\n}\r\n}\r\n}\r\nreturn 0;\r\n}\r\nint cpu_migrate(int cpu)\r\n{\r\nCPU_ZERO_S(cpu_affinity_setsize, cpu_affinity_set);\r\nCPU_SET_S(cpu, cpu_affinity_setsize, cpu_affinity_set);\r\nif (sched_setaffinity(0, cpu_affinity_setsize, cpu_affinity_set) == -1)\r\nreturn -1;\r\nelse\r\nreturn 0;\r\n}\r\nint get_msr_fd(int cpu)\r\n{\r\nchar pathname[32];\r\nint fd;\r\nfd = fd_percpu[cpu];\r\nif (fd)\r\nreturn fd;\r\nsprintf(pathname, "/dev/cpu/%d/msr", cpu);\r\nfd = open(pathname, O_RDONLY);\r\nif (fd < 0)\r\nerr(-1, "%s open failed, try chown or chmod +r /dev/cpu/*/msr, or run as root", pathname);\r\nfd_percpu[cpu] = fd;\r\nreturn fd;\r\n}\r\nint get_msr(int cpu, off_t offset, unsigned long long *msr)\r\n{\r\nssize_t retval;\r\nretval = pread(get_msr_fd(cpu), msr, sizeof(*msr), offset);\r\nif (retval != sizeof *msr)\r\nerr(-1, "msr %d offset 0x%llx read failed", cpu, (unsigned long long)offset);\r\nreturn 0;\r\n}\r\nvoid print_header(void)\r\n{\r\nif (show_pkg)\r\noutp += sprintf(outp, " Package");\r\nif (show_core)\r\noutp += sprintf(outp, " Core");\r\nif (show_cpu)\r\noutp += sprintf(outp, " CPU");\r\nif (has_aperf)\r\noutp += sprintf(outp, " Avg_MHz");\r\nif (has_aperf)\r\noutp += sprintf(outp, " Busy%%");\r\nif (has_aperf)\r\noutp += sprintf(outp, " Bzy_MHz");\r\noutp += sprintf(outp, " TSC_MHz");\r\nif (extra_delta_offset32)\r\noutp += sprintf(outp, " count 0x%03X", extra_delta_offset32);\r\nif (extra_delta_offset64)\r\noutp += sprintf(outp, " COUNT 0x%03X", extra_delta_offset64);\r\nif (extra_msr_offset32)\r\noutp += sprintf(outp, " MSR 0x%03X", extra_msr_offset32);\r\nif (extra_msr_offset64)\r\noutp += sprintf(outp, " MSR 0x%03X", extra_msr_offset64);\r\nif (!debug)\r\ngoto done;\r\nif (do_irq)\r\noutp += sprintf(outp, " IRQ");\r\nif (do_smi)\r\noutp += sprintf(outp, " SMI");\r\nif (do_nhm_cstates)\r\noutp += sprintf(outp, " CPU%%c1");\r\nif (do_nhm_cstates && !do_slm_cstates && !do_knl_cstates)\r\noutp += sprintf(outp, " CPU%%c3");\r\nif (do_nhm_cstates)\r\noutp += sprintf(outp, " CPU%%c6");\r\nif (do_snb_cstates)\r\noutp += sprintf(outp, " CPU%%c7");\r\nif (do_dts)\r\noutp += sprintf(outp, " CoreTmp");\r\nif (do_ptm)\r\noutp += sprintf(outp, " PkgTmp");\r\nif (do_gfx_rc6_ms)\r\noutp += sprintf(outp, " GFX%%rc6");\r\nif (do_gfx_mhz)\r\noutp += sprintf(outp, " GFXMHz");\r\nif (do_skl_residency) {\r\noutp += sprintf(outp, " Totl%%C0");\r\noutp += sprintf(outp, " Any%%C0");\r\noutp += sprintf(outp, " GFX%%C0");\r\noutp += sprintf(outp, " CPUGFX%%");\r\n}\r\nif (do_pc2)\r\noutp += sprintf(outp, " Pkg%%pc2");\r\nif (do_pc3)\r\noutp += sprintf(outp, " Pkg%%pc3");\r\nif (do_pc6)\r\noutp += sprintf(outp, " Pkg%%pc6");\r\nif (do_pc7)\r\noutp += sprintf(outp, " Pkg%%pc7");\r\nif (do_c8_c9_c10) {\r\noutp += sprintf(outp, " Pkg%%pc8");\r\noutp += sprintf(outp, " Pkg%%pc9");\r\noutp += sprintf(outp, " Pk%%pc10");\r\n}\r\nif (do_rapl && !rapl_joules) {\r\nif (do_rapl & RAPL_PKG)\r\noutp += sprintf(outp, " PkgWatt");\r\nif (do_rapl & RAPL_CORES)\r\noutp += sprintf(outp, " CorWatt");\r\nif (do_rapl & RAPL_GFX)\r\noutp += sprintf(outp, " GFXWatt");\r\nif (do_rapl & RAPL_DRAM)\r\noutp += sprintf(outp, " RAMWatt");\r\nif (do_rapl & RAPL_PKG_PERF_STATUS)\r\noutp += sprintf(outp, " PKG_%%");\r\nif (do_rapl & RAPL_DRAM_PERF_STATUS)\r\noutp += sprintf(outp, " RAM_%%");\r\n} else if (do_rapl && rapl_joules) {\r\nif (do_rapl & RAPL_PKG)\r\noutp += sprintf(outp, " Pkg_J");\r\nif (do_rapl & RAPL_CORES)\r\noutp += sprintf(outp, " Cor_J");\r\nif (do_rapl & RAPL_GFX)\r\noutp += sprintf(outp, " GFX_J");\r\nif (do_rapl & RAPL_DRAM)\r\noutp += sprintf(outp, " RAM_J");\r\nif (do_rapl & RAPL_PKG_PERF_STATUS)\r\noutp += sprintf(outp, " PKG_%%");\r\nif (do_rapl & RAPL_DRAM_PERF_STATUS)\r\noutp += sprintf(outp, " RAM_%%");\r\noutp += sprintf(outp, " time");\r\n}\r\ndone:\r\noutp += sprintf(outp, "\n");\r\n}\r\nint dump_counters(struct thread_data *t, struct core_data *c,\r\nstruct pkg_data *p)\r\n{\r\noutp += sprintf(outp, "t %p, c %p, p %p\n", t, c, p);\r\nif (t) {\r\noutp += sprintf(outp, "CPU: %d flags 0x%x\n",\r\nt->cpu_id, t->flags);\r\noutp += sprintf(outp, "TSC: %016llX\n", t->tsc);\r\noutp += sprintf(outp, "aperf: %016llX\n", t->aperf);\r\noutp += sprintf(outp, "mperf: %016llX\n", t->mperf);\r\noutp += sprintf(outp, "c1: %016llX\n", t->c1);\r\noutp += sprintf(outp, "msr0x%x: %08llX\n",\r\nextra_delta_offset32, t->extra_delta32);\r\noutp += sprintf(outp, "msr0x%x: %016llX\n",\r\nextra_delta_offset64, t->extra_delta64);\r\noutp += sprintf(outp, "msr0x%x: %08llX\n",\r\nextra_msr_offset32, t->extra_msr32);\r\noutp += sprintf(outp, "msr0x%x: %016llX\n",\r\nextra_msr_offset64, t->extra_msr64);\r\nif (do_irq)\r\noutp += sprintf(outp, "IRQ: %08X\n", t->irq_count);\r\nif (do_smi)\r\noutp += sprintf(outp, "SMI: %08X\n", t->smi_count);\r\n}\r\nif (c) {\r\noutp += sprintf(outp, "core: %d\n", c->core_id);\r\noutp += sprintf(outp, "c3: %016llX\n", c->c3);\r\noutp += sprintf(outp, "c6: %016llX\n", c->c6);\r\noutp += sprintf(outp, "c7: %016llX\n", c->c7);\r\noutp += sprintf(outp, "DTS: %dC\n", c->core_temp_c);\r\n}\r\nif (p) {\r\noutp += sprintf(outp, "package: %d\n", p->package_id);\r\noutp += sprintf(outp, "Weighted cores: %016llX\n", p->pkg_wtd_core_c0);\r\noutp += sprintf(outp, "Any cores: %016llX\n", p->pkg_any_core_c0);\r\noutp += sprintf(outp, "Any GFX: %016llX\n", p->pkg_any_gfxe_c0);\r\noutp += sprintf(outp, "CPU + GFX: %016llX\n", p->pkg_both_core_gfxe_c0);\r\noutp += sprintf(outp, "pc2: %016llX\n", p->pc2);\r\nif (do_pc3)\r\noutp += sprintf(outp, "pc3: %016llX\n", p->pc3);\r\nif (do_pc6)\r\noutp += sprintf(outp, "pc6: %016llX\n", p->pc6);\r\nif (do_pc7)\r\noutp += sprintf(outp, "pc7: %016llX\n", p->pc7);\r\noutp += sprintf(outp, "pc8: %016llX\n", p->pc8);\r\noutp += sprintf(outp, "pc9: %016llX\n", p->pc9);\r\noutp += sprintf(outp, "pc10: %016llX\n", p->pc10);\r\noutp += sprintf(outp, "Joules PKG: %0X\n", p->energy_pkg);\r\noutp += sprintf(outp, "Joules COR: %0X\n", p->energy_cores);\r\noutp += sprintf(outp, "Joules GFX: %0X\n", p->energy_gfx);\r\noutp += sprintf(outp, "Joules RAM: %0X\n", p->energy_dram);\r\noutp += sprintf(outp, "Throttle PKG: %0X\n",\r\np->rapl_pkg_perf_status);\r\noutp += sprintf(outp, "Throttle RAM: %0X\n",\r\np->rapl_dram_perf_status);\r\noutp += sprintf(outp, "PTM: %dC\n", p->pkg_temp_c);\r\n}\r\noutp += sprintf(outp, "\n");\r\nreturn 0;\r\n}\r\nint format_counters(struct thread_data *t, struct core_data *c,\r\nstruct pkg_data *p)\r\n{\r\ndouble interval_float;\r\nchar *fmt8;\r\nif (show_core_only && !(t->flags & CPU_IS_FIRST_THREAD_IN_CORE))\r\nreturn 0;\r\nif (show_pkg_only && !(t->flags & CPU_IS_FIRST_CORE_IN_PACKAGE))\r\nreturn 0;\r\ninterval_float = tv_delta.tv_sec + tv_delta.tv_usec/1000000.0;\r\nif (t == &average.threads) {\r\nif (show_pkg)\r\noutp += sprintf(outp, " -");\r\nif (show_core)\r\noutp += sprintf(outp, " -");\r\nif (show_cpu)\r\noutp += sprintf(outp, " -");\r\n} else {\r\nif (show_pkg) {\r\nif (p)\r\noutp += sprintf(outp, "%8d", p->package_id);\r\nelse\r\noutp += sprintf(outp, " -");\r\n}\r\nif (show_core) {\r\nif (c)\r\noutp += sprintf(outp, "%8d", c->core_id);\r\nelse\r\noutp += sprintf(outp, " -");\r\n}\r\nif (show_cpu)\r\noutp += sprintf(outp, "%8d", t->cpu_id);\r\n}\r\nif (has_aperf)\r\noutp += sprintf(outp, "%8.0f",\r\n1.0 / units * t->aperf / interval_float);\r\nif (has_aperf) {\r\nif (!skip_c0)\r\noutp += sprintf(outp, "%8.2f", 100.0 * t->mperf/t->tsc/tsc_tweak);\r\nelse\r\noutp += sprintf(outp, "********");\r\n}\r\nif (has_aperf) {\r\nif (has_base_hz)\r\noutp += sprintf(outp, "%8.0f", base_hz / units * t->aperf / t->mperf);\r\nelse\r\noutp += sprintf(outp, "%8.0f",\r\n1.0 * t->tsc / units * t->aperf / t->mperf / interval_float);\r\n}\r\noutp += sprintf(outp, "%8.0f", 1.0 * t->tsc/units/interval_float);\r\nif (extra_delta_offset32)\r\noutp += sprintf(outp, " %11llu", t->extra_delta32);\r\nif (extra_delta_offset64)\r\noutp += sprintf(outp, " %11llu", t->extra_delta64);\r\nif (extra_msr_offset32)\r\noutp += sprintf(outp, " 0x%08llx", t->extra_msr32);\r\nif (extra_msr_offset64)\r\noutp += sprintf(outp, " 0x%016llx", t->extra_msr64);\r\nif (!debug)\r\ngoto done;\r\nif (do_irq)\r\noutp += sprintf(outp, "%8d", t->irq_count);\r\nif (do_smi)\r\noutp += sprintf(outp, "%8d", t->smi_count);\r\nif (do_nhm_cstates) {\r\nif (!skip_c1)\r\noutp += sprintf(outp, "%8.2f", 100.0 * t->c1/t->tsc);\r\nelse\r\noutp += sprintf(outp, "********");\r\n}\r\nif (!(t->flags & CPU_IS_FIRST_THREAD_IN_CORE))\r\ngoto done;\r\nif (do_nhm_cstates && !do_slm_cstates && !do_knl_cstates)\r\noutp += sprintf(outp, "%8.2f", 100.0 * c->c3/t->tsc);\r\nif (do_nhm_cstates)\r\noutp += sprintf(outp, "%8.2f", 100.0 * c->c6/t->tsc);\r\nif (do_snb_cstates)\r\noutp += sprintf(outp, "%8.2f", 100.0 * c->c7/t->tsc);\r\nif (do_dts)\r\noutp += sprintf(outp, "%8d", c->core_temp_c);\r\nif (!(t->flags & CPU_IS_FIRST_CORE_IN_PACKAGE))\r\ngoto done;\r\nif (do_ptm)\r\noutp += sprintf(outp, "%8d", p->pkg_temp_c);\r\nif (do_gfx_rc6_ms) {\r\nif (p->gfx_rc6_ms == -1) {\r\noutp += sprintf(outp, " ***.**");\r\n} else {\r\noutp += sprintf(outp, "%8.2f",\r\np->gfx_rc6_ms / 10.0 / interval_float);\r\n}\r\n}\r\nif (do_gfx_mhz)\r\noutp += sprintf(outp, "%8d", p->gfx_mhz);\r\nif (do_skl_residency) {\r\noutp += sprintf(outp, "%8.2f", 100.0 * p->pkg_wtd_core_c0/t->tsc);\r\noutp += sprintf(outp, "%8.2f", 100.0 * p->pkg_any_core_c0/t->tsc);\r\noutp += sprintf(outp, "%8.2f", 100.0 * p->pkg_any_gfxe_c0/t->tsc);\r\noutp += sprintf(outp, "%8.2f", 100.0 * p->pkg_both_core_gfxe_c0/t->tsc);\r\n}\r\nif (do_pc2)\r\noutp += sprintf(outp, "%8.2f", 100.0 * p->pc2/t->tsc);\r\nif (do_pc3)\r\noutp += sprintf(outp, "%8.2f", 100.0 * p->pc3/t->tsc);\r\nif (do_pc6)\r\noutp += sprintf(outp, "%8.2f", 100.0 * p->pc6/t->tsc);\r\nif (do_pc7)\r\noutp += sprintf(outp, "%8.2f", 100.0 * p->pc7/t->tsc);\r\nif (do_c8_c9_c10) {\r\noutp += sprintf(outp, "%8.2f", 100.0 * p->pc8/t->tsc);\r\noutp += sprintf(outp, "%8.2f", 100.0 * p->pc9/t->tsc);\r\noutp += sprintf(outp, "%8.2f", 100.0 * p->pc10/t->tsc);\r\n}\r\nif (interval_float < rapl_joule_counter_range)\r\nfmt8 = "%8.2f";\r\nelse\r\nfmt8 = " %6.0f**";\r\nif (do_rapl && !rapl_joules) {\r\nif (do_rapl & RAPL_PKG)\r\noutp += sprintf(outp, fmt8, p->energy_pkg * rapl_energy_units / interval_float);\r\nif (do_rapl & RAPL_CORES)\r\noutp += sprintf(outp, fmt8, p->energy_cores * rapl_energy_units / interval_float);\r\nif (do_rapl & RAPL_GFX)\r\noutp += sprintf(outp, fmt8, p->energy_gfx * rapl_energy_units / interval_float);\r\nif (do_rapl & RAPL_DRAM)\r\noutp += sprintf(outp, fmt8, p->energy_dram * rapl_dram_energy_units / interval_float);\r\nif (do_rapl & RAPL_PKG_PERF_STATUS)\r\noutp += sprintf(outp, fmt8, 100.0 * p->rapl_pkg_perf_status * rapl_time_units / interval_float);\r\nif (do_rapl & RAPL_DRAM_PERF_STATUS)\r\noutp += sprintf(outp, fmt8, 100.0 * p->rapl_dram_perf_status * rapl_time_units / interval_float);\r\n} else if (do_rapl && rapl_joules) {\r\nif (do_rapl & RAPL_PKG)\r\noutp += sprintf(outp, fmt8,\r\np->energy_pkg * rapl_energy_units);\r\nif (do_rapl & RAPL_CORES)\r\noutp += sprintf(outp, fmt8,\r\np->energy_cores * rapl_energy_units);\r\nif (do_rapl & RAPL_GFX)\r\noutp += sprintf(outp, fmt8,\r\np->energy_gfx * rapl_energy_units);\r\nif (do_rapl & RAPL_DRAM)\r\noutp += sprintf(outp, fmt8,\r\np->energy_dram * rapl_dram_energy_units);\r\nif (do_rapl & RAPL_PKG_PERF_STATUS)\r\noutp += sprintf(outp, fmt8, 100.0 * p->rapl_pkg_perf_status * rapl_time_units / interval_float);\r\nif (do_rapl & RAPL_DRAM_PERF_STATUS)\r\noutp += sprintf(outp, fmt8, 100.0 * p->rapl_dram_perf_status * rapl_time_units / interval_float);\r\noutp += sprintf(outp, fmt8, interval_float);\r\n}\r\ndone:\r\noutp += sprintf(outp, "\n");\r\nreturn 0;\r\n}\r\nvoid flush_output_stdout(void)\r\n{\r\nFILE *filep;\r\nif (outf == stderr)\r\nfilep = stdout;\r\nelse\r\nfilep = outf;\r\nfputs(output_buffer, filep);\r\nfflush(filep);\r\noutp = output_buffer;\r\n}\r\nvoid flush_output_stderr(void)\r\n{\r\nfputs(output_buffer, outf);\r\nfflush(outf);\r\noutp = output_buffer;\r\n}\r\nvoid format_all_counters(struct thread_data *t, struct core_data *c, struct pkg_data *p)\r\n{\r\nstatic int printed;\r\nif (!printed || !summary_only)\r\nprint_header();\r\nif (topo.num_cpus > 1)\r\nformat_counters(&average.threads, &average.cores,\r\n&average.packages);\r\nprinted = 1;\r\nif (summary_only)\r\nreturn;\r\nfor_all_cpus(format_counters, t, c, p);\r\n}\r\nvoid\r\ndelta_package(struct pkg_data *new, struct pkg_data *old)\r\n{\r\nif (do_skl_residency) {\r\nold->pkg_wtd_core_c0 = new->pkg_wtd_core_c0 - old->pkg_wtd_core_c0;\r\nold->pkg_any_core_c0 = new->pkg_any_core_c0 - old->pkg_any_core_c0;\r\nold->pkg_any_gfxe_c0 = new->pkg_any_gfxe_c0 - old->pkg_any_gfxe_c0;\r\nold->pkg_both_core_gfxe_c0 = new->pkg_both_core_gfxe_c0 - old->pkg_both_core_gfxe_c0;\r\n}\r\nold->pc2 = new->pc2 - old->pc2;\r\nif (do_pc3)\r\nold->pc3 = new->pc3 - old->pc3;\r\nif (do_pc6)\r\nold->pc6 = new->pc6 - old->pc6;\r\nif (do_pc7)\r\nold->pc7 = new->pc7 - old->pc7;\r\nold->pc8 = new->pc8 - old->pc8;\r\nold->pc9 = new->pc9 - old->pc9;\r\nold->pc10 = new->pc10 - old->pc10;\r\nold->pkg_temp_c = new->pkg_temp_c;\r\nif (old->gfx_rc6_ms > new->gfx_rc6_ms)\r\nold->gfx_rc6_ms = -1;\r\nelse\r\nold->gfx_rc6_ms = new->gfx_rc6_ms - old->gfx_rc6_ms;\r\nold->gfx_mhz = new->gfx_mhz;\r\nDELTA_WRAP32(new->energy_pkg, old->energy_pkg);\r\nDELTA_WRAP32(new->energy_cores, old->energy_cores);\r\nDELTA_WRAP32(new->energy_gfx, old->energy_gfx);\r\nDELTA_WRAP32(new->energy_dram, old->energy_dram);\r\nDELTA_WRAP32(new->rapl_pkg_perf_status, old->rapl_pkg_perf_status);\r\nDELTA_WRAP32(new->rapl_dram_perf_status, old->rapl_dram_perf_status);\r\n}\r\nvoid\r\ndelta_core(struct core_data *new, struct core_data *old)\r\n{\r\nold->c3 = new->c3 - old->c3;\r\nold->c6 = new->c6 - old->c6;\r\nold->c7 = new->c7 - old->c7;\r\nold->core_temp_c = new->core_temp_c;\r\n}\r\nvoid\r\ndelta_thread(struct thread_data *new, struct thread_data *old,\r\nstruct core_data *core_delta)\r\n{\r\nold->tsc = new->tsc - old->tsc;\r\nif (old->tsc < (1000 * 1000))\r\nerrx(-3, "Insanely slow TSC rate, TSC stops in idle?\n"\r\n"You can disable all c-states by booting with \"idle=poll\"\n"\r\n"or just the deep ones with \"processor.max_cstate=1\"");\r\nold->c1 = new->c1 - old->c1;\r\nif (has_aperf) {\r\nif ((new->aperf > old->aperf) && (new->mperf > old->mperf)) {\r\nold->aperf = new->aperf - old->aperf;\r\nold->mperf = new->mperf - old->mperf;\r\n} else {\r\nif (!aperf_mperf_unstable) {\r\nfprintf(outf, "%s: APERF or MPERF went backwards *\n", progname);\r\nfprintf(outf, "* Frequency results do not cover entire interval *\n");\r\nfprintf(outf, "* fix this by running Linux-2.6.30 or later *\n");\r\naperf_mperf_unstable = 1;\r\n}\r\nskip_c0 = 1;\r\nskip_c1 = 1;\r\n}\r\n}\r\nif (use_c1_residency_msr) {\r\n} else {\r\nif ((old->mperf + core_delta->c3 + core_delta->c6 + core_delta->c7) > old->tsc)\r\nold->c1 = 0;\r\nelse {\r\nold->c1 = old->tsc - old->mperf - core_delta->c3\r\n- core_delta->c6 - core_delta->c7;\r\n}\r\n}\r\nif (old->mperf == 0) {\r\nif (debug > 1)\r\nfprintf(outf, "cpu%d MPERF 0!\n", old->cpu_id);\r\nold->mperf = 1;\r\n}\r\nold->extra_delta32 = new->extra_delta32 - old->extra_delta32;\r\nold->extra_delta32 &= 0xFFFFFFFF;\r\nold->extra_delta64 = new->extra_delta64 - old->extra_delta64;\r\nold->extra_msr32 = new->extra_msr32;\r\nold->extra_msr64 = new->extra_msr64;\r\nif (do_irq)\r\nold->irq_count = new->irq_count - old->irq_count;\r\nif (do_smi)\r\nold->smi_count = new->smi_count - old->smi_count;\r\n}\r\nint delta_cpu(struct thread_data *t, struct core_data *c,\r\nstruct pkg_data *p, struct thread_data *t2,\r\nstruct core_data *c2, struct pkg_data *p2)\r\n{\r\nif (t->flags & CPU_IS_FIRST_THREAD_IN_CORE)\r\ndelta_core(c, c2);\r\ndelta_thread(t, t2, c2);\r\nif (t->flags & CPU_IS_FIRST_CORE_IN_PACKAGE)\r\ndelta_package(p, p2);\r\nreturn 0;\r\n}\r\nvoid clear_counters(struct thread_data *t, struct core_data *c, struct pkg_data *p)\r\n{\r\nt->tsc = 0;\r\nt->aperf = 0;\r\nt->mperf = 0;\r\nt->c1 = 0;\r\nt->extra_delta32 = 0;\r\nt->extra_delta64 = 0;\r\nt->irq_count = 0;\r\nt->smi_count = 0;\r\nt->flags = CPU_IS_FIRST_THREAD_IN_CORE | CPU_IS_FIRST_CORE_IN_PACKAGE;\r\nc->c3 = 0;\r\nc->c6 = 0;\r\nc->c7 = 0;\r\nc->core_temp_c = 0;\r\np->pkg_wtd_core_c0 = 0;\r\np->pkg_any_core_c0 = 0;\r\np->pkg_any_gfxe_c0 = 0;\r\np->pkg_both_core_gfxe_c0 = 0;\r\np->pc2 = 0;\r\nif (do_pc3)\r\np->pc3 = 0;\r\nif (do_pc6)\r\np->pc6 = 0;\r\nif (do_pc7)\r\np->pc7 = 0;\r\np->pc8 = 0;\r\np->pc9 = 0;\r\np->pc10 = 0;\r\np->energy_pkg = 0;\r\np->energy_dram = 0;\r\np->energy_cores = 0;\r\np->energy_gfx = 0;\r\np->rapl_pkg_perf_status = 0;\r\np->rapl_dram_perf_status = 0;\r\np->pkg_temp_c = 0;\r\np->gfx_rc6_ms = 0;\r\np->gfx_mhz = 0;\r\n}\r\nint sum_counters(struct thread_data *t, struct core_data *c,\r\nstruct pkg_data *p)\r\n{\r\naverage.threads.tsc += t->tsc;\r\naverage.threads.aperf += t->aperf;\r\naverage.threads.mperf += t->mperf;\r\naverage.threads.c1 += t->c1;\r\naverage.threads.extra_delta32 += t->extra_delta32;\r\naverage.threads.extra_delta64 += t->extra_delta64;\r\naverage.threads.irq_count += t->irq_count;\r\naverage.threads.smi_count += t->smi_count;\r\nif (!(t->flags & CPU_IS_FIRST_THREAD_IN_CORE))\r\nreturn 0;\r\naverage.cores.c3 += c->c3;\r\naverage.cores.c6 += c->c6;\r\naverage.cores.c7 += c->c7;\r\naverage.cores.core_temp_c = MAX(average.cores.core_temp_c, c->core_temp_c);\r\nif (!(t->flags & CPU_IS_FIRST_CORE_IN_PACKAGE))\r\nreturn 0;\r\nif (do_skl_residency) {\r\naverage.packages.pkg_wtd_core_c0 += p->pkg_wtd_core_c0;\r\naverage.packages.pkg_any_core_c0 += p->pkg_any_core_c0;\r\naverage.packages.pkg_any_gfxe_c0 += p->pkg_any_gfxe_c0;\r\naverage.packages.pkg_both_core_gfxe_c0 += p->pkg_both_core_gfxe_c0;\r\n}\r\naverage.packages.pc2 += p->pc2;\r\nif (do_pc3)\r\naverage.packages.pc3 += p->pc3;\r\nif (do_pc6)\r\naverage.packages.pc6 += p->pc6;\r\nif (do_pc7)\r\naverage.packages.pc7 += p->pc7;\r\naverage.packages.pc8 += p->pc8;\r\naverage.packages.pc9 += p->pc9;\r\naverage.packages.pc10 += p->pc10;\r\naverage.packages.energy_pkg += p->energy_pkg;\r\naverage.packages.energy_dram += p->energy_dram;\r\naverage.packages.energy_cores += p->energy_cores;\r\naverage.packages.energy_gfx += p->energy_gfx;\r\naverage.packages.gfx_rc6_ms = p->gfx_rc6_ms;\r\naverage.packages.gfx_mhz = p->gfx_mhz;\r\naverage.packages.pkg_temp_c = MAX(average.packages.pkg_temp_c, p->pkg_temp_c);\r\naverage.packages.rapl_pkg_perf_status += p->rapl_pkg_perf_status;\r\naverage.packages.rapl_dram_perf_status += p->rapl_dram_perf_status;\r\nreturn 0;\r\n}\r\nvoid compute_average(struct thread_data *t, struct core_data *c,\r\nstruct pkg_data *p)\r\n{\r\nclear_counters(&average.threads, &average.cores, &average.packages);\r\nfor_all_cpus(sum_counters, t, c, p);\r\naverage.threads.tsc /= topo.num_cpus;\r\naverage.threads.aperf /= topo.num_cpus;\r\naverage.threads.mperf /= topo.num_cpus;\r\naverage.threads.c1 /= topo.num_cpus;\r\naverage.threads.extra_delta32 /= topo.num_cpus;\r\naverage.threads.extra_delta32 &= 0xFFFFFFFF;\r\naverage.threads.extra_delta64 /= topo.num_cpus;\r\naverage.cores.c3 /= topo.num_cores;\r\naverage.cores.c6 /= topo.num_cores;\r\naverage.cores.c7 /= topo.num_cores;\r\nif (do_skl_residency) {\r\naverage.packages.pkg_wtd_core_c0 /= topo.num_packages;\r\naverage.packages.pkg_any_core_c0 /= topo.num_packages;\r\naverage.packages.pkg_any_gfxe_c0 /= topo.num_packages;\r\naverage.packages.pkg_both_core_gfxe_c0 /= topo.num_packages;\r\n}\r\naverage.packages.pc2 /= topo.num_packages;\r\nif (do_pc3)\r\naverage.packages.pc3 /= topo.num_packages;\r\nif (do_pc6)\r\naverage.packages.pc6 /= topo.num_packages;\r\nif (do_pc7)\r\naverage.packages.pc7 /= topo.num_packages;\r\naverage.packages.pc8 /= topo.num_packages;\r\naverage.packages.pc9 /= topo.num_packages;\r\naverage.packages.pc10 /= topo.num_packages;\r\n}\r\nstatic unsigned long long rdtsc(void)\r\n{\r\nunsigned int low, high;\r\nasm volatile("rdtsc" : "=a" (low), "=d" (high));\r\nreturn low | ((unsigned long long)high) << 32;\r\n}\r\nint get_counters(struct thread_data *t, struct core_data *c, struct pkg_data *p)\r\n{\r\nint cpu = t->cpu_id;\r\nunsigned long long msr;\r\nint aperf_mperf_retry_count = 0;\r\nif (cpu_migrate(cpu)) {\r\nfprintf(outf, "Could not migrate to CPU %d\n", cpu);\r\nreturn -1;\r\n}\r\nretry:\r\nt->tsc = rdtsc();\r\nif (has_aperf) {\r\nunsigned long long tsc_before, tsc_between, tsc_after, aperf_time, mperf_time;\r\nif (get_msr(cpu, MSR_IA32_APERF, &t->aperf))\r\nreturn -3;\r\nt->tsc = rdtsc();\r\ntsc_before = t->tsc;\r\nif (get_msr(cpu, MSR_IA32_APERF, &t->aperf))\r\nreturn -3;\r\ntsc_between = rdtsc();\r\nif (get_msr(cpu, MSR_IA32_MPERF, &t->mperf))\r\nreturn -4;\r\ntsc_after = rdtsc();\r\naperf_time = tsc_between - tsc_before;\r\nmperf_time = tsc_after - tsc_between;\r\nif ((aperf_time > (2 * mperf_time)) || (mperf_time > (2 * aperf_time))) {\r\naperf_mperf_retry_count++;\r\nif (aperf_mperf_retry_count < 5)\r\ngoto retry;\r\nelse\r\nwarnx("cpu%d jitter %lld %lld",\r\ncpu, aperf_time, mperf_time);\r\n}\r\naperf_mperf_retry_count = 0;\r\nt->aperf = t->aperf * aperf_mperf_multiplier;\r\nt->mperf = t->mperf * aperf_mperf_multiplier;\r\n}\r\nif (do_irq)\r\nt->irq_count = irqs_per_cpu[cpu];\r\nif (do_smi) {\r\nif (get_msr(cpu, MSR_SMI_COUNT, &msr))\r\nreturn -5;\r\nt->smi_count = msr & 0xFFFFFFFF;\r\n}\r\nif (extra_delta_offset32) {\r\nif (get_msr(cpu, extra_delta_offset32, &msr))\r\nreturn -5;\r\nt->extra_delta32 = msr & 0xFFFFFFFF;\r\n}\r\nif (extra_delta_offset64)\r\nif (get_msr(cpu, extra_delta_offset64, &t->extra_delta64))\r\nreturn -5;\r\nif (extra_msr_offset32) {\r\nif (get_msr(cpu, extra_msr_offset32, &msr))\r\nreturn -5;\r\nt->extra_msr32 = msr & 0xFFFFFFFF;\r\n}\r\nif (extra_msr_offset64)\r\nif (get_msr(cpu, extra_msr_offset64, &t->extra_msr64))\r\nreturn -5;\r\nif (use_c1_residency_msr) {\r\nif (get_msr(cpu, MSR_CORE_C1_RES, &t->c1))\r\nreturn -6;\r\n}\r\nif (!(t->flags & CPU_IS_FIRST_THREAD_IN_CORE))\r\nreturn 0;\r\nif (do_nhm_cstates && !do_slm_cstates && !do_knl_cstates) {\r\nif (get_msr(cpu, MSR_CORE_C3_RESIDENCY, &c->c3))\r\nreturn -6;\r\n}\r\nif (do_nhm_cstates && !do_knl_cstates) {\r\nif (get_msr(cpu, MSR_CORE_C6_RESIDENCY, &c->c6))\r\nreturn -7;\r\n} else if (do_knl_cstates) {\r\nif (get_msr(cpu, MSR_KNL_CORE_C6_RESIDENCY, &c->c6))\r\nreturn -7;\r\n}\r\nif (do_snb_cstates)\r\nif (get_msr(cpu, MSR_CORE_C7_RESIDENCY, &c->c7))\r\nreturn -8;\r\nif (do_dts) {\r\nif (get_msr(cpu, MSR_IA32_THERM_STATUS, &msr))\r\nreturn -9;\r\nc->core_temp_c = tcc_activation_temp - ((msr >> 16) & 0x7F);\r\n}\r\nif (!(t->flags & CPU_IS_FIRST_CORE_IN_PACKAGE))\r\nreturn 0;\r\nif (do_skl_residency) {\r\nif (get_msr(cpu, MSR_PKG_WEIGHTED_CORE_C0_RES, &p->pkg_wtd_core_c0))\r\nreturn -10;\r\nif (get_msr(cpu, MSR_PKG_ANY_CORE_C0_RES, &p->pkg_any_core_c0))\r\nreturn -11;\r\nif (get_msr(cpu, MSR_PKG_ANY_GFXE_C0_RES, &p->pkg_any_gfxe_c0))\r\nreturn -12;\r\nif (get_msr(cpu, MSR_PKG_BOTH_CORE_GFXE_C0_RES, &p->pkg_both_core_gfxe_c0))\r\nreturn -13;\r\n}\r\nif (do_pc3)\r\nif (get_msr(cpu, MSR_PKG_C3_RESIDENCY, &p->pc3))\r\nreturn -9;\r\nif (do_pc6)\r\nif (get_msr(cpu, MSR_PKG_C6_RESIDENCY, &p->pc6))\r\nreturn -10;\r\nif (do_pc2)\r\nif (get_msr(cpu, MSR_PKG_C2_RESIDENCY, &p->pc2))\r\nreturn -11;\r\nif (do_pc7)\r\nif (get_msr(cpu, MSR_PKG_C7_RESIDENCY, &p->pc7))\r\nreturn -12;\r\nif (do_c8_c9_c10) {\r\nif (get_msr(cpu, MSR_PKG_C8_RESIDENCY, &p->pc8))\r\nreturn -13;\r\nif (get_msr(cpu, MSR_PKG_C9_RESIDENCY, &p->pc9))\r\nreturn -13;\r\nif (get_msr(cpu, MSR_PKG_C10_RESIDENCY, &p->pc10))\r\nreturn -13;\r\n}\r\nif (do_rapl & RAPL_PKG) {\r\nif (get_msr(cpu, MSR_PKG_ENERGY_STATUS, &msr))\r\nreturn -13;\r\np->energy_pkg = msr & 0xFFFFFFFF;\r\n}\r\nif (do_rapl & RAPL_CORES) {\r\nif (get_msr(cpu, MSR_PP0_ENERGY_STATUS, &msr))\r\nreturn -14;\r\np->energy_cores = msr & 0xFFFFFFFF;\r\n}\r\nif (do_rapl & RAPL_DRAM) {\r\nif (get_msr(cpu, MSR_DRAM_ENERGY_STATUS, &msr))\r\nreturn -15;\r\np->energy_dram = msr & 0xFFFFFFFF;\r\n}\r\nif (do_rapl & RAPL_GFX) {\r\nif (get_msr(cpu, MSR_PP1_ENERGY_STATUS, &msr))\r\nreturn -16;\r\np->energy_gfx = msr & 0xFFFFFFFF;\r\n}\r\nif (do_rapl & RAPL_PKG_PERF_STATUS) {\r\nif (get_msr(cpu, MSR_PKG_PERF_STATUS, &msr))\r\nreturn -16;\r\np->rapl_pkg_perf_status = msr & 0xFFFFFFFF;\r\n}\r\nif (do_rapl & RAPL_DRAM_PERF_STATUS) {\r\nif (get_msr(cpu, MSR_DRAM_PERF_STATUS, &msr))\r\nreturn -16;\r\np->rapl_dram_perf_status = msr & 0xFFFFFFFF;\r\n}\r\nif (do_ptm) {\r\nif (get_msr(cpu, MSR_IA32_PACKAGE_THERM_STATUS, &msr))\r\nreturn -17;\r\np->pkg_temp_c = tcc_activation_temp - ((msr >> 16) & 0x7F);\r\n}\r\nif (do_gfx_rc6_ms)\r\np->gfx_rc6_ms = gfx_cur_rc6_ms;\r\nif (do_gfx_mhz)\r\np->gfx_mhz = gfx_cur_mhz;\r\nreturn 0;\r\n}\r\nstatic void\r\ncalculate_tsc_tweak()\r\n{\r\ntsc_tweak = base_hz / tsc_hz;\r\n}\r\nstatic void\r\ndump_nhm_platform_info(void)\r\n{\r\nunsigned long long msr;\r\nunsigned int ratio;\r\nget_msr(base_cpu, MSR_PLATFORM_INFO, &msr);\r\nfprintf(outf, "cpu%d: MSR_PLATFORM_INFO: 0x%08llx\n", base_cpu, msr);\r\nratio = (msr >> 40) & 0xFF;\r\nfprintf(outf, "%d * %.0f = %.0f MHz max efficiency frequency\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 8) & 0xFF;\r\nfprintf(outf, "%d * %.0f = %.0f MHz base frequency\n",\r\nratio, bclk, ratio * bclk);\r\nget_msr(base_cpu, MSR_IA32_POWER_CTL, &msr);\r\nfprintf(outf, "cpu%d: MSR_IA32_POWER_CTL: 0x%08llx (C1E auto-promotion: %sabled)\n",\r\nbase_cpu, msr, msr & 0x2 ? "EN" : "DIS");\r\nreturn;\r\n}\r\nstatic void\r\ndump_hsw_turbo_ratio_limits(void)\r\n{\r\nunsigned long long msr;\r\nunsigned int ratio;\r\nget_msr(base_cpu, MSR_TURBO_RATIO_LIMIT2, &msr);\r\nfprintf(outf, "cpu%d: MSR_TURBO_RATIO_LIMIT2: 0x%08llx\n", base_cpu, msr);\r\nratio = (msr >> 8) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 18 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 0) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 17 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nreturn;\r\n}\r\nstatic void\r\ndump_ivt_turbo_ratio_limits(void)\r\n{\r\nunsigned long long msr;\r\nunsigned int ratio;\r\nget_msr(base_cpu, MSR_TURBO_RATIO_LIMIT1, &msr);\r\nfprintf(outf, "cpu%d: MSR_TURBO_RATIO_LIMIT1: 0x%08llx\n", base_cpu, msr);\r\nratio = (msr >> 56) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 16 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 48) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 15 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 40) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 14 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 32) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 13 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 24) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 12 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 16) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 11 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 8) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 10 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 0) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 9 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nreturn;\r\n}\r\nstatic void\r\ndump_nhm_turbo_ratio_limits(void)\r\n{\r\nunsigned long long msr;\r\nunsigned int ratio;\r\nget_msr(base_cpu, MSR_TURBO_RATIO_LIMIT, &msr);\r\nfprintf(outf, "cpu%d: MSR_TURBO_RATIO_LIMIT: 0x%08llx\n", base_cpu, msr);\r\nratio = (msr >> 56) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 8 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 48) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 7 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 40) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 6 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 32) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 5 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 24) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 4 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 16) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 3 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 8) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 2 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nratio = (msr >> 0) & 0xFF;\r\nif (ratio)\r\nfprintf(outf, "%d * %.0f = %.0f MHz max turbo 1 active cores\n",\r\nratio, bclk, ratio * bclk);\r\nreturn;\r\n}\r\nstatic void\r\ndump_knl_turbo_ratio_limits(void)\r\n{\r\nconst unsigned int buckets_no = 7;\r\nunsigned long long msr;\r\nint delta_cores, delta_ratio;\r\nint i, b_nr;\r\nunsigned int cores[buckets_no];\r\nunsigned int ratio[buckets_no];\r\nget_msr(base_cpu, MSR_TURBO_RATIO_LIMIT, &msr);\r\nfprintf(outf, "cpu%d: MSR_TURBO_RATIO_LIMIT: 0x%08llx\n",\r\nbase_cpu, msr);\r\nb_nr = 0;\r\ncores[b_nr] = (msr & 0xFF) >> 1;\r\nratio[b_nr] = (msr >> 8) & 0xFF;\r\nfor (i = 16; i < 64; i += 8) {\r\ndelta_cores = (msr >> i) & 0x1F;\r\ndelta_ratio = (msr >> (i + 5)) & 0x7;\r\ncores[b_nr + 1] = cores[b_nr] + delta_cores;\r\nratio[b_nr + 1] = ratio[b_nr] - delta_ratio;\r\nb_nr++;\r\n}\r\nfor (i = buckets_no - 1; i >= 0; i--)\r\nif (i > 0 ? ratio[i] != ratio[i - 1] : 1)\r\nfprintf(outf,\r\n"%d * %.0f = %.0f MHz max turbo %d active cores\n",\r\nratio[i], bclk, ratio[i] * bclk, cores[i]);\r\n}\r\nstatic void\r\ndump_nhm_cst_cfg(void)\r\n{\r\nunsigned long long msr;\r\nget_msr(base_cpu, MSR_NHM_SNB_PKG_CST_CFG_CTL, &msr);\r\n#define SNB_C1_AUTO_UNDEMOTE (1UL << 27)\r\n#define SNB_C3_AUTO_UNDEMOTE (1UL << 28)\r\nfprintf(outf, "cpu%d: MSR_NHM_SNB_PKG_CST_CFG_CTL: 0x%08llx", base_cpu, msr);\r\nfprintf(outf, " (%s%s%s%s%slocked: pkg-cstate-limit=%d: %s)\n",\r\n(msr & SNB_C3_AUTO_UNDEMOTE) ? "UNdemote-C3, " : "",\r\n(msr & SNB_C1_AUTO_UNDEMOTE) ? "UNdemote-C1, " : "",\r\n(msr & NHM_C3_AUTO_DEMOTE) ? "demote-C3, " : "",\r\n(msr & NHM_C1_AUTO_DEMOTE) ? "demote-C1, " : "",\r\n(msr & (1 << 15)) ? "" : "UN",\r\n(unsigned int)msr & 0xF,\r\npkg_cstate_limit_strings[pkg_cstate_limit]);\r\nreturn;\r\n}\r\nstatic void\r\ndump_config_tdp(void)\r\n{\r\nunsigned long long msr;\r\nget_msr(base_cpu, MSR_CONFIG_TDP_NOMINAL, &msr);\r\nfprintf(outf, "cpu%d: MSR_CONFIG_TDP_NOMINAL: 0x%08llx", base_cpu, msr);\r\nfprintf(outf, " (base_ratio=%d)\n", (unsigned int)msr & 0xFF);\r\nget_msr(base_cpu, MSR_CONFIG_TDP_LEVEL_1, &msr);\r\nfprintf(outf, "cpu%d: MSR_CONFIG_TDP_LEVEL_1: 0x%08llx (", base_cpu, msr);\r\nif (msr) {\r\nfprintf(outf, "PKG_MIN_PWR_LVL1=%d ", (unsigned int)(msr >> 48) & 0x7FFF);\r\nfprintf(outf, "PKG_MAX_PWR_LVL1=%d ", (unsigned int)(msr >> 32) & 0x7FFF);\r\nfprintf(outf, "LVL1_RATIO=%d ", (unsigned int)(msr >> 16) & 0xFF);\r\nfprintf(outf, "PKG_TDP_LVL1=%d", (unsigned int)(msr) & 0x7FFF);\r\n}\r\nfprintf(outf, ")\n");\r\nget_msr(base_cpu, MSR_CONFIG_TDP_LEVEL_2, &msr);\r\nfprintf(outf, "cpu%d: MSR_CONFIG_TDP_LEVEL_2: 0x%08llx (", base_cpu, msr);\r\nif (msr) {\r\nfprintf(outf, "PKG_MIN_PWR_LVL2=%d ", (unsigned int)(msr >> 48) & 0x7FFF);\r\nfprintf(outf, "PKG_MAX_PWR_LVL2=%d ", (unsigned int)(msr >> 32) & 0x7FFF);\r\nfprintf(outf, "LVL2_RATIO=%d ", (unsigned int)(msr >> 16) & 0xFF);\r\nfprintf(outf, "PKG_TDP_LVL2=%d", (unsigned int)(msr) & 0x7FFF);\r\n}\r\nfprintf(outf, ")\n");\r\nget_msr(base_cpu, MSR_CONFIG_TDP_CONTROL, &msr);\r\nfprintf(outf, "cpu%d: MSR_CONFIG_TDP_CONTROL: 0x%08llx (", base_cpu, msr);\r\nif ((msr) & 0x3)\r\nfprintf(outf, "TDP_LEVEL=%d ", (unsigned int)(msr) & 0x3);\r\nfprintf(outf, " lock=%d", (unsigned int)(msr >> 31) & 1);\r\nfprintf(outf, ")\n");\r\nget_msr(base_cpu, MSR_TURBO_ACTIVATION_RATIO, &msr);\r\nfprintf(outf, "cpu%d: MSR_TURBO_ACTIVATION_RATIO: 0x%08llx (", base_cpu, msr);\r\nfprintf(outf, "MAX_NON_TURBO_RATIO=%d", (unsigned int)(msr) & 0xFF);\r\nfprintf(outf, " lock=%d", (unsigned int)(msr >> 31) & 1);\r\nfprintf(outf, ")\n");\r\n}\r\nvoid print_irtl(void)\r\n{\r\nunsigned long long msr;\r\nget_msr(base_cpu, MSR_PKGC3_IRTL, &msr);\r\nfprintf(outf, "cpu%d: MSR_PKGC3_IRTL: 0x%08llx (", base_cpu, msr);\r\nfprintf(outf, "%svalid, %lld ns)\n", msr & (1 << 15) ? "" : "NOT",\r\n(msr & 0x3FF) * irtl_time_units[(msr >> 10) & 0x3]);\r\nget_msr(base_cpu, MSR_PKGC6_IRTL, &msr);\r\nfprintf(outf, "cpu%d: MSR_PKGC6_IRTL: 0x%08llx (", base_cpu, msr);\r\nfprintf(outf, "%svalid, %lld ns)\n", msr & (1 << 15) ? "" : "NOT",\r\n(msr & 0x3FF) * irtl_time_units[(msr >> 10) & 0x3]);\r\nget_msr(base_cpu, MSR_PKGC7_IRTL, &msr);\r\nfprintf(outf, "cpu%d: MSR_PKGC7_IRTL: 0x%08llx (", base_cpu, msr);\r\nfprintf(outf, "%svalid, %lld ns)\n", msr & (1 << 15) ? "" : "NOT",\r\n(msr & 0x3FF) * irtl_time_units[(msr >> 10) & 0x3]);\r\nif (!do_irtl_hsw)\r\nreturn;\r\nget_msr(base_cpu, MSR_PKGC8_IRTL, &msr);\r\nfprintf(outf, "cpu%d: MSR_PKGC8_IRTL: 0x%08llx (", base_cpu, msr);\r\nfprintf(outf, "%svalid, %lld ns)\n", msr & (1 << 15) ? "" : "NOT",\r\n(msr & 0x3FF) * irtl_time_units[(msr >> 10) & 0x3]);\r\nget_msr(base_cpu, MSR_PKGC9_IRTL, &msr);\r\nfprintf(outf, "cpu%d: MSR_PKGC9_IRTL: 0x%08llx (", base_cpu, msr);\r\nfprintf(outf, "%svalid, %lld ns)\n", msr & (1 << 15) ? "" : "NOT",\r\n(msr & 0x3FF) * irtl_time_units[(msr >> 10) & 0x3]);\r\nget_msr(base_cpu, MSR_PKGC10_IRTL, &msr);\r\nfprintf(outf, "cpu%d: MSR_PKGC10_IRTL: 0x%08llx (", base_cpu, msr);\r\nfprintf(outf, "%svalid, %lld ns)\n", msr & (1 << 15) ? "" : "NOT",\r\n(msr & 0x3FF) * irtl_time_units[(msr >> 10) & 0x3]);\r\n}\r\nvoid free_fd_percpu(void)\r\n{\r\nint i;\r\nfor (i = 0; i < topo.max_cpu_num; ++i) {\r\nif (fd_percpu[i] != 0)\r\nclose(fd_percpu[i]);\r\n}\r\nfree(fd_percpu);\r\n}\r\nvoid free_all_buffers(void)\r\n{\r\nCPU_FREE(cpu_present_set);\r\ncpu_present_set = NULL;\r\ncpu_present_setsize = 0;\r\nCPU_FREE(cpu_affinity_set);\r\ncpu_affinity_set = NULL;\r\ncpu_affinity_setsize = 0;\r\nfree(thread_even);\r\nfree(core_even);\r\nfree(package_even);\r\nthread_even = NULL;\r\ncore_even = NULL;\r\npackage_even = NULL;\r\nfree(thread_odd);\r\nfree(core_odd);\r\nfree(package_odd);\r\nthread_odd = NULL;\r\ncore_odd = NULL;\r\npackage_odd = NULL;\r\nfree(output_buffer);\r\noutput_buffer = NULL;\r\noutp = NULL;\r\nfree_fd_percpu();\r\nfree(irq_column_2_cpu);\r\nfree(irqs_per_cpu);\r\n}\r\nFILE *fopen_or_die(const char *path, const char *mode)\r\n{\r\nFILE *filep = fopen(path, mode);\r\nif (!filep)\r\nerr(1, "%s: open failed", path);\r\nreturn filep;\r\n}\r\nint parse_int_file(const char *fmt, ...)\r\n{\r\nva_list args;\r\nchar path[PATH_MAX];\r\nFILE *filep;\r\nint value;\r\nva_start(args, fmt);\r\nvsnprintf(path, sizeof(path), fmt, args);\r\nva_end(args);\r\nfilep = fopen_or_die(path, "r");\r\nif (fscanf(filep, "%d", &value) != 1)\r\nerr(1, "%s: failed to parse number from file", path);\r\nfclose(filep);\r\nreturn value;\r\n}\r\nint get_cpu_position_in_core(int cpu)\r\n{\r\nchar path[64];\r\nFILE *filep;\r\nint this_cpu;\r\nchar character;\r\nint i;\r\nsprintf(path,\r\n"/sys/devices/system/cpu/cpu%d/topology/thread_siblings_list",\r\ncpu);\r\nfilep = fopen(path, "r");\r\nif (filep == NULL) {\r\nperror(path);\r\nexit(1);\r\n}\r\nfor (i = 0; i < topo.num_threads_per_core; i++) {\r\nfscanf(filep, "%d", &this_cpu);\r\nif (this_cpu == cpu) {\r\nfclose(filep);\r\nreturn i;\r\n}\r\nif (i != (topo.num_threads_per_core - 1))\r\nfscanf(filep, "%c", &character);\r\n}\r\nfclose(filep);\r\nreturn -1;\r\n}\r\nint cpu_is_first_core_in_package(int cpu)\r\n{\r\nreturn cpu == parse_int_file("/sys/devices/system/cpu/cpu%d/topology/core_siblings_list", cpu);\r\n}\r\nint get_physical_package_id(int cpu)\r\n{\r\nreturn parse_int_file("/sys/devices/system/cpu/cpu%d/topology/physical_package_id", cpu);\r\n}\r\nint get_core_id(int cpu)\r\n{\r\nreturn parse_int_file("/sys/devices/system/cpu/cpu%d/topology/core_id", cpu);\r\n}\r\nint get_num_ht_siblings(int cpu)\r\n{\r\nchar path[80];\r\nFILE *filep;\r\nint sib1;\r\nint matches = 0;\r\nchar character;\r\nchar str[100];\r\nchar *ch;\r\nsprintf(path, "/sys/devices/system/cpu/cpu%d/topology/thread_siblings_list", cpu);\r\nfilep = fopen_or_die(path, "r");\r\nfscanf(filep, "%d%c\n", &sib1, &character);\r\nfseek(filep, 0, SEEK_SET);\r\nfgets(str, 100, filep);\r\nch = strchr(str, character);\r\nwhile (ch != NULL) {\r\nmatches++;\r\nch = strchr(ch+1, character);\r\n}\r\nfclose(filep);\r\nreturn matches+1;\r\n}\r\nint for_all_cpus_2(int (func)(struct thread_data *, struct core_data *,\r\nstruct pkg_data *, struct thread_data *, struct core_data *,\r\nstruct pkg_data *), struct thread_data *thread_base,\r\nstruct core_data *core_base, struct pkg_data *pkg_base,\r\nstruct thread_data *thread_base2, struct core_data *core_base2,\r\nstruct pkg_data *pkg_base2)\r\n{\r\nint retval, pkg_no, core_no, thread_no;\r\nfor (pkg_no = 0; pkg_no < topo.num_packages; ++pkg_no) {\r\nfor (core_no = 0; core_no < topo.num_cores_per_pkg; ++core_no) {\r\nfor (thread_no = 0; thread_no <\r\ntopo.num_threads_per_core; ++thread_no) {\r\nstruct thread_data *t, *t2;\r\nstruct core_data *c, *c2;\r\nstruct pkg_data *p, *p2;\r\nt = GET_THREAD(thread_base, thread_no, core_no, pkg_no);\r\nif (cpu_is_not_present(t->cpu_id))\r\ncontinue;\r\nt2 = GET_THREAD(thread_base2, thread_no, core_no, pkg_no);\r\nc = GET_CORE(core_base, core_no, pkg_no);\r\nc2 = GET_CORE(core_base2, core_no, pkg_no);\r\np = GET_PKG(pkg_base, pkg_no);\r\np2 = GET_PKG(pkg_base2, pkg_no);\r\nretval = func(t, c, p, t2, c2, p2);\r\nif (retval)\r\nreturn retval;\r\n}\r\n}\r\n}\r\nreturn 0;\r\n}\r\nint for_all_proc_cpus(int (func)(int))\r\n{\r\nFILE *fp;\r\nint cpu_num;\r\nint retval;\r\nfp = fopen_or_die(proc_stat, "r");\r\nretval = fscanf(fp, "cpu %*d %*d %*d %*d %*d %*d %*d %*d %*d %*d\n");\r\nif (retval != 0)\r\nerr(1, "%s: failed to parse format", proc_stat);\r\nwhile (1) {\r\nretval = fscanf(fp, "cpu%u %*d %*d %*d %*d %*d %*d %*d %*d %*d %*d\n", &cpu_num);\r\nif (retval != 1)\r\nbreak;\r\nretval = func(cpu_num);\r\nif (retval) {\r\nfclose(fp);\r\nreturn(retval);\r\n}\r\n}\r\nfclose(fp);\r\nreturn 0;\r\n}\r\nvoid re_initialize(void)\r\n{\r\nfree_all_buffers();\r\nsetup_all_buffers();\r\nprintf("turbostat: re-initialized with num_cpus %d\n", topo.num_cpus);\r\n}\r\nint count_cpus(int cpu)\r\n{\r\nif (topo.max_cpu_num < cpu)\r\ntopo.max_cpu_num = cpu;\r\ntopo.num_cpus += 1;\r\nreturn 0;\r\n}\r\nint mark_cpu_present(int cpu)\r\n{\r\nCPU_SET_S(cpu, cpu_present_setsize, cpu_present_set);\r\nreturn 0;\r\n}\r\nint snapshot_proc_interrupts(void)\r\n{\r\nstatic FILE *fp;\r\nint column, retval;\r\nif (fp == NULL)\r\nfp = fopen_or_die("/proc/interrupts", "r");\r\nelse\r\nrewind(fp);\r\nfor (column = 0; column < topo.num_cpus; ++column) {\r\nint cpu_number;\r\nretval = fscanf(fp, " CPU%d", &cpu_number);\r\nif (retval != 1)\r\nbreak;\r\nif (cpu_number > topo.max_cpu_num) {\r\nwarn("/proc/interrupts: cpu%d: > %d", cpu_number, topo.max_cpu_num);\r\nreturn 1;\r\n}\r\nirq_column_2_cpu[column] = cpu_number;\r\nirqs_per_cpu[cpu_number] = 0;\r\n}\r\nwhile (1) {\r\nint column;\r\nchar buf[64];\r\nretval = fscanf(fp, " %s:", buf);\r\nif (retval != 1)\r\nbreak;\r\nfor (column = 0; column < topo.num_cpus; ++column) {\r\nint cpu_number, irq_count;\r\nretval = fscanf(fp, " %d", &irq_count);\r\nif (retval != 1)\r\nbreak;\r\ncpu_number = irq_column_2_cpu[column];\r\nirqs_per_cpu[cpu_number] += irq_count;\r\n}\r\nwhile (getc(fp) != '\n')\r\n;\r\n}\r\nreturn 0;\r\n}\r\nint snapshot_gfx_rc6_ms(void)\r\n{\r\nFILE *fp;\r\nint retval;\r\nfp = fopen_or_die("/sys/class/drm/card0/power/rc6_residency_ms", "r");\r\nretval = fscanf(fp, "%lld", &gfx_cur_rc6_ms);\r\nif (retval != 1)\r\nerr(1, "GFX rc6");\r\nfclose(fp);\r\nreturn 0;\r\n}\r\nint snapshot_gfx_mhz(void)\r\n{\r\nstatic FILE *fp;\r\nint retval;\r\nif (fp == NULL)\r\nfp = fopen_or_die("/sys/class/graphics/fb0/device/drm/card0/gt_cur_freq_mhz", "r");\r\nelse\r\nrewind(fp);\r\nretval = fscanf(fp, "%d", &gfx_cur_mhz);\r\nif (retval != 1)\r\nerr(1, "GFX MHz");\r\nreturn 0;\r\n}\r\nint snapshot_proc_sysfs_files(void)\r\n{\r\nif (snapshot_proc_interrupts())\r\nreturn 1;\r\nif (do_gfx_rc6_ms)\r\nsnapshot_gfx_rc6_ms();\r\nif (do_gfx_mhz)\r\nsnapshot_gfx_mhz();\r\nreturn 0;\r\n}\r\nvoid turbostat_loop()\r\n{\r\nint retval;\r\nint restarted = 0;\r\nrestart:\r\nrestarted++;\r\nsnapshot_proc_sysfs_files();\r\nretval = for_all_cpus(get_counters, EVEN_COUNTERS);\r\nif (retval < -1) {\r\nexit(retval);\r\n} else if (retval == -1) {\r\nif (restarted > 1) {\r\nexit(retval);\r\n}\r\nre_initialize();\r\ngoto restart;\r\n}\r\nrestarted = 0;\r\ngettimeofday(&tv_even, (struct timezone *)NULL);\r\nwhile (1) {\r\nif (for_all_proc_cpus(cpu_is_not_present)) {\r\nre_initialize();\r\ngoto restart;\r\n}\r\nnanosleep(&interval_ts, NULL);\r\nif (snapshot_proc_sysfs_files())\r\ngoto restart;\r\nretval = for_all_cpus(get_counters, ODD_COUNTERS);\r\nif (retval < -1) {\r\nexit(retval);\r\n} else if (retval == -1) {\r\nre_initialize();\r\ngoto restart;\r\n}\r\ngettimeofday(&tv_odd, (struct timezone *)NULL);\r\ntimersub(&tv_odd, &tv_even, &tv_delta);\r\nfor_all_cpus_2(delta_cpu, ODD_COUNTERS, EVEN_COUNTERS);\r\ncompute_average(EVEN_COUNTERS);\r\nformat_all_counters(EVEN_COUNTERS);\r\nflush_output_stdout();\r\nnanosleep(&interval_ts, NULL);\r\nif (snapshot_proc_sysfs_files())\r\ngoto restart;\r\nretval = for_all_cpus(get_counters, EVEN_COUNTERS);\r\nif (retval < -1) {\r\nexit(retval);\r\n} else if (retval == -1) {\r\nre_initialize();\r\ngoto restart;\r\n}\r\ngettimeofday(&tv_even, (struct timezone *)NULL);\r\ntimersub(&tv_even, &tv_odd, &tv_delta);\r\nfor_all_cpus_2(delta_cpu, EVEN_COUNTERS, ODD_COUNTERS);\r\ncompute_average(ODD_COUNTERS);\r\nformat_all_counters(ODD_COUNTERS);\r\nflush_output_stdout();\r\n}\r\n}\r\nvoid check_dev_msr()\r\n{\r\nstruct stat sb;\r\nchar pathname[32];\r\nsprintf(pathname, "/dev/cpu/%d/msr", base_cpu);\r\nif (stat(pathname, &sb))\r\nif (system("/sbin/modprobe msr > /dev/null 2>&1"))\r\nerr(-5, "no /dev/cpu/0/msr, Try \"# modprobe msr\" ");\r\n}\r\nvoid check_permissions()\r\n{\r\nstruct __user_cap_header_struct cap_header_data;\r\ncap_user_header_t cap_header = &cap_header_data;\r\nstruct __user_cap_data_struct cap_data_data;\r\ncap_user_data_t cap_data = &cap_data_data;\r\nextern int capget(cap_user_header_t hdrp, cap_user_data_t datap);\r\nint do_exit = 0;\r\nchar pathname[32];\r\ncap_header->pid = getpid();\r\ncap_header->version = _LINUX_CAPABILITY_VERSION;\r\nif (capget(cap_header, cap_data) < 0)\r\nerr(-6, "capget(2) failed");\r\nif ((cap_data->effective & (1 << CAP_SYS_RAWIO)) == 0) {\r\ndo_exit++;\r\nwarnx("capget(CAP_SYS_RAWIO) failed,"\r\n" try \"# setcap cap_sys_rawio=ep %s\"", progname);\r\n}\r\nsprintf(pathname, "/dev/cpu/%d/msr", base_cpu);\r\nif (euidaccess(pathname, R_OK)) {\r\ndo_exit++;\r\nwarn("/dev/cpu/0/msr open failed, try chown or chmod +r /dev/cpu/*/msr");\r\n}\r\nif (do_exit)\r\nif (getuid() != 0)\r\nwarnx("... or simply run as root");\r\nif (do_exit)\r\nexit(-6);\r\n}\r\nint probe_nhm_msrs(unsigned int family, unsigned int model)\r\n{\r\nunsigned long long msr;\r\nunsigned int base_ratio;\r\nint *pkg_cstate_limits;\r\nif (!genuine_intel)\r\nreturn 0;\r\nif (family != 6)\r\nreturn 0;\r\nbclk = discover_bclk(family, model);\r\nswitch (model) {\r\ncase 0x1A:\r\ncase 0x1E:\r\ncase 0x1F:\r\ncase 0x25:\r\ncase 0x2C:\r\ncase 0x2E:\r\ncase 0x2F:\r\npkg_cstate_limits = nhm_pkg_cstate_limits;\r\nbreak;\r\ncase 0x2A:\r\ncase 0x2D:\r\ncase 0x3A:\r\ncase 0x3E:\r\npkg_cstate_limits = snb_pkg_cstate_limits;\r\nbreak;\r\ncase 0x3C:\r\ncase 0x3F:\r\ncase 0x45:\r\ncase 0x46:\r\ncase 0x3D:\r\ncase 0x47:\r\ncase 0x4F:\r\ncase 0x56:\r\ncase 0x4E:\r\ncase 0x5E:\r\ncase 0x8E:\r\ncase 0x9E:\r\ncase 0x55:\r\npkg_cstate_limits = hsw_pkg_cstate_limits;\r\nbreak;\r\ncase 0x37:\r\ncase 0x4D:\r\npkg_cstate_limits = slv_pkg_cstate_limits;\r\nbreak;\r\ncase 0x4C:\r\npkg_cstate_limits = amt_pkg_cstate_limits;\r\nbreak;\r\ncase 0x57:\r\npkg_cstate_limits = phi_pkg_cstate_limits;\r\nbreak;\r\ncase 0x5C:\r\npkg_cstate_limits = bxt_pkg_cstate_limits;\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nget_msr(base_cpu, MSR_NHM_SNB_PKG_CST_CFG_CTL, &msr);\r\npkg_cstate_limit = pkg_cstate_limits[msr & 0xF];\r\nget_msr(base_cpu, MSR_PLATFORM_INFO, &msr);\r\nbase_ratio = (msr >> 8) & 0xFF;\r\nbase_hz = base_ratio * bclk * 1000000;\r\nhas_base_hz = 1;\r\nreturn 1;\r\n}\r\nint has_nhm_turbo_ratio_limit(unsigned int family, unsigned int model)\r\n{\r\nswitch (model) {\r\ncase 0x2E:\r\ncase 0x2F:\r\ncase 0x57:\r\nreturn 0;\r\ndefault:\r\nreturn 1;\r\n}\r\n}\r\nint has_ivt_turbo_ratio_limit(unsigned int family, unsigned int model)\r\n{\r\nif (!genuine_intel)\r\nreturn 0;\r\nif (family != 6)\r\nreturn 0;\r\nswitch (model) {\r\ncase 0x3E:\r\ncase 0x3F:\r\nreturn 1;\r\ndefault:\r\nreturn 0;\r\n}\r\n}\r\nint has_hsw_turbo_ratio_limit(unsigned int family, unsigned int model)\r\n{\r\nif (!genuine_intel)\r\nreturn 0;\r\nif (family != 6)\r\nreturn 0;\r\nswitch (model) {\r\ncase 0x3F:\r\nreturn 1;\r\ndefault:\r\nreturn 0;\r\n}\r\n}\r\nint has_knl_turbo_ratio_limit(unsigned int family, unsigned int model)\r\n{\r\nif (!genuine_intel)\r\nreturn 0;\r\nif (family != 6)\r\nreturn 0;\r\nswitch (model) {\r\ncase 0x57:\r\nreturn 1;\r\ndefault:\r\nreturn 0;\r\n}\r\n}\r\nint has_config_tdp(unsigned int family, unsigned int model)\r\n{\r\nif (!genuine_intel)\r\nreturn 0;\r\nif (family != 6)\r\nreturn 0;\r\nswitch (model) {\r\ncase 0x3A:\r\ncase 0x3C:\r\ncase 0x3F:\r\ncase 0x45:\r\ncase 0x46:\r\ncase 0x3D:\r\ncase 0x47:\r\ncase 0x4F:\r\ncase 0x56:\r\ncase 0x4E:\r\ncase 0x5E:\r\ncase 0x8E:\r\ncase 0x9E:\r\ncase 0x55:\r\ncase 0x57:\r\nreturn 1;\r\ndefault:\r\nreturn 0;\r\n}\r\n}\r\nstatic void\r\ndump_cstate_pstate_config_info(unsigned int family, unsigned int model)\r\n{\r\nif (!do_nhm_platform_info)\r\nreturn;\r\ndump_nhm_platform_info();\r\nif (has_hsw_turbo_ratio_limit(family, model))\r\ndump_hsw_turbo_ratio_limits();\r\nif (has_ivt_turbo_ratio_limit(family, model))\r\ndump_ivt_turbo_ratio_limits();\r\nif (has_nhm_turbo_ratio_limit(family, model))\r\ndump_nhm_turbo_ratio_limits();\r\nif (has_knl_turbo_ratio_limit(family, model))\r\ndump_knl_turbo_ratio_limits();\r\nif (has_config_tdp(family, model))\r\ndump_config_tdp();\r\ndump_nhm_cst_cfg();\r\n}\r\nint print_epb(struct thread_data *t, struct core_data *c, struct pkg_data *p)\r\n{\r\nunsigned long long msr;\r\nchar *epb_string;\r\nint cpu;\r\nif (!has_epb)\r\nreturn 0;\r\ncpu = t->cpu_id;\r\nif (!(t->flags & CPU_IS_FIRST_THREAD_IN_CORE) || !(t->flags & CPU_IS_FIRST_CORE_IN_PACKAGE))\r\nreturn 0;\r\nif (cpu_migrate(cpu)) {\r\nfprintf(outf, "Could not migrate to CPU %d\n", cpu);\r\nreturn -1;\r\n}\r\nif (get_msr(cpu, MSR_IA32_ENERGY_PERF_BIAS, &msr))\r\nreturn 0;\r\nswitch (msr & 0xF) {\r\ncase ENERGY_PERF_BIAS_PERFORMANCE:\r\nepb_string = "performance";\r\nbreak;\r\ncase ENERGY_PERF_BIAS_NORMAL:\r\nepb_string = "balanced";\r\nbreak;\r\ncase ENERGY_PERF_BIAS_POWERSAVE:\r\nepb_string = "powersave";\r\nbreak;\r\ndefault:\r\nepb_string = "custom";\r\nbreak;\r\n}\r\nfprintf(outf, "cpu%d: MSR_IA32_ENERGY_PERF_BIAS: 0x%08llx (%s)\n", cpu, msr, epb_string);\r\nreturn 0;\r\n}\r\nint print_hwp(struct thread_data *t, struct core_data *c, struct pkg_data *p)\r\n{\r\nunsigned long long msr;\r\nint cpu;\r\nif (!has_hwp)\r\nreturn 0;\r\ncpu = t->cpu_id;\r\nif (!(t->flags & CPU_IS_FIRST_THREAD_IN_CORE) || !(t->flags & CPU_IS_FIRST_CORE_IN_PACKAGE))\r\nreturn 0;\r\nif (cpu_migrate(cpu)) {\r\nfprintf(outf, "Could not migrate to CPU %d\n", cpu);\r\nreturn -1;\r\n}\r\nif (get_msr(cpu, MSR_PM_ENABLE, &msr))\r\nreturn 0;\r\nfprintf(outf, "cpu%d: MSR_PM_ENABLE: 0x%08llx (%sHWP)\n",\r\ncpu, msr, (msr & (1 << 0)) ? "" : "No-");\r\nif ((msr & (1 << 0)) == 0)\r\nreturn 0;\r\nif (get_msr(cpu, MSR_HWP_CAPABILITIES, &msr))\r\nreturn 0;\r\nfprintf(outf, "cpu%d: MSR_HWP_CAPABILITIES: 0x%08llx "\r\n"(high 0x%x guar 0x%x eff 0x%x low 0x%x)\n",\r\ncpu, msr,\r\n(unsigned int)HWP_HIGHEST_PERF(msr),\r\n(unsigned int)HWP_GUARANTEED_PERF(msr),\r\n(unsigned int)HWP_MOSTEFFICIENT_PERF(msr),\r\n(unsigned int)HWP_LOWEST_PERF(msr));\r\nif (get_msr(cpu, MSR_HWP_REQUEST, &msr))\r\nreturn 0;\r\nfprintf(outf, "cpu%d: MSR_HWP_REQUEST: 0x%08llx "\r\n"(min 0x%x max 0x%x des 0x%x epp 0x%x window 0x%x pkg 0x%x)\n",\r\ncpu, msr,\r\n(unsigned int)(((msr) >> 0) & 0xff),\r\n(unsigned int)(((msr) >> 8) & 0xff),\r\n(unsigned int)(((msr) >> 16) & 0xff),\r\n(unsigned int)(((msr) >> 24) & 0xff),\r\n(unsigned int)(((msr) >> 32) & 0xff3),\r\n(unsigned int)(((msr) >> 42) & 0x1));\r\nif (has_hwp_pkg) {\r\nif (get_msr(cpu, MSR_HWP_REQUEST_PKG, &msr))\r\nreturn 0;\r\nfprintf(outf, "cpu%d: MSR_HWP_REQUEST_PKG: 0x%08llx "\r\n"(min 0x%x max 0x%x des 0x%x epp 0x%x window 0x%x)\n",\r\ncpu, msr,\r\n(unsigned int)(((msr) >> 0) & 0xff),\r\n(unsigned int)(((msr) >> 8) & 0xff),\r\n(unsigned int)(((msr) >> 16) & 0xff),\r\n(unsigned int)(((msr) >> 24) & 0xff),\r\n(unsigned int)(((msr) >> 32) & 0xff3));\r\n}\r\nif (has_hwp_notify) {\r\nif (get_msr(cpu, MSR_HWP_INTERRUPT, &msr))\r\nreturn 0;\r\nfprintf(outf, "cpu%d: MSR_HWP_INTERRUPT: 0x%08llx "\r\n"(%s_Guaranteed_Perf_Change, %s_Excursion_Min)\n",\r\ncpu, msr,\r\n((msr) & 0x1) ? "EN" : "Dis",\r\n((msr) & 0x2) ? "EN" : "Dis");\r\n}\r\nif (get_msr(cpu, MSR_HWP_STATUS, &msr))\r\nreturn 0;\r\nfprintf(outf, "cpu%d: MSR_HWP_STATUS: 0x%08llx "\r\n"(%sGuaranteed_Perf_Change, %sExcursion_Min)\n",\r\ncpu, msr,\r\n((msr) & 0x1) ? "" : "No-",\r\n((msr) & 0x2) ? "" : "No-");\r\nreturn 0;\r\n}\r\nint print_perf_limit(struct thread_data *t, struct core_data *c, struct pkg_data *p)\r\n{\r\nunsigned long long msr;\r\nint cpu;\r\ncpu = t->cpu_id;\r\nif (!(t->flags & CPU_IS_FIRST_THREAD_IN_CORE) || !(t->flags & CPU_IS_FIRST_CORE_IN_PACKAGE))\r\nreturn 0;\r\nif (cpu_migrate(cpu)) {\r\nfprintf(outf, "Could not migrate to CPU %d\n", cpu);\r\nreturn -1;\r\n}\r\nif (do_core_perf_limit_reasons) {\r\nget_msr(cpu, MSR_CORE_PERF_LIMIT_REASONS, &msr);\r\nfprintf(outf, "cpu%d: MSR_CORE_PERF_LIMIT_REASONS, 0x%08llx", cpu, msr);\r\nfprintf(outf, " (Active: %s%s%s%s%s%s%s%s%s%s%s%s%s%s)",\r\n(msr & 1 << 15) ? "bit15, " : "",\r\n(msr & 1 << 14) ? "bit14, " : "",\r\n(msr & 1 << 13) ? "Transitions, " : "",\r\n(msr & 1 << 12) ? "MultiCoreTurbo, " : "",\r\n(msr & 1 << 11) ? "PkgPwrL2, " : "",\r\n(msr & 1 << 10) ? "PkgPwrL1, " : "",\r\n(msr & 1 << 9) ? "CorePwr, " : "",\r\n(msr & 1 << 8) ? "Amps, " : "",\r\n(msr & 1 << 6) ? "VR-Therm, " : "",\r\n(msr & 1 << 5) ? "Auto-HWP, " : "",\r\n(msr & 1 << 4) ? "Graphics, " : "",\r\n(msr & 1 << 2) ? "bit2, " : "",\r\n(msr & 1 << 1) ? "ThermStatus, " : "",\r\n(msr & 1 << 0) ? "PROCHOT, " : "");\r\nfprintf(outf, " (Logged: %s%s%s%s%s%s%s%s%s%s%s%s%s%s)\n",\r\n(msr & 1 << 31) ? "bit31, " : "",\r\n(msr & 1 << 30) ? "bit30, " : "",\r\n(msr & 1 << 29) ? "Transitions, " : "",\r\n(msr & 1 << 28) ? "MultiCoreTurbo, " : "",\r\n(msr & 1 << 27) ? "PkgPwrL2, " : "",\r\n(msr & 1 << 26) ? "PkgPwrL1, " : "",\r\n(msr & 1 << 25) ? "CorePwr, " : "",\r\n(msr & 1 << 24) ? "Amps, " : "",\r\n(msr & 1 << 22) ? "VR-Therm, " : "",\r\n(msr & 1 << 21) ? "Auto-HWP, " : "",\r\n(msr & 1 << 20) ? "Graphics, " : "",\r\n(msr & 1 << 18) ? "bit18, " : "",\r\n(msr & 1 << 17) ? "ThermStatus, " : "",\r\n(msr & 1 << 16) ? "PROCHOT, " : "");\r\n}\r\nif (do_gfx_perf_limit_reasons) {\r\nget_msr(cpu, MSR_GFX_PERF_LIMIT_REASONS, &msr);\r\nfprintf(outf, "cpu%d: MSR_GFX_PERF_LIMIT_REASONS, 0x%08llx", cpu, msr);\r\nfprintf(outf, " (Active: %s%s%s%s%s%s%s%s)",\r\n(msr & 1 << 0) ? "PROCHOT, " : "",\r\n(msr & 1 << 1) ? "ThermStatus, " : "",\r\n(msr & 1 << 4) ? "Graphics, " : "",\r\n(msr & 1 << 6) ? "VR-Therm, " : "",\r\n(msr & 1 << 8) ? "Amps, " : "",\r\n(msr & 1 << 9) ? "GFXPwr, " : "",\r\n(msr & 1 << 10) ? "PkgPwrL1, " : "",\r\n(msr & 1 << 11) ? "PkgPwrL2, " : "");\r\nfprintf(outf, " (Logged: %s%s%s%s%s%s%s%s)\n",\r\n(msr & 1 << 16) ? "PROCHOT, " : "",\r\n(msr & 1 << 17) ? "ThermStatus, " : "",\r\n(msr & 1 << 20) ? "Graphics, " : "",\r\n(msr & 1 << 22) ? "VR-Therm, " : "",\r\n(msr & 1 << 24) ? "Amps, " : "",\r\n(msr & 1 << 25) ? "GFXPwr, " : "",\r\n(msr & 1 << 26) ? "PkgPwrL1, " : "",\r\n(msr & 1 << 27) ? "PkgPwrL2, " : "");\r\n}\r\nif (do_ring_perf_limit_reasons) {\r\nget_msr(cpu, MSR_RING_PERF_LIMIT_REASONS, &msr);\r\nfprintf(outf, "cpu%d: MSR_RING_PERF_LIMIT_REASONS, 0x%08llx", cpu, msr);\r\nfprintf(outf, " (Active: %s%s%s%s%s%s)",\r\n(msr & 1 << 0) ? "PROCHOT, " : "",\r\n(msr & 1 << 1) ? "ThermStatus, " : "",\r\n(msr & 1 << 6) ? "VR-Therm, " : "",\r\n(msr & 1 << 8) ? "Amps, " : "",\r\n(msr & 1 << 10) ? "PkgPwrL1, " : "",\r\n(msr & 1 << 11) ? "PkgPwrL2, " : "");\r\nfprintf(outf, " (Logged: %s%s%s%s%s%s)\n",\r\n(msr & 1 << 16) ? "PROCHOT, " : "",\r\n(msr & 1 << 17) ? "ThermStatus, " : "",\r\n(msr & 1 << 22) ? "VR-Therm, " : "",\r\n(msr & 1 << 24) ? "Amps, " : "",\r\n(msr & 1 << 26) ? "PkgPwrL1, " : "",\r\n(msr & 1 << 27) ? "PkgPwrL2, " : "");\r\n}\r\nreturn 0;\r\n}\r\ndouble get_tdp(unsigned int model)\r\n{\r\nunsigned long long msr;\r\nif (do_rapl & RAPL_PKG_POWER_INFO)\r\nif (!get_msr(base_cpu, MSR_PKG_POWER_INFO, &msr))\r\nreturn ((msr >> 0) & RAPL_POWER_GRANULARITY) * rapl_power_units;\r\nswitch (model) {\r\ncase 0x37:\r\ncase 0x4D:\r\nreturn 30.0;\r\ndefault:\r\nreturn 135.0;\r\n}\r\n}\r\nstatic double\r\nrapl_dram_energy_units_probe(int model, double rapl_energy_units)\r\n{\r\nswitch (model) {\r\ncase 0x3F:\r\ncase 0x4F:\r\ncase 0x56:\r\ncase 0x57:\r\nreturn (rapl_dram_energy_units = 15.3 / 1000000);\r\ndefault:\r\nreturn (rapl_energy_units);\r\n}\r\n}\r\nvoid rapl_probe(unsigned int family, unsigned int model)\r\n{\r\nunsigned long long msr;\r\nunsigned int time_unit;\r\ndouble tdp;\r\nif (!genuine_intel)\r\nreturn;\r\nif (family != 6)\r\nreturn;\r\nswitch (model) {\r\ncase 0x2A:\r\ncase 0x3A:\r\ncase 0x3C:\r\ncase 0x45:\r\ncase 0x46:\r\ncase 0x3D:\r\ncase 0x47:\r\ndo_rapl = RAPL_PKG | RAPL_CORES | RAPL_CORE_POLICY | RAPL_GFX | RAPL_PKG_POWER_INFO;\r\nbreak;\r\ncase 0x5C:\r\ndo_rapl = RAPL_PKG | RAPL_PKG_POWER_INFO;\r\nbreak;\r\ncase 0x4E:\r\ncase 0x5E:\r\ncase 0x8E:\r\ncase 0x9E:\r\ndo_rapl = RAPL_PKG | RAPL_DRAM | RAPL_DRAM_PERF_STATUS | RAPL_PKG_PERF_STATUS | RAPL_PKG_POWER_INFO;\r\nbreak;\r\ncase 0x3F:\r\ncase 0x4F:\r\ncase 0x56:\r\ncase 0x55:\r\ncase 0x57:\r\ndo_rapl = RAPL_PKG | RAPL_DRAM | RAPL_DRAM_POWER_INFO | RAPL_DRAM_PERF_STATUS | RAPL_PKG_PERF_STATUS | RAPL_PKG_POWER_INFO;\r\nbreak;\r\ncase 0x2D:\r\ncase 0x3E:\r\ndo_rapl = RAPL_PKG | RAPL_CORES | RAPL_CORE_POLICY | RAPL_DRAM | RAPL_DRAM_POWER_INFO | RAPL_PKG_PERF_STATUS | RAPL_DRAM_PERF_STATUS | RAPL_PKG_POWER_INFO;\r\nbreak;\r\ncase 0x37:\r\ncase 0x4D:\r\ndo_rapl = RAPL_PKG | RAPL_CORES ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nif (get_msr(base_cpu, MSR_RAPL_POWER_UNIT, &msr))\r\nreturn;\r\nrapl_power_units = 1.0 / (1 << (msr & 0xF));\r\nif (model == 0x37)\r\nrapl_energy_units = 1.0 * (1 << (msr >> 8 & 0x1F)) / 1000000;\r\nelse\r\nrapl_energy_units = 1.0 / (1 << (msr >> 8 & 0x1F));\r\nrapl_dram_energy_units = rapl_dram_energy_units_probe(model, rapl_energy_units);\r\ntime_unit = msr >> 16 & 0xF;\r\nif (time_unit == 0)\r\ntime_unit = 0xA;\r\nrapl_time_units = 1.0 / (1 << (time_unit));\r\ntdp = get_tdp(model);\r\nrapl_joule_counter_range = 0xFFFFFFFF * rapl_energy_units / tdp;\r\nif (debug)\r\nfprintf(outf, "RAPL: %.0f sec. Joule Counter Range, at %.0f Watts\n", rapl_joule_counter_range, tdp);\r\nreturn;\r\n}\r\nvoid perf_limit_reasons_probe(unsigned int family, unsigned int model)\r\n{\r\nif (!genuine_intel)\r\nreturn;\r\nif (family != 6)\r\nreturn;\r\nswitch (model) {\r\ncase 0x3C:\r\ncase 0x45:\r\ncase 0x46:\r\ndo_gfx_perf_limit_reasons = 1;\r\ncase 0x3F:\r\ndo_core_perf_limit_reasons = 1;\r\ndo_ring_perf_limit_reasons = 1;\r\ndefault:\r\nreturn;\r\n}\r\n}\r\nint print_thermal(struct thread_data *t, struct core_data *c, struct pkg_data *p)\r\n{\r\nunsigned long long msr;\r\nunsigned int dts;\r\nint cpu;\r\nif (!(do_dts || do_ptm))\r\nreturn 0;\r\ncpu = t->cpu_id;\r\nif (!(t->flags & CPU_IS_FIRST_THREAD_IN_CORE))\r\nreturn 0;\r\nif (cpu_migrate(cpu)) {\r\nfprintf(outf, "Could not migrate to CPU %d\n", cpu);\r\nreturn -1;\r\n}\r\nif (do_ptm && (t->flags & CPU_IS_FIRST_CORE_IN_PACKAGE)) {\r\nif (get_msr(cpu, MSR_IA32_PACKAGE_THERM_STATUS, &msr))\r\nreturn 0;\r\ndts = (msr >> 16) & 0x7F;\r\nfprintf(outf, "cpu%d: MSR_IA32_PACKAGE_THERM_STATUS: 0x%08llx (%d C)\n",\r\ncpu, msr, tcc_activation_temp - dts);\r\n#ifdef THERM_DEBUG\r\nif (get_msr(cpu, MSR_IA32_PACKAGE_THERM_INTERRUPT, &msr))\r\nreturn 0;\r\ndts = (msr >> 16) & 0x7F;\r\ndts2 = (msr >> 8) & 0x7F;\r\nfprintf(outf, "cpu%d: MSR_IA32_PACKAGE_THERM_INTERRUPT: 0x%08llx (%d C, %d C)\n",\r\ncpu, msr, tcc_activation_temp - dts, tcc_activation_temp - dts2);\r\n#endif\r\n}\r\nif (do_dts) {\r\nunsigned int resolution;\r\nif (get_msr(cpu, MSR_IA32_THERM_STATUS, &msr))\r\nreturn 0;\r\ndts = (msr >> 16) & 0x7F;\r\nresolution = (msr >> 27) & 0xF;\r\nfprintf(outf, "cpu%d: MSR_IA32_THERM_STATUS: 0x%08llx (%d C +/- %d)\n",\r\ncpu, msr, tcc_activation_temp - dts, resolution);\r\n#ifdef THERM_DEBUG\r\nif (get_msr(cpu, MSR_IA32_THERM_INTERRUPT, &msr))\r\nreturn 0;\r\ndts = (msr >> 16) & 0x7F;\r\ndts2 = (msr >> 8) & 0x7F;\r\nfprintf(outf, "cpu%d: MSR_IA32_THERM_INTERRUPT: 0x%08llx (%d C, %d C)\n",\r\ncpu, msr, tcc_activation_temp - dts, tcc_activation_temp - dts2);\r\n#endif\r\n}\r\nreturn 0;\r\n}\r\nvoid print_power_limit_msr(int cpu, unsigned long long msr, char *label)\r\n{\r\nfprintf(outf, "cpu%d: %s: %sabled (%f Watts, %f sec, clamp %sabled)\n",\r\ncpu, label,\r\n((msr >> 15) & 1) ? "EN" : "DIS",\r\n((msr >> 0) & 0x7FFF) * rapl_power_units,\r\n(1.0 + (((msr >> 22) & 0x3)/4.0)) * (1 << ((msr >> 17) & 0x1F)) * rapl_time_units,\r\n(((msr >> 16) & 1) ? "EN" : "DIS"));\r\nreturn;\r\n}\r\nint print_rapl(struct thread_data *t, struct core_data *c, struct pkg_data *p)\r\n{\r\nunsigned long long msr;\r\nint cpu;\r\nif (!do_rapl)\r\nreturn 0;\r\nif (!(t->flags & CPU_IS_FIRST_THREAD_IN_CORE) || !(t->flags & CPU_IS_FIRST_CORE_IN_PACKAGE))\r\nreturn 0;\r\ncpu = t->cpu_id;\r\nif (cpu_migrate(cpu)) {\r\nfprintf(outf, "Could not migrate to CPU %d\n", cpu);\r\nreturn -1;\r\n}\r\nif (get_msr(cpu, MSR_RAPL_POWER_UNIT, &msr))\r\nreturn -1;\r\nif (debug) {\r\nfprintf(outf, "cpu%d: MSR_RAPL_POWER_UNIT: 0x%08llx "\r\n"(%f Watts, %f Joules, %f sec.)\n", cpu, msr,\r\nrapl_power_units, rapl_energy_units, rapl_time_units);\r\n}\r\nif (do_rapl & RAPL_PKG_POWER_INFO) {\r\nif (get_msr(cpu, MSR_PKG_POWER_INFO, &msr))\r\nreturn -5;\r\nfprintf(outf, "cpu%d: MSR_PKG_POWER_INFO: 0x%08llx (%.0f W TDP, RAPL %.0f - %.0f W, %f sec.)\n",\r\ncpu, msr,\r\n((msr >> 0) & RAPL_POWER_GRANULARITY) * rapl_power_units,\r\n((msr >> 16) & RAPL_POWER_GRANULARITY) * rapl_power_units,\r\n((msr >> 32) & RAPL_POWER_GRANULARITY) * rapl_power_units,\r\n((msr >> 48) & RAPL_TIME_GRANULARITY) * rapl_time_units);\r\n}\r\nif (do_rapl & RAPL_PKG) {\r\nif (get_msr(cpu, MSR_PKG_POWER_LIMIT, &msr))\r\nreturn -9;\r\nfprintf(outf, "cpu%d: MSR_PKG_POWER_LIMIT: 0x%08llx (%slocked)\n",\r\ncpu, msr, (msr >> 63) & 1 ? "": "UN");\r\nprint_power_limit_msr(cpu, msr, "PKG Limit #1");\r\nfprintf(outf, "cpu%d: PKG Limit #2: %sabled (%f Watts, %f* sec, clamp %sabled)\n",\r\ncpu,\r\n((msr >> 47) & 1) ? "EN" : "DIS",\r\n((msr >> 32) & 0x7FFF) * rapl_power_units,\r\n(1.0 + (((msr >> 54) & 0x3)/4.0)) * (1 << ((msr >> 49) & 0x1F)) * rapl_time_units,\r\n((msr >> 48) & 1) ? "EN" : "DIS");\r\n}\r\nif (do_rapl & RAPL_DRAM_POWER_INFO) {\r\nif (get_msr(cpu, MSR_DRAM_POWER_INFO, &msr))\r\nreturn -6;\r\nfprintf(outf, "cpu%d: MSR_DRAM_POWER_INFO,: 0x%08llx (%.0f W TDP, RAPL %.0f - %.0f W, %f sec.)\n",\r\ncpu, msr,\r\n((msr >> 0) & RAPL_POWER_GRANULARITY) * rapl_power_units,\r\n((msr >> 16) & RAPL_POWER_GRANULARITY) * rapl_power_units,\r\n((msr >> 32) & RAPL_POWER_GRANULARITY) * rapl_power_units,\r\n((msr >> 48) & RAPL_TIME_GRANULARITY) * rapl_time_units);\r\n}\r\nif (do_rapl & RAPL_DRAM) {\r\nif (get_msr(cpu, MSR_DRAM_POWER_LIMIT, &msr))\r\nreturn -9;\r\nfprintf(outf, "cpu%d: MSR_DRAM_POWER_LIMIT: 0x%08llx (%slocked)\n",\r\ncpu, msr, (msr >> 31) & 1 ? "": "UN");\r\nprint_power_limit_msr(cpu, msr, "DRAM Limit");\r\n}\r\nif (do_rapl & RAPL_CORE_POLICY) {\r\nif (debug) {\r\nif (get_msr(cpu, MSR_PP0_POLICY, &msr))\r\nreturn -7;\r\nfprintf(outf, "cpu%d: MSR_PP0_POLICY: %lld\n", cpu, msr & 0xF);\r\n}\r\n}\r\nif (do_rapl & RAPL_CORES) {\r\nif (debug) {\r\nif (get_msr(cpu, MSR_PP0_POWER_LIMIT, &msr))\r\nreturn -9;\r\nfprintf(outf, "cpu%d: MSR_PP0_POWER_LIMIT: 0x%08llx (%slocked)\n",\r\ncpu, msr, (msr >> 31) & 1 ? "": "UN");\r\nprint_power_limit_msr(cpu, msr, "Cores Limit");\r\n}\r\n}\r\nif (do_rapl & RAPL_GFX) {\r\nif (debug) {\r\nif (get_msr(cpu, MSR_PP1_POLICY, &msr))\r\nreturn -8;\r\nfprintf(outf, "cpu%d: MSR_PP1_POLICY: %lld\n", cpu, msr & 0xF);\r\nif (get_msr(cpu, MSR_PP1_POWER_LIMIT, &msr))\r\nreturn -9;\r\nfprintf(outf, "cpu%d: MSR_PP1_POWER_LIMIT: 0x%08llx (%slocked)\n",\r\ncpu, msr, (msr >> 31) & 1 ? "": "UN");\r\nprint_power_limit_msr(cpu, msr, "GFX Limit");\r\n}\r\n}\r\nreturn 0;\r\n}\r\nint has_snb_msrs(unsigned int family, unsigned int model)\r\n{\r\nif (!genuine_intel)\r\nreturn 0;\r\nswitch (model) {\r\ncase 0x2A:\r\ncase 0x2D:\r\ncase 0x3A:\r\ncase 0x3E:\r\ncase 0x3C:\r\ncase 0x3F:\r\ncase 0x45:\r\ncase 0x46:\r\ncase 0x3D:\r\ncase 0x47:\r\ncase 0x4F:\r\ncase 0x56:\r\ncase 0x4E:\r\ncase 0x5E:\r\ncase 0x8E:\r\ncase 0x9E:\r\ncase 0x55:\r\ncase 0x5C:\r\nreturn 1;\r\n}\r\nreturn 0;\r\n}\r\nint has_hsw_msrs(unsigned int family, unsigned int model)\r\n{\r\nif (!genuine_intel)\r\nreturn 0;\r\nswitch (model) {\r\ncase 0x45:\r\ncase 0x3D:\r\ncase 0x4E:\r\ncase 0x5E:\r\ncase 0x8E:\r\ncase 0x9E:\r\ncase 0x5C:\r\nreturn 1;\r\n}\r\nreturn 0;\r\n}\r\nint has_skl_msrs(unsigned int family, unsigned int model)\r\n{\r\nif (!genuine_intel)\r\nreturn 0;\r\nswitch (model) {\r\ncase 0x4E:\r\ncase 0x5E:\r\ncase 0x8E:\r\ncase 0x9E:\r\nreturn 1;\r\n}\r\nreturn 0;\r\n}\r\nint is_slm(unsigned int family, unsigned int model)\r\n{\r\nif (!genuine_intel)\r\nreturn 0;\r\nswitch (model) {\r\ncase 0x37:\r\ncase 0x4D:\r\nreturn 1;\r\n}\r\nreturn 0;\r\n}\r\nint is_knl(unsigned int family, unsigned int model)\r\n{\r\nif (!genuine_intel)\r\nreturn 0;\r\nswitch (model) {\r\ncase 0x57:\r\nreturn 1;\r\n}\r\nreturn 0;\r\n}\r\nunsigned int get_aperf_mperf_multiplier(unsigned int family, unsigned int model)\r\n{\r\nif (is_knl(family, model))\r\nreturn 1024;\r\nreturn 1;\r\n}\r\ndouble slm_bclk(void)\r\n{\r\nunsigned long long msr = 3;\r\nunsigned int i;\r\ndouble freq;\r\nif (get_msr(base_cpu, MSR_FSB_FREQ, &msr))\r\nfprintf(outf, "SLM BCLK: unknown\n");\r\ni = msr & 0xf;\r\nif (i >= SLM_BCLK_FREQS) {\r\nfprintf(outf, "SLM BCLK[%d] invalid\n", i);\r\nmsr = 3;\r\n}\r\nfreq = slm_freq_table[i];\r\nfprintf(outf, "SLM BCLK: %.1f Mhz\n", freq);\r\nreturn freq;\r\n}\r\ndouble discover_bclk(unsigned int family, unsigned int model)\r\n{\r\nif (has_snb_msrs(family, model) || is_knl(family, model))\r\nreturn 100.00;\r\nelse if (is_slm(family, model))\r\nreturn slm_bclk();\r\nelse\r\nreturn 133.33;\r\n}\r\nint set_temperature_target(struct thread_data *t, struct core_data *c, struct pkg_data *p)\r\n{\r\nunsigned long long msr;\r\nunsigned int target_c_local;\r\nint cpu;\r\nif (!(do_dts || do_ptm))\r\nreturn 0;\r\nif (!(t->flags & CPU_IS_FIRST_THREAD_IN_CORE) || !(t->flags & CPU_IS_FIRST_CORE_IN_PACKAGE))\r\nreturn 0;\r\ncpu = t->cpu_id;\r\nif (cpu_migrate(cpu)) {\r\nfprintf(outf, "Could not migrate to CPU %d\n", cpu);\r\nreturn -1;\r\n}\r\nif (tcc_activation_temp_override != 0) {\r\ntcc_activation_temp = tcc_activation_temp_override;\r\nfprintf(outf, "cpu%d: Using cmdline TCC Target (%d C)\n",\r\ncpu, tcc_activation_temp);\r\nreturn 0;\r\n}\r\nif (!do_nhm_platform_info)\r\ngoto guess;\r\nif (get_msr(base_cpu, MSR_IA32_TEMPERATURE_TARGET, &msr))\r\ngoto guess;\r\ntarget_c_local = (msr >> 16) & 0xFF;\r\nif (debug)\r\nfprintf(outf, "cpu%d: MSR_IA32_TEMPERATURE_TARGET: 0x%08llx (%d C)\n",\r\ncpu, msr, target_c_local);\r\nif (!target_c_local)\r\ngoto guess;\r\ntcc_activation_temp = target_c_local;\r\nreturn 0;\r\nguess:\r\ntcc_activation_temp = TJMAX_DEFAULT;\r\nfprintf(outf, "cpu%d: Guessing tjMax %d C, Please use -T to specify\n",\r\ncpu, tcc_activation_temp);\r\nreturn 0;\r\n}\r\nvoid decode_feature_control_msr(void)\r\n{\r\nunsigned long long msr;\r\nif (!get_msr(base_cpu, MSR_IA32_FEATURE_CONTROL, &msr))\r\nfprintf(outf, "cpu%d: MSR_IA32_FEATURE_CONTROL: 0x%08llx (%sLocked %s)\n",\r\nbase_cpu, msr,\r\nmsr & FEATURE_CONTROL_LOCKED ? "" : "UN-",\r\nmsr & (1 << 18) ? "SGX" : "");\r\n}\r\nvoid decode_misc_enable_msr(void)\r\n{\r\nunsigned long long msr;\r\nif (!get_msr(base_cpu, MSR_IA32_MISC_ENABLE, &msr))\r\nfprintf(outf, "cpu%d: MSR_IA32_MISC_ENABLE: 0x%08llx (%s %s %s)\n",\r\nbase_cpu, msr,\r\nmsr & (1 << 3) ? "TCC" : "",\r\nmsr & (1 << 16) ? "EIST" : "",\r\nmsr & (1 << 18) ? "MONITOR" : "");\r\n}\r\nvoid decode_misc_pwr_mgmt_msr(void)\r\n{\r\nunsigned long long msr;\r\nif (!do_nhm_platform_info)\r\nreturn;\r\nif (!get_msr(base_cpu, MSR_MISC_PWR_MGMT, &msr))\r\nfprintf(outf, "cpu%d: MSR_MISC_PWR_MGMT: 0x%08llx (%sable-EIST_Coordination %sable-EPB)\n",\r\nbase_cpu, msr,\r\nmsr & (1 << 0) ? "DIS" : "EN",\r\nmsr & (1 << 1) ? "EN" : "DIS");\r\n}\r\nvoid process_cpuid()\r\n{\r\nunsigned int eax, ebx, ecx, edx, max_level, max_extended_level;\r\nunsigned int fms, family, model, stepping;\r\neax = ebx = ecx = edx = 0;\r\n__cpuid(0, max_level, ebx, ecx, edx);\r\nif (ebx == 0x756e6547 && edx == 0x49656e69 && ecx == 0x6c65746e)\r\ngenuine_intel = 1;\r\nif (debug)\r\nfprintf(outf, "CPUID(0): %.4s%.4s%.4s ",\r\n(char *)&ebx, (char *)&edx, (char *)&ecx);\r\n__cpuid(1, fms, ebx, ecx, edx);\r\nfamily = (fms >> 8) & 0xf;\r\nmodel = (fms >> 4) & 0xf;\r\nstepping = fms & 0xf;\r\nif (family == 6 || family == 0xf)\r\nmodel += ((fms >> 16) & 0xf) << 4;\r\nif (debug) {\r\nfprintf(outf, "%d CPUID levels; family:model:stepping 0x%x:%x:%x (%d:%d:%d)\n",\r\nmax_level, family, model, stepping, family, model, stepping);\r\nfprintf(outf, "CPUID(1): %s %s %s %s %s %s %s %s %s\n",\r\necx & (1 << 0) ? "SSE3" : "-",\r\necx & (1 << 3) ? "MONITOR" : "-",\r\necx & (1 << 6) ? "SMX" : "-",\r\necx & (1 << 7) ? "EIST" : "-",\r\necx & (1 << 8) ? "TM2" : "-",\r\nedx & (1 << 4) ? "TSC" : "-",\r\nedx & (1 << 5) ? "MSR" : "-",\r\nedx & (1 << 22) ? "ACPI-TM" : "-",\r\nedx & (1 << 29) ? "TM" : "-");\r\n}\r\nif (!(edx & (1 << 5)))\r\nerrx(1, "CPUID: no MSR");\r\nebx = ecx = edx = 0;\r\n__cpuid(0x80000000, max_extended_level, ebx, ecx, edx);\r\nif (max_extended_level >= 0x80000007) {\r\n__cpuid(0x80000007, eax, ebx, ecx, edx);\r\nhas_invariant_tsc = edx & (1 << 8);\r\n}\r\n__cpuid(0x6, eax, ebx, ecx, edx);\r\nhas_aperf = ecx & (1 << 0);\r\ndo_dts = eax & (1 << 0);\r\ndo_ptm = eax & (1 << 6);\r\nhas_hwp = eax & (1 << 7);\r\nhas_hwp_notify = eax & (1 << 8);\r\nhas_hwp_activity_window = eax & (1 << 9);\r\nhas_hwp_epp = eax & (1 << 10);\r\nhas_hwp_pkg = eax & (1 << 11);\r\nhas_epb = ecx & (1 << 3);\r\nif (debug)\r\nfprintf(outf, "CPUID(6): %sAPERF, %sDTS, %sPTM, %sHWP, "\r\n"%sHWPnotify, %sHWPwindow, %sHWPepp, %sHWPpkg, %sEPB\n",\r\nhas_aperf ? "" : "No-",\r\ndo_dts ? "" : "No-",\r\ndo_ptm ? "" : "No-",\r\nhas_hwp ? "" : "No-",\r\nhas_hwp_notify ? "" : "No-",\r\nhas_hwp_activity_window ? "" : "No-",\r\nhas_hwp_epp ? "" : "No-",\r\nhas_hwp_pkg ? "" : "No-",\r\nhas_epb ? "" : "No-");\r\nif (debug)\r\ndecode_misc_enable_msr();\r\nif (max_level >= 0x7 && debug) {\r\nint has_sgx;\r\necx = 0;\r\n__cpuid_count(0x7, 0, eax, ebx, ecx, edx);\r\nhas_sgx = ebx & (1 << 2);\r\nfprintf(outf, "CPUID(7): %sSGX\n", has_sgx ? "" : "No-");\r\nif (has_sgx)\r\ndecode_feature_control_msr();\r\n}\r\nif (max_level >= 0x15) {\r\nunsigned int eax_crystal;\r\nunsigned int ebx_tsc;\r\neax_crystal = ebx_tsc = crystal_hz = edx = 0;\r\n__cpuid(0x15, eax_crystal, ebx_tsc, crystal_hz, edx);\r\nif (ebx_tsc != 0) {\r\nif (debug && (ebx != 0))\r\nfprintf(outf, "CPUID(0x15): eax_crystal: %d ebx_tsc: %d ecx_crystal_hz: %d\n",\r\neax_crystal, ebx_tsc, crystal_hz);\r\nif (crystal_hz == 0)\r\nswitch(model) {\r\ncase 0x4E:\r\ncase 0x5E:\r\ncase 0x8E:\r\ncase 0x9E:\r\ncrystal_hz = 24000000;\r\nbreak;\r\ncase 0x55:\r\ncrystal_hz = 25000000;\r\nbreak;\r\ncase 0x5C:\r\ncrystal_hz = 19200000;\r\nbreak;\r\ndefault:\r\ncrystal_hz = 0;\r\n}\r\nif (crystal_hz) {\r\ntsc_hz = (unsigned long long) crystal_hz * ebx_tsc / eax_crystal;\r\nif (debug)\r\nfprintf(outf, "TSC: %lld MHz (%d Hz * %d / %d / 1000000)\n",\r\ntsc_hz / 1000000, crystal_hz, ebx_tsc, eax_crystal);\r\n}\r\n}\r\n}\r\nif (max_level >= 0x16) {\r\nunsigned int base_mhz, max_mhz, bus_mhz, edx;\r\nbase_mhz = max_mhz = bus_mhz = edx = 0;\r\n__cpuid(0x16, base_mhz, max_mhz, bus_mhz, edx);\r\nif (debug)\r\nfprintf(outf, "CPUID(0x16): base_mhz: %d max_mhz: %d bus_mhz: %d\n",\r\nbase_mhz, max_mhz, bus_mhz);\r\n}\r\nif (has_aperf)\r\naperf_mperf_multiplier = get_aperf_mperf_multiplier(family, model);\r\ndo_nhm_platform_info = do_nhm_cstates = do_smi = probe_nhm_msrs(family, model);\r\ndo_snb_cstates = has_snb_msrs(family, model);\r\ndo_irtl_snb = has_snb_msrs(family, model);\r\ndo_pc2 = do_snb_cstates && (pkg_cstate_limit >= PCL__2);\r\ndo_pc3 = (pkg_cstate_limit >= PCL__3);\r\ndo_pc6 = (pkg_cstate_limit >= PCL__6);\r\ndo_pc7 = do_snb_cstates && (pkg_cstate_limit >= PCL__7);\r\ndo_c8_c9_c10 = has_hsw_msrs(family, model);\r\ndo_irtl_hsw = has_hsw_msrs(family, model);\r\ndo_skl_residency = has_skl_msrs(family, model);\r\ndo_slm_cstates = is_slm(family, model);\r\ndo_knl_cstates = is_knl(family, model);\r\nif (debug)\r\ndecode_misc_pwr_mgmt_msr();\r\nrapl_probe(family, model);\r\nperf_limit_reasons_probe(family, model);\r\nif (debug)\r\ndump_cstate_pstate_config_info(family, model);\r\nif (has_skl_msrs(family, model))\r\ncalculate_tsc_tweak();\r\ndo_gfx_rc6_ms = !access("/sys/class/drm/card0/power/rc6_residency_ms", R_OK);\r\ndo_gfx_mhz = !access("/sys/class/graphics/fb0/device/drm/card0/gt_cur_freq_mhz", R_OK);\r\nreturn;\r\n}\r\nvoid help()\r\n{\r\nfprintf(outf,\r\n"Usage: turbostat [OPTIONS][(--interval seconds) | COMMAND ...]\n"\r\n"\n"\r\n"Turbostat forks the specified COMMAND and prints statistics\n"\r\n"when COMMAND completes.\n"\r\n"If no COMMAND is specified, turbostat wakes every 5-seconds\n"\r\n"to print statistics, until interrupted.\n"\r\n"--debug run in \"debug\" mode\n"\r\n"--interval sec Override default 5-second measurement interval\n"\r\n"--help print this help message\n"\r\n"--counter msr print 32-bit counter at address \"msr\"\n"\r\n"--Counter msr print 64-bit Counter at address \"msr\"\n"\r\n"--out file create or truncate \"file\" for all output\n"\r\n"--msr msr print 32-bit value at address \"msr\"\n"\r\n"--MSR msr print 64-bit Value at address \"msr\"\n"\r\n"--version print version information\n"\r\n"\n"\r\n"For more help, run \"man turbostat\"\n");\r\n}\r\nint dir_filter(const struct dirent *dirp)\r\n{\r\nif (isdigit(dirp->d_name[0]))\r\nreturn 1;\r\nelse\r\nreturn 0;\r\n}\r\nint open_dev_cpu_msr(int dummy1)\r\n{\r\nreturn 0;\r\n}\r\nvoid topology_probe()\r\n{\r\nint i;\r\nint max_core_id = 0;\r\nint max_package_id = 0;\r\nint max_siblings = 0;\r\nstruct cpu_topology {\r\nint core_id;\r\nint physical_package_id;\r\n} *cpus;\r\ntopo.num_cpus = 0;\r\ntopo.max_cpu_num = 0;\r\nfor_all_proc_cpus(count_cpus);\r\nif (!summary_only && topo.num_cpus > 1)\r\nshow_cpu = 1;\r\nif (debug > 1)\r\nfprintf(outf, "num_cpus %d max_cpu_num %d\n", topo.num_cpus, topo.max_cpu_num);\r\ncpus = calloc(1, (topo.max_cpu_num + 1) * sizeof(struct cpu_topology));\r\nif (cpus == NULL)\r\nerr(1, "calloc cpus");\r\ncpu_present_set = CPU_ALLOC((topo.max_cpu_num + 1));\r\nif (cpu_present_set == NULL)\r\nerr(3, "CPU_ALLOC");\r\ncpu_present_setsize = CPU_ALLOC_SIZE((topo.max_cpu_num + 1));\r\nCPU_ZERO_S(cpu_present_setsize, cpu_present_set);\r\nfor_all_proc_cpus(mark_cpu_present);\r\ncpu_affinity_set = CPU_ALLOC((topo.max_cpu_num + 1));\r\nif (cpu_affinity_set == NULL)\r\nerr(3, "CPU_ALLOC");\r\ncpu_affinity_setsize = CPU_ALLOC_SIZE((topo.max_cpu_num + 1));\r\nCPU_ZERO_S(cpu_affinity_setsize, cpu_affinity_set);\r\nfor (i = 0; i <= topo.max_cpu_num; ++i) {\r\nint siblings;\r\nif (cpu_is_not_present(i)) {\r\nif (debug > 1)\r\nfprintf(outf, "cpu%d NOT PRESENT\n", i);\r\ncontinue;\r\n}\r\ncpus[i].core_id = get_core_id(i);\r\nif (cpus[i].core_id > max_core_id)\r\nmax_core_id = cpus[i].core_id;\r\ncpus[i].physical_package_id = get_physical_package_id(i);\r\nif (cpus[i].physical_package_id > max_package_id)\r\nmax_package_id = cpus[i].physical_package_id;\r\nsiblings = get_num_ht_siblings(i);\r\nif (siblings > max_siblings)\r\nmax_siblings = siblings;\r\nif (debug > 1)\r\nfprintf(outf, "cpu %d pkg %d core %d\n",\r\ni, cpus[i].physical_package_id, cpus[i].core_id);\r\n}\r\ntopo.num_cores_per_pkg = max_core_id + 1;\r\nif (debug > 1)\r\nfprintf(outf, "max_core_id %d, sizing for %d cores per package\n",\r\nmax_core_id, topo.num_cores_per_pkg);\r\nif (debug && !summary_only && topo.num_cores_per_pkg > 1)\r\nshow_core = 1;\r\ntopo.num_packages = max_package_id + 1;\r\nif (debug > 1)\r\nfprintf(outf, "max_package_id %d, sizing for %d packages\n",\r\nmax_package_id, topo.num_packages);\r\nif (debug && !summary_only && topo.num_packages > 1)\r\nshow_pkg = 1;\r\ntopo.num_threads_per_core = max_siblings;\r\nif (debug > 1)\r\nfprintf(outf, "max_siblings %d\n", max_siblings);\r\nfree(cpus);\r\n}\r\nvoid\r\nallocate_counters(struct thread_data **t, struct core_data **c, struct pkg_data **p)\r\n{\r\nint i;\r\n*t = calloc(topo.num_threads_per_core * topo.num_cores_per_pkg *\r\ntopo.num_packages, sizeof(struct thread_data));\r\nif (*t == NULL)\r\ngoto error;\r\nfor (i = 0; i < topo.num_threads_per_core *\r\ntopo.num_cores_per_pkg * topo.num_packages; i++)\r\n(*t)[i].cpu_id = -1;\r\n*c = calloc(topo.num_cores_per_pkg * topo.num_packages,\r\nsizeof(struct core_data));\r\nif (*c == NULL)\r\ngoto error;\r\nfor (i = 0; i < topo.num_cores_per_pkg * topo.num_packages; i++)\r\n(*c)[i].core_id = -1;\r\n*p = calloc(topo.num_packages, sizeof(struct pkg_data));\r\nif (*p == NULL)\r\ngoto error;\r\nfor (i = 0; i < topo.num_packages; i++)\r\n(*p)[i].package_id = i;\r\nreturn;\r\nerror:\r\nerr(1, "calloc counters");\r\n}\r\nvoid init_counter(struct thread_data *thread_base, struct core_data *core_base,\r\nstruct pkg_data *pkg_base, int thread_num, int core_num,\r\nint pkg_num, int cpu_id)\r\n{\r\nstruct thread_data *t;\r\nstruct core_data *c;\r\nstruct pkg_data *p;\r\nt = GET_THREAD(thread_base, thread_num, core_num, pkg_num);\r\nc = GET_CORE(core_base, core_num, pkg_num);\r\np = GET_PKG(pkg_base, pkg_num);\r\nt->cpu_id = cpu_id;\r\nif (thread_num == 0) {\r\nt->flags |= CPU_IS_FIRST_THREAD_IN_CORE;\r\nif (cpu_is_first_core_in_package(cpu_id))\r\nt->flags |= CPU_IS_FIRST_CORE_IN_PACKAGE;\r\n}\r\nc->core_id = core_num;\r\np->package_id = pkg_num;\r\n}\r\nint initialize_counters(int cpu_id)\r\n{\r\nint my_thread_id, my_core_id, my_package_id;\r\nmy_package_id = get_physical_package_id(cpu_id);\r\nmy_core_id = get_core_id(cpu_id);\r\nmy_thread_id = get_cpu_position_in_core(cpu_id);\r\nif (!my_thread_id)\r\ntopo.num_cores++;\r\ninit_counter(EVEN_COUNTERS, my_thread_id, my_core_id, my_package_id, cpu_id);\r\ninit_counter(ODD_COUNTERS, my_thread_id, my_core_id, my_package_id, cpu_id);\r\nreturn 0;\r\n}\r\nvoid allocate_output_buffer()\r\n{\r\noutput_buffer = calloc(1, (1 + topo.num_cpus) * 1024);\r\noutp = output_buffer;\r\nif (outp == NULL)\r\nerr(-1, "calloc output buffer");\r\n}\r\nvoid allocate_fd_percpu(void)\r\n{\r\nfd_percpu = calloc(topo.max_cpu_num, sizeof(int));\r\nif (fd_percpu == NULL)\r\nerr(-1, "calloc fd_percpu");\r\n}\r\nvoid allocate_irq_buffers(void)\r\n{\r\nirq_column_2_cpu = calloc(topo.num_cpus, sizeof(int));\r\nif (irq_column_2_cpu == NULL)\r\nerr(-1, "calloc %d", topo.num_cpus);\r\nirqs_per_cpu = calloc(topo.max_cpu_num, sizeof(int));\r\nif (irqs_per_cpu == NULL)\r\nerr(-1, "calloc %d", topo.max_cpu_num);\r\n}\r\nvoid setup_all_buffers(void)\r\n{\r\ntopology_probe();\r\nallocate_irq_buffers();\r\nallocate_fd_percpu();\r\nallocate_counters(&thread_even, &core_even, &package_even);\r\nallocate_counters(&thread_odd, &core_odd, &package_odd);\r\nallocate_output_buffer();\r\nfor_all_proc_cpus(initialize_counters);\r\n}\r\nvoid set_base_cpu(void)\r\n{\r\nbase_cpu = sched_getcpu();\r\nif (base_cpu < 0)\r\nerr(-ENODEV, "No valid cpus found");\r\nif (debug > 1)\r\nfprintf(outf, "base_cpu = %d\n", base_cpu);\r\n}\r\nvoid turbostat_init()\r\n{\r\nsetup_all_buffers();\r\nset_base_cpu();\r\ncheck_dev_msr();\r\ncheck_permissions();\r\nprocess_cpuid();\r\nif (debug)\r\nfor_all_cpus(print_hwp, ODD_COUNTERS);\r\nif (debug)\r\nfor_all_cpus(print_epb, ODD_COUNTERS);\r\nif (debug)\r\nfor_all_cpus(print_perf_limit, ODD_COUNTERS);\r\nif (debug)\r\nfor_all_cpus(print_rapl, ODD_COUNTERS);\r\nfor_all_cpus(set_temperature_target, ODD_COUNTERS);\r\nif (debug)\r\nfor_all_cpus(print_thermal, ODD_COUNTERS);\r\nif (debug && do_irtl_snb)\r\nprint_irtl();\r\n}\r\nint fork_it(char **argv)\r\n{\r\npid_t child_pid;\r\nint status;\r\nstatus = for_all_cpus(get_counters, EVEN_COUNTERS);\r\nif (status)\r\nexit(status);\r\nsched_setaffinity(0, cpu_present_setsize, cpu_present_set);\r\ngettimeofday(&tv_even, (struct timezone *)NULL);\r\nchild_pid = fork();\r\nif (!child_pid) {\r\nexecvp(argv[0], argv);\r\n} else {\r\nif (child_pid == -1)\r\nerr(1, "fork");\r\nsignal(SIGINT, SIG_IGN);\r\nsignal(SIGQUIT, SIG_IGN);\r\nif (waitpid(child_pid, &status, 0) == -1)\r\nerr(status, "waitpid");\r\n}\r\nfor_all_cpus(get_counters, ODD_COUNTERS);\r\ngettimeofday(&tv_odd, (struct timezone *)NULL);\r\ntimersub(&tv_odd, &tv_even, &tv_delta);\r\nfor_all_cpus_2(delta_cpu, ODD_COUNTERS, EVEN_COUNTERS);\r\ncompute_average(EVEN_COUNTERS);\r\nformat_all_counters(EVEN_COUNTERS);\r\nfprintf(outf, "%.6f sec\n", tv_delta.tv_sec + tv_delta.tv_usec/1000000.0);\r\nflush_output_stderr();\r\nreturn status;\r\n}\r\nint get_and_dump_counters(void)\r\n{\r\nint status;\r\nstatus = for_all_cpus(get_counters, ODD_COUNTERS);\r\nif (status)\r\nreturn status;\r\nstatus = for_all_cpus(dump_counters, ODD_COUNTERS);\r\nif (status)\r\nreturn status;\r\nflush_output_stdout();\r\nreturn status;\r\n}\r\nvoid print_version() {\r\nfprintf(outf, "turbostat version 4.12 5 Apr 2016"\r\n" - Len Brown <lenb@kernel.org>\n");\r\n}\r\nvoid cmdline(int argc, char **argv)\r\n{\r\nint opt;\r\nint option_index = 0;\r\nstatic struct option long_options[] = {\r\n{"Counter", required_argument, 0, 'C'},\r\n{"counter", required_argument, 0, 'c'},\r\n{"Dump", no_argument, 0, 'D'},\r\n{"debug", no_argument, 0, 'd'},\r\n{"interval", required_argument, 0, 'i'},\r\n{"help", no_argument, 0, 'h'},\r\n{"Joules", no_argument, 0, 'J'},\r\n{"MSR", required_argument, 0, 'M'},\r\n{"msr", required_argument, 0, 'm'},\r\n{"out", required_argument, 0, 'o'},\r\n{"Package", no_argument, 0, 'p'},\r\n{"processor", no_argument, 0, 'p'},\r\n{"Summary", no_argument, 0, 'S'},\r\n{"TCC", required_argument, 0, 'T'},\r\n{"version", no_argument, 0, 'v' },\r\n{0, 0, 0, 0 }\r\n};\r\nprogname = argv[0];\r\nwhile ((opt = getopt_long_only(argc, argv, "+C:c:Ddhi:JM:m:o:PpST:v",\r\nlong_options, &option_index)) != -1) {\r\nswitch (opt) {\r\ncase 'C':\r\nsscanf(optarg, "%x", &extra_delta_offset64);\r\nbreak;\r\ncase 'c':\r\nsscanf(optarg, "%x", &extra_delta_offset32);\r\nbreak;\r\ncase 'D':\r\ndump_only++;\r\nbreak;\r\ncase 'd':\r\ndebug++;\r\nbreak;\r\ncase 'h':\r\ndefault:\r\nhelp();\r\nexit(1);\r\ncase 'i':\r\n{\r\ndouble interval = strtod(optarg, NULL);\r\nif (interval < 0.001) {\r\nfprintf(outf, "interval %f seconds is too small\n",\r\ninterval);\r\nexit(2);\r\n}\r\ninterval_ts.tv_sec = interval;\r\ninterval_ts.tv_nsec = (interval - interval_ts.tv_sec) * 1000000000;\r\n}\r\nbreak;\r\ncase 'J':\r\nrapl_joules++;\r\nbreak;\r\ncase 'M':\r\nsscanf(optarg, "%x", &extra_msr_offset64);\r\nbreak;\r\ncase 'm':\r\nsscanf(optarg, "%x", &extra_msr_offset32);\r\nbreak;\r\ncase 'o':\r\noutf = fopen_or_die(optarg, "w");\r\nbreak;\r\ncase 'P':\r\nshow_pkg_only++;\r\nbreak;\r\ncase 'p':\r\nshow_core_only++;\r\nbreak;\r\ncase 'S':\r\nsummary_only++;\r\nbreak;\r\ncase 'T':\r\ntcc_activation_temp_override = atoi(optarg);\r\nbreak;\r\ncase 'v':\r\nprint_version();\r\nexit(0);\r\nbreak;\r\n}\r\n}\r\n}\r\nint main(int argc, char **argv)\r\n{\r\noutf = stderr;\r\ncmdline(argc, argv);\r\nif (debug)\r\nprint_version();\r\nturbostat_init();\r\nif (dump_only)\r\nreturn get_and_dump_counters();\r\nif (argc - optind)\r\nreturn fork_it(argv + optind);\r\nelse\r\nturbostat_loop();\r\nreturn 0;\r\n}
