;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

/* SEVSEG_A */
SEVSEG_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
SEVSEG_A__0__MASK EQU 0x80
SEVSEG_A__0__PC EQU CYREG_PRT1_PC7
SEVSEG_A__0__PORT EQU 1
SEVSEG_A__0__SHIFT EQU 7
SEVSEG_A__AG EQU CYREG_PRT1_AG
SEVSEG_A__AMUX EQU CYREG_PRT1_AMUX
SEVSEG_A__BIE EQU CYREG_PRT1_BIE
SEVSEG_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVSEG_A__BYP EQU CYREG_PRT1_BYP
SEVSEG_A__CTL EQU CYREG_PRT1_CTL
SEVSEG_A__DM0 EQU CYREG_PRT1_DM0
SEVSEG_A__DM1 EQU CYREG_PRT1_DM1
SEVSEG_A__DM2 EQU CYREG_PRT1_DM2
SEVSEG_A__DR EQU CYREG_PRT1_DR
SEVSEG_A__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVSEG_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVSEG_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVSEG_A__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVSEG_A__MASK EQU 0x80
SEVSEG_A__PORT EQU 1
SEVSEG_A__PRT EQU CYREG_PRT1_PRT
SEVSEG_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVSEG_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVSEG_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVSEG_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVSEG_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVSEG_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVSEG_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVSEG_A__PS EQU CYREG_PRT1_PS
SEVSEG_A__SHIFT EQU 7
SEVSEG_A__SLW EQU CYREG_PRT1_SLW

/* SEVSEG_B */
SEVSEG_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
SEVSEG_B__0__MASK EQU 0x40
SEVSEG_B__0__PC EQU CYREG_PRT1_PC6
SEVSEG_B__0__PORT EQU 1
SEVSEG_B__0__SHIFT EQU 6
SEVSEG_B__AG EQU CYREG_PRT1_AG
SEVSEG_B__AMUX EQU CYREG_PRT1_AMUX
SEVSEG_B__BIE EQU CYREG_PRT1_BIE
SEVSEG_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVSEG_B__BYP EQU CYREG_PRT1_BYP
SEVSEG_B__CTL EQU CYREG_PRT1_CTL
SEVSEG_B__DM0 EQU CYREG_PRT1_DM0
SEVSEG_B__DM1 EQU CYREG_PRT1_DM1
SEVSEG_B__DM2 EQU CYREG_PRT1_DM2
SEVSEG_B__DR EQU CYREG_PRT1_DR
SEVSEG_B__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVSEG_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVSEG_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVSEG_B__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVSEG_B__MASK EQU 0x40
SEVSEG_B__PORT EQU 1
SEVSEG_B__PRT EQU CYREG_PRT1_PRT
SEVSEG_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVSEG_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVSEG_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVSEG_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVSEG_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVSEG_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVSEG_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVSEG_B__PS EQU CYREG_PRT1_PS
SEVSEG_B__SHIFT EQU 6
SEVSEG_B__SLW EQU CYREG_PRT1_SLW

/* SEVSEG_C */
SEVSEG_C__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SEVSEG_C__0__MASK EQU 0x20
SEVSEG_C__0__PC EQU CYREG_PRT1_PC5
SEVSEG_C__0__PORT EQU 1
SEVSEG_C__0__SHIFT EQU 5
SEVSEG_C__AG EQU CYREG_PRT1_AG
SEVSEG_C__AMUX EQU CYREG_PRT1_AMUX
SEVSEG_C__BIE EQU CYREG_PRT1_BIE
SEVSEG_C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVSEG_C__BYP EQU CYREG_PRT1_BYP
SEVSEG_C__CTL EQU CYREG_PRT1_CTL
SEVSEG_C__DM0 EQU CYREG_PRT1_DM0
SEVSEG_C__DM1 EQU CYREG_PRT1_DM1
SEVSEG_C__DM2 EQU CYREG_PRT1_DM2
SEVSEG_C__DR EQU CYREG_PRT1_DR
SEVSEG_C__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVSEG_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVSEG_C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVSEG_C__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVSEG_C__MASK EQU 0x20
SEVSEG_C__PORT EQU 1
SEVSEG_C__PRT EQU CYREG_PRT1_PRT
SEVSEG_C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVSEG_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVSEG_C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVSEG_C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVSEG_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVSEG_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVSEG_C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVSEG_C__PS EQU CYREG_PRT1_PS
SEVSEG_C__SHIFT EQU 5
SEVSEG_C__SLW EQU CYREG_PRT1_SLW

/* SEVSEG_D */
SEVSEG_D__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SEVSEG_D__0__MASK EQU 0x10
SEVSEG_D__0__PC EQU CYREG_PRT1_PC4
SEVSEG_D__0__PORT EQU 1
SEVSEG_D__0__SHIFT EQU 4
SEVSEG_D__AG EQU CYREG_PRT1_AG
SEVSEG_D__AMUX EQU CYREG_PRT1_AMUX
SEVSEG_D__BIE EQU CYREG_PRT1_BIE
SEVSEG_D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVSEG_D__BYP EQU CYREG_PRT1_BYP
SEVSEG_D__CTL EQU CYREG_PRT1_CTL
SEVSEG_D__DM0 EQU CYREG_PRT1_DM0
SEVSEG_D__DM1 EQU CYREG_PRT1_DM1
SEVSEG_D__DM2 EQU CYREG_PRT1_DM2
SEVSEG_D__DR EQU CYREG_PRT1_DR
SEVSEG_D__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVSEG_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVSEG_D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVSEG_D__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVSEG_D__MASK EQU 0x10
SEVSEG_D__PORT EQU 1
SEVSEG_D__PRT EQU CYREG_PRT1_PRT
SEVSEG_D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVSEG_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVSEG_D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVSEG_D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVSEG_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVSEG_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVSEG_D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVSEG_D__PS EQU CYREG_PRT1_PS
SEVSEG_D__SHIFT EQU 4
SEVSEG_D__SLW EQU CYREG_PRT1_SLW

/* SEVSEG_E */
SEVSEG_E__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
SEVSEG_E__0__MASK EQU 0x08
SEVSEG_E__0__PC EQU CYREG_PRT1_PC3
SEVSEG_E__0__PORT EQU 1
SEVSEG_E__0__SHIFT EQU 3
SEVSEG_E__AG EQU CYREG_PRT1_AG
SEVSEG_E__AMUX EQU CYREG_PRT1_AMUX
SEVSEG_E__BIE EQU CYREG_PRT1_BIE
SEVSEG_E__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVSEG_E__BYP EQU CYREG_PRT1_BYP
SEVSEG_E__CTL EQU CYREG_PRT1_CTL
SEVSEG_E__DM0 EQU CYREG_PRT1_DM0
SEVSEG_E__DM1 EQU CYREG_PRT1_DM1
SEVSEG_E__DM2 EQU CYREG_PRT1_DM2
SEVSEG_E__DR EQU CYREG_PRT1_DR
SEVSEG_E__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVSEG_E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVSEG_E__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVSEG_E__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVSEG_E__MASK EQU 0x08
SEVSEG_E__PORT EQU 1
SEVSEG_E__PRT EQU CYREG_PRT1_PRT
SEVSEG_E__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVSEG_E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVSEG_E__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVSEG_E__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVSEG_E__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVSEG_E__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVSEG_E__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVSEG_E__PS EQU CYREG_PRT1_PS
SEVSEG_E__SHIFT EQU 3
SEVSEG_E__SLW EQU CYREG_PRT1_SLW

/* SEVSEG_F */
SEVSEG_F__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
SEVSEG_F__0__MASK EQU 0x04
SEVSEG_F__0__PC EQU CYREG_PRT1_PC2
SEVSEG_F__0__PORT EQU 1
SEVSEG_F__0__SHIFT EQU 2
SEVSEG_F__AG EQU CYREG_PRT1_AG
SEVSEG_F__AMUX EQU CYREG_PRT1_AMUX
SEVSEG_F__BIE EQU CYREG_PRT1_BIE
SEVSEG_F__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVSEG_F__BYP EQU CYREG_PRT1_BYP
SEVSEG_F__CTL EQU CYREG_PRT1_CTL
SEVSEG_F__DM0 EQU CYREG_PRT1_DM0
SEVSEG_F__DM1 EQU CYREG_PRT1_DM1
SEVSEG_F__DM2 EQU CYREG_PRT1_DM2
SEVSEG_F__DR EQU CYREG_PRT1_DR
SEVSEG_F__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVSEG_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVSEG_F__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVSEG_F__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVSEG_F__MASK EQU 0x04
SEVSEG_F__PORT EQU 1
SEVSEG_F__PRT EQU CYREG_PRT1_PRT
SEVSEG_F__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVSEG_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVSEG_F__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVSEG_F__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVSEG_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVSEG_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVSEG_F__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVSEG_F__PS EQU CYREG_PRT1_PS
SEVSEG_F__SHIFT EQU 2
SEVSEG_F__SLW EQU CYREG_PRT1_SLW

/* SEVSEG_G */
SEVSEG_G__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
SEVSEG_G__0__MASK EQU 0x02
SEVSEG_G__0__PC EQU CYREG_PRT1_PC1
SEVSEG_G__0__PORT EQU 1
SEVSEG_G__0__SHIFT EQU 1
SEVSEG_G__AG EQU CYREG_PRT1_AG
SEVSEG_G__AMUX EQU CYREG_PRT1_AMUX
SEVSEG_G__BIE EQU CYREG_PRT1_BIE
SEVSEG_G__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVSEG_G__BYP EQU CYREG_PRT1_BYP
SEVSEG_G__CTL EQU CYREG_PRT1_CTL
SEVSEG_G__DM0 EQU CYREG_PRT1_DM0
SEVSEG_G__DM1 EQU CYREG_PRT1_DM1
SEVSEG_G__DM2 EQU CYREG_PRT1_DM2
SEVSEG_G__DR EQU CYREG_PRT1_DR
SEVSEG_G__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVSEG_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVSEG_G__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVSEG_G__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVSEG_G__MASK EQU 0x02
SEVSEG_G__PORT EQU 1
SEVSEG_G__PRT EQU CYREG_PRT1_PRT
SEVSEG_G__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVSEG_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVSEG_G__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVSEG_G__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVSEG_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVSEG_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVSEG_G__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVSEG_G__PS EQU CYREG_PRT1_PS
SEVSEG_G__SHIFT EQU 1
SEVSEG_G__SLW EQU CYREG_PRT1_SLW

/* Clock_PWM */
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x00
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x01
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x01

/* SEVSEG_DP */
SEVSEG_DP__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
SEVSEG_DP__0__MASK EQU 0x01
SEVSEG_DP__0__PC EQU CYREG_PRT1_PC0
SEVSEG_DP__0__PORT EQU 1
SEVSEG_DP__0__SHIFT EQU 0
SEVSEG_DP__AG EQU CYREG_PRT1_AG
SEVSEG_DP__AMUX EQU CYREG_PRT1_AMUX
SEVSEG_DP__BIE EQU CYREG_PRT1_BIE
SEVSEG_DP__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVSEG_DP__BYP EQU CYREG_PRT1_BYP
SEVSEG_DP__CTL EQU CYREG_PRT1_CTL
SEVSEG_DP__DM0 EQU CYREG_PRT1_DM0
SEVSEG_DP__DM1 EQU CYREG_PRT1_DM1
SEVSEG_DP__DM2 EQU CYREG_PRT1_DM2
SEVSEG_DP__DR EQU CYREG_PRT1_DR
SEVSEG_DP__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVSEG_DP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVSEG_DP__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVSEG_DP__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVSEG_DP__MASK EQU 0x01
SEVSEG_DP__PORT EQU 1
SEVSEG_DP__PRT EQU CYREG_PRT1_PRT
SEVSEG_DP__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVSEG_DP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVSEG_DP__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVSEG_DP__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVSEG_DP__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVSEG_DP__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVSEG_DP__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVSEG_DP__PS EQU CYREG_PRT1_PS
SEVSEG_DP__SHIFT EQU 0
SEVSEG_DP__SLW EQU CYREG_PRT1_SLW

/* isr_Button */
isr_Button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Button__INTC_MASK EQU 0x01
isr_Button__INTC_NUMBER EQU 0
isr_Button__INTC_PRIOR_NUM EQU 7
isr_Button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_Button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM_LED_RED */
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_LED_RED_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_LED_RED_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_LED_RED_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_LED_RED_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_LED_RED_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_LED_RED_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_LED_RED_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_LED_RED_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_LED_RED_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_LED_RED_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_LED_RED_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_LED_RED_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_LED_RED_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_LED_RED_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_LED_RED_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_LED_RED_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_LED_RED_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_LED_RED_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

/* Pin_Button1 */
Pin_Button1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_Button1__0__MASK EQU 0x08
Pin_Button1__0__PC EQU CYREG_PRT0_PC3
Pin_Button1__0__PORT EQU 0
Pin_Button1__0__SHIFT EQU 3
Pin_Button1__AG EQU CYREG_PRT0_AG
Pin_Button1__AMUX EQU CYREG_PRT0_AMUX
Pin_Button1__BIE EQU CYREG_PRT0_BIE
Pin_Button1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Button1__BYP EQU CYREG_PRT0_BYP
Pin_Button1__CTL EQU CYREG_PRT0_CTL
Pin_Button1__DM0 EQU CYREG_PRT0_DM0
Pin_Button1__DM1 EQU CYREG_PRT0_DM1
Pin_Button1__DM2 EQU CYREG_PRT0_DM2
Pin_Button1__DR EQU CYREG_PRT0_DR
Pin_Button1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Button1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Button1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Button1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Button1__MASK EQU 0x08
Pin_Button1__PORT EQU 0
Pin_Button1__PRT EQU CYREG_PRT0_PRT
Pin_Button1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Button1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Button1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Button1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Button1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Button1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Button1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Button1__PS EQU CYREG_PRT0_PS
Pin_Button1__SHIFT EQU 3
Pin_Button1__SLW EQU CYREG_PRT0_SLW

/* Pin_Button2 */
Pin_Button2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_Button2__0__MASK EQU 0x10
Pin_Button2__0__PC EQU CYREG_PRT0_PC4
Pin_Button2__0__PORT EQU 0
Pin_Button2__0__SHIFT EQU 4
Pin_Button2__AG EQU CYREG_PRT0_AG
Pin_Button2__AMUX EQU CYREG_PRT0_AMUX
Pin_Button2__BIE EQU CYREG_PRT0_BIE
Pin_Button2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Button2__BYP EQU CYREG_PRT0_BYP
Pin_Button2__CTL EQU CYREG_PRT0_CTL
Pin_Button2__DM0 EQU CYREG_PRT0_DM0
Pin_Button2__DM1 EQU CYREG_PRT0_DM1
Pin_Button2__DM2 EQU CYREG_PRT0_DM2
Pin_Button2__DR EQU CYREG_PRT0_DR
Pin_Button2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Button2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Button2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Button2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Button2__MASK EQU 0x10
Pin_Button2__PORT EQU 0
Pin_Button2__PRT EQU CYREG_PRT0_PRT
Pin_Button2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Button2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Button2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Button2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Button2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Button2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Button2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Button2__PS EQU CYREG_PRT0_PS
Pin_Button2__SHIFT EQU 4
Pin_Button2__SLW EQU CYREG_PRT0_SLW

/* Pin_LED_RED */
Pin_LED_RED__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_LED_RED__0__MASK EQU 0x40
Pin_LED_RED__0__PC EQU CYREG_PRT0_PC6
Pin_LED_RED__0__PORT EQU 0
Pin_LED_RED__0__SHIFT EQU 6
Pin_LED_RED__AG EQU CYREG_PRT0_AG
Pin_LED_RED__AMUX EQU CYREG_PRT0_AMUX
Pin_LED_RED__BIE EQU CYREG_PRT0_BIE
Pin_LED_RED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_LED_RED__BYP EQU CYREG_PRT0_BYP
Pin_LED_RED__CTL EQU CYREG_PRT0_CTL
Pin_LED_RED__DM0 EQU CYREG_PRT0_DM0
Pin_LED_RED__DM1 EQU CYREG_PRT0_DM1
Pin_LED_RED__DM2 EQU CYREG_PRT0_DM2
Pin_LED_RED__DR EQU CYREG_PRT0_DR
Pin_LED_RED__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_LED_RED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_LED_RED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_LED_RED__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_LED_RED__MASK EQU 0x40
Pin_LED_RED__PORT EQU 0
Pin_LED_RED__PRT EQU CYREG_PRT0_PRT
Pin_LED_RED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_LED_RED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_LED_RED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_LED_RED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_LED_RED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_LED_RED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_LED_RED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_LED_RED__PS EQU CYREG_PRT0_PS
Pin_LED_RED__SHIFT EQU 6
Pin_LED_RED__SLW EQU CYREG_PRT0_SLW

/* Pin_RGB_RED */
Pin_RGB_RED__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_RGB_RED__0__MASK EQU 0x20
Pin_RGB_RED__0__PC EQU CYREG_PRT2_PC5
Pin_RGB_RED__0__PORT EQU 2
Pin_RGB_RED__0__SHIFT EQU 5
Pin_RGB_RED__AG EQU CYREG_PRT2_AG
Pin_RGB_RED__AMUX EQU CYREG_PRT2_AMUX
Pin_RGB_RED__BIE EQU CYREG_PRT2_BIE
Pin_RGB_RED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_RGB_RED__BYP EQU CYREG_PRT2_BYP
Pin_RGB_RED__CTL EQU CYREG_PRT2_CTL
Pin_RGB_RED__DM0 EQU CYREG_PRT2_DM0
Pin_RGB_RED__DM1 EQU CYREG_PRT2_DM1
Pin_RGB_RED__DM2 EQU CYREG_PRT2_DM2
Pin_RGB_RED__DR EQU CYREG_PRT2_DR
Pin_RGB_RED__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_RGB_RED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_RGB_RED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_RGB_RED__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_RGB_RED__MASK EQU 0x20
Pin_RGB_RED__PORT EQU 2
Pin_RGB_RED__PRT EQU CYREG_PRT2_PRT
Pin_RGB_RED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_RGB_RED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_RGB_RED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_RGB_RED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_RGB_RED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_RGB_RED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_RGB_RED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_RGB_RED__PS EQU CYREG_PRT2_PS
Pin_RGB_RED__SHIFT EQU 5
Pin_RGB_RED__SLW EQU CYREG_PRT2_SLW

/* Pin_RGB_BLUE */
Pin_RGB_BLUE__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_RGB_BLUE__0__MASK EQU 0x08
Pin_RGB_BLUE__0__PC EQU CYREG_PRT2_PC3
Pin_RGB_BLUE__0__PORT EQU 2
Pin_RGB_BLUE__0__SHIFT EQU 3
Pin_RGB_BLUE__AG EQU CYREG_PRT2_AG
Pin_RGB_BLUE__AMUX EQU CYREG_PRT2_AMUX
Pin_RGB_BLUE__BIE EQU CYREG_PRT2_BIE
Pin_RGB_BLUE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_RGB_BLUE__BYP EQU CYREG_PRT2_BYP
Pin_RGB_BLUE__CTL EQU CYREG_PRT2_CTL
Pin_RGB_BLUE__DM0 EQU CYREG_PRT2_DM0
Pin_RGB_BLUE__DM1 EQU CYREG_PRT2_DM1
Pin_RGB_BLUE__DM2 EQU CYREG_PRT2_DM2
Pin_RGB_BLUE__DR EQU CYREG_PRT2_DR
Pin_RGB_BLUE__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_RGB_BLUE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_RGB_BLUE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_RGB_BLUE__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_RGB_BLUE__MASK EQU 0x08
Pin_RGB_BLUE__PORT EQU 2
Pin_RGB_BLUE__PRT EQU CYREG_PRT2_PRT
Pin_RGB_BLUE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_RGB_BLUE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_RGB_BLUE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_RGB_BLUE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_RGB_BLUE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_RGB_BLUE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_RGB_BLUE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_RGB_BLUE__PS EQU CYREG_PRT2_PS
Pin_RGB_BLUE__SHIFT EQU 3
Pin_RGB_BLUE__SLW EQU CYREG_PRT2_SLW

/* Pin_SEVENSEL */
Pin_SEVENSEL__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_SEVENSEL__0__MASK EQU 0x20
Pin_SEVENSEL__0__PC EQU CYREG_PRT3_PC5
Pin_SEVENSEL__0__PORT EQU 3
Pin_SEVENSEL__0__SHIFT EQU 5
Pin_SEVENSEL__AG EQU CYREG_PRT3_AG
Pin_SEVENSEL__AMUX EQU CYREG_PRT3_AMUX
Pin_SEVENSEL__BIE EQU CYREG_PRT3_BIE
Pin_SEVENSEL__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_SEVENSEL__BYP EQU CYREG_PRT3_BYP
Pin_SEVENSEL__CTL EQU CYREG_PRT3_CTL
Pin_SEVENSEL__DM0 EQU CYREG_PRT3_DM0
Pin_SEVENSEL__DM1 EQU CYREG_PRT3_DM1
Pin_SEVENSEL__DM2 EQU CYREG_PRT3_DM2
Pin_SEVENSEL__DR EQU CYREG_PRT3_DR
Pin_SEVENSEL__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_SEVENSEL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_SEVENSEL__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_SEVENSEL__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_SEVENSEL__MASK EQU 0x20
Pin_SEVENSEL__PORT EQU 3
Pin_SEVENSEL__PRT EQU CYREG_PRT3_PRT
Pin_SEVENSEL__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_SEVENSEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_SEVENSEL__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_SEVENSEL__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_SEVENSEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_SEVENSEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_SEVENSEL__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_SEVENSEL__PS EQU CYREG_PRT3_PS
Pin_SEVENSEL__SHIFT EQU 5
Pin_SEVENSEL__SLW EQU CYREG_PRT3_SLW

/* SEVENSEG_REG */
SEVENSEG_REG_Sync_ctrl_reg__0__MASK EQU 0x01
SEVENSEG_REG_Sync_ctrl_reg__0__POS EQU 0
SEVENSEG_REG_Sync_ctrl_reg__1__MASK EQU 0x02
SEVENSEG_REG_Sync_ctrl_reg__1__POS EQU 1
SEVENSEG_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SEVENSEG_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SEVENSEG_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SEVENSEG_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SEVENSEG_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SEVENSEG_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SEVENSEG_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SEVENSEG_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SEVENSEG_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SEVENSEG_REG_Sync_ctrl_reg__2__MASK EQU 0x04
SEVENSEG_REG_Sync_ctrl_reg__2__POS EQU 2
SEVENSEG_REG_Sync_ctrl_reg__3__MASK EQU 0x08
SEVENSEG_REG_Sync_ctrl_reg__3__POS EQU 3
SEVENSEG_REG_Sync_ctrl_reg__4__MASK EQU 0x10
SEVENSEG_REG_Sync_ctrl_reg__4__POS EQU 4
SEVENSEG_REG_Sync_ctrl_reg__5__MASK EQU 0x20
SEVENSEG_REG_Sync_ctrl_reg__5__POS EQU 5
SEVENSEG_REG_Sync_ctrl_reg__6__MASK EQU 0x40
SEVENSEG_REG_Sync_ctrl_reg__6__POS EQU 6
SEVENSEG_REG_Sync_ctrl_reg__7__MASK EQU 0x80
SEVENSEG_REG_Sync_ctrl_reg__7__POS EQU 7
SEVENSEG_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SEVENSEG_REG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SEVENSEG_REG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SEVENSEG_REG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
SEVENSEG_REG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SEVENSEG_REG_Sync_ctrl_reg__MASK EQU 0xFF
SEVENSEG_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SEVENSEG_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SEVENSEG_REG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* PWM_LED_GREEN */
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_LED_GREEN_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_LED_GREEN_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_LED_GREEN_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

/* Pin_LED_GREEN */
Pin_LED_GREEN__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_LED_GREEN__0__MASK EQU 0x80
Pin_LED_GREEN__0__PC EQU CYREG_PRT0_PC7
Pin_LED_GREEN__0__PORT EQU 0
Pin_LED_GREEN__0__SHIFT EQU 7
Pin_LED_GREEN__AG EQU CYREG_PRT0_AG
Pin_LED_GREEN__AMUX EQU CYREG_PRT0_AMUX
Pin_LED_GREEN__BIE EQU CYREG_PRT0_BIE
Pin_LED_GREEN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_LED_GREEN__BYP EQU CYREG_PRT0_BYP
Pin_LED_GREEN__CTL EQU CYREG_PRT0_CTL
Pin_LED_GREEN__DM0 EQU CYREG_PRT0_DM0
Pin_LED_GREEN__DM1 EQU CYREG_PRT0_DM1
Pin_LED_GREEN__DM2 EQU CYREG_PRT0_DM2
Pin_LED_GREEN__DR EQU CYREG_PRT0_DR
Pin_LED_GREEN__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_LED_GREEN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_LED_GREEN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_LED_GREEN__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_LED_GREEN__MASK EQU 0x80
Pin_LED_GREEN__PORT EQU 0
Pin_LED_GREEN__PRT EQU CYREG_PRT0_PRT
Pin_LED_GREEN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_LED_GREEN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_LED_GREEN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_LED_GREEN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_LED_GREEN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_LED_GREEN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_LED_GREEN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_LED_GREEN__PS EQU CYREG_PRT0_PS
Pin_LED_GREEN__SHIFT EQU 7
Pin_LED_GREEN__SLW EQU CYREG_PRT0_SLW

/* Pin_RGB_GREEN */
Pin_RGB_GREEN__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_RGB_GREEN__0__MASK EQU 0x10
Pin_RGB_GREEN__0__PC EQU CYREG_PRT2_PC4
Pin_RGB_GREEN__0__PORT EQU 2
Pin_RGB_GREEN__0__SHIFT EQU 4
Pin_RGB_GREEN__AG EQU CYREG_PRT2_AG
Pin_RGB_GREEN__AMUX EQU CYREG_PRT2_AMUX
Pin_RGB_GREEN__BIE EQU CYREG_PRT2_BIE
Pin_RGB_GREEN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_RGB_GREEN__BYP EQU CYREG_PRT2_BYP
Pin_RGB_GREEN__CTL EQU CYREG_PRT2_CTL
Pin_RGB_GREEN__DM0 EQU CYREG_PRT2_DM0
Pin_RGB_GREEN__DM1 EQU CYREG_PRT2_DM1
Pin_RGB_GREEN__DM2 EQU CYREG_PRT2_DM2
Pin_RGB_GREEN__DR EQU CYREG_PRT2_DR
Pin_RGB_GREEN__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_RGB_GREEN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_RGB_GREEN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_RGB_GREEN__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_RGB_GREEN__MASK EQU 0x10
Pin_RGB_GREEN__PORT EQU 2
Pin_RGB_GREEN__PRT EQU CYREG_PRT2_PRT
Pin_RGB_GREEN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_RGB_GREEN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_RGB_GREEN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_RGB_GREEN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_RGB_GREEN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_RGB_GREEN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_RGB_GREEN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_RGB_GREEN__PS EQU CYREG_PRT2_PS
Pin_RGB_GREEN__SHIFT EQU 4
Pin_RGB_GREEN__SLW EQU CYREG_PRT2_SLW

/* PWM_LED_YELLOW */
PWM_LED_YELLOW_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_LED_YELLOW_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_LED_YELLOW_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_LED_YELLOW_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
PWM_LED_YELLOW_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_LED_YELLOW_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
PWM_LED_YELLOW_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_LED_YELLOW_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_LED_YELLOW_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_LED_YELLOW_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_LED_YELLOW_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_LED_YELLOW_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB11_A0
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB11_A1
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB11_D0
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB11_D1
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB11_F0
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB11_F1
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_LED_YELLOW_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

/* Pin_LED_YELLOW */
Pin_LED_YELLOW__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_LED_YELLOW__0__MASK EQU 0x01
Pin_LED_YELLOW__0__PC EQU CYREG_PRT2_PC0
Pin_LED_YELLOW__0__PORT EQU 2
Pin_LED_YELLOW__0__SHIFT EQU 0
Pin_LED_YELLOW__AG EQU CYREG_PRT2_AG
Pin_LED_YELLOW__AMUX EQU CYREG_PRT2_AMUX
Pin_LED_YELLOW__BIE EQU CYREG_PRT2_BIE
Pin_LED_YELLOW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_LED_YELLOW__BYP EQU CYREG_PRT2_BYP
Pin_LED_YELLOW__CTL EQU CYREG_PRT2_CTL
Pin_LED_YELLOW__DM0 EQU CYREG_PRT2_DM0
Pin_LED_YELLOW__DM1 EQU CYREG_PRT2_DM1
Pin_LED_YELLOW__DM2 EQU CYREG_PRT2_DM2
Pin_LED_YELLOW__DR EQU CYREG_PRT2_DR
Pin_LED_YELLOW__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_LED_YELLOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_LED_YELLOW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_LED_YELLOW__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_LED_YELLOW__MASK EQU 0x01
Pin_LED_YELLOW__PORT EQU 2
Pin_LED_YELLOW__PRT EQU CYREG_PRT2_PRT
Pin_LED_YELLOW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_LED_YELLOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_LED_YELLOW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_LED_YELLOW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_LED_YELLOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_LED_YELLOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_LED_YELLOW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_LED_YELLOW__PS EQU CYREG_PRT2_PS
Pin_LED_YELLOW__SHIFT EQU 0
Pin_LED_YELLOW__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
