// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcva6_core_only_tb.h for the primary calling header

#include "Vcva6_core_only_tb.h"
#include "Vcva6_core_only_tb__Syms.h"

//==========

void Vcva6_core_only_tb::eval_step() {
    VL_DEBUG_IF(VL_DBG_MSGF("+++++TOP Evaluate Vcva6_core_only_tb::eval\n"); );
    Vcva6_core_only_tb__Syms* __restrict vlSymsp = this->__VlSymsp;  // Setup global symbol table
    Vcva6_core_only_tb* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
#ifdef VL_DEBUG
    // Debug assertions
    _eval_debug_assertions();
#endif  // VL_DEBUG
    // Initialize
    if (VL_UNLIKELY(!vlSymsp->__Vm_didInit)) _eval_initial_loop(vlSymsp);
    // Evaluate till stable
    int __VclockLoop = 0;
    QData __Vchange = 1;
    do {
        VL_DEBUG_IF(VL_DBG_MSGF("+ Clock loop\n"););
        _eval(vlSymsp);
        if (VL_UNLIKELY(++__VclockLoop > 100)) {
            // About to fail, so enable debug to see what's not settling.
            // Note you must run make with OPT=-DVL_DEBUG for debug prints.
            int __Vsaved_debug = Verilated::debug();
            Verilated::debug(1);
            __Vchange = _change_request(vlSymsp);
            Verilated::debug(__Vsaved_debug);
            VL_FATAL_MT("/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//cva6_tb.sv", 25, "",
                "Verilated model didn't converge\n"
                "- See DIDNOTCONVERGE in the Verilator manual");
        } else {
            __Vchange = _change_request(vlSymsp);
        }
    } while (VL_UNLIKELY(__Vchange));
}

void Vcva6_core_only_tb::_eval_initial_loop(Vcva6_core_only_tb__Syms* __restrict vlSymsp) {
    vlSymsp->__Vm_didInit = true;
    _eval_initial(vlSymsp);
    // Evaluate till stable
    int __VclockLoop = 0;
    QData __Vchange = 1;
    do {
        _eval_settle(vlSymsp);
        _eval(vlSymsp);
        if (VL_UNLIKELY(++__VclockLoop > 100)) {
            // About to fail, so enable debug to see what's not settling.
            // Note you must run make with OPT=-DVL_DEBUG for debug prints.
            int __Vsaved_debug = Verilated::debug();
            Verilated::debug(1);
            __Vchange = _change_request(vlSymsp);
            Verilated::debug(__Vsaved_debug);
            VL_FATAL_MT("/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//cva6_tb.sv", 25, "",
                "Verilated model didn't DC converge\n"
                "- See DIDNOTCONVERGE in the Verilator manual");
        } else {
            __Vchange = _change_request(vlSymsp);
        }
    } while (VL_UNLIKELY(__Vchange));
}

VL_INLINE_OPT void Vcva6_core_only_tb::_combo__TOP__14(Vcva6_core_only_tb__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva6_core_only_tb::_combo__TOP__14\n"); );
    Vcva6_core_only_tb* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    IData/*31:0*/ __Vilp;
    // Body
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__amo_data_in[2U] 
        = ((3U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__amo_data_in[2U]) 
           | (0xfffffffcU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__mmu_paddr) 
                             << 2U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__amo_data_in[3U] 
        = ((0x3c000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__amo_data_in[3U]) 
           | ((3U & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__mmu_paddr) 
                     >> 0x1eU)) | (0xfffffffcU & ((IData)(
                                                          (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__mmu_paddr 
                                                           >> 0x20U)) 
                                                  << 2U))));
    vlTOPp->__Vfunc_is_inside_execute_regions__66__address 
        = (0xffffffffffffffULL & (((QData)((IData)(
                                                   vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__icache_areq_ex_cache[5U])) 
                                   << 0x1fU) | ((QData)((IData)(
                                                                vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__icache_areq_ex_cache[4U])) 
                                                >> 1U)));
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0U] = 8U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[1U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[2U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[3U] = 2U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[4U] = 1U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[5U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[6U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[7U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[8U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[9U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0xaU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0xbU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0xcU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0xdU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0xeU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0xfU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x10U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x11U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x12U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x13U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x14U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x15U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x16U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x17U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x18U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x19U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x1aU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x1bU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x1cU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x1dU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x1eU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x1fU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x20U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x21U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x22U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x23U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x24U] = 2U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x25U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x26U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x27U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x28U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x29U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x2aU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x2bU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x2cU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x2dU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x2eU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x2fU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x30U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x31U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x32U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x33U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x34U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x35U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x36U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x37U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x38U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x39U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x3aU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x3bU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x3cU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x3dU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x3eU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x3fU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x40U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x41U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x42U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x43U] = 4U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x44U] = 0x4000U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x45U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x46U] = 0x40000U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x47U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x48U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x49U] = 1U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x4aU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x4bU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x4cU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x4dU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x4eU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x4fU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x50U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x51U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x52U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x53U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x54U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x55U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x56U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x57U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x58U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x59U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x5aU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x5bU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x5cU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x5dU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x5eU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x5fU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x60U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x61U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x62U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x63U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x64U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x65U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x66U] = 0x40000U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x67U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x68U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x69U] = 2U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x6aU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x6bU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x6cU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x6dU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x6eU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x6fU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x70U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x71U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x72U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x73U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x74U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x75U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x76U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x77U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x78U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x79U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x7aU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x7bU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x7cU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x7dU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x7eU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x7fU] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x80U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x81U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x82U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x83U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x84U] = 0xcU;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x85U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x86U] = 2U;
    __Vilp = 0x87U;
    while ((__Vilp <= 0xc4U)) {
        vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[__Vilp] = 0U;
        __Vilp = ((IData)(1U) + __Vilp);
    }
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0xc5U] = 4U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0xc6U] = 0x200U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0xc7U] = 0x80U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0xc8U] = 8U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0xc9U] = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__pass = 0U;
    vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k = 0U;
    while ((vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
            < ((vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x85U] 
                << 0x1eU) | (vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[0x84U] 
                             >> 2U)))) {
        vlTOPp->__Vfunc_range_check__67__address = vlTOPp->__Vfunc_is_inside_execute_regions__66__address;
        vlTOPp->__Vfunc_range_check__67__len = ((0x1921U 
                                                 >= 
                                                 ((IData)(0x882U) 
                                                  + 
                                                  (0x3ffU 
                                                   & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                      << 6U))))
                                                 ? 
                                                (((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x882U) 
                                                       + 
                                                       (0x3ffU 
                                                        & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                           << 6U)))))
                                                   ? 0ULL
                                                   : 
                                                  ((QData)((IData)(
                                                                   vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (((IData)(0x882U) 
                                                                      + 
                                                                      (0x3ffU 
                                                                       & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                                          << 6U))) 
                                                                     >> 5U))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x882U) 
                                                        + 
                                                        (0x3ffU 
                                                         & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                            << 6U))))))) 
                                                 | (((QData)((IData)(
                                                                     vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      (((IData)(0x882U) 
                                                                        + 
                                                                        (0x3ffU 
                                                                         & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                                            << 6U))) 
                                                                       >> 5U))])) 
                                                     << 
                                                     ((0U 
                                                       == 
                                                       (0x1fU 
                                                        & ((IData)(0x882U) 
                                                           + 
                                                           (0x3ffU 
                                                            & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                               << 6U)))))
                                                       ? 0x20U
                                                       : 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0x882U) 
                                                           + 
                                                           (0x3ffU 
                                                            & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                               << 6U))))))) 
                                                    | ((QData)((IData)(
                                                                       vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[
                                                                       (((IData)(0x882U) 
                                                                         + 
                                                                         (0x3ffU 
                                                                          & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                                             << 6U))) 
                                                                        >> 5U)])) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0x882U) 
                                                           + 
                                                           (0x3ffU 
                                                            & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                               << 6U)))))))
                                                 : 0ULL);
        vlTOPp->__Vfunc_range_check__67__base = ((0x1921U 
                                                  >= 
                                                  ((IData)(0xc82U) 
                                                   + 
                                                   (0x3ffU 
                                                    & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                       << 6U))))
                                                  ? 
                                                 (((0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(0xc82U) 
                                                        + 
                                                        (0x3ffU 
                                                         & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                            << 6U)))))
                                                    ? 0ULL
                                                    : 
                                                   ((QData)((IData)(
                                                                    vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[
                                                                    ((IData)(2U) 
                                                                     + 
                                                                     (((IData)(0xc82U) 
                                                                       + 
                                                                       (0x3ffU 
                                                                        & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                                           << 6U))) 
                                                                      >> 5U))])) 
                                                    << 
                                                    ((IData)(0x40U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(0xc82U) 
                                                         + 
                                                         (0x3ffU 
                                                          & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                             << 6U))))))) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       (((IData)(0xc82U) 
                                                                         + 
                                                                         (0x3ffU 
                                                                          & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                                             << 6U))) 
                                                                        >> 5U))])) 
                                                      << 
                                                      ((0U 
                                                        == 
                                                        (0x1fU 
                                                         & ((IData)(0xc82U) 
                                                            + 
                                                            (0x3ffU 
                                                             & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                                << 6U)))))
                                                        ? 0x20U
                                                        : 
                                                       ((IData)(0x20U) 
                                                        - 
                                                        (0x1fU 
                                                         & ((IData)(0xc82U) 
                                                            + 
                                                            (0x3ffU 
                                                             & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                                << 6U))))))) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->__Vfunc_is_inside_execute_regions__66__Cfg[
                                                                        (((IData)(0xc82U) 
                                                                          + 
                                                                          (0x3ffU 
                                                                           & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                                              << 6U))) 
                                                                         >> 5U)])) 
                                                        >> 
                                                        (0x1fU 
                                                         & ((IData)(0xc82U) 
                                                            + 
                                                            (0x3ffU 
                                                             & (vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
                                                                << 6U)))))))
                                                  : 0ULL);
        vlTOPp->__Vfunc_range_check__67__Vfuncout = 
            ((vlTOPp->__Vfunc_range_check__67__address 
              >= vlTOPp->__Vfunc_range_check__67__base) 
             & (vlTOPp->__Vfunc_range_check__67__address 
                < (vlTOPp->__Vfunc_range_check__67__base 
                   + vlTOPp->__Vfunc_range_check__67__len)));
        vlTOPp->__Vfunc_is_inside_execute_regions__66__pass 
            = (((~ ((IData)(1U) << (0xfU & vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k))) 
                & (IData)(vlTOPp->__Vfunc_is_inside_execute_regions__66__pass)) 
               | ((IData)(vlTOPp->__Vfunc_range_check__67__Vfuncout) 
                  << (0xfU & vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k)));
        vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k 
            = ((IData)(1U) + vlTOPp->__Vfunc_is_inside_execute_regions__66__unnamedblk2__DOT__k);
    }
    vlTOPp->__Vfunc_is_inside_execute_regions__66__Vfuncout 
        = (0U != (IData)(vlTOPp->__Vfunc_is_inside_execute_regions__66__pass));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_mmu__DOT__match_any_execute_region 
        = vlTOPp->__Vfunc_is_inside_execute_regions__66__Vfuncout;
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_in_ready 
        = ((0xfeU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_in_ready)) 
           | (1U & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__inp_pipe_ready) 
                    >> 1U)));
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__address 
        = (0xffffffffffffffULL & (((QData)((IData)(
                                                   vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__icache_areq_ex_cache[5U])) 
                                   << 0x1fU) | ((QData)((IData)(
                                                                vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__icache_areq_ex_cache[4U])) 
                                                >> 1U)));
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0U] = 8U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[1U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[2U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[3U] = 2U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[4U] = 1U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[5U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[6U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[7U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[8U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[9U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xaU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xbU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xcU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xdU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xeU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xfU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x10U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x11U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x12U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x13U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x14U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x15U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x16U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x17U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x18U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x19U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x1aU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x1bU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x1cU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x1dU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x1eU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x1fU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x20U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x21U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x22U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x23U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x24U] = 2U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x25U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x26U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x27U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x28U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x29U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x2aU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x2bU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x2cU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x2dU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x2eU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x2fU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x30U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x31U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x32U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x33U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x34U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x35U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x36U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x37U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x38U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x39U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x3aU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x3bU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x3cU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x3dU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x3eU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x3fU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x40U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x41U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x42U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x43U] = 4U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x44U] = 0x4000U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x45U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x46U] = 0x40000U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x47U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x48U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x49U] = 1U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x4aU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x4bU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x4cU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x4dU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x4eU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x4fU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x50U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x51U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x52U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x53U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x54U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x55U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x56U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x57U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x58U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x59U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x5aU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x5bU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x5cU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x5dU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x5eU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x5fU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x60U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x61U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x62U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x63U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x64U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x65U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x66U] = 0x40000U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x67U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x68U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x69U] = 2U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x6aU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x6bU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x6cU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x6dU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x6eU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x6fU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x70U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x71U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x72U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x73U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x74U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x75U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x76U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x77U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x78U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x79U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x7aU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x7bU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x7cU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x7dU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x7eU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x7fU] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x80U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x81U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x82U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x83U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x84U] = 0xcU;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x85U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0x86U] = 2U;
    __Vilp = 0x87U;
    while ((__Vilp <= 0xc4U)) {
        vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[__Vilp] = 0U;
        __Vilp = ((IData)(1U) + __Vilp);
    }
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xc5U] = 4U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xc6U] = 0x200U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xc7U] = 0x80U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xc8U] = 8U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xc9U] = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__pass = 0U;
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k = 0U;
    while ((vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
            < ((vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xc6U] 
                << 0x1eU) | (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[0xc5U] 
                             >> 2U)))) {
        vlTOPp->__Vfunc_range_check__103__address = vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__address;
        vlTOPp->__Vfunc_range_check__103__len = ((0x1921U 
                                                  >= 
                                                  ((IData)(0x10a2U) 
                                                   + 
                                                   (0x3ffU 
                                                    & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                       << 6U))))
                                                  ? 
                                                 (((0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(0x10a2U) 
                                                        + 
                                                        (0x3ffU 
                                                         & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                            << 6U)))))
                                                    ? 0ULL
                                                    : 
                                                   ((QData)((IData)(
                                                                    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[
                                                                    ((IData)(2U) 
                                                                     + 
                                                                     (((IData)(0x10a2U) 
                                                                       + 
                                                                       (0x3ffU 
                                                                        & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                           << 6U))) 
                                                                      >> 5U))])) 
                                                    << 
                                                    ((IData)(0x40U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(0x10a2U) 
                                                         + 
                                                         (0x3ffU 
                                                          & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                             << 6U))))))) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       (((IData)(0x10a2U) 
                                                                         + 
                                                                         (0x3ffU 
                                                                          & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                             << 6U))) 
                                                                        >> 5U))])) 
                                                      << 
                                                      ((0U 
                                                        == 
                                                        (0x1fU 
                                                         & ((IData)(0x10a2U) 
                                                            + 
                                                            (0x3ffU 
                                                             & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                << 6U)))))
                                                        ? 0x20U
                                                        : 
                                                       ((IData)(0x20U) 
                                                        - 
                                                        (0x1fU 
                                                         & ((IData)(0x10a2U) 
                                                            + 
                                                            (0x3ffU 
                                                             & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                << 6U))))))) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[
                                                                        (((IData)(0x10a2U) 
                                                                          + 
                                                                          (0x3ffU 
                                                                           & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                              << 6U))) 
                                                                         >> 5U)])) 
                                                        >> 
                                                        (0x1fU 
                                                         & ((IData)(0x10a2U) 
                                                            + 
                                                            (0x3ffU 
                                                             & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                << 6U)))))))
                                                  : 0ULL);
        vlTOPp->__Vfunc_range_check__103__base = ((0x1921U 
                                                   >= 
                                                   ((IData)(0x14a2U) 
                                                    + 
                                                    (0x3ffU 
                                                     & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                        << 6U))))
                                                   ? 
                                                  (((0U 
                                                     == 
                                                     (0x1fU 
                                                      & ((IData)(0x14a2U) 
                                                         + 
                                                         (0x3ffU 
                                                          & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                             << 6U)))))
                                                     ? 0ULL
                                                     : 
                                                    ((QData)((IData)(
                                                                     vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[
                                                                     ((IData)(2U) 
                                                                      + 
                                                                      (((IData)(0x14a2U) 
                                                                        + 
                                                                        (0x3ffU 
                                                                         & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                            << 6U))) 
                                                                       >> 5U))])) 
                                                     << 
                                                     ((IData)(0x40U) 
                                                      - 
                                                      (0x1fU 
                                                       & ((IData)(0x14a2U) 
                                                          + 
                                                          (0x3ffU 
                                                           & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                              << 6U))))))) 
                                                   | (((QData)((IData)(
                                                                       vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[
                                                                       ((IData)(1U) 
                                                                        + 
                                                                        (((IData)(0x14a2U) 
                                                                          + 
                                                                          (0x3ffU 
                                                                           & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                              << 6U))) 
                                                                         >> 5U))])) 
                                                       << 
                                                       ((0U 
                                                         == 
                                                         (0x1fU 
                                                          & ((IData)(0x14a2U) 
                                                             + 
                                                             (0x3ffU 
                                                              & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                 << 6U)))))
                                                         ? 0x20U
                                                         : 
                                                        ((IData)(0x20U) 
                                                         - 
                                                         (0x1fU 
                                                          & ((IData)(0x14a2U) 
                                                             + 
                                                             (0x3ffU 
                                                              & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                 << 6U))))))) 
                                                      | ((QData)((IData)(
                                                                         vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Cfg[
                                                                         (((IData)(0x14a2U) 
                                                                           + 
                                                                           (0x3ffU 
                                                                            & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                               << 6U))) 
                                                                          >> 5U)])) 
                                                         >> 
                                                         (0x1fU 
                                                          & ((IData)(0x14a2U) 
                                                             + 
                                                             (0x3ffU 
                                                              & (vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
                                                                 << 6U)))))))
                                                   : 0ULL);
        vlTOPp->__Vfunc_range_check__103__Vfuncout 
            = ((vlTOPp->__Vfunc_range_check__103__address 
                >= vlTOPp->__Vfunc_range_check__103__base) 
               & (vlTOPp->__Vfunc_range_check__103__address 
                  < (vlTOPp->__Vfunc_range_check__103__base 
                     + vlTOPp->__Vfunc_range_check__103__len)));
        vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__pass 
            = (((~ ((IData)(1U) << (0xfU & vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k))) 
                & (IData)(vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__pass)) 
               | ((IData)(vlTOPp->__Vfunc_range_check__103__Vfuncout) 
                  << (0xfU & vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k)));
        vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k 
            = ((IData)(1U) + vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__unnamedblk1__DOT__k);
    }
    vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Vfuncout 
        = (0U != (IData)(vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__pass));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__addr_ni 
        = vlTOPp->__Vfunc_is_inside_nonidempotent_regions__102__Vfuncout;
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_tag[0U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_d);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_tag[1U] 
        = ((0xfffff000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_tag[1U]) 
           | (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_d 
                      >> 0x20U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_tag[1U] 
        = ((0xfffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_tag[1U]) 
           | (0xfffff000U & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_d) 
                             << 0xcU)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_tag[2U] 
        = ((0xff000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_tag[2U]) 
           | ((0xfffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_d) 
                         >> 0x14U)) | (0xfffff000U 
                                       & ((IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_d 
                                                   >> 0x20U)) 
                                          << 0xcU))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes 
        = ((0x7eU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes)) 
           | (1U & (((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                     >> 1U) | ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                               >> 2U))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes 
        = ((0x7dU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                                  >> 3U)))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes 
        = ((0x7bU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                                  >> 4U)))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes 
        = ((0x7eU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes)) 
           | (1U & (((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                     >> 1U) | ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                               >> 2U))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes 
        = ((0x7dU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                                  >> 3U)))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes 
        = ((0x7bU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                                  >> 4U)))));
    vlTOPp->__Vfunc_get_first_enabled_multi__91__cfg = 0x18U;
    vlTOPp->__Vfunc_get_first_enabled_multi__91__types = 0x2aaU;
    {
        {
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__91__cfg) 
                  >> 4U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__91__types) 
                                         >> 8U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__91__Vfuncout = 0U;
                goto __Vlabel2;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__91__cfg) 
                  >> 3U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__91__types) 
                                         >> 6U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__91__Vfuncout = 1U;
                goto __Vlabel2;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__91__cfg) 
                  >> 2U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__91__types) 
                                         >> 4U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__91__Vfuncout = 2U;
                goto __Vlabel2;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__91__cfg) 
                  >> 1U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__91__types) 
                                         >> 2U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__91__Vfuncout = 3U;
                goto __Vlabel2;
            }
            if (((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__91__cfg) 
                 & (2U == (3U & (IData)(vlTOPp->__Vfunc_get_first_enabled_multi__91__types))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__91__Vfuncout = 4U;
                goto __Vlabel2;
            }
            vlTOPp->__Vfunc_get_first_enabled_multi__91__Vfuncout = 0U;
            goto __Vlabel1;
            __Vlabel2: ;
        }
        __Vlabel1: ;
    }
    vlTOPp->__Vfunc_get_first_enabled_multi__90__cfg = 0x18U;
    vlTOPp->__Vfunc_get_first_enabled_multi__90__types = 0x2aaU;
    {
        {
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__90__cfg) 
                  >> 4U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__90__types) 
                                         >> 8U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__90__Vfuncout = 0U;
                goto __Vlabel4;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__90__cfg) 
                  >> 3U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__90__types) 
                                         >> 6U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__90__Vfuncout = 1U;
                goto __Vlabel4;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__90__cfg) 
                  >> 2U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__90__types) 
                                         >> 4U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__90__Vfuncout = 2U;
                goto __Vlabel4;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__90__cfg) 
                  >> 1U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__90__types) 
                                         >> 2U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__90__Vfuncout = 3U;
                goto __Vlabel4;
            }
            if (((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__90__cfg) 
                 & (2U == (3U & (IData)(vlTOPp->__Vfunc_get_first_enabled_multi__90__types))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__90__Vfuncout = 4U;
                goto __Vlabel4;
            }
            vlTOPp->__Vfunc_get_first_enabled_multi__90__Vfuncout = 0U;
            goto __Vlabel3;
            __Vlabel4: ;
        }
        __Vlabel3: ;
    }
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_in_ready 
        = ((0x1dU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_in_ready)) 
           | (((4U >= (IData)(vlTOPp->__Vfunc_get_first_enabled_multi__90__Vfuncout)) 
               & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_in_ready) 
                  >> (IData)(vlTOPp->__Vfunc_get_first_enabled_multi__91__Vfuncout))) 
              << 1U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid 
        = ((0xdU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid)) 
           | (2U & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                    << 1U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid 
        = ((7U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid)) 
           | (8U & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                    << 3U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes 
        = ((0x7eU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes)) 
           | (1U & (((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                     >> 1U) | ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                               >> 2U))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes 
        = ((0x7dU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                                  >> 3U)))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes 
        = ((0x7bU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                                                  >> 4U)))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid 
        = ((0xbU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid)) 
           | (4U & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk1__DOT__req_nodes) 
                    << 2U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_in_ready 
        = ((0x1eU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_in_ready)) 
           | (1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_in_ready)));
    vlTOPp->__Vfunc_get_first_enabled_multi__80__cfg = 0x18U;
    vlTOPp->__Vfunc_get_first_enabled_multi__80__types = 0x2aaU;
    {
        {
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__80__cfg) 
                  >> 4U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__80__types) 
                                         >> 8U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__80__Vfuncout = 0U;
                goto __Vlabel6;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__80__cfg) 
                  >> 3U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__80__types) 
                                         >> 6U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__80__Vfuncout = 1U;
                goto __Vlabel6;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__80__cfg) 
                  >> 2U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__80__types) 
                                         >> 4U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__80__Vfuncout = 2U;
                goto __Vlabel6;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__80__cfg) 
                  >> 1U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__80__types) 
                                         >> 2U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__80__Vfuncout = 3U;
                goto __Vlabel6;
            }
            if (((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__80__cfg) 
                 & (2U == (3U & (IData)(vlTOPp->__Vfunc_get_first_enabled_multi__80__types))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__80__Vfuncout = 4U;
                goto __Vlabel6;
            }
            vlTOPp->__Vfunc_get_first_enabled_multi__80__Vfuncout = 0U;
            goto __Vlabel5;
            __Vlabel6: ;
        }
        __Vlabel5: ;
    }
    vlTOPp->__Vfunc_get_first_enabled_multi__79__cfg = 0x18U;
    vlTOPp->__Vfunc_get_first_enabled_multi__79__types = 0x2aaU;
    {
        {
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__79__cfg) 
                  >> 4U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__79__types) 
                                         >> 8U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__79__Vfuncout = 0U;
                goto __Vlabel8;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__79__cfg) 
                  >> 3U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__79__types) 
                                         >> 6U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__79__Vfuncout = 1U;
                goto __Vlabel8;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__79__cfg) 
                  >> 2U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__79__types) 
                                         >> 4U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__79__Vfuncout = 2U;
                goto __Vlabel8;
            }
            if ((((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__79__cfg) 
                  >> 1U) & (2U == (3U & ((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__79__types) 
                                         >> 2U))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__79__Vfuncout = 3U;
                goto __Vlabel8;
            }
            if (((IData)(vlTOPp->__Vfunc_get_first_enabled_multi__79__cfg) 
                 & (2U == (3U & (IData)(vlTOPp->__Vfunc_get_first_enabled_multi__79__types))))) {
                vlTOPp->__Vfunc_get_first_enabled_multi__79__Vfuncout = 4U;
                goto __Vlabel8;
            }
            vlTOPp->__Vfunc_get_first_enabled_multi__79__Vfuncout = 0U;
            goto __Vlabel7;
            __Vlabel8: ;
        }
        __Vlabel7: ;
    }
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_in_ready 
        = ((0x1dU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_in_ready)) 
           | (((4U >= (IData)(vlTOPp->__Vfunc_get_first_enabled_multi__79__Vfuncout)) 
               & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_in_ready) 
                  >> (IData)(vlTOPp->__Vfunc_get_first_enabled_multi__80__Vfuncout))) 
              << 1U));
}

VL_INLINE_OPT void Vcva6_core_only_tb::_sequent__TOP__15(Vcva6_core_only_tb__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva6_core_only_tb::_sequent__TOP__15\n"); );
    Vcva6_core_only_tb* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6;
    CData/*5:0*/ __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7;
    CData/*7:0*/ __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7;
    CData/*0:0*/ __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7;
    SData/*9:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0;
    SData/*9:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1;
    SData/*9:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2;
    SData/*9:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3;
    SData/*9:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4;
    SData/*9:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5;
    SData/*9:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6;
    SData/*9:0*/ __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7;
    // Body
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    vlTOPp->__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    vlTOPp->__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    vlTOPp->__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
    if (vlTOPp->verilator_rstn_i) {
        vlTOPp->cva6_core_only_tb__DOT__clk_cntr = 
            ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__clk_cntr);
        if (VL_UNLIKELY((1U & (~ (IData)((0U != VL_MODDIVS_III(32, vlTOPp->cva6_core_only_tb__DOT__clk_cntr, (IData)(0x64U)))))))) {
            VL_WRITEF("%Ncva6_core_only_tb @ %0t: %0d clocks\n",
                      vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                      32,vlTOPp->cva6_core_only_tb__DOT__clk_cntr);
        }
        if (VL_UNLIKELY(VL_LTS_III(1,32,32, 0x3eaU, vlTOPp->cva6_core_only_tb__DOT__clk_cntr))) {
            VL_WRITEF("%Ncva6_core_only_tb @ %0t: FINISHED\n",
                      vlSymsp->name(),64,VL_TIME_UNITED_Q(1));
            VL_FINISH_MT("/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//cva6_tb.sv", 185, "");
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__clk_cntr = 0U;
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((8U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_we) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__wdata_aligned));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((4U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_we) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__wdata_aligned));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_we) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__wdata_aligned));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_we) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__wdata_aligned));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((8U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                             >> 0x13U)));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                             >> 0x13U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                >> 3U));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                >> 0xbU));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((8U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                                             >> 0x13U)));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                             >> 0x13U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((4U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                             >> 0x13U)));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                             >> 0x13U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                >> 3U));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                >> 0xbU));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((4U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                                             >> 0x13U)));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                             >> 0x13U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                             >> 0x13U)));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                             >> 0x13U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                >> 3U));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                >> 0xbU));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                                             >> 0x13U)));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                             >> 0x13U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                             >> 0x13U)));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                             >> 0x13U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                >> 3U));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                                >> 0xbU));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                                             >> 0x13U)));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 0xdU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                             >> 0x13U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                 << 5U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                           >> 0x1bU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0x1dU) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                              >> 3U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[3U] 
                                 << 0x15U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[2U] 
                                              >> 0xbU)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                        >> 4U)));
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x1000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1eU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x2000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1fU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1eU] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x4000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1fU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1eU] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x8000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1fU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1eU] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x10000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1fU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x20000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1fU] 
                                    >> 8U));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x40000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1fU] 
                                    >> 0x10U));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x80000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1fU] 
                                    >> 0x18U));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x10000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1cU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x20000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1dU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1cU] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x40000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1dU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1cU] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x80000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1dU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1cU] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x100000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1dU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x200000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1eU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1dU] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x400000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1eU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1dU] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x800000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1eU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1dU] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x100U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1aU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x200U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1bU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1aU] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x400U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1bU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1aU] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x800U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1bU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1aU] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x1000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1bU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x2000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1cU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1bU] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x4000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1cU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1bU] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x8000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1cU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1bU] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((1U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x18U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((2U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x19U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x18U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((4U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x19U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x18U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((8U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x19U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x18U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x10U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x19U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x20U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1aU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x19U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x40U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1aU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x19U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x80U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x1aU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x19U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x1000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x16U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x2000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x17U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x16U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x4000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x17U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x16U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x8000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x17U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x16U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x10000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x17U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x20000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x18U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x17U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x40000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x18U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x17U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x80000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x18U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x17U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x10000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x14U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x20000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x15U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x14U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x40000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x15U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x14U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x80000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x15U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x14U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x100000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x15U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x200000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x16U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x15U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x400000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x16U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x15U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x800000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x16U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x15U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x100U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x12U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x200U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x13U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x12U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x400U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x13U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x12U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x800U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x13U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x12U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x1000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x13U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x2000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x14U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x13U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x4000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x14U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x13U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x8000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x14U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x13U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((1U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x10U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((2U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x11U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x10U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((4U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x11U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x10U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((8U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x11U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x10U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x10U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x11U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x20U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x12U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x11U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x40U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x12U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x11U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
                if ((0x80U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[2U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x12U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x11U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                                    >> 8U));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x1000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xeU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x2000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xfU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xeU] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x4000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xfU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xeU] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x8000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xfU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xeU] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x10000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xfU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x20000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x10U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xfU] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x40000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x10U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xfU] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x80000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0x10U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xfU] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x10000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xcU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x20000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xdU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xcU] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x40000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xdU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xcU] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x80000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xdU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xcU] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x100000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xdU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x200000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xeU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xdU] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x400000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xeU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xdU] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x800000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xeU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xdU] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x100U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xaU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x200U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xbU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xaU] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x400U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xbU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xaU] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x800U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xbU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xaU] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x1000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xbU]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x2000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xcU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xbU] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x4000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xcU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xbU] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x8000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xcU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xbU] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((1U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[8U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((2U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[9U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[8U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((4U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[9U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[8U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((8U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[9U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[8U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x10U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[9U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x20U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xaU] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[9U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x40U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xaU] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[9U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x80U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[1U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0xaU] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[9U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x1000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[6U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x2000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[7U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[6U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x4000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[7U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[6U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x8000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[7U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[6U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x10000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[7U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x20000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[8U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[7U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x40000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[8U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[7U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x80000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[8U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[7U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x10000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[4U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x20000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[5U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[4U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x40000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[5U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[4U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x80000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[5U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[4U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x100000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[5U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x200000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[6U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[5U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x400000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[6U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[5U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x800000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[6U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[5U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((0x100U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[2U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x200U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[3U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[2U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x400U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[3U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[2U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x800U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[3U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[2U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x1000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[3U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x2000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[4U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[3U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x4000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[4U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[3U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x8000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[4U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[3U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we))) {
                if ((1U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((2U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[1U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((4U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[1U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((8U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[1U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[0U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x10U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[1U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x20U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[2U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[1U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x40U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[2U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[1U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
                if ((0x80U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[0U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[2U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[1U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((8U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                   >> 4U)))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((8U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                   >> 4U)))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((4U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                   >> 4U)))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((4U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                   >> 4U)))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                   >> 4U)))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                   >> 4U)))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                   >> 4U)))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                   >> 4U)))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if (vlTOPp->cva6_core_only_tb__DOT__req) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP
                [(0x3ffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__addr 
                                    >> 3U)))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while ((0x400U > vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__val 
                = (((QData)((IData)(((vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_init
                                      [(0xffffffU & 
                                        ((IData)(7U) 
                                         + VL_MULS_III(24,32,32, (IData)(8U), vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)))] 
                                      << 0x18U) | (
                                                   (vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_init
                                                    [
                                                    (0xffffffU 
                                                     & ((IData)(6U) 
                                                        + 
                                                        VL_MULS_III(24,32,32, (IData)(8U), vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)))] 
                                                    << 0x10U) 
                                                   | ((vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_init
                                                       [
                                                       (0xffffffU 
                                                        & ((IData)(5U) 
                                                           + 
                                                           VL_MULS_III(24,32,32, (IData)(8U), vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)))] 
                                                       << 8U) 
                                                      | vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_init
                                                      [
                                                      (0xffffffU 
                                                       & ((IData)(4U) 
                                                          + 
                                                          VL_MULS_III(24,32,32, (IData)(8U), vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)))]))))) 
                    << 0x20U) | (QData)((IData)(((vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_init
                                                  [
                                                  (0xffffffU 
                                                   & ((IData)(3U) 
                                                      + 
                                                      VL_MULS_III(24,32,32, (IData)(8U), vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)))] 
                                                  << 0x18U) 
                                                 | ((vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_init
                                                     [
                                                     (0xffffffU 
                                                      & ((IData)(2U) 
                                                         + 
                                                         VL_MULS_III(24,32,32, (IData)(8U), vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)))] 
                                                     << 0x10U) 
                                                    | ((vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_init
                                                        [
                                                        (0xffffffU 
                                                         & ((IData)(1U) 
                                                            + 
                                                            VL_MULS_III(24,32,32, (IData)(8U), vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)))] 
                                                        << 8U) 
                                                       | vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_init
                                                       [
                                                       (0xffffffU 
                                                        & VL_MULS_III(24,32,32, (IData)(8U), vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k))]))))));
            vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP[(0x3ffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__val;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((8U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((4U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if (vlTOPp->cva6_core_only_tb__DOT__req) {
            if (vlTOPp->cva6_core_only_tb__DOT__we) {
                if ((0x100U & vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[4U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[3U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0 
                        = (0x3ffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__addr 
                                             >> 3U)));
                }
                if ((0x200U & vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[4U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[3U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1 
                        = (0x3ffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__addr 
                                             >> 3U)));
                }
                if ((0x400U & vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[4U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2 
                        = (0x3ffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__addr 
                                             >> 3U)));
                }
                if ((0x800U & vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[5U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[4U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3 
                        = (0x3ffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__addr 
                                             >> 3U)));
                }
                if ((0x1000U & vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[5U] 
                                     << 0x10U) | (vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[4U] 
                                                  >> 0x10U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4 
                        = (0x3ffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__addr 
                                             >> 3U)));
                }
                if ((0x2000U & vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[5U] 
                                     << 8U) | (vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[4U] 
                                               >> 0x18U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5 
                        = (0x3ffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__addr 
                                             >> 3U)));
                }
                if ((0x4000U & vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6 
                        = (0xffU & vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[5U]);
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6 = 0x30U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6 
                        = (0x3ffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__addr 
                                             >> 3U)));
                }
                if ((0x8000U & vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[3U])) {
                    __Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7 
                        = (0xffU & ((vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[6U] 
                                     << 0x18U) | (vlTOPp->cva6_core_only_tb__DOT____Vcellout__i_cva6__axi_req_o[5U] 
                                                  >> 8U)));
                    __Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7 = 1U;
                    __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7 = 0x38U;
                    __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7 
                        = (0x3ffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__addr 
                                             >> 3U)));
                }
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                           >> 8U))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                           >> 8U))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                           >> 8U))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                           >> 8U))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                           >> 8U))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                           >> 8U))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                           >> 8U))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx) 
                           >> 8U))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [(0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx))];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((0x80U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__wdata_aligned));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((0x40U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__wdata_aligned));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((0x20U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__wdata_aligned));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((0x10U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__wdata_aligned));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((8U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld) {
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__wdata_aligned));
                __Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                __Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                __Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                __Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((4U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld) {
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__wdata_aligned));
                vlTOPp->__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld) {
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__wdata_aligned));
                vlTOPp->__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            if (vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld) {
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = (0xffU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__wdata_aligned));
                vlTOPp->__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 1U;
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 = 0U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 8U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 = 8U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x10U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 = 0x10U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x18U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 = 0x18U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x20U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 = 0x20U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
                vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = (0xffU & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__wdata_aligned 
                                        >> 0x28U)));
                vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 = 0x28U;
                vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5 
                    = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
            }
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((0x80U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((0x40U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((0x20U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((0x10U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((8U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((4U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((2U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (vlTOPp->verilator_rstn_i) {
        if ((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req))) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr];
        }
    } else {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k = 0U;
        while (VL_GTS_III(1,32,32, 0x100U, vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)) {
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[(0xffU 
                                                                                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k)] = 0ULL;
            vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k 
                = ((IData)(1U) + vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k);
        }
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6_core_tb_sram__DOT__gen_cut__BRA__0__KET____DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
}

VL_INLINE_OPT void Vcva6_core_only_tb::_sequent__TOP__16(Vcva6_core_only_tb__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva6_core_only_tb::_sequent__TOP__16\n"); );
    Vcva6_core_only_tb* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (vlTOPp->__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    if (vlTOPp->__Vdlyvset__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0) {
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4)));
        vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5] 
            = (((~ (0xffULL << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5))) 
                & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP
                [vlTOPp->__Vdlyvdim0__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5]) 
               | ((QData)((IData)(vlTOPp->__Vdlyvval__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)) 
                  << (IData)(vlTOPp->__Vdlyvlsb__cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5)));
    }
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__rdata_aligned[2U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__rdata_aligned[3U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__rdata_aligned[0U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__rdata_aligned[1U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__rdata_aligned[2U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__rdata_aligned[3U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__rdata_aligned[0U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__rdata_aligned[1U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__rdata_aligned[2U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__rdata_aligned[3U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__rdata_aligned[0U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__rdata_aligned[1U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__rdata_aligned[2U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__rdata_aligned[3U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__rdata_aligned[0U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__rdata_aligned[1U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata[3U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata[2U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata[1U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata[0U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xeU] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xfU] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xcU] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xdU] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xaU] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xbU] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[8U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[9U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[6U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[7U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[4U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[5U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[2U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[3U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[1U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xeU] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xfU] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xcU] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xdU] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xaU] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xbU] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[8U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[9U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[6U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[7U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[4U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[5U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[2U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[3U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0U] 
        = (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[1U] 
        = (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN 
                   >> 0x20U));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata[7U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata[6U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata[5U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata[4U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata[3U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata[2U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata[1U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata[0U] 
        = (0x1fffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[3U][0U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__rdata_aligned[0U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[3U][1U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__rdata_aligned[1U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[3U][2U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__rdata_aligned[2U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[3U][3U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__rdata_aligned[3U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[2U][0U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__rdata_aligned[0U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[2U][1U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__rdata_aligned[1U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[2U][2U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__rdata_aligned[2U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[2U][3U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__rdata_aligned[3U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[1U][0U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__rdata_aligned[0U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[1U][1U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__rdata_aligned[1U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[1U][2U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__rdata_aligned[2U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[1U][3U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__rdata_aligned[3U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[0U][0U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__rdata_aligned[0U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[0U][1U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__rdata_aligned[1U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[0U][2U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__rdata_aligned[2U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[0U][3U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__rdata_aligned[3U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_rdata[0U] 
        = (0xfffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata
           [0U]);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_rdata[1U] 
        = (0xfffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata
           [1U]);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_rdata[2U] 
        = (0xfffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata
           [2U]);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_rdata[3U] 
        = (0xfffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata
           [3U]);
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata 
        = ((0xeU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata)) 
           | (1U & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata
                            [0U] >> 0x2cU))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata 
        = ((0xdU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata)) 
           | (2U & ((IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata
                             [1U] >> 0x2cU)) << 1U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata 
        = ((0xbU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata)) 
           | (4U & ((IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata
                             [2U] >> 0x2cU)) << 2U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata 
        = ((7U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata)) 
           | (8U & ((IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata
                             [3U] >> 0x2cU)) << 3U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x10U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x11U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[1U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x12U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[2U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x13U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[3U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x14U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[4U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x15U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[5U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x16U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[6U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x17U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[7U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x18U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[8U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x19U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[9U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x1aU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xaU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x1bU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xbU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x1cU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xcU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x1dU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xdU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x1eU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xeU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0x1fU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[0xfU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[1U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[1U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[2U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[2U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[3U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[3U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[4U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[4U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[5U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[5U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[6U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[6U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[7U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[7U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[8U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[8U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[9U] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[9U];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0xaU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xaU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0xbU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xbU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0xcU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xcU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0xdU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xdU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0xeU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xeU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[0xfU] 
        = vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[0xfU];
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[0U] 
        = (IData)((0xfffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                   [0U]));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[1U] 
        = ((0xfffff000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[1U]) 
           | (IData)(((0xfffffffffffULL & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                       [0U]) >> 0x20U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[1U] 
        = ((0xfffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[1U]) 
           | (0xfffff000U & ((IData)((0xfffffffffffULL 
                                      & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                      [1U])) << 0xcU)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[2U] 
        = ((0xff000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[2U]) 
           | ((0xfffU & ((IData)((0xfffffffffffULL 
                                  & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                  [1U])) >> 0x14U)) 
              | (0xfffff000U & ((IData)(((0xfffffffffffULL 
                                          & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                          [1U]) >> 0x20U)) 
                                << 0xcU))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[2U] 
        = ((0xffffffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[2U]) 
           | (0xff000000U & ((IData)((0xfffffffffffULL 
                                      & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                      [2U])) << 0x18U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[3U] 
        = ((0xffffffU & ((IData)((0xfffffffffffULL 
                                  & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                  [2U])) >> 8U)) | 
           (0xff000000U & ((IData)(((0xfffffffffffULL 
                                     & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                     [2U]) >> 0x20U)) 
                           << 0x18U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[4U] 
        = ((0xfffffff0U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[4U]) 
           | (0xffffffU & ((IData)(((0xfffffffffffULL 
                                     & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                     [2U]) >> 0x20U)) 
                           >> 8U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[4U] 
        = ((0xfU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[4U]) 
           | (0xfffffff0U & ((IData)((0xfffffffffffULL 
                                      & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                      [3U])) << 4U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[5U] 
        = ((0xffff0000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[5U]) 
           | ((0xfU & ((IData)((0xfffffffffffULL & 
                                vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                [3U])) >> 0x1cU)) | 
              (0xfffffff0U & ((IData)(((0xfffffffffffULL 
                                        & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                        [3U]) >> 0x20U)) 
                              << 4U))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[5U] 
        = ((0xffffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[5U]) 
           | (0xffff0000U & ((IData)((0xfffffffffffULL 
                                      & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                      [4U])) << 0x10U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[6U] 
        = ((0xf0000000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[6U]) 
           | ((0xffffU & ((IData)((0xfffffffffffULL 
                                   & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                   [4U])) >> 0x10U)) 
              | (0xffff0000U & ((IData)(((0xfffffffffffULL 
                                          & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                          [4U]) >> 0x20U)) 
                                << 0x10U))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[6U] 
        = ((0xfffffffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[6U]) 
           | (0xf0000000U & ((IData)((0xfffffffffffULL 
                                      & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                      [5U])) << 0x1cU)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[7U] 
        = ((0xfffffffU & ((IData)((0xfffffffffffULL 
                                   & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                   [5U])) >> 4U)) | 
           (0xf0000000U & ((IData)(((0xfffffffffffULL 
                                     & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                     [5U]) >> 0x20U)) 
                           << 0x1cU)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[8U] 
        = ((0xffffff00U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[8U]) 
           | (0xfffffffU & ((IData)(((0xfffffffffffULL 
                                      & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                      [5U]) >> 0x20U)) 
                            >> 4U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[8U] 
        = ((0xffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[8U]) 
           | (0xffffff00U & ((IData)((0xfffffffffffULL 
                                      & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                      [6U])) << 8U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[9U] 
        = ((0xfff00000U & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[9U]) 
           | ((0xffU & ((IData)((0xfffffffffffULL & 
                                 vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                 [6U])) >> 0x18U)) 
              | (0xffffff00U & ((IData)(((0xfffffffffffULL 
                                          & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                          [6U]) >> 0x20U)) 
                                << 8U))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[9U] 
        = ((0xfffffU & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[9U]) 
           | (0xfff00000U & ((IData)((0xfffffffffffULL 
                                      & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                      [7U])) << 0x14U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[0xaU] 
        = ((0xfffffU & ((IData)((0xfffffffffffULL & 
                                 vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                 [7U])) >> 0xcU)) | 
           (0xfff00000U & ((IData)(((0xfffffffffffULL 
                                     & vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                     [7U]) >> 0x20U)) 
                           << 0x14U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits 
        = ((0xfeU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits)) 
           | (1U & (IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                            [0U] >> 0x2cU))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits 
        = ((0xfdU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits)) 
           | (2U & ((IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                             [1U] >> 0x2cU)) << 1U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits 
        = ((0xfbU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits)) 
           | (4U & ((IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                             [2U] >> 0x2cU)) << 2U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits 
        = ((0xf7U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits)) 
           | (8U & ((IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                             [3U] >> 0x2cU)) << 3U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits 
        = ((0xefU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits)) 
           | (0x10U & ((IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                [4U] >> 0x2cU)) << 4U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits 
        = ((0xdfU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits)) 
           | (0x20U & ((IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                [5U] >> 0x2cU)) << 5U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits 
        = ((0xbfU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits)) 
           | (0x40U & ((IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                [6U] >> 0x2cU)) << 6U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits 
        = ((0x7fU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits)) 
           | (0x80U & ((IData)((vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata
                                [7U] >> 0x2cU)) << 7U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xeU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp)) 
           | (1U & (~ (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xdU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp)) 
           | (2U & ((~ ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata) 
                        >> 1U)) << 1U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xbU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp)) 
           | (4U & ((~ ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata) 
                        >> 2U)) << 2U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((7U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp)) 
           | (8U & ((~ ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata) 
                        >> 3U)) << 3U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((0xf3U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (0xcU & (((1U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp))
                        ? (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut)
                        : ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut) 
                           >> 2U)) << 2U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((0xcfU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (0x30U & (((4U & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp))
                         ? ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut) 
                            >> 4U) : ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut) 
                                      >> 6U)) << 4U)));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xdU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (2U & (((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
                     << 1U) | (0xfffffffeU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp)))));
    vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xbU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (4U & ((0xfffffffcU & (IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp)) 
                    | (0x7ffffffcU & ((IData)(vlTOPp->cva6_core_only_tb__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
                                      >> 1U)))));
}
