Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 18 17:41:22 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_timing_summary_routed.rpt -pb TOP_UART_timing_summary_routed.pb -rpx TOP_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.999        0.000                      0                   70        0.182        0.000                      0                   70        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.999        0.000                      0                   70        0.182        0.000                      0                   70        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 U_Uart/U_btn_Debounce/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.952ns (23.918%)  route 3.028ns (76.082%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.798     5.319    U_Uart/U_btn_Debounce/CLK
    SLICE_X3Y118         FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.456     5.775 r  U_Uart/U_btn_Debounce/tick_reg_reg/Q
                         net (fo=12, routed)          1.731     7.507    U_Uart/U_Rx/tick
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.124     7.631 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.423     8.053    U_Uart/U_Rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I0_O)        0.124     8.177 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.430     8.608    U_Uart/U_Rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.732 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.444     9.176    U_Uart/U_Rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y105         LUT4 (Prop_lut4_I2_O)        0.124     9.300 r  U_Uart/U_Rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.300    U_Uart/U_Rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y105         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.683    15.024    U_Uart/U_Rx/CLK
    SLICE_X0Y105         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.029    15.299    U_Uart/U_Rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 U_Uart/U_btn_Debounce/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.978ns (24.411%)  route 3.028ns (75.589%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.798     5.319    U_Uart/U_btn_Debounce/CLK
    SLICE_X3Y118         FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.456     5.775 r  U_Uart/U_btn_Debounce/tick_reg_reg/Q
                         net (fo=12, routed)          1.731     7.507    U_Uart/U_Rx/tick
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.124     7.631 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.423     8.053    U_Uart/U_Rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I0_O)        0.124     8.177 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.430     8.608    U_Uart/U_Rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.732 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.444     9.176    U_Uart/U_Rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y105         LUT4 (Prop_lut4_I2_O)        0.150     9.326 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.326    U_Uart/U_Rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y105         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.683    15.024    U_Uart/U_Rx/CLK
    SLICE_X0Y105         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.075    15.345    U_Uart/U_Rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 1.154ns (33.028%)  route 2.340ns (66.972%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.809     5.330    U_Uart/U_Rx/CLK
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.848 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.858     6.706    U_Uart/U_Rx/tick_count[1]
    SLICE_X2Y105         LUT3 (Prop_lut3_I1_O)        0.153     6.859 r  U_Uart/U_Rx/data[7]_i_3/O
                         net (fo=3, routed)           0.316     7.176    U_Uart/U_Rx/data[7]_i_3_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.331     7.507 r  U_Uart/U_Rx/data[7]_i_2/O
                         net (fo=8, routed)           0.831     8.337    U_Uart/U_Rx/data[7]_i_2_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.152     8.489 r  U_Uart/U_Rx/data[0]_i_1/O
                         net (fo=1, routed)           0.335     8.824    U_Uart/U_Rx/data_next[0]
    SLICE_X1Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.682    15.023    U_Uart/U_Rx/CLK
    SLICE_X1Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[0]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X1Y107         FDCE (Setup_fdce_C_CE)      -0.413    14.856    U_Uart/U_Rx/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.154ns (33.107%)  route 2.332ns (66.893%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.809     5.330    U_Uart/U_Rx/CLK
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.848 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.858     6.706    U_Uart/U_Rx/tick_count[1]
    SLICE_X2Y105         LUT3 (Prop_lut3_I1_O)        0.153     6.859 r  U_Uart/U_Rx/data[7]_i_3/O
                         net (fo=3, routed)           0.316     7.176    U_Uart/U_Rx/data[7]_i_3_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.331     7.507 r  U_Uart/U_Rx/data[7]_i_2/O
                         net (fo=8, routed)           0.689     8.195    U_Uart/U_Rx/data[7]_i_2_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.152     8.347 r  U_Uart/U_Rx/data[7]_i_1/O
                         net (fo=1, routed)           0.468     8.816    U_Uart/U_Rx/data_next[7]
    SLICE_X3Y106         FDCE                                         r  U_Uart/U_Rx/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.683    15.024    U_Uart/U_Rx/CLK
    SLICE_X3Y106         FDCE                                         r  U_Uart/U_Rx/data_reg[7]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X3Y106         FDCE (Setup_fdce_C_CE)      -0.407    14.863    U_Uart/U_Rx/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.126ns (31.507%)  route 2.448ns (68.493%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.809     5.330    U_Uart/U_Rx/CLK
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.848 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.858     6.706    U_Uart/U_Rx/tick_count[1]
    SLICE_X2Y105         LUT3 (Prop_lut3_I1_O)        0.153     6.859 r  U_Uart/U_Rx/data[7]_i_3/O
                         net (fo=3, routed)           0.316     7.176    U_Uart/U_Rx/data[7]_i_3_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.331     7.507 r  U_Uart/U_Rx/data[7]_i_2/O
                         net (fo=8, routed)           0.617     8.124    U_Uart/U_Rx/data[7]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.124     8.248 r  U_Uart/U_Rx/data[1]_i_1/O
                         net (fo=1, routed)           0.657     8.904    U_Uart/U_Rx/data_next[1]
    SLICE_X0Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.682    15.023    U_Uart/U_Rx/CLK
    SLICE_X0Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[1]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y107         FDCE (Setup_fdce_C_CE)      -0.205    15.064    U_Uart/U_Rx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 U_Uart/U_btn_Debounce/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.733ns (21.700%)  route 2.645ns (78.300%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.798     5.319    U_Uart/U_btn_Debounce/CLK
    SLICE_X3Y118         FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.456     5.775 r  U_Uart/U_btn_Debounce/tick_reg_reg/Q
                         net (fo=12, routed)          1.537     7.312    U_Uart/U_Tx/tick
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  U_Uart/U_Tx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=4, routed)           0.583     8.019    U_Uart/U_Tx/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X1Y104         LUT3 (Prop_lut3_I1_O)        0.153     8.172 r  U_Uart/U_Tx/tx_i_1/O
                         net (fo=1, routed)           0.525     8.697    U_Uart/U_Tx/tx_next
    SLICE_X1Y106         FDPE                                         r  U_Uart/U_Tx/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.683    15.024    U_Uart/U_Tx/CLK
    SLICE_X1Y106         FDPE                                         r  U_Uart/U_Tx/tx_reg/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X1Y106         FDPE (Setup_fdpe_C_CE)      -0.408    14.862    U_Uart/U_Tx/tx_reg
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.126ns (31.331%)  route 2.468ns (68.669%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.809     5.330    U_Uart/U_Rx/CLK
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.848 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.858     6.706    U_Uart/U_Rx/tick_count[1]
    SLICE_X2Y105         LUT3 (Prop_lut3_I1_O)        0.153     6.859 r  U_Uart/U_Rx/data[7]_i_3/O
                         net (fo=3, routed)           0.316     7.176    U_Uart/U_Rx/data[7]_i_3_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.331     7.507 r  U_Uart/U_Rx/data[7]_i_2/O
                         net (fo=8, routed)           0.831     8.337    U_Uart/U_Rx/data[7]_i_2_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.124     8.461 r  U_Uart/U_Rx/data[4]_i_1/O
                         net (fo=1, routed)           0.463     8.924    U_Uart/U_Rx/data_next[4]
    SLICE_X2Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.682    15.023    U_Uart/U_Rx/CLK
    SLICE_X2Y107         FDCE                                         r  U_Uart/U_Rx/data_reg[4]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X2Y107         FDCE (Setup_fdce_C_CE)      -0.169    15.100    U_Uart/U_Rx/data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.152ns (34.707%)  route 2.167ns (65.293%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.809     5.330    U_Uart/U_Rx/CLK
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.848 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.858     6.706    U_Uart/U_Rx/tick_count[1]
    SLICE_X2Y105         LUT3 (Prop_lut3_I1_O)        0.153     6.859 r  U_Uart/U_Rx/data[7]_i_3/O
                         net (fo=3, routed)           0.316     7.176    U_Uart/U_Rx/data[7]_i_3_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.331     7.507 r  U_Uart/U_Rx/data[7]_i_2/O
                         net (fo=8, routed)           0.606     8.112    U_Uart/U_Rx/data[7]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150     8.262 r  U_Uart/U_Rx/data[5]_i_1/O
                         net (fo=1, routed)           0.387     8.649    U_Uart/U_Rx/data_next[5]
    SLICE_X0Y106         FDCE                                         r  U_Uart/U_Rx/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.683    15.024    U_Uart/U_Rx/CLK
    SLICE_X0Y106         FDCE                                         r  U_Uart/U_Rx/data_reg[5]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y106         FDCE (Setup_fdce_C_CE)      -0.413    14.857    U_Uart/U_Rx/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.152ns (35.120%)  route 2.128ns (64.880%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.809     5.330    U_Uart/U_Rx/CLK
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.848 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.858     6.706    U_Uart/U_Rx/tick_count[1]
    SLICE_X2Y105         LUT3 (Prop_lut3_I1_O)        0.153     6.859 r  U_Uart/U_Rx/data[7]_i_3/O
                         net (fo=3, routed)           0.316     7.176    U_Uart/U_Rx/data[7]_i_3_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.331     7.507 r  U_Uart/U_Rx/data[7]_i_2/O
                         net (fo=8, routed)           0.617     8.124    U_Uart/U_Rx/data[7]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150     8.274 r  U_Uart/U_Rx/data[2]_i_1/O
                         net (fo=1, routed)           0.337     8.610    U_Uart/U_Rx/data_next[2]
    SLICE_X0Y108         FDCE                                         r  U_Uart/U_Rx/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.682    15.023    U_Uart/U_Rx/CLK
    SLICE_X0Y108         FDCE                                         r  U_Uart/U_Rx/data_reg[2]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y108         FDCE (Setup_fdce_C_CE)      -0.407    14.862    U_Uart/U_Rx/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.126ns (33.437%)  route 2.242ns (66.563%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.809     5.330    U_Uart/U_Rx/CLK
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.848 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=10, routed)          0.858     6.706    U_Uart/U_Rx/tick_count[1]
    SLICE_X2Y105         LUT3 (Prop_lut3_I1_O)        0.153     6.859 r  U_Uart/U_Rx/data[7]_i_3/O
                         net (fo=3, routed)           0.316     7.176    U_Uart/U_Rx/data[7]_i_3_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.331     7.507 r  U_Uart/U_Rx/data[7]_i_2/O
                         net (fo=8, routed)           0.689     8.195    U_Uart/U_Rx/data[7]_i_2_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.124     8.319 r  U_Uart/U_Rx/data[6]_i_1/O
                         net (fo=1, routed)           0.378     8.698    U_Uart/U_Rx/data_next[6]
    SLICE_X1Y105         FDCE                                         r  U_Uart/U_Rx/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.683    15.024    U_Uart/U_Rx/CLK
    SLICE_X1Y105         FDCE                                         r  U_Uart/U_Rx/data_reg[6]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X1Y105         FDCE (Setup_fdce_C_CE)      -0.205    15.065    U_Uart/U_Rx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.016%)  route 0.100ns (34.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.559    U_Uart/U_Tx/CLK
    SLICE_X0Y104         FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.100     1.800    U_Uart/U_Tx/state[0]
    SLICE_X1Y104         LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  U_Uart/U_Tx/tick_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    U_Uart/U_Tx/tick_count[0]_i_1__0_n_0
    SLICE_X1Y104         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.950     2.078    U_Uart/U_Tx/CLK
    SLICE_X1Y104         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[0]/C
                         clock pessimism             -0.506     1.572    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.091     1.663    U_Uart/U_Tx/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.667     1.551    U_Uart/U_btn_Debounce/CLK
    SLICE_X4Y118         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  U_Uart/U_btn_Debounce/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.122     1.814    U_Uart/U_btn_Debounce/count_reg[0]
    SLICE_X5Y118         LUT4 (Prop_lut4_I2_O)        0.045     1.859 r  U_Uart/U_btn_Debounce/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    U_Uart/U_btn_Debounce/count_next[1]
    SLICE_X5Y118         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.939     2.067    U_Uart/U_btn_Debounce/CLK
    SLICE_X5Y118         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[1]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X5Y118         FDCE (Hold_fdce_C_D)         0.092     1.656    U_Uart/U_btn_Debounce/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.559    U_Uart/U_Tx/CLK
    SLICE_X3Y104         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.128     1.687 r  U_Uart/U_Tx/tick_count_reg[2]/Q
                         net (fo=4, routed)           0.082     1.769    U_Uart/U_Tx/tick_count[2]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.099     1.868 r  U_Uart/U_Tx/tick_count[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.868    U_Uart/U_Tx/tick_count[3]_i_2__0_n_0
    SLICE_X3Y104         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.950     2.078    U_Uart/U_Tx/CLK
    SLICE_X3Y104         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[3]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.092     1.651    U_Uart/U_Tx/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.728%)  route 0.160ns (46.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.667     1.551    U_Uart/U_btn_Debounce/CLK
    SLICE_X5Y118         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  U_Uart/U_btn_Debounce/count_reg_reg[1]/Q
                         net (fo=9, routed)           0.160     1.852    U_Uart/U_btn_Debounce/count_reg[1]
    SLICE_X4Y118         LUT5 (Prop_lut5_I4_O)        0.045     1.897 r  U_Uart/U_btn_Debounce/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    U_Uart/U_btn_Debounce/count_next[3]
    SLICE_X4Y118         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.939     2.067    U_Uart/U_btn_Debounce/CLK
    SLICE_X4Y118         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X4Y118         FDCE (Hold_fdce_C_D)         0.107     1.671    U_Uart/U_btn_Debounce/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.752%)  route 0.148ns (44.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.559    U_Uart/U_Tx/CLK
    SLICE_X3Y105         FDCE                                         r  U_Uart/U_Tx/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_Uart/U_Tx/data_count_reg[2]/Q
                         net (fo=4, routed)           0.148     1.847    U_Uart/U_Tx/data_count_reg_n_0_[2]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.045     1.892 r  U_Uart/U_Tx/tx_i_2/O
                         net (fo=1, routed)           0.000     1.892    U_Uart/U_Tx/tx_i_2_n_0
    SLICE_X1Y106         FDPE                                         r  U_Uart/U_Tx/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.950     2.078    U_Uart/U_Tx/CLK
    SLICE_X1Y106         FDPE                                         r  U_Uart/U_Tx/tx_reg/C
                         clock pessimism             -0.503     1.575    
    SLICE_X1Y106         FDPE (Hold_fdpe_C_D)         0.091     1.666    U_Uart/U_Tx/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.231ns (61.035%)  route 0.147ns (38.965%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.559    U_Uart/U_Rx/CLK
    SLICE_X0Y105         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.147     1.847    U_Uart/U_Rx/state[0]
    SLICE_X2Y104         MUXF7 (Prop_muxf7_S_O)       0.090     1.937 r  U_Uart/U_Rx/tick_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.937    U_Uart/U_Rx/tick_count_reg[3]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.950     2.078    U_Uart/U_Rx/CLK
    SLICE_X2Y104         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[3]/C
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.134     1.709    U_Uart/U_Rx/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.728%)  route 0.160ns (46.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.667     1.551    U_Uart/U_btn_Debounce/CLK
    SLICE_X5Y118         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  U_Uart/U_btn_Debounce/count_reg_reg[1]/Q
                         net (fo=9, routed)           0.160     1.852    U_Uart/U_btn_Debounce/count_reg[1]
    SLICE_X4Y118         LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  U_Uart/U_btn_Debounce/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.897    U_Uart/U_btn_Debounce/count_next[2]
    SLICE_X4Y118         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.939     2.067    U_Uart/U_btn_Debounce/CLK
    SLICE_X4Y118         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[2]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X4Y118         FDCE (Hold_fdce_C_D)         0.092     1.656    U_Uart/U_btn_Debounce/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.559    U_Uart/U_Tx/CLK
    SLICE_X3Y104         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_Uart/U_Tx/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.167     1.867    U_Uart/U_Tx/tick_count[1]
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.042     1.909 r  U_Uart/U_Tx/tick_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.909    U_Uart/U_Tx/tick_count[2]_i_1__0_n_0
    SLICE_X3Y104         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.950     2.078    U_Uart/U_Tx/CLK
    SLICE_X3Y104         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[2]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.107     1.666    U_Uart/U_Tx/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.559    U_Uart/U_Tx/CLK
    SLICE_X3Y105         FDCE                                         r  U_Uart/U_Tx/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_Uart/U_Tx/data_count_reg[1]/Q
                         net (fo=6, routed)           0.179     1.879    U_Uart/U_Tx/Q[1]
    SLICE_X3Y105         LUT3 (Prop_lut3_I1_O)        0.042     1.921 r  U_Uart/U_Tx/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.921    U_Uart/U_Tx/data_count[1]_i_1_n_0
    SLICE_X3Y105         FDCE                                         r  U_Uart/U_Tx/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.950     2.078    U_Uart/U_Tx/CLK
    SLICE_X3Y105         FDCE                                         r  U_Uart/U_Tx/data_count_reg[1]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.105     1.664    U_Uart/U_Tx/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.559    U_Uart/U_Tx/CLK
    SLICE_X3Y105         FDCE                                         r  U_Uart/U_Tx/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_Uart/U_Tx/data_count_reg[1]/Q
                         net (fo=6, routed)           0.181     1.881    U_Uart/U_Tx/Q[1]
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.043     1.924 r  U_Uart/U_Tx/data_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.924    U_Uart/U_Tx/data_count[3]_i_2_n_0
    SLICE_X3Y105         FDCE                                         r  U_Uart/U_Tx/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.950     2.078    U_Uart/U_Tx/CLK
    SLICE_X3Y105         FDCE                                         r  U_Uart/U_Tx/data_count_reg[3]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.107     1.666    U_Uart/U_Tx/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U_Fnd/U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   U_Fnd/U_Clk_Divider/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   U_Fnd/U_Clk_Divider/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   U_Fnd/U_Clk_Divider/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Fnd/U_Clk_Divider/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_Fnd/U_Clk_Divider/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_Fnd/U_Clk_Divider/r_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_Fnd/U_Clk_Divider/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_Fnd/U_Clk_Divider/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Fnd/U_Clk_Divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   U_Fnd/U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_Fnd/U_Clk_Divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_Fnd/U_Clk_Divider/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_Fnd/U_Clk_Divider/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_Fnd/U_Clk_Divider/r_counter_reg[4]/C



