/*
 * (C) COPYRIGHT 2021 Arm Limited or its affiliates
 * ALL RIGHTS RESERVED
 *
 * This file was AUTOGENERATED from the RMM specification.
 * RMM specification source version: 404016e5-dirty
 */

#include "tb.h"
#include "tb_rsi_realm_config.h"

bool tb_rsi_realm_config(
    uint64_t addr)
{
    // Initialize registers
    struct tb_regs __tb_regs = __tb_arb_regs();
    __tb_regs.X0 = SMC_RMM_REALM_CONFIG;
    __tb_regs.X1 = (uint64_t)addr;

    // Initialize global state
    __init_global_state(__tb_regs.X0);

    // Declare context variables
    struct rmm_realm realm;
    struct rsi_realm_config_buffer cfg;

    // Assign context variables before command execution
    realm = CurrentRealm();
    cfg = RealmConfig(addr);

    // Pre-conditions
    bool failure_addr_align_pre = !AddrIsGranuleAligned(addr);
    bool failure_addr_bound_pre = !AddrIsProtected(addr, realm);
    bool no_failures_pre = !failure_addr_align_pre
        && !failure_addr_bound_pre;

    // Execute command and read the result.
    tb_handle_smc(&__tb_regs);
    uint64_t result =  __tb_regs.X0;

    // Assign context variables after command execution
    realm = CurrentRealm();
    cfg = RealmConfig(addr);

    // Post-conditions
    bool failure_addr_align_post = result == RSI_ERROR_INPUT;
    bool failure_addr_bound_post = result == RSI_ERROR_INPUT;
    bool success_ipa_width_post = cfg.ipa_width == realm.ipa_width;
    bool success_hash_algo_post = Equal(cfg.hash_algo, realm.hash_algo);

    // Failure condition assertions
    bool prop_failure_addr_align_ante = failure_addr_align_pre;
    __COVER(prop_failure_addr_align_ante);
    if (prop_failure_addr_align_ante) {
        bool prop_failure_addr_align_cons = failure_addr_align_post;
        __COVER(prop_failure_addr_align_cons);
        __ASSERT(prop_failure_addr_align_cons, "prop_failure_addr_align_cons");
    }

    bool prop_failure_addr_bound_ante = !failure_addr_align_pre
        && failure_addr_bound_pre;
    __COVER(prop_failure_addr_bound_ante);
    if (prop_failure_addr_bound_ante) {
        bool prop_failure_addr_bound_cons = failure_addr_bound_post;
        __COVER(prop_failure_addr_bound_cons);
        __ASSERT(prop_failure_addr_bound_cons, "prop_failure_addr_bound_cons");
    }

    // Result assertion
    bool prop_result_ante = no_failures_pre;
    __COVER(prop_result_ante);
    if (prop_result_ante) {
        bool prop_result_cons = result == RSI_SUCCESS;
        __COVER(prop_result_cons);
        __ASSERT(prop_result_cons, "prop_result_cons");
    }

    // Success condition assertions
    bool prop_success_ipa_width_ante = no_failures_pre;
    __COVER(prop_success_ipa_width_ante);
    if (prop_success_ipa_width_ante) {
        bool prop_success_ipa_width_cons = success_ipa_width_post && (result == RSI_SUCCESS);
        __COVER(prop_success_ipa_width_cons);
        __ASSERT(prop_success_ipa_width_cons, "prop_success_ipa_width_cons");
    }

    bool prop_success_hash_algo_ante = no_failures_pre;
    __COVER(prop_success_hash_algo_ante);
    if (prop_success_hash_algo_ante) {
        bool prop_success_hash_algo_cons = success_hash_algo_post && (result == RSI_SUCCESS);
        __COVER(prop_success_hash_algo_cons);
        __ASSERT(prop_success_hash_algo_cons, "prop_success_hash_algo_cons");
    }

    // Assertion used to check consistency of the testbench
    __tb_expect_fail();

    return no_failures_pre;
}

