#-----------------------------------------------------------
# Vivado v2024.1.1 (64-bit)
# SW Build 5094488 on Fri Jun 14 08:57:50 MDT 2024
# IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
# SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
# Start of session at: Sun Sep  1 17:20:52 2024
# Process ID: 19707
# Current directory: /home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.runs/synth_1
# Command line: vivado -log check_logic.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source check_logic.tcl
# Log file: /home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.runs/synth_1/check_logic.vds
# Journal file: /home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.runs/synth_1/vivado.jou
# Running On        :fedora
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :13th Gen Intel(R) Core(TM) i5-1340P
# CPU Frequency     :910.537 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :16361 MB
# Swap memory       :8589 MB
# Total Virtual     :24951 MB
# Available Virtual :19151 MB
#-----------------------------------------------------------
source check_logic.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1635.453 ; gain = 0.023 ; free physical = 3369 ; free virtual = 17938
Command: synth_design -top check_logic -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19733
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2017.230 ; gain = 381.777 ; free physical = 2646 ; free virtual = 17197
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'check_logic' [/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv:44]
INFO: [Synth 8-6157] synthesizing module 'TWO_MUX_TRI' [/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv:36]
INFO: [Synth 8-6157] synthesizing module 'TRI_STATE' [/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TRI_STATE' (0#1) [/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (4) of module 'TRI_STATE' [/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv:37]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (4) of module 'TRI_STATE' [/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'TWO_MUX_TRI' (0#1) [/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv:36]
WARNING: [Synth 8-689] width (4) of port connection 'y' does not match port width (1) of module 'TWO_MUX_TRI' [/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'check_logic' (0#1) [/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv:44]
WARNING: [Synth 8-3917] design check_logic has port y[3] driven by constant 0
WARNING: [Synth 8-3917] design check_logic has port y[2] driven by constant 0
WARNING: [Synth 8-3917] design check_logic has port y[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2092.199 ; gain = 456.746 ; free physical = 2551 ; free virtual = 17103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2110.012 ; gain = 474.559 ; free physical = 2551 ; free virtual = 17103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2126.922 ; gain = 491.469 ; free physical = 2551 ; free virtual = 17103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2126.922 ; gain = 491.469 ; free physical = 2535 ; free virtual = 17088
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design check_logic has port y[3] driven by constant 0
WARNING: [Synth 8-3917] design check_logic has port y[2] driven by constant 0
WARNING: [Synth 8-3917] design check_logic has port y[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2862.953 ; gain = 1227.500 ; free physical = 1773 ; free virtual = 16330
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2862.953 ; gain = 1227.500 ; free physical = 1773 ; free virtual = 16330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2862.953 ; gain = 1227.500 ; free physical = 1773 ; free virtual = 16330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2862.953 ; gain = 1227.500 ; free physical = 1799 ; free virtual = 16356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2862.953 ; gain = 1227.500 ; free physical = 1799 ; free virtual = 16356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2862.953 ; gain = 1227.500 ; free physical = 1799 ; free virtual = 16356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2862.953 ; gain = 1227.500 ; free physical = 1799 ; free virtual = 16356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2862.953 ; gain = 1227.500 ; free physical = 1799 ; free virtual = 16356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2862.953 ; gain = 1227.500 ; free physical = 1799 ; free virtual = 16356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT3  |     1|
|3     |IBUF  |     3|
|4     |OBUF  |     3|
|5     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     9|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2862.953 ; gain = 1227.500 ; free physical = 1799 ; free virtual = 16356
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2862.953 ; gain = 1227.500 ; free physical = 1799 ; free virtual = 16356
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2862.961 ; gain = 1227.500 ; free physical = 1799 ; free virtual = 16356
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.961 ; gain = 0.000 ; free physical = 2070 ; free virtual = 16627
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.961 ; gain = 0.000 ; free physical = 2054 ; free virtual = 16623
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

Synth Design complete | Checksum: 7fff4579
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2862.961 ; gain = 1227.508 ; free physical = 2054 ; free virtual = 16623
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2022.360; main = 1937.300; forked = 393.481
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4282.395; main = 2862.957; forked = 1673.938
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.965 ; gain = 0.000 ; free physical = 2054 ; free virtual = 16623
INFO: [Common 17-1381] The checkpoint '/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.runs/synth_1/check_logic.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file check_logic_utilization_synth.rpt -pb check_logic_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  1 17:21:24 2024...
