

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config19_s'
================================================================
* Date:           Mon Apr 28 17:33:29 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  14.376 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.3>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %layer19_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer18_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] ( I:3.90ns O:3.90ns )   --->   "%in_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer18_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 4 'read' 'in_data' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (2.14ns)   --->   "%icmp_ln51 = icmp_sgt  i16 %in_data, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 5 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data, i32 15" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 6 'bitselect' 'tmp' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %in_data, i32 4, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 7 'partselect' 'trunc_ln' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 8 'bitselect' 'tmp_124' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i16 %in_data" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 9 'trunc' 'trunc_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.68ns)   --->   "%icmp_ln52 = icmp_ne  i3 %trunc_ln52, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 10 'icmp' 'icmp_ln52' <Predicate = (icmp_ln51)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 11 'bitselect' 'tmp_125' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_data, i32 4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 12 'bitselect' 'tmp_126' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%or_ln52 = or i1 %tmp_126, i1 %icmp_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 13 'or' 'or_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%and_ln52 = and i1 %or_ln52, i1 %tmp_124" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 14 'and' 'and_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln52 = zext i1 %and_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 15 'zext' 'zext_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52 = add i6 %trunc_ln, i6 %zext_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 16 'add' 'add_ln52' <Predicate = (icmp_ln51)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32, i16 %in_data, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 17 'partselect' 'tmp_s' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.94ns)   --->   "%icmp_ln52_30 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 18 'icmp' 'icmp_ln52_30' <Predicate = (icmp_ln51)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 19 'bitselect' 'tmp_127' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_145 = xor i1 %tmp_125, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 20 'xor' 'not_tmp_145' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln52_41 = or i1 %tmp_127, i1 %not_tmp_145" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'or' 'and_ln52_41' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln52_30, i1 %and_ln52_41" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'and' 'empty' <Predicate = (icmp_ln51)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_46)   --->   "%or_ln52_46 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'or' 'or_ln52_46' <Predicate = (or_ln52_47 & icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_0)   --->   "%xor_ln52 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'xor' 'xor_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_0)   --->   "%or_ln52_47 = or i1 %tmp, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'or' 'or_ln52_47' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_46)   --->   "%select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'select' 'select_ln52' <Predicate = (or_ln52_46 & or_ln52_47 & icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_46 = select i1 %or_ln52_46, i6 %select_ln52, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'select' 'select_ln52_46' <Predicate = (or_ln52_47 & icmp_ln51)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_0)   --->   "%select_ln52_47 = select i1 %or_ln52_47, i6 %select_ln52_46, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'select' 'select_ln52_47' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_0 = select i1 %icmp_ln51, i6 %select_ln52_47, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 29 'select' 'p_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] ( I:3.90ns O:3.90ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i6P0A, i6 %layer19_out, i6 %p_0" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 30 'write' 'write_ln57' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 31 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer18_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer19_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
in_data           (read         ) [ 00]
icmp_ln51         (icmp         ) [ 01]
tmp               (bitselect    ) [ 00]
trunc_ln          (partselect   ) [ 00]
tmp_124           (bitselect    ) [ 00]
trunc_ln52        (trunc        ) [ 00]
icmp_ln52         (icmp         ) [ 00]
tmp_125           (bitselect    ) [ 00]
tmp_126           (bitselect    ) [ 00]
or_ln52           (or           ) [ 00]
and_ln52          (and          ) [ 00]
zext_ln52         (zext         ) [ 00]
add_ln52          (add          ) [ 00]
tmp_s             (partselect   ) [ 00]
icmp_ln52_30      (icmp         ) [ 00]
tmp_127           (bitselect    ) [ 00]
not_tmp_145       (xor          ) [ 00]
and_ln52_41       (or           ) [ 00]
empty             (and          ) [ 00]
or_ln52_46        (or           ) [ 01]
xor_ln52          (xor          ) [ 00]
or_ln52_47        (or           ) [ 01]
select_ln52       (select       ) [ 00]
select_ln52_46    (select       ) [ 00]
select_ln52_47    (select       ) [ 00]
p_0               (select       ) [ 00]
write_ln57        (write        ) [ 00]
ret_ln59          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer18_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer18_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer19_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer19_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="in_data_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln57_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="6" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="icmp_ln51_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="16" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="tmp_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="0" index="2" bw="5" slack="0"/>
<pin id="71" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="trunc_ln_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="0" index="3" bw="5" slack="0"/>
<pin id="80" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_124_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_124/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="trunc_ln52_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln52_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_125_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_125/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_126_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_126/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="or_ln52_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="and_ln52_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln52_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln52_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln52_30_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_30/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_127_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="6" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_127/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="not_tmp_145_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_145/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="and_ln52_41_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_41/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="empty_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="or_ln52_46_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_46/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="xor_ln52_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="or_ln52_47_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_47/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln52_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln52_46_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_46/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln52_47_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_47/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_0_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="46" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="48" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="48" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="48" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="48" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="96"><net_src comp="48" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="48" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="97" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="85" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="75" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="131" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="48" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="135" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="103" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="155" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="149" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="67" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="175" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="67" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="67" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="135" pin="2"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="181" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="199" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="193" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="207" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="135" pin="2"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="61" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="215" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="231"><net_src comp="223" pin="3"/><net_sink comp="54" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer19_out | {1 }
 - Input state : 
	Port: relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config19> : layer18_out | {1 }
  - Chain level:
	State 1
		icmp_ln52 : 1
		or_ln52 : 2
		and_ln52 : 2
		zext_ln52 : 2
		add_ln52 : 3
		icmp_ln52_30 : 1
		tmp_127 : 4
		not_tmp_145 : 1
		and_ln52_41 : 5
		empty : 5
		or_ln52_46 : 5
		xor_ln52 : 5
		or_ln52_47 : 5
		select_ln52 : 4
		select_ln52_46 : 5
		select_ln52_47 : 5
		p_0 : 6
		write_ln57 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     icmp_ln51_fu_61    |    0    |    23   |
|   icmp   |     icmp_ln52_fu_97    |    0    |    11   |
|          |   icmp_ln52_30_fu_149  |    0    |    14   |
|----------|------------------------|---------|---------|
|          |   select_ln52_fu_199   |    0    |    6    |
|  select  |  select_ln52_46_fu_207 |    0    |    6    |
|          |  select_ln52_47_fu_215 |    0    |    6    |
|          |       p_0_fu_223       |    0    |    6    |
|----------|------------------------|---------|---------|
|    add   |     add_ln52_fu_135    |    0    |    14   |
|----------|------------------------|---------|---------|
|          |     or_ln52_fu_119     |    0    |    2    |
|    or    |   and_ln52_41_fu_169   |    0    |    2    |
|          |    or_ln52_46_fu_181   |    0    |    2    |
|          |    or_ln52_47_fu_193   |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |     and_ln52_fu_125    |    0    |    2    |
|          |      empty_fu_175      |    0    |    2    |
|----------|------------------------|---------|---------|
|    xor   |   not_tmp_145_fu_163   |    0    |    2    |
|          |     xor_ln52_fu_187    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |   in_data_read_fu_48   |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln57_write_fu_54 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        tmp_fu_67       |    0    |    0    |
|          |      tmp_124_fu_85     |    0    |    0    |
| bitselect|     tmp_125_fu_103     |    0    |    0    |
|          |     tmp_126_fu_111     |    0    |    0    |
|          |     tmp_127_fu_155     |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     trunc_ln_fu_75     |    0    |    0    |
|          |      tmp_s_fu_141      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln52_fu_93    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln52_fu_131    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   102   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   102  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   102  |
+-----------+--------+--------+
