

================================================================
== Vivado HLS Report for 'keccak_squeezeblocks'
================================================================
* Date:           Mon Apr 12 12:26:23 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       native_dataType
* Product family: virtex7
* Target device:  xc7vx980tffg1930-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.996|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  197|  197|  197|  197|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_KeccakF1600_StatePer_fu_277  |KeccakF1600_StatePer  |   25|   25|   25|   25|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1           |  170|  170|        10|          -|          -|    17|    no    |
        | + store64_label1  |    8|    8|         1|          -|          -|     8|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|        0|     249|
|FIFO             |        -|      -|        -|       -|
|Instance         |        2|      -|     2701|   16567|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     130|
|Register         |        -|      -|     1176|       -|
+-----------------+---------+-------+---------+--------+
|Total            |        2|      0|     3877|   16946|
+-----------------+---------+-------+---------+--------+
|Available        |     3000|   3600|  1224000|  612000|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |    ~0   |      0|    ~0   |       2|
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+-------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  |
    +---------------------------------+----------------------+---------+-------+------+-------+
    |grp_KeccakF1600_StatePer_fu_277  |KeccakF1600_StatePer  |        2|      0|  2701|  16567|
    +---------------------------------+----------------------+---------+-------+------+-------+
    |Total                            |                      |        2|      0|  2701|  16567|
    +---------------------------------+----------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |i_2_fu_411_p2         |     +    |      0|  0|   13|           4|           1|
    |i_4_fu_391_p2         |     +    |      0|  0|   15|           5|           1|
    |sum_i_fu_448_p2       |     +    |      0|  0|   15|           8|           8|
    |ap_condition_697      |    and   |      0|  0|    2|           1|           1|
    |exitcond_i_fu_405_p2  |   icmp   |      0|  0|   11|           4|           5|
    |tmp_s_fu_385_p2       |   icmp   |      0|  0|   11|           5|           5|
    |tmp_3_i_fu_433_p2     |   lshr   |      0|  0|  182|          64|          64|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  249|          91|          85|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  27|          5|    1|          5|
    |i_i_reg_266       |   9|          2|    4|          8|
    |i_reg_215         |   9|          2|    5|         10|
    |u_assign_reg_226  |  85|         17|   64|       1088|
    +------------------+----+-----------+-----+-----------+
    |Total             | 130|         26|   74|       1111|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   4|   0|    4|          0|
    |grp_KeccakF1600_StatePer_fu_277_ap_start_reg  |   1|   0|    1|          0|
    |i_4_reg_631                                   |   5|   0|    5|          0|
    |i_i_reg_266                                   |   4|   0|    4|          0|
    |i_reg_215                                     |   5|   0|    5|          0|
    |newret10_reg_593                              |  64|   0|   64|          0|
    |newret11_reg_598                              |  64|   0|   64|          0|
    |newret12_reg_603                              |  64|   0|   64|          0|
    |newret13_reg_608                              |  64|   0|   64|          0|
    |newret14_reg_613                              |  64|   0|   64|          0|
    |newret15_reg_618                              |  64|   0|   64|          0|
    |newret16_reg_623                              |  64|   0|   64|          0|
    |newret1_reg_548                               |  64|   0|   64|          0|
    |newret2_reg_573                               |  64|   0|   64|          0|
    |newret3_reg_553                               |  64|   0|   64|          0|
    |newret4_reg_578                               |  64|   0|   64|          0|
    |newret5_reg_558                               |  64|   0|   64|          0|
    |newret6_reg_583                               |  64|   0|   64|          0|
    |newret7_reg_563                               |  64|   0|   64|          0|
    |newret8_reg_588                               |  64|   0|   64|          0|
    |newret9_reg_568                               |  64|   0|   64|          0|
    |newret_reg_543                                |  64|   0|   64|          0|
    |tmp_4_reg_636                                 |   5|   0|    8|          3|
    |u_assign_reg_226                              |  64|   0|   64|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1176|   0| 1179|          3|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | keccak_squeezeblocks | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | keccak_squeezeblocks | return value |
|ap_start        |  in |    1| ap_ctrl_hs | keccak_squeezeblocks | return value |
|ap_done         | out |    1| ap_ctrl_hs | keccak_squeezeblocks | return value |
|ap_idle         | out |    1| ap_ctrl_hs | keccak_squeezeblocks | return value |
|ap_ready        | out |    1| ap_ctrl_hs | keccak_squeezeblocks | return value |
|out_r_address0  | out |    8|  ap_memory |         out_r        |     array    |
|out_r_ce0       | out |    1|  ap_memory |         out_r        |     array    |
|out_r_we0       | out |    1|  ap_memory |         out_r        |     array    |
|out_r_d0        | out |    8|  ap_memory |         out_r        |     array    |
|s_0_read        |  in |   64|   ap_none  |       s_0_read       |    scalar    |
|s_1_read        |  in |   64|   ap_none  |       s_1_read       |    scalar    |
|s_2_read        |  in |   64|   ap_none  |       s_2_read       |    scalar    |
|s_3_read        |  in |   64|   ap_none  |       s_3_read       |    scalar    |
|s_4_read        |  in |   64|   ap_none  |       s_4_read       |    scalar    |
|s_5_read        |  in |   64|   ap_none  |       s_5_read       |    scalar    |
|s_6_read        |  in |   64|   ap_none  |       s_6_read       |    scalar    |
|s_7_read        |  in |   64|   ap_none  |       s_7_read       |    scalar    |
|s_8_read        |  in |   64|   ap_none  |       s_8_read       |    scalar    |
|s_9_read        |  in |   64|   ap_none  |       s_9_read       |    scalar    |
|s_10_read       |  in |   64|   ap_none  |       s_10_read      |    scalar    |
|s_11_read       |  in |   64|   ap_none  |       s_11_read      |    scalar    |
|s_12_read       |  in |   64|   ap_none  |       s_12_read      |    scalar    |
|s_13_read       |  in |   64|   ap_none  |       s_13_read      |    scalar    |
|s_14_read       |  in |   64|   ap_none  |       s_14_read      |    scalar    |
|s_15_read       |  in |   64|   ap_none  |       s_15_read      |    scalar    |
|s_16_read       |  in |   64|   ap_none  |       s_16_read      |    scalar    |
+----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp_s)
4 --> 
	4  / (!exitcond_i)
	3  / (exitcond_i)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%s_16_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_16_read)" [fips202.c:408]   --->   Operation 5 'read' 's_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_15_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_15_read)" [fips202.c:408]   --->   Operation 6 'read' 's_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s_14_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_14_read)" [fips202.c:408]   --->   Operation 7 'read' 's_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%s_13_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_13_read)" [fips202.c:408]   --->   Operation 8 'read' 's_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s_12_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_12_read)" [fips202.c:408]   --->   Operation 9 'read' 's_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%s_11_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_11_read)" [fips202.c:408]   --->   Operation 10 'read' 's_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s_10_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_10_read)" [fips202.c:408]   --->   Operation 11 'read' 's_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s_9_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_9_read)" [fips202.c:408]   --->   Operation 12 'read' 's_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%s_8_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_8_read)" [fips202.c:408]   --->   Operation 13 'read' 's_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%s_7_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_7_read)" [fips202.c:408]   --->   Operation 14 'read' 's_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_6_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_6_read)" [fips202.c:408]   --->   Operation 15 'read' 's_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s_5_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_5_read)" [fips202.c:408]   --->   Operation 16 'read' 's_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%s_4_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_4_read)" [fips202.c:408]   --->   Operation 17 'read' 's_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s_3_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_3_read)" [fips202.c:408]   --->   Operation 18 'read' 's_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%s_2_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_2_read)" [fips202.c:408]   --->   Operation 19 'read' 's_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_1_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_1_read)" [fips202.c:408]   --->   Operation 20 'read' 's_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%s_0_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %s_0_read)" [fips202.c:408]   --->   Operation 21 'read' 's_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.85ns)   --->   "%call_ret = call fastcc { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } @KeccakF1600_StatePer(i64 %s_0_read_1, i64 %s_1_read_1, i64 %s_2_read_1, i64 %s_3_read_1, i64 %s_4_read_1, i64 %s_5_read_1, i64 %s_6_read_1, i64 %s_7_read_1, i64 %s_8_read_1, i64 %s_9_read_1, i64 %s_10_read_1, i64 %s_11_read_1, i64 %s_12_read_1, i64 %s_13_read_1, i64 %s_14_read_1, i64 %s_15_read_1, i64 %s_16_read_1)" [fips202.c:417]   --->   Operation 22 'call' 'call_ret' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } @KeccakF1600_StatePer(i64 %s_0_read_1, i64 %s_1_read_1, i64 %s_2_read_1, i64 %s_3_read_1, i64 %s_4_read_1, i64 %s_5_read_1, i64 %s_6_read_1, i64 %s_7_read_1, i64 %s_8_read_1, i64 %s_9_read_1, i64 %s_10_read_1, i64 %s_11_read_1, i64 %s_12_read_1, i64 %s_13_read_1, i64 %s_14_read_1, i64 %s_15_read_1, i64 %s_16_read_1)" [fips202.c:417]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%newret = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 0" [fips202.c:417]   --->   Operation 24 'extractvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%newret1 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 1" [fips202.c:417]   --->   Operation 25 'extractvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%newret3 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 2" [fips202.c:417]   --->   Operation 26 'extractvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%newret5 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 3" [fips202.c:417]   --->   Operation 27 'extractvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%newret7 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 4" [fips202.c:417]   --->   Operation 28 'extractvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%newret9 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 5" [fips202.c:417]   --->   Operation 29 'extractvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%newret2 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 6" [fips202.c:417]   --->   Operation 30 'extractvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%newret4 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 7" [fips202.c:417]   --->   Operation 31 'extractvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%newret6 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 8" [fips202.c:417]   --->   Operation 32 'extractvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%newret8 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 9" [fips202.c:417]   --->   Operation 33 'extractvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%newret10 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 10" [fips202.c:417]   --->   Operation 34 'extractvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%newret11 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 11" [fips202.c:417]   --->   Operation 35 'extractvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%newret12 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 12" [fips202.c:417]   --->   Operation 36 'extractvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%newret13 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 13" [fips202.c:417]   --->   Operation 37 'extractvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%newret14 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 14" [fips202.c:417]   --->   Operation 38 'extractvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%newret15 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 15" [fips202.c:417]   --->   Operation 39 'extractvalue' 'newret15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%newret16 = extractvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %call_ret, 16" [fips202.c:417]   --->   Operation 40 'extractvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "br label %store64.exit" [fips202.c:418]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.85>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_4, %store64.exit.loopexit ]" [fips202.c:418]   --->   Operation 42 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.87ns)   --->   "%tmp_s = icmp eq i5 %i, -15" [fips202.c:418]   --->   Operation 43 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.09ns)   --->   "%i_4 = add i5 %i, 1" [fips202.c:418]   --->   Operation 45 'add' 'i_4' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %4, label %1" [fips202.c:418]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i, i3 0)" [fips202.c:420]   --->   Operation 47 'bitconcatenate' 'tmp_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.40ns)   --->   "switch i5 %i, label %branch16 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
  ]" [fips202.c:420]   --->   Operation 48 'switch' <Predicate = (!tmp_s)> <Delay = 1.40>
ST_3 : Operation 49 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 49 'br' <Predicate = (!tmp_s & i == 15)> <Delay = 1.40>
ST_3 : Operation 50 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 50 'br' <Predicate = (!tmp_s & i == 14)> <Delay = 1.40>
ST_3 : Operation 51 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 51 'br' <Predicate = (!tmp_s & i == 13)> <Delay = 1.40>
ST_3 : Operation 52 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 52 'br' <Predicate = (!tmp_s & i == 12)> <Delay = 1.40>
ST_3 : Operation 53 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 53 'br' <Predicate = (!tmp_s & i == 11)> <Delay = 1.40>
ST_3 : Operation 54 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 54 'br' <Predicate = (!tmp_s & i == 10)> <Delay = 1.40>
ST_3 : Operation 55 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 55 'br' <Predicate = (!tmp_s & i == 9)> <Delay = 1.40>
ST_3 : Operation 56 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 56 'br' <Predicate = (!tmp_s & i == 8)> <Delay = 1.40>
ST_3 : Operation 57 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 57 'br' <Predicate = (!tmp_s & i == 7)> <Delay = 1.40>
ST_3 : Operation 58 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 58 'br' <Predicate = (!tmp_s & i == 6)> <Delay = 1.40>
ST_3 : Operation 59 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 59 'br' <Predicate = (!tmp_s & i == 5)> <Delay = 1.40>
ST_3 : Operation 60 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 60 'br' <Predicate = (!tmp_s & i == 4)> <Delay = 1.40>
ST_3 : Operation 61 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 61 'br' <Predicate = (!tmp_s & i == 3)> <Delay = 1.40>
ST_3 : Operation 62 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 62 'br' <Predicate = (!tmp_s & i == 2)> <Delay = 1.40>
ST_3 : Operation 63 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 63 'br' <Predicate = (!tmp_s & i == 1)> <Delay = 1.40>
ST_3 : Operation 64 [1/1] (1.40ns)   --->   "br label %branch0" [fips202.c:420]   --->   Operation 64 'br' <Predicate = (!tmp_s & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8 & i != 9 & i != 10 & i != 11 & i != 12 & i != 13 & i != 14 & i != 15)> <Delay = 1.40>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%u_assign = phi i64 [ %newret1, %branch1 ], [ %newret3, %branch2 ], [ %newret5, %branch3 ], [ %newret7, %branch4 ], [ %newret9, %branch5 ], [ %newret2, %branch6 ], [ %newret4, %branch7 ], [ %newret6, %branch8 ], [ %newret8, %branch9 ], [ %newret10, %branch10 ], [ %newret11, %branch11 ], [ %newret12, %branch12 ], [ %newret13, %branch13 ], [ %newret14, %branch14 ], [ %newret15, %branch15 ], [ %newret16, %branch16 ], [ %newret, %1 ]" [fips202.c:420]   --->   Operation 65 'phi' 'u_assign' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.85ns)   --->   "br label %2" [fips202.c:45->fips202.c:420]   --->   Operation 66 'br' <Predicate = (!tmp_s)> <Delay = 0.85>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 67 'ret' <Predicate = (tmp_s)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.62>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%i_i = phi i4 [ 0, %branch0 ], [ %i_2, %3 ]"   --->   Operation 68 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.87ns)   --->   "%exitcond_i = icmp eq i4 %i_i, -8" [fips202.c:45->fips202.c:420]   --->   Operation 69 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 70 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.01ns)   --->   "%i_2 = add i4 %i_i, 1" [fips202.c:45->fips202.c:420]   --->   Operation 71 'add' 'i_2' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %store64.exit.loopexit, label %3" [fips202.c:45->fips202.c:420]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [fips202.c:46->fips202.c:420]   --->   Operation 73 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = trunc i4 %i_i to i3" [fips202.c:45->fips202.c:420]   --->   Operation 74 'trunc' 'tmp' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)" [fips202.c:46->fips202.c:420]   --->   Operation 75 'bitconcatenate' 'tmp_1_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i6 %tmp_1_i to i64" [fips202.c:46->fips202.c:420]   --->   Operation 76 'zext' 'tmp_2_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (2.35ns)   --->   "%tmp_3_i = lshr i64 %u_assign, %tmp_2_i" [fips202.c:46->fips202.c:420]   --->   Operation 77 'lshr' 'tmp_3_i' <Predicate = (!exitcond_i)> <Delay = 2.35> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i64 %tmp_3_i to i8" [fips202.c:46->fips202.c:420]   --->   Operation 78 'trunc' 'tmp_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5_i_cast = zext i4 %i_i to i8" [fips202.c:46->fips202.c:420]   --->   Operation 79 'zext' 'tmp_5_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.35ns)   --->   "%sum_i = add i8 %tmp_5_i_cast, %tmp_4" [fips202.c:46->fips202.c:420]   --->   Operation 80 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i8 %sum_i to i64" [fips202.c:46->fips202.c:420]   --->   Operation 81 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [136 x i8]* %out_r, i64 0, i64 %sum_i_cast" [fips202.c:46->fips202.c:420]   --->   Operation 82 'getelementptr' 'out_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.26ns)   --->   "store i8 %tmp_1, i8* %out_addr, align 1" [fips202.c:46->fips202.c:420]   --->   Operation 83 'store' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br label %2" [fips202.c:45->fips202.c:420]   --->   Operation 84 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %store64.exit"   --->   Operation 85 'br' <Predicate = (exitcond_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ s_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_10_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_14_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_15_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_16_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_16_read_1  (read             ) [ 00100]
s_15_read_1  (read             ) [ 00100]
s_14_read_1  (read             ) [ 00100]
s_13_read_1  (read             ) [ 00100]
s_12_read_1  (read             ) [ 00100]
s_11_read_1  (read             ) [ 00100]
s_10_read_1  (read             ) [ 00100]
s_9_read_1   (read             ) [ 00100]
s_8_read_1   (read             ) [ 00100]
s_7_read_1   (read             ) [ 00100]
s_6_read_1   (read             ) [ 00100]
s_5_read_1   (read             ) [ 00100]
s_4_read_1   (read             ) [ 00100]
s_3_read_1   (read             ) [ 00100]
s_2_read_1   (read             ) [ 00100]
s_1_read_1   (read             ) [ 00100]
s_0_read_1   (read             ) [ 00100]
call_ret     (call             ) [ 00000]
newret       (extractvalue     ) [ 00011]
newret1      (extractvalue     ) [ 00011]
newret3      (extractvalue     ) [ 00011]
newret5      (extractvalue     ) [ 00011]
newret7      (extractvalue     ) [ 00011]
newret9      (extractvalue     ) [ 00011]
newret2      (extractvalue     ) [ 00011]
newret4      (extractvalue     ) [ 00011]
newret6      (extractvalue     ) [ 00011]
newret8      (extractvalue     ) [ 00011]
newret10     (extractvalue     ) [ 00011]
newret11     (extractvalue     ) [ 00011]
newret12     (extractvalue     ) [ 00011]
newret13     (extractvalue     ) [ 00011]
newret14     (extractvalue     ) [ 00011]
newret15     (extractvalue     ) [ 00011]
newret16     (extractvalue     ) [ 00011]
StgValue_41  (br               ) [ 00111]
i            (phi              ) [ 00011]
tmp_s        (icmp             ) [ 00011]
empty        (speclooptripcount) [ 00000]
i_4          (add              ) [ 00111]
StgValue_46  (br               ) [ 00000]
tmp_4        (bitconcatenate   ) [ 00001]
StgValue_48  (switch           ) [ 00000]
StgValue_49  (br               ) [ 00000]
StgValue_50  (br               ) [ 00000]
StgValue_51  (br               ) [ 00000]
StgValue_52  (br               ) [ 00000]
StgValue_53  (br               ) [ 00000]
StgValue_54  (br               ) [ 00000]
StgValue_55  (br               ) [ 00000]
StgValue_56  (br               ) [ 00000]
StgValue_57  (br               ) [ 00000]
StgValue_58  (br               ) [ 00000]
StgValue_59  (br               ) [ 00000]
StgValue_60  (br               ) [ 00000]
StgValue_61  (br               ) [ 00000]
StgValue_62  (br               ) [ 00000]
StgValue_63  (br               ) [ 00000]
StgValue_64  (br               ) [ 00000]
u_assign     (phi              ) [ 00011]
StgValue_66  (br               ) [ 00011]
StgValue_67  (ret              ) [ 00000]
i_i          (phi              ) [ 00001]
exitcond_i   (icmp             ) [ 00011]
empty_9      (speclooptripcount) [ 00000]
i_2          (add              ) [ 00011]
StgValue_72  (br               ) [ 00000]
StgValue_73  (specloopname     ) [ 00000]
tmp          (trunc            ) [ 00000]
tmp_1_i      (bitconcatenate   ) [ 00000]
tmp_2_i      (zext             ) [ 00000]
tmp_3_i      (lshr             ) [ 00000]
tmp_1        (trunc            ) [ 00000]
tmp_5_i_cast (zext             ) [ 00000]
sum_i        (add              ) [ 00000]
sum_i_cast   (zext             ) [ 00000]
out_addr     (getelementptr    ) [ 00000]
StgValue_83  (store            ) [ 00000]
StgValue_84  (br               ) [ 00011]
StgValue_85  (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_0_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_0_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_3_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_3_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_4_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_4_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_5_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_5_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_6_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_6_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_7_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_7_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_8_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_8_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_9_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_9_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_10_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_10_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_11_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_11_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_12_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_12_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="s_13_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_13_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="s_14_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_14_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="s_15_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_15_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="s_16_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_16_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePer"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="s_16_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_16_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="s_15_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_15_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="s_14_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_14_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="s_13_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_13_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="s_12_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_12_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="s_11_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_11_read_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="s_10_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_10_read_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="s_9_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_9_read_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="s_8_read_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_8_read_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="s_7_read_1_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_7_read_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="s_6_read_1_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_6_read_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="s_5_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_5_read_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="s_4_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_4_read_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="s_3_read_1_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_3_read_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="s_2_read_1_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_2_read_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="s_1_read_1_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_1_read_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="s_0_read_1_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_0_read_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="out_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="StgValue_83_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/4 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="1"/>
<pin id="217" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="u_assign_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_assign (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="u_assign_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="64" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="4" bw="64" slack="1"/>
<pin id="235" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="64" slack="1"/>
<pin id="237" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="8" bw="64" slack="1"/>
<pin id="239" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="10" bw="64" slack="1"/>
<pin id="241" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="12" bw="64" slack="1"/>
<pin id="243" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="14" bw="64" slack="1"/>
<pin id="245" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="16" bw="64" slack="1"/>
<pin id="247" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="18" bw="64" slack="1"/>
<pin id="249" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="20" bw="64" slack="1"/>
<pin id="251" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="22" bw="64" slack="1"/>
<pin id="253" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="24" bw="64" slack="1"/>
<pin id="255" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="26" bw="64" slack="1"/>
<pin id="257" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="28" bw="64" slack="1"/>
<pin id="259" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="30" bw="64" slack="1"/>
<pin id="261" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="32" bw="64" slack="1"/>
<pin id="263" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="34" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="u_assign/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_i_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_i_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_KeccakF1600_StatePer_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1088" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="64" slack="0"/>
<pin id="281" dir="0" index="3" bw="64" slack="0"/>
<pin id="282" dir="0" index="4" bw="64" slack="0"/>
<pin id="283" dir="0" index="5" bw="64" slack="0"/>
<pin id="284" dir="0" index="6" bw="64" slack="0"/>
<pin id="285" dir="0" index="7" bw="64" slack="0"/>
<pin id="286" dir="0" index="8" bw="64" slack="0"/>
<pin id="287" dir="0" index="9" bw="64" slack="0"/>
<pin id="288" dir="0" index="10" bw="64" slack="0"/>
<pin id="289" dir="0" index="11" bw="64" slack="0"/>
<pin id="290" dir="0" index="12" bw="64" slack="0"/>
<pin id="291" dir="0" index="13" bw="64" slack="0"/>
<pin id="292" dir="0" index="14" bw="64" slack="0"/>
<pin id="293" dir="0" index="15" bw="64" slack="0"/>
<pin id="294" dir="0" index="16" bw="64" slack="0"/>
<pin id="295" dir="0" index="17" bw="64" slack="0"/>
<pin id="296" dir="0" index="18" bw="64" slack="0"/>
<pin id="297" dir="1" index="19" bw="1088" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="newret_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1088" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="newret1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1088" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="newret3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1088" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret3/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="newret5_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1088" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret5/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="newret7_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1088" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret7/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="newret9_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1088" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret9/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="newret2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1088" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="newret4_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1088" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret4/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="newret6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1088" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret6/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="newret8_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1088" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret8/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="newret10_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1088" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret10/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="newret11_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1088" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret11/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="newret12_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1088" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret12/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="newret13_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1088" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret13/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="newret14_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1088" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret14/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="newret15_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1088" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret15/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="newret16_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1088" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret16/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_s_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="i_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="exitcond_i_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_1_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="0" index="1" bw="3" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_2_i_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_3_i_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="1"/>
<pin id="435" dir="0" index="1" bw="6" slack="0"/>
<pin id="436" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_3_i/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_5_i_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_cast/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sum_i_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="1"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sum_i_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/4 "/>
</bind>
</comp>

<comp id="458" class="1005" name="s_16_read_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="1"/>
<pin id="460" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_16_read_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="s_15_read_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_15_read_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="s_14_read_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_14_read_1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="s_13_read_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="1"/>
<pin id="475" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_13_read_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="s_12_read_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="1"/>
<pin id="480" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_12_read_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="s_11_read_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_11_read_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="s_10_read_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="1"/>
<pin id="490" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_10_read_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="s_9_read_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_9_read_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="s_8_read_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_8_read_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="s_7_read_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_7_read_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="s_6_read_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="1"/>
<pin id="510" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_6_read_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="s_5_read_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="1"/>
<pin id="515" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_5_read_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="s_4_read_1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="1"/>
<pin id="520" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_4_read_1 "/>
</bind>
</comp>

<comp id="523" class="1005" name="s_3_read_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="1"/>
<pin id="525" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_3_read_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="s_2_read_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="1"/>
<pin id="530" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_2_read_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="s_1_read_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="1"/>
<pin id="535" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_1_read_1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="s_0_read_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="1"/>
<pin id="540" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_0_read_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="newret_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="1"/>
<pin id="545" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret "/>
</bind>
</comp>

<comp id="548" class="1005" name="newret1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="newret3_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="1"/>
<pin id="555" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret3 "/>
</bind>
</comp>

<comp id="558" class="1005" name="newret5_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="1"/>
<pin id="560" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret5 "/>
</bind>
</comp>

<comp id="563" class="1005" name="newret7_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="1"/>
<pin id="565" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret7 "/>
</bind>
</comp>

<comp id="568" class="1005" name="newret9_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret9 "/>
</bind>
</comp>

<comp id="573" class="1005" name="newret2_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="1"/>
<pin id="575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret2 "/>
</bind>
</comp>

<comp id="578" class="1005" name="newret4_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="1"/>
<pin id="580" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret4 "/>
</bind>
</comp>

<comp id="583" class="1005" name="newret6_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="1"/>
<pin id="585" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret6 "/>
</bind>
</comp>

<comp id="588" class="1005" name="newret8_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="1"/>
<pin id="590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret8 "/>
</bind>
</comp>

<comp id="593" class="1005" name="newret10_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="1"/>
<pin id="595" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret10 "/>
</bind>
</comp>

<comp id="598" class="1005" name="newret11_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="1"/>
<pin id="600" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret11 "/>
</bind>
</comp>

<comp id="603" class="1005" name="newret12_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="1"/>
<pin id="605" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret12 "/>
</bind>
</comp>

<comp id="608" class="1005" name="newret13_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="1"/>
<pin id="610" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret13 "/>
</bind>
</comp>

<comp id="613" class="1005" name="newret14_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="1"/>
<pin id="615" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret14 "/>
</bind>
</comp>

<comp id="618" class="1005" name="newret15_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="1"/>
<pin id="620" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret15 "/>
</bind>
</comp>

<comp id="623" class="1005" name="newret16_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="1"/>
<pin id="625" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newret16 "/>
</bind>
</comp>

<comp id="631" class="1005" name="i_4_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_4_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="644" class="1005" name="i_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="98" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="265"><net_src comp="229" pin="34"/><net_sink comp="226" pin=0"/></net>

<net id="269"><net_src comp="84" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="299"><net_src comp="196" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="300"><net_src comp="190" pin="2"/><net_sink comp="277" pin=2"/></net>

<net id="301"><net_src comp="184" pin="2"/><net_sink comp="277" pin=3"/></net>

<net id="302"><net_src comp="178" pin="2"/><net_sink comp="277" pin=4"/></net>

<net id="303"><net_src comp="172" pin="2"/><net_sink comp="277" pin=5"/></net>

<net id="304"><net_src comp="166" pin="2"/><net_sink comp="277" pin=6"/></net>

<net id="305"><net_src comp="160" pin="2"/><net_sink comp="277" pin=7"/></net>

<net id="306"><net_src comp="154" pin="2"/><net_sink comp="277" pin=8"/></net>

<net id="307"><net_src comp="148" pin="2"/><net_sink comp="277" pin=9"/></net>

<net id="308"><net_src comp="142" pin="2"/><net_sink comp="277" pin=10"/></net>

<net id="309"><net_src comp="136" pin="2"/><net_sink comp="277" pin=11"/></net>

<net id="310"><net_src comp="130" pin="2"/><net_sink comp="277" pin=12"/></net>

<net id="311"><net_src comp="124" pin="2"/><net_sink comp="277" pin=13"/></net>

<net id="312"><net_src comp="118" pin="2"/><net_sink comp="277" pin=14"/></net>

<net id="313"><net_src comp="112" pin="2"/><net_sink comp="277" pin=15"/></net>

<net id="314"><net_src comp="106" pin="2"/><net_sink comp="277" pin=16"/></net>

<net id="315"><net_src comp="100" pin="2"/><net_sink comp="277" pin=17"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="277" pin=18"/></net>

<net id="320"><net_src comp="277" pin="19"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="277" pin="19"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="277" pin="19"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="277" pin="19"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="277" pin="19"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="277" pin="19"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="277" pin="19"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="277" pin="19"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="277" pin="19"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="277" pin="19"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="277" pin="19"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="277" pin="19"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="277" pin="19"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="277" pin="19"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="277" pin="19"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="277" pin="19"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="277" pin="19"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="219" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="44" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="219" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="219" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="54" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="270" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="86" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="270" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="90" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="270" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="96" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="54" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="226" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="447"><net_src comp="270" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="461"><net_src comp="100" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="277" pin=17"/></net>

<net id="466"><net_src comp="106" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="277" pin=16"/></net>

<net id="471"><net_src comp="112" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="277" pin=15"/></net>

<net id="476"><net_src comp="118" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="277" pin=14"/></net>

<net id="481"><net_src comp="124" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="277" pin=13"/></net>

<net id="486"><net_src comp="130" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="277" pin=12"/></net>

<net id="491"><net_src comp="136" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="277" pin=11"/></net>

<net id="496"><net_src comp="142" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="277" pin=10"/></net>

<net id="501"><net_src comp="148" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="277" pin=9"/></net>

<net id="506"><net_src comp="154" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="277" pin=8"/></net>

<net id="511"><net_src comp="160" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="277" pin=7"/></net>

<net id="516"><net_src comp="166" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="277" pin=6"/></net>

<net id="521"><net_src comp="172" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="277" pin=5"/></net>

<net id="526"><net_src comp="178" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="531"><net_src comp="184" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="277" pin=3"/></net>

<net id="536"><net_src comp="190" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="541"><net_src comp="196" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="546"><net_src comp="317" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="229" pin=32"/></net>

<net id="551"><net_src comp="321" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="556"><net_src comp="325" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="561"><net_src comp="329" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="566"><net_src comp="333" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="229" pin=6"/></net>

<net id="571"><net_src comp="337" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="229" pin=8"/></net>

<net id="576"><net_src comp="341" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="229" pin=10"/></net>

<net id="581"><net_src comp="345" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="229" pin=12"/></net>

<net id="586"><net_src comp="349" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="229" pin=14"/></net>

<net id="591"><net_src comp="353" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="229" pin=16"/></net>

<net id="596"><net_src comp="357" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="229" pin=18"/></net>

<net id="601"><net_src comp="361" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="229" pin=20"/></net>

<net id="606"><net_src comp="365" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="229" pin=22"/></net>

<net id="611"><net_src comp="369" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="229" pin=24"/></net>

<net id="616"><net_src comp="373" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="229" pin=26"/></net>

<net id="621"><net_src comp="377" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="229" pin=28"/></net>

<net id="626"><net_src comp="381" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="229" pin=30"/></net>

<net id="634"><net_src comp="391" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="639"><net_src comp="397" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="647"><net_src comp="411" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="270" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 }
	Port: KeccakF_RoundConstan | {}
 - Input state : 
	Port: keccak_squeezeblocks : s_0_read | {1 }
	Port: keccak_squeezeblocks : s_1_read | {1 }
	Port: keccak_squeezeblocks : s_2_read | {1 }
	Port: keccak_squeezeblocks : s_3_read | {1 }
	Port: keccak_squeezeblocks : s_4_read | {1 }
	Port: keccak_squeezeblocks : s_5_read | {1 }
	Port: keccak_squeezeblocks : s_6_read | {1 }
	Port: keccak_squeezeblocks : s_7_read | {1 }
	Port: keccak_squeezeblocks : s_8_read | {1 }
	Port: keccak_squeezeblocks : s_9_read | {1 }
	Port: keccak_squeezeblocks : s_10_read | {1 }
	Port: keccak_squeezeblocks : s_11_read | {1 }
	Port: keccak_squeezeblocks : s_12_read | {1 }
	Port: keccak_squeezeblocks : s_13_read | {1 }
	Port: keccak_squeezeblocks : s_14_read | {1 }
	Port: keccak_squeezeblocks : s_15_read | {1 }
	Port: keccak_squeezeblocks : s_16_read | {1 }
	Port: keccak_squeezeblocks : KeccakF_RoundConstan | {1 2 }
  - Chain level:
	State 1
	State 2
		newret : 1
		newret1 : 1
		newret3 : 1
		newret5 : 1
		newret7 : 1
		newret9 : 1
		newret2 : 1
		newret4 : 1
		newret6 : 1
		newret8 : 1
		newret10 : 1
		newret11 : 1
		newret12 : 1
		newret13 : 1
		newret14 : 1
		newret15 : 1
		newret16 : 1
	State 3
		tmp_s : 1
		i_4 : 1
		StgValue_46 : 2
		tmp_4 : 1
		StgValue_48 : 1
		u_assign : 2
	State 4
		exitcond_i : 1
		i_2 : 1
		StgValue_72 : 2
		tmp : 1
		tmp_1_i : 2
		tmp_2_i : 3
		tmp_3_i : 4
		tmp_1 : 5
		tmp_5_i_cast : 1
		sum_i : 2
		sum_i_cast : 3
		out_addr : 4
		StgValue_83 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_KeccakF1600_StatePer_fu_277 |   8.5   |   4308  |  16244  |
|----------|---------------------------------|---------|---------|---------|
|   lshr   |          tmp_3_i_fu_433         |    0    |    0    |   182   |
|----------|---------------------------------|---------|---------|---------|
|          |            i_4_fu_391           |    0    |    0    |    15   |
|    add   |            i_2_fu_411           |    0    |    0    |    13   |
|          |           sum_i_fu_448          |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |           tmp_s_fu_385          |    0    |    0    |    11   |
|          |        exitcond_i_fu_405        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |     s_16_read_1_read_fu_100     |    0    |    0    |    0    |
|          |     s_15_read_1_read_fu_106     |    0    |    0    |    0    |
|          |     s_14_read_1_read_fu_112     |    0    |    0    |    0    |
|          |     s_13_read_1_read_fu_118     |    0    |    0    |    0    |
|          |     s_12_read_1_read_fu_124     |    0    |    0    |    0    |
|          |     s_11_read_1_read_fu_130     |    0    |    0    |    0    |
|          |     s_10_read_1_read_fu_136     |    0    |    0    |    0    |
|          |      s_9_read_1_read_fu_142     |    0    |    0    |    0    |
|   read   |      s_8_read_1_read_fu_148     |    0    |    0    |    0    |
|          |      s_7_read_1_read_fu_154     |    0    |    0    |    0    |
|          |      s_6_read_1_read_fu_160     |    0    |    0    |    0    |
|          |      s_5_read_1_read_fu_166     |    0    |    0    |    0    |
|          |      s_4_read_1_read_fu_172     |    0    |    0    |    0    |
|          |      s_3_read_1_read_fu_178     |    0    |    0    |    0    |
|          |      s_2_read_1_read_fu_184     |    0    |    0    |    0    |
|          |      s_1_read_1_read_fu_190     |    0    |    0    |    0    |
|          |      s_0_read_1_read_fu_196     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          newret_fu_317          |    0    |    0    |    0    |
|          |          newret1_fu_321         |    0    |    0    |    0    |
|          |          newret3_fu_325         |    0    |    0    |    0    |
|          |          newret5_fu_329         |    0    |    0    |    0    |
|          |          newret7_fu_333         |    0    |    0    |    0    |
|          |          newret9_fu_337         |    0    |    0    |    0    |
|          |          newret2_fu_341         |    0    |    0    |    0    |
|          |          newret4_fu_345         |    0    |    0    |    0    |
|extractvalue|          newret6_fu_349         |    0    |    0    |    0    |
|          |          newret8_fu_353         |    0    |    0    |    0    |
|          |         newret10_fu_357         |    0    |    0    |    0    |
|          |         newret11_fu_361         |    0    |    0    |    0    |
|          |         newret12_fu_365         |    0    |    0    |    0    |
|          |         newret13_fu_369         |    0    |    0    |    0    |
|          |         newret14_fu_373         |    0    |    0    |    0    |
|          |         newret15_fu_377         |    0    |    0    |    0    |
|          |         newret16_fu_381         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_4_fu_397          |    0    |    0    |    0    |
|          |          tmp_1_i_fu_421         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |            tmp_fu_417           |    0    |    0    |    0    |
|          |           tmp_1_fu_439          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_2_i_fu_429         |    0    |    0    |    0    |
|   zext   |       tmp_5_i_cast_fu_444       |    0    |    0    |    0    |
|          |        sum_i_cast_fu_453        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |   8.5   |   4308  |  16489  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_2_reg_644    |    4   |
|    i_4_reg_631    |    5   |
|    i_i_reg_266    |    4   |
|     i_reg_215     |    5   |
|  newret10_reg_593 |   64   |
|  newret11_reg_598 |   64   |
|  newret12_reg_603 |   64   |
|  newret13_reg_608 |   64   |
|  newret14_reg_613 |   64   |
|  newret15_reg_618 |   64   |
|  newret16_reg_623 |   64   |
|  newret1_reg_548  |   64   |
|  newret2_reg_573  |   64   |
|  newret3_reg_553  |   64   |
|  newret4_reg_578  |   64   |
|  newret5_reg_558  |   64   |
|  newret6_reg_583  |   64   |
|  newret7_reg_563  |   64   |
|  newret8_reg_588  |   64   |
|  newret9_reg_568  |   64   |
|   newret_reg_543  |   64   |
| s_0_read_1_reg_538|   64   |
|s_10_read_1_reg_488|   64   |
|s_11_read_1_reg_483|   64   |
|s_12_read_1_reg_478|   64   |
|s_13_read_1_reg_473|   64   |
|s_14_read_1_reg_468|   64   |
|s_15_read_1_reg_463|   64   |
|s_16_read_1_reg_458|   64   |
| s_1_read_1_reg_533|   64   |
| s_2_read_1_reg_528|   64   |
| s_3_read_1_reg_523|   64   |
| s_4_read_1_reg_518|   64   |
| s_5_read_1_reg_513|   64   |
| s_6_read_1_reg_508|   64   |
| s_7_read_1_reg_503|   64   |
| s_8_read_1_reg_498|   64   |
| s_9_read_1_reg_493|   64   |
|   tmp_4_reg_636   |    8   |
|  u_assign_reg_226 |   64   |
+-------------------+--------+
|       Total       |  2266  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_KeccakF1600_StatePer_fu_277 |  p1  |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p2  |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p3  |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p4  |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p5  |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p6  |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p7  |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p8  |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p9  |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p10 |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p11 |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p12 |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p13 |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p14 |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p15 |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p16 |   2  |  64  |   128  ||    9    |
| grp_KeccakF1600_StatePer_fu_277 |  p17 |   2  |  64  |   128  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |  2176  ||  14.45  ||   153   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |  4308  |  16489 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   153  |
|  Register |    -   |  2266  |    -   |
+-----------+--------+--------+--------+
|   Total   |   22   |  6574  |  16642 |
+-----------+--------+--------+--------+
