{"gems":{"name":"rggen","downloads":116961,"version":"0.36.0","version_created_at":"2026-01-07T06:26:16.896Z","version_downloads":32,"platform":"ruby","authors":"Taichi Ishitani","info":"RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers.\nIt will automatically generate source code related to control and status registers (CSR),\ne.g. SytemVerilog RTL, UVM RAL model, C header file, Wiki documents, from human readable register map specifications.\n","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"ab502ff703d2c98d6123cbc4649f7810ffddae59717b335df50e777d67ba9616","spec_sha":"218b4ab3fc488cb4d4bf6953bd1e6f6d6d8b88042e3c587714ede2480a3127d8","project_uri":"https://rubygems.org/gems/rggen","gem_uri":"https://rubygems.org/gems/rggen-0.36.0.gem","homepage_uri":"https://github.com/rggen/rggen","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[],"runtime":[{"name":"rggen-c-header","requirements":"~> 0.7.0"},{"name":"rggen-core","requirements":"~> 0.36.0"},{"name":"rggen-default-register-map","requirements":"~> 0.36.0"},{"name":"rggen-markdown","requirements":"~> 0.28.0"},{"name":"rggen-spreadsheet-loader","requirements":"~> 0.27.0"},{"name":"rggen-systemverilog","requirements":"~> 0.36.0"}]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen"}