

================================================================
== Vitis HLS Report for 'pip_edges'
================================================================
* Date:           Tue May 31 13:30:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  70.000 ns|  70.000 ns|   15|   15|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                         |               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |     Module    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pip_crossing2_fu_93  |pip_crossing2  |       10|       10|  50.000 ns|  50.000 ns|   11|   11|      yes|
        +-------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 15, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%edges_addr = getelementptr i18 %edges, i64 0, i64 0" [pip_kernel.cpp:124]   --->   Operation 16 'getelementptr' 'edges_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.23ns)   --->   "%edges_load = load i7 %edges_addr" [pip_kernel.cpp:124]   --->   Operation 17 'load' 'edges_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%edges_addr_1 = getelementptr i18 %edges, i64 0, i64 1" [pip_kernel.cpp:124]   --->   Operation 18 'getelementptr' 'edges_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%edges_load_1 = load i7 %edges_addr_1" [pip_kernel.cpp:124]   --->   Operation 19 'load' 'edges_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 20 [1/2] (1.23ns)   --->   "%edges_load = load i7 %edges_addr" [pip_kernel.cpp:124]   --->   Operation 20 'load' 'edges_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_2 : Operation 21 [1/2] (1.23ns)   --->   "%edges_load_1 = load i7 %edges_addr_1" [pip_kernel.cpp:124]   --->   Operation 21 'load' 'edges_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%edges_addr_2 = getelementptr i18 %edges, i64 0, i64 2" [pip_kernel.cpp:124]   --->   Operation 22 'getelementptr' 'edges_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.23ns)   --->   "%edges_load_2 = load i7 %edges_addr_2" [pip_kernel.cpp:124]   --->   Operation 23 'load' 'edges_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%edges_addr_3 = getelementptr i18 %edges, i64 0, i64 3" [pip_kernel.cpp:124]   --->   Operation 24 'getelementptr' 'edges_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.23ns)   --->   "%edges_load_3 = load i7 %edges_addr_3" [pip_kernel.cpp:124]   --->   Operation 25 'load' 'edges_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 26 [1/2] (1.23ns)   --->   "%edges_load_2 = load i7 %edges_addr_2" [pip_kernel.cpp:124]   --->   Operation 26 'load' 'edges_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_3 : Operation 27 [1/2] (1.23ns)   --->   "%edges_load_3 = load i7 %edges_addr_3" [pip_kernel.cpp:124]   --->   Operation 27 'load' 'edges_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 3.39>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%py_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %py" [pip_kernel.cpp:124]   --->   Operation 28 'read' 'py_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%px_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %px" [pip_kernel.cpp:124]   --->   Operation 29 'read' 'px_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [11/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 30 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 31 [10/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 31 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 32 [9/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 32 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.39>
ST_7 : Operation 33 [8/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 33 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.39>
ST_8 : Operation 34 [7/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 34 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.39>
ST_9 : Operation 35 [6/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 35 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.39>
ST_10 : Operation 36 [5/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 36 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 37 [4/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 37 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.39>
ST_12 : Operation 38 [3/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 38 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.39>
ST_13 : Operation 39 [2/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 39 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.39>
ST_14 : Operation 40 [1/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 40 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.78>
ST_15 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %edges, void @empty_3, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln886)   --->   "%tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %acc, i1 %acc"   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln886)   --->   "%tmp_cast = zext i2 %tmp"   --->   Operation 43 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln886)   --->   "%select_ln886 = select i1 %acc, i6 29, i6 0"   --->   Operation 44 'select' 'select_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 45 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln886 = add i6 %select_ln886, i6 %tmp_cast"   --->   Operation 45 'add' 'add_ln886' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln134 = ret i6 %add_ln886" [pip_kernel.cpp:134]   --->   Operation 46 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ px]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ py]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edges]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ div_table_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
edges_addr        (getelementptr ) [ 0010000000000000]
edges_addr_1      (getelementptr ) [ 0010000000000000]
edges_load        (load          ) [ 0001111111100000]
edges_load_1      (load          ) [ 0001100000000000]
edges_addr_2      (getelementptr ) [ 0001000000000000]
edges_addr_3      (getelementptr ) [ 0001000000000000]
edges_load_2      (load          ) [ 0000111111100000]
edges_load_3      (load          ) [ 0000100000000000]
py_read           (read          ) [ 0000000000000000]
px_read           (read          ) [ 0000011111111110]
acc               (call          ) [ 0000000000000001]
specinterface_ln0 (specinterface ) [ 0000000000000000]
tmp               (bitconcatenate) [ 0000000000000000]
tmp_cast          (zext          ) [ 0000000000000000]
select_ln886      (select        ) [ 0000000000000000]
add_ln886         (add           ) [ 0000000000000000]
ret_ln134         (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="px">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="px"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="py">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="py"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edges">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edges"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="div_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div_table_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pip_crossing2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="py_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="18" slack="0"/>
<pin id="38" dir="0" index="1" bw="18" slack="0"/>
<pin id="39" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="py_read/4 "/>
</bind>
</comp>

<comp id="42" class="1004" name="px_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="18" slack="0"/>
<pin id="44" dir="0" index="1" bw="18" slack="0"/>
<pin id="45" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="px_read/4 "/>
</bind>
</comp>

<comp id="48" class="1004" name="edges_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="18" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edges_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="61" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="62" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="63" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="18" slack="1"/>
<pin id="64" dir="1" index="7" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edges_load/1 edges_load_1/1 edges_load_2/2 edges_load_3/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="edges_addr_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="18" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edges_addr_1/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="edges_addr_2_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="18" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edges_addr_2/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="edges_addr_3_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="18" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edges_addr_3/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_pip_crossing2_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="18" slack="0"/>
<pin id="96" dir="0" index="2" bw="18" slack="0"/>
<pin id="97" dir="0" index="3" bw="18" slack="2"/>
<pin id="98" dir="0" index="4" bw="18" slack="2"/>
<pin id="99" dir="0" index="5" bw="18" slack="1"/>
<pin id="100" dir="0" index="6" bw="18" slack="1"/>
<pin id="101" dir="0" index="7" bw="18" slack="0"/>
<pin id="102" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="acc/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="1"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/15 "/>
</bind>
</comp>

<comp id="117" class="1004" name="select_ln886_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="6" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln886/15 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln886_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="2" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/15 "/>
</bind>
</comp>

<comp id="130" class="1005" name="edges_addr_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="1"/>
<pin id="132" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="edges_addr "/>
</bind>
</comp>

<comp id="135" class="1005" name="edges_addr_1_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="1"/>
<pin id="137" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="edges_addr_1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="edges_load_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="18" slack="2"/>
<pin id="142" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="edges_load "/>
</bind>
</comp>

<comp id="145" class="1005" name="edges_load_1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="18" slack="2"/>
<pin id="147" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="edges_load_1 "/>
</bind>
</comp>

<comp id="150" class="1005" name="edges_addr_2_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="edges_addr_2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="edges_addr_3_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="1"/>
<pin id="157" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="edges_addr_3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="edges_load_2_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="18" slack="1"/>
<pin id="162" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="edges_load_2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="edges_load_3_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="18" slack="1"/>
<pin id="167" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="edges_load_3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="px_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="18" slack="1"/>
<pin id="172" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="px_read "/>
</bind>
</comp>

<comp id="175" class="1005" name="acc_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="65"><net_src comp="48" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="74"><net_src comp="66" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="83"><net_src comp="75" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="92"><net_src comp="84" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="42" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="36" pin="2"/><net_sink comp="93" pin=2"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="93" pin=7"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="107" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="113" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="48" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="138"><net_src comp="66" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="143"><net_src comp="56" pin="7"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="93" pin=3"/></net>

<net id="148"><net_src comp="56" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="153"><net_src comp="75" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="158"><net_src comp="84" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="163"><net_src comp="56" pin="7"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="93" pin=5"/></net>

<net id="168"><net_src comp="56" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="93" pin=6"/></net>

<net id="173"><net_src comp="42" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="178"><net_src comp="93" pin="8"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="117" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pip_edges : px | {4 }
	Port: pip_edges : py | {4 }
	Port: pip_edges : edges | {1 2 3 }
	Port: pip_edges : div_table_V | {5 6 }
  - Chain level:
	State 1
		edges_load : 1
		edges_load_1 : 1
	State 2
		edges_load_2 : 1
		edges_load_3 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		tmp_cast : 1
		add_ln886 : 2
		ret_ln134 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   | grp_pip_crossing2_fu_93 |    2    |  1.708  |   248   |   583   |
|----------|-------------------------|---------|---------|---------|---------|
|    add   |     add_ln886_fu_124    |    0    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|---------|
|  select  |   select_ln886_fu_117   |    0    |    0    |    0    |    6    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |    py_read_read_fu_36   |    0    |    0    |    0    |    0    |
|          |    px_read_read_fu_42   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|bitconcatenate|        tmp_fu_107       |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   zext   |     tmp_cast_fu_113     |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    2    |  1.708  |   248   |   602   |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     acc_reg_175    |    1   |
|edges_addr_1_reg_135|    7   |
|edges_addr_2_reg_150|    7   |
|edges_addr_3_reg_155|    7   |
| edges_addr_reg_130 |    7   |
|edges_load_1_reg_145|   18   |
|edges_load_2_reg_160|   18   |
|edges_load_3_reg_165|   18   |
| edges_load_reg_140 |   18   |
|   px_read_reg_170  |   18   |
+--------------------+--------+
|        Total       |   119  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_56    |  p0  |   4  |   7  |   28   ||    20   |
|     grp_access_fu_56    |  p2  |   4  |   0  |    0   ||    20   |
| grp_pip_crossing2_fu_93 |  p1  |   2  |  18  |   36   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   64   ||  1.477  ||    49   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    1   |   248  |   602  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   49   |
|  Register |    -   |    -   |   119  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   367  |   651  |
+-----------+--------+--------+--------+--------+
