/// Auto-generated register definitions for SYSCFG
/// Family: rp2040
/// Vendor: Raspberry Pi
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::raspberrypi::rp2040::syscfg {

// ============================================================================
// SYSCFG - Register block for various chip control signals
// Base Address: 0x40004000
// ============================================================================

/// SYSCFG Register Structure
struct SYSCFG_Registers {

    /// Processor core 0 NMI source mask\n Set a bit high to enable NMI from that IRQ
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PROC0_NMI_MASK;

    /// Processor core 1 NMI source mask\n Set a bit high to enable NMI from that IRQ
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PROC1_NMI_MASK;

    /// Configuration for processors
    /// Offset: 0x0008
    /// Reset value: 0x10000000
    volatile uint32_t PROC_CONFIG;

    /// For each bit, if 1, bypass the input synchronizer between that GPIO\n and the GPIO input register in the SIO. The input synchronizers should\n generally be unbypassed, to avoid injecting metastabilities into processors.\n If you're feeling brave, you can bypass to save two cycles of input\n latency. This register applies to GPIO 0...29.
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t PROC_IN_SYNC_BYPASS;

    /// For each bit, if 1, bypass the input synchronizer between that GPIO\n and the GPIO input register in the SIO. The input synchronizers should\n generally be unbypassed, to avoid injecting metastabilities into processors.\n If you're feeling brave, you can bypass to save two cycles of input\n latency. This register applies to GPIO 30...35 (the QSPI IOs).
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    volatile uint32_t PROC_IN_SYNC_BYPASS_HI;

    /// Directly control the SWD debug port of either processor
    /// Offset: 0x0014
    /// Reset value: 0x00000066
    volatile uint32_t DBGFORCE;

    /// Control power downs to memories. Set high to power down memories.\n Use with extreme caution
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    volatile uint32_t MEMPOWERDOWN;
};

static_assert(sizeof(SYSCFG_Registers) >= 28, "SYSCFG_Registers size mismatch");

/// SYSCFG peripheral instance
inline SYSCFG_Registers* SYSCFG() {
    return reinterpret_cast<SYSCFG_Registers*>(0x40004000);
}

}  // namespace alloy::hal::raspberrypi::rp2040::syscfg
