<div align="center"><h1> 🚀 Day 4: GLS, Synthesis-Simulation Mismatch & Blocking/Non-blocking Statements </h1></div> 


<div align="justify"><b>Welcome to Day 4 of the RISC-V Reference SoC Tapeout Program! 🎉 Today you'll explore Gate Level Simulation (GLS), uncover synthesis-simulation mismatches, and master blocking vs non-blocking statements in Verilog! ⚡💻</b></div>
 
### Table of Content
1️⃣ **GLS Concepts & Flow** 🏗  
2️⃣ **Synthesis-Simulation Mismatch** 🔄  
3️⃣ **Blocking vs Non-Blocking Statements in Verilog** ⏩⏸  
4️⃣ **Caveats with Blocking Statements** ⚡  

1️⃣ **GLS Concepts & Flow** 🏗  

### What is GLS


## 👉 Learning Outcome  
- Run GLS on your synthesized design 🛠  
- Detect and fix synthesis-simulation mismatches 🕵️  
- Write robust RTL using correct assignment styles 🏆  
