<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>yuv_filter</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.960</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>240434</Best-caseLatency>
            <Average-caseLatency>4708554</Average-caseLatency>
            <Worst-caseLatency>14749474</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.404 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>47.086 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.147 sec</Worst-caseRealTimeLatency>
            <Interval-min>240435</Interval-min>
            <Interval-max>14749475</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>12288</BRAM_18K>
            <DSP>9</DSP>
            <FF>942</FF>
            <LUT>1680</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>yuv_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_address0</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_ce0</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch1_q0</name>
            <Object>in_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_address0</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_ce0</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch2_q0</name>
            <Object>in_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_address0</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_ce0</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_channels_ch3_q0</name>
            <Object>in_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_width</name>
            <Object>in_width</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_height</name>
            <Object>in_height</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_address0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_ce0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_we0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch1_d0</name>
            <Object>out_channels_ch1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_address0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_ce0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_we0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch2_d0</name>
            <Object>out_channels_ch2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_address0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_ce0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_we0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_channels_ch3_d0</name>
            <Object>out_channels_ch3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_width</name>
            <Object>out_width</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_width_ap_vld</name>
            <Object>out_width</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_height</name>
            <Object>out_height</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_height_ap_vld</name>
            <Object>out_height</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_scale</name>
            <Object>Y_scale</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>U_scale</name>
            <Object>U_scale</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_scale</name>
            <Object>V_scale</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>yuv_filter</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_rgb2yuv_1_fu_126</InstName>
                    <ModuleName>rgb2yuv_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>126</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_44</InstName>
                            <ModuleName>rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln52_fu_233_p2 x_5_fu_274_p2 mac_muladd_8ns_5ns_9ns_13_4_1_U3 add_ln60_fu_470_p2 add_ln60_3_fu_350_p2 mac_muladd_8ns_5ns_9ns_13_4_1_U3 out_channels_ch1_d0 mac_muladd_8ns_7s_16s_16_4_1_U4 mul_8ns_8s_16_1_1_U1 sub_ln61_fu_392_p2 mac_muladd_8ns_7s_16s_16_4_1_U4 mac_muladd_8ns_7ns_16ns_16_4_1_U5 mul_8ns_8s_16_1_1_U2 sub_ln62_fu_404_p2 mac_muladd_8ns_7ns_16ns_16_4_1_U5 add_ln62_2_fu_524_p2 y_fu_255_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_mul_16ns_16ns_32_4_1_U18</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_yuv_scale_fu_146</InstName>
                    <ModuleName>yuv_scale</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>146</ID>
                    <BindInstances>x_2_fu_224_p2 add_ln142_fu_246_p2 y_1_fu_267_p2 add_ln142_1_fu_277_p2 mul_8ns_8ns_15_1_1_U28 mul_8ns_8ns_15_1_1_U29 mul_8ns_8ns_15_1_1_U30</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_yuv2rgb_1_fu_164</InstName>
                    <ModuleName>yuv2rgb_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>164</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_44</InstName>
                            <ModuleName>yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln93_fu_239_p2 x_4_fu_280_p2 C_fu_345_p2 mac_muladd_9s_9ns_8ns_18_4_1_U43 mac_muladd_8s_9ns_18s_18_4_1_U44 mac_muladd_9s_9ns_8ns_18_4_1_U43 mac_muladd_8s_9ns_18s_18_4_1_U44 mac_muladd_8s_8s_18s_18_4_1_U46 mac_muladd_8s_9s_18s_18_4_1_U45 mac_muladd_8s_9s_18s_18_4_1_U45 mac_muladd_8s_8s_18s_18_4_1_U46 add_ln106_1_fu_401_p2 add_ln106_fu_410_p2 y_2_fu_261_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_mul_16ns_16ns_32_4_1_U59</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>p_yuv_channels_ch1_U p_yuv_channels_ch2_U p_yuv_channels_ch3_U p_scale_channels_ch1_U p_scale_channels_ch2_U p_scale_channels_ch3_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y</Name>
            <Loops>
                <RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.960</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40008</Best-caseLatency>
                    <Average-caseLatency>784408</Average-caseLatency>
                    <Worst-caseLatency>2457608</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40008 ~ 2457608</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y>
                        <Name>RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y</Name>
                        <TripCount>
                            <range>
                                <min>40000</min>
                                <max>2457600</max>
                            </range>
                        </TripCount>
                        <Latency>40006 ~ 2457606</Latency>
                        <AbsoluteTimeLatency>0.400 ms ~ 24.576 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>358</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>616</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_233_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="x_5_fu_274_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52" URAM="0" VARIABLE="x_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_9ns_13_4_1_U3" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60" URAM="0" VARIABLE="mul_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_470_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_3_fu_350_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60" URAM="0" VARIABLE="add_ln60_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_9ns_13_4_1_U3" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60" URAM="0" VARIABLE="add_ln60_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="out_channels_ch1_d0" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60" URAM="0" VARIABLE="Y"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7s_16s_16_4_1_U4" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61" URAM="0" VARIABLE="mul_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U1" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61" URAM="0" VARIABLE="mul_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_392_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61" URAM="0" VARIABLE="sub_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7s_16s_16_4_1_U4" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_16ns_16_4_1_U5" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62" URAM="0" VARIABLE="mul_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62" URAM="0" VARIABLE="mul_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln62_fu_404_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62" URAM="0" VARIABLE="sub_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_16ns_16_4_1_U5" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_524_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62" URAM="0" VARIABLE="add_ln62_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="y_fu_255_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55" URAM="0" VARIABLE="y"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rgb2yuv_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.960</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40013</Best-caseLatency>
                    <Average-caseLatency>784413</Average-caseLatency>
                    <Worst-caseLatency>2457613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40013 ~ 2457613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>397</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>653</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U18" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:38" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yuv_scale</Name>
            <Loops>
                <YUV_SCALE_LOOP_X>
                    <YUV_SCALE_LOOP_Y/>
                </YUV_SCALE_LOOP_X>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160401</Best-caseLatency>
                    <Average-caseLatency>3139721</Average-caseLatency>
                    <Worst-caseLatency>9834241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.604 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.397 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.342 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>160401 ~ 9834241</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <YUV_SCALE_LOOP_X>
                        <Name>YUV_SCALE_LOOP_X</Name>
                        <TripCount>
                            <range>
                                <min>200</min>
                                <max>1920</max>
                            </range>
                        </TripCount>
                        <Latency>160400 ~ 9834240</Latency>
                        <AbsoluteTimeLatency>1.604 ms ~ 98.342 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>802</min>
                                <max>5122</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>802 ~ 5122</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <YUV_SCALE_LOOP_Y>
                            <Name>YUV_SCALE_LOOP_Y</Name>
                            <TripCount>
                                <range>
                                    <min>200</min>
                                    <max>1280</max>
                                </range>
                            </TripCount>
                            <Latency>800 ~ 5120</Latency>
                            <AbsoluteTimeLatency>8.000 us ~ 51.200 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </YUV_SCALE_LOOP_Y>
                    </YUV_SCALE_LOOP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>178</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>308</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV_SCALE_LOOP_X" OPTYPE="add" PRAGMA="" RTLNAME="x_2_fu_224_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:134" URAM="0" VARIABLE="x_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV_SCALE_LOOP_X" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_246_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV_SCALE_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="y_1_fu_267_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:138" URAM="0" VARIABLE="y_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV_SCALE_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_1_fu_277_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:142" URAM="0" VARIABLE="add_ln142_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U28" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:145" URAM="0" VARIABLE="mul_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U29" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:146" URAM="0" VARIABLE="mul_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="YUV_SCALE_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U30" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:147" URAM="0" VARIABLE="mul_ln147"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y</Name>
            <Loops>
                <YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.960</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40010</Best-caseLatency>
                    <Average-caseLatency>784410</Average-caseLatency>
                    <Worst-caseLatency>2457610</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40010 ~ 2457610</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y>
                        <Name>YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y</Name>
                        <TripCount>
                            <range>
                                <min>40000</min>
                                <max>2457600</max>
                            </range>
                        </TripCount>
                        <Latency>40008 ~ 2457608</Latency>
                        <AbsoluteTimeLatency>0.400 ms ~ 24.576 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>255</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>423</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_239_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="x_4_fu_280_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:93" URAM="0" VARIABLE="x_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="C_fu_345_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:101" URAM="0" VARIABLE="C"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9ns_8ns_18_4_1_U43" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104" URAM="0" VARIABLE="mul_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_9ns_18s_18_4_1_U44" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104" URAM="0" VARIABLE="mul_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9ns_8ns_18_4_1_U43" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_9ns_18s_18_4_1_U44" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104" URAM="0" VARIABLE="add_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_18s_18_4_1_U46" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105" URAM="0" VARIABLE="mul_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_9s_18s_18_4_1_U45" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105" URAM="0" VARIABLE="mul_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_9s_18s_18_4_1_U45" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_18s_18_4_1_U46" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_401_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106" URAM="0" VARIABLE="add_ln106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_410_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y" OPTYPE="add" PRAGMA="" RTLNAME="y_2_fu_261_p2" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:96" URAM="0" VARIABLE="y_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yuv2rgb_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.960</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40015</Best-caseLatency>
                    <Average-caseLatency>784415</Average-caseLatency>
                    <Worst-caseLatency>2457615</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.844 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40015 ~ 2457615</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>294</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>460</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U59" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yuv_filter</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.960</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>240434</Best-caseLatency>
                    <Average-caseLatency>4708554</Average-caseLatency>
                    <Worst-caseLatency>14749474</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.404 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.086 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.147 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>240435 ~ 14749475</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12288</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>4388</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>942</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1680</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2048" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_yuv_channels_ch1_U" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:19" URAM="0" VARIABLE="p_yuv_channels_ch1"/>
                <BindNode BINDTYPE="storage" BRAM="2048" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_yuv_channels_ch2_U" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:19" URAM="0" VARIABLE="p_yuv_channels_ch2"/>
                <BindNode BINDTYPE="storage" BRAM="2048" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_yuv_channels_ch3_U" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:19" URAM="0" VARIABLE="p_yuv_channels_ch3"/>
                <BindNode BINDTYPE="storage" BRAM="2048" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_scale_channels_ch1_U" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:20" URAM="0" VARIABLE="p_scale_channels_ch1"/>
                <BindNode BINDTYPE="storage" BRAM="2048" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_scale_channels_ch2_U" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:20" URAM="0" VARIABLE="p_scale_channels_ch2"/>
                <BindNode BINDTYPE="storage" BRAM="2048" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_scale_channels_ch3_U" SOURCE="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:20" URAM="0" VARIABLE="p_scale_channels_ch3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_dataflow default_channel="fifo" strict_mode="error"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="*" srcSize="58982432">
            <hwRefs>
                <hwRef type="port" interface="in_channels_ch1_address0" name="in_channels_ch1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch1_ce0" name="in_channels_ch1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch1_q0" name="in_channels_ch1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_channels_ch2_address0" name="in_channels_ch2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_ce0" name="in_channels_ch2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch2_q0" name="in_channels_ch2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_channels_ch3_address0" name="in_channels_ch3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_ce0" name="in_channels_ch3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_channels_ch3_q0" name="in_channels_ch3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_width" name="in_width" usage="data" direction="in"/>
                <hwRef type="port" interface="in_height" name="in_height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="*" srcSize="58982432">
            <hwRefs>
                <hwRef type="port" interface="out_channels_ch1_address0" name="out_channels_ch1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_ce0" name="out_channels_ch1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_we0" name="out_channels_ch1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch1_d0" name="out_channels_ch1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_address0" name="out_channels_ch2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_ce0" name="out_channels_ch2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_we0" name="out_channels_ch2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch2_d0" name="out_channels_ch2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_address0" name="out_channels_ch3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_ce0" name="out_channels_ch3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_we0" name="out_channels_ch3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_channels_ch3_d0" name="out_channels_ch3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_width" name="out_width" usage="data" direction="out"/>
                <hwRef type="port" interface="out_width_ap_vld" name="out_width_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_height" name="out_height" usage="data" direction="out"/>
                <hwRef type="port" interface="out_height_ap_vld" name="out_height_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_scale" index="2" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="Y_scale" name="Y_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="U_scale" index="3" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="U_scale" name="U_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="V_scale" index="4" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="V_scale" name="V_scale" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_channels_ch1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="in_channels_ch3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_channels_ch3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_channels_ch3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_channels_ch3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_width" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_width">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_width</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_height" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="in_height">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_height</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="out_channels_ch3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_channels_ch3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_channels_ch3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_channels_ch3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_width" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_width">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_width</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_height" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_height">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_height</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_scale" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="Y_scale">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_scale</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Y_scale"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="U_scale" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="U_scale">DATA</portMap>
            </portMaps>
            <ports>
                <port>U_scale</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="U_scale"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="V_scale" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="V_scale">DATA</portMap>
            </portMaps>
            <ports>
                <port>V_scale</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="V_scale"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="in_channels_ch1_address0">22, , </column>
                    <column name="in_channels_ch1_q0">8, , </column>
                    <column name="in_channels_ch2_address0">22, , </column>
                    <column name="in_channels_ch2_q0">8, , </column>
                    <column name="in_channels_ch3_address0">22, , </column>
                    <column name="in_channels_ch3_q0">8, , </column>
                    <column name="out_channels_ch1_address0">22, , </column>
                    <column name="out_channels_ch1_d0">8, , </column>
                    <column name="out_channels_ch2_address0">22, , </column>
                    <column name="out_channels_ch2_d0">8, , </column>
                    <column name="out_channels_ch3_address0">22, , </column>
                    <column name="out_channels_ch3_d0">8, , </column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="U_scale">ap_none, 8, , </column>
                    <column name="V_scale">ap_none, 8, , </column>
                    <column name="Y_scale">ap_none, 8, , </column>
                    <column name="in_height">ap_none, 16, , </column>
                    <column name="in_width">ap_none, 16, , </column>
                    <column name="out_height">ap_none, 16, , </column>
                    <column name="out_width">ap_none, 16, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, pointer</column>
                    <column name="out">out, pointer</column>
                    <column name="Y_scale">in, unsigned char</column>
                    <column name="U_scale">in, unsigned char</column>
                    <column name="V_scale">in, unsigned char</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="in">in_channels_ch1_address0, port, offset, </column>
                    <column name="in">in_channels_ch1_ce0, port, , </column>
                    <column name="in">in_channels_ch1_q0, port, , </column>
                    <column name="in">in_channels_ch2_address0, port, offset, </column>
                    <column name="in">in_channels_ch2_ce0, port, , </column>
                    <column name="in">in_channels_ch2_q0, port, , </column>
                    <column name="in">in_channels_ch3_address0, port, offset, </column>
                    <column name="in">in_channels_ch3_ce0, port, , </column>
                    <column name="in">in_channels_ch3_q0, port, , </column>
                    <column name="in">in_width, port, , </column>
                    <column name="in">in_height, port, , </column>
                    <column name="out">out_channels_ch1_address0, port, offset, </column>
                    <column name="out">out_channels_ch1_ce0, port, , </column>
                    <column name="out">out_channels_ch1_we0, port, , </column>
                    <column name="out">out_channels_ch1_d0, port, , </column>
                    <column name="out">out_channels_ch2_address0, port, offset, </column>
                    <column name="out">out_channels_ch2_ce0, port, , </column>
                    <column name="out">out_channels_ch2_we0, port, , </column>
                    <column name="out">out_channels_ch2_d0, port, , </column>
                    <column name="out">out_channels_ch3_address0, port, offset, </column>
                    <column name="out">out_channels_ch3_ce0, port, , </column>
                    <column name="out">out_channels_ch3_we0, port, , </column>
                    <column name="out">out_channels_ch3_d0, port, , </column>
                    <column name="out">out_width, port, , </column>
                    <column name="out">out_width_ap_vld, port, , </column>
                    <column name="out">out_height, port, , </column>
                    <column name="out">out_height_ap_vld, port, , </column>
                    <column name="Y_scale">Y_scale, port, , </column>
                    <column name="U_scale">U_scale, port, , </column>
                    <column name="V_scale">V_scale, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:36" status="valid" parentFunction="rgb2yuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:53" status="valid" parentFunction="rgb2yuv" variable="" isDirective="0" options="min=200 max=1920"/>
        <Pragma type="loop_tripcount" location="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:56" status="valid" parentFunction="rgb2yuv" variable="" isDirective="0" options="min=200 max=1280"/>
        <Pragma type="inline" location="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:75" status="valid" parentFunction="yuv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:94" status="valid" parentFunction="yuv2rgb" variable="" isDirective="0" options="min=200 max=1920"/>
        <Pragma type="loop_tripcount" location="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:97" status="valid" parentFunction="yuv2rgb" variable="" isDirective="0" options="min=200 max=1280"/>
        <Pragma type="inline" location="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:122" status="valid" parentFunction="yuv_scale" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:135" status="valid" parentFunction="yuv_scale" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:136" status="valid" parentFunction="yuv_scale" variable="" isDirective="0" options="min=200 max=1920"/>
        <Pragma type="pipeline" location="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:139" status="valid" parentFunction="yuv_scale" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:141" status="valid" parentFunction="yuv_scale" variable="" isDirective="0" options="min=200 max=1280"/>
    </PragmaReport>
</profile>

