// Seed: 936801531
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  tri  id_3;
  tri0 id_4;
  always @(id_4 or 1) begin : LABEL_0
    id_3 = 1'b0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6[1] = 1;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  final $display((id_2[1]), 1'b0);
endmodule
