
ProgramowanieMikrokontrolerow-labby3-Nowy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e0d0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020a0  0800e2a0  0800e2a0  0000f2a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010340  08010340  00012218  2**0
                  CONTENTS
  4 .ARM          00000008  08010340  08010340  00011340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010348  08010348  00012218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010348  08010348  00011348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801034c  0801034c  0001134c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000218  20000000  08010350  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a6c  20000218  08010568  00012218  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c84  08010568  00012c84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012218  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020b1d  00000000  00000000  00012248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004698  00000000  00000000  00032d65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c98  00000000  00000000  00037400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000162d  00000000  00000000  00039098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b536  00000000  00000000  0003a6c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023711  00000000  00000000  00065bfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001056cc  00000000  00000000  0008930c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018e9d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008c34  00000000  00000000  0018ea1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  00197650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000218 	.word	0x20000218
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e288 	.word	0x0800e288

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000021c 	.word	0x2000021c
 800020c:	0800e288 	.word	0x0800e288

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b96a 	b.w	8000fb4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	460c      	mov	r4, r1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d14e      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d04:	4694      	mov	ip, r2
 8000d06:	458c      	cmp	ip, r1
 8000d08:	4686      	mov	lr, r0
 8000d0a:	fab2 f282 	clz	r2, r2
 8000d0e:	d962      	bls.n	8000dd6 <__udivmoddi4+0xde>
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0320 	rsb	r3, r2, #32
 8000d16:	4091      	lsls	r1, r2
 8000d18:	fa20 f303 	lsr.w	r3, r0, r3
 8000d1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d20:	4319      	orrs	r1, r3
 8000d22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2a:	fa1f f68c 	uxth.w	r6, ip
 8000d2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d36:	fb07 1114 	mls	r1, r7, r4, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb04 f106 	mul.w	r1, r4, r6
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d4e:	f080 8112 	bcs.w	8000f76 <__udivmoddi4+0x27e>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 810f 	bls.w	8000f76 <__udivmoddi4+0x27e>
 8000d58:	3c02      	subs	r4, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a59      	subs	r1, r3, r1
 8000d5e:	fa1f f38e 	uxth.w	r3, lr
 8000d62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d66:	fb07 1110 	mls	r1, r7, r0, r1
 8000d6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6e:	fb00 f606 	mul.w	r6, r0, r6
 8000d72:	429e      	cmp	r6, r3
 8000d74:	d90a      	bls.n	8000d8c <__udivmoddi4+0x94>
 8000d76:	eb1c 0303 	adds.w	r3, ip, r3
 8000d7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d7e:	f080 80fc 	bcs.w	8000f7a <__udivmoddi4+0x282>
 8000d82:	429e      	cmp	r6, r3
 8000d84:	f240 80f9 	bls.w	8000f7a <__udivmoddi4+0x282>
 8000d88:	4463      	add	r3, ip
 8000d8a:	3802      	subs	r0, #2
 8000d8c:	1b9b      	subs	r3, r3, r6
 8000d8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d92:	2100      	movs	r1, #0
 8000d94:	b11d      	cbz	r5, 8000d9e <__udivmoddi4+0xa6>
 8000d96:	40d3      	lsrs	r3, r2
 8000d98:	2200      	movs	r2, #0
 8000d9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d905      	bls.n	8000db2 <__udivmoddi4+0xba>
 8000da6:	b10d      	cbz	r5, 8000dac <__udivmoddi4+0xb4>
 8000da8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dac:	2100      	movs	r1, #0
 8000dae:	4608      	mov	r0, r1
 8000db0:	e7f5      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000db2:	fab3 f183 	clz	r1, r3
 8000db6:	2900      	cmp	r1, #0
 8000db8:	d146      	bne.n	8000e48 <__udivmoddi4+0x150>
 8000dba:	42a3      	cmp	r3, r4
 8000dbc:	d302      	bcc.n	8000dc4 <__udivmoddi4+0xcc>
 8000dbe:	4290      	cmp	r0, r2
 8000dc0:	f0c0 80f0 	bcc.w	8000fa4 <__udivmoddi4+0x2ac>
 8000dc4:	1a86      	subs	r6, r0, r2
 8000dc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dca:	2001      	movs	r0, #1
 8000dcc:	2d00      	cmp	r5, #0
 8000dce:	d0e6      	beq.n	8000d9e <__udivmoddi4+0xa6>
 8000dd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000dd4:	e7e3      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000dd6:	2a00      	cmp	r2, #0
 8000dd8:	f040 8090 	bne.w	8000efc <__udivmoddi4+0x204>
 8000ddc:	eba1 040c 	sub.w	r4, r1, ip
 8000de0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000de4:	fa1f f78c 	uxth.w	r7, ip
 8000de8:	2101      	movs	r1, #1
 8000dea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000df2:	fb08 4416 	mls	r4, r8, r6, r4
 8000df6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dfa:	fb07 f006 	mul.w	r0, r7, r6
 8000dfe:	4298      	cmp	r0, r3
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x11c>
 8000e02:	eb1c 0303 	adds.w	r3, ip, r3
 8000e06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x11a>
 8000e0c:	4298      	cmp	r0, r3
 8000e0e:	f200 80cd 	bhi.w	8000fac <__udivmoddi4+0x2b4>
 8000e12:	4626      	mov	r6, r4
 8000e14:	1a1c      	subs	r4, r3, r0
 8000e16:	fa1f f38e 	uxth.w	r3, lr
 8000e1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb00 f707 	mul.w	r7, r0, r7
 8000e2a:	429f      	cmp	r7, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x148>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x146>
 8000e38:	429f      	cmp	r7, r3
 8000e3a:	f200 80b0 	bhi.w	8000f9e <__udivmoddi4+0x2a6>
 8000e3e:	4620      	mov	r0, r4
 8000e40:	1bdb      	subs	r3, r3, r7
 8000e42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e46:	e7a5      	b.n	8000d94 <__udivmoddi4+0x9c>
 8000e48:	f1c1 0620 	rsb	r6, r1, #32
 8000e4c:	408b      	lsls	r3, r1
 8000e4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e52:	431f      	orrs	r7, r3
 8000e54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e58:	fa04 f301 	lsl.w	r3, r4, r1
 8000e5c:	ea43 030c 	orr.w	r3, r3, ip
 8000e60:	40f4      	lsrs	r4, r6
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	0c38      	lsrs	r0, r7, #16
 8000e68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e70:	fa1f fc87 	uxth.w	ip, r7
 8000e74:	fb00 441e 	mls	r4, r0, lr, r4
 8000e78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e80:	45a1      	cmp	r9, r4
 8000e82:	fa02 f201 	lsl.w	r2, r2, r1
 8000e86:	d90a      	bls.n	8000e9e <__udivmoddi4+0x1a6>
 8000e88:	193c      	adds	r4, r7, r4
 8000e8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e8e:	f080 8084 	bcs.w	8000f9a <__udivmoddi4+0x2a2>
 8000e92:	45a1      	cmp	r9, r4
 8000e94:	f240 8081 	bls.w	8000f9a <__udivmoddi4+0x2a2>
 8000e98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	eba4 0409 	sub.w	r4, r4, r9
 8000ea2:	fa1f f983 	uxth.w	r9, r3
 8000ea6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eaa:	fb00 4413 	mls	r4, r0, r3, r4
 8000eae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb6:	45a4      	cmp	ip, r4
 8000eb8:	d907      	bls.n	8000eca <__udivmoddi4+0x1d2>
 8000eba:	193c      	adds	r4, r7, r4
 8000ebc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ec0:	d267      	bcs.n	8000f92 <__udivmoddi4+0x29a>
 8000ec2:	45a4      	cmp	ip, r4
 8000ec4:	d965      	bls.n	8000f92 <__udivmoddi4+0x29a>
 8000ec6:	3b02      	subs	r3, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ece:	fba0 9302 	umull	r9, r3, r0, r2
 8000ed2:	eba4 040c 	sub.w	r4, r4, ip
 8000ed6:	429c      	cmp	r4, r3
 8000ed8:	46ce      	mov	lr, r9
 8000eda:	469c      	mov	ip, r3
 8000edc:	d351      	bcc.n	8000f82 <__udivmoddi4+0x28a>
 8000ede:	d04e      	beq.n	8000f7e <__udivmoddi4+0x286>
 8000ee0:	b155      	cbz	r5, 8000ef8 <__udivmoddi4+0x200>
 8000ee2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ee6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eea:	fa04 f606 	lsl.w	r6, r4, r6
 8000eee:	40cb      	lsrs	r3, r1
 8000ef0:	431e      	orrs	r6, r3
 8000ef2:	40cc      	lsrs	r4, r1
 8000ef4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef8:	2100      	movs	r1, #0
 8000efa:	e750      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000efc:	f1c2 0320 	rsb	r3, r2, #32
 8000f00:	fa20 f103 	lsr.w	r1, r0, r3
 8000f04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f08:	fa24 f303 	lsr.w	r3, r4, r3
 8000f0c:	4094      	lsls	r4, r2
 8000f0e:	430c      	orrs	r4, r1
 8000f10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f18:	fa1f f78c 	uxth.w	r7, ip
 8000f1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f20:	fb08 3110 	mls	r1, r8, r0, r3
 8000f24:	0c23      	lsrs	r3, r4, #16
 8000f26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f2a:	fb00 f107 	mul.w	r1, r0, r7
 8000f2e:	4299      	cmp	r1, r3
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x24c>
 8000f32:	eb1c 0303 	adds.w	r3, ip, r3
 8000f36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f3a:	d22c      	bcs.n	8000f96 <__udivmoddi4+0x29e>
 8000f3c:	4299      	cmp	r1, r3
 8000f3e:	d92a      	bls.n	8000f96 <__udivmoddi4+0x29e>
 8000f40:	3802      	subs	r0, #2
 8000f42:	4463      	add	r3, ip
 8000f44:	1a5b      	subs	r3, r3, r1
 8000f46:	b2a4      	uxth	r4, r4
 8000f48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f54:	fb01 f307 	mul.w	r3, r1, r7
 8000f58:	42a3      	cmp	r3, r4
 8000f5a:	d908      	bls.n	8000f6e <__udivmoddi4+0x276>
 8000f5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f64:	d213      	bcs.n	8000f8e <__udivmoddi4+0x296>
 8000f66:	42a3      	cmp	r3, r4
 8000f68:	d911      	bls.n	8000f8e <__udivmoddi4+0x296>
 8000f6a:	3902      	subs	r1, #2
 8000f6c:	4464      	add	r4, ip
 8000f6e:	1ae4      	subs	r4, r4, r3
 8000f70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f74:	e739      	b.n	8000dea <__udivmoddi4+0xf2>
 8000f76:	4604      	mov	r4, r0
 8000f78:	e6f0      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e706      	b.n	8000d8c <__udivmoddi4+0x94>
 8000f7e:	45c8      	cmp	r8, r9
 8000f80:	d2ae      	bcs.n	8000ee0 <__udivmoddi4+0x1e8>
 8000f82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f8a:	3801      	subs	r0, #1
 8000f8c:	e7a8      	b.n	8000ee0 <__udivmoddi4+0x1e8>
 8000f8e:	4631      	mov	r1, r6
 8000f90:	e7ed      	b.n	8000f6e <__udivmoddi4+0x276>
 8000f92:	4603      	mov	r3, r0
 8000f94:	e799      	b.n	8000eca <__udivmoddi4+0x1d2>
 8000f96:	4630      	mov	r0, r6
 8000f98:	e7d4      	b.n	8000f44 <__udivmoddi4+0x24c>
 8000f9a:	46d6      	mov	lr, sl
 8000f9c:	e77f      	b.n	8000e9e <__udivmoddi4+0x1a6>
 8000f9e:	4463      	add	r3, ip
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	e74d      	b.n	8000e40 <__udivmoddi4+0x148>
 8000fa4:	4606      	mov	r6, r0
 8000fa6:	4623      	mov	r3, r4
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e70f      	b.n	8000dcc <__udivmoddi4+0xd4>
 8000fac:	3e02      	subs	r6, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	e730      	b.n	8000e14 <__udivmoddi4+0x11c>
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb8:	b5b0      	push	{r4, r5, r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fbe:	f001 fc94 	bl	80028ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc2:	f000 f905 	bl	80011d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc6:	f000 fbe7 	bl	8001798 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fca:	f000 fb79 	bl	80016c0 <MX_DMA_Init>
  MX_DMA2D_Init();
 8000fce:	f000 f9e1 	bl	8001394 <MX_DMA2D_Init>
  MX_FMC_Init();
 8000fd2:	f000 fb93 	bl	80016fc <MX_FMC_Init>
  MX_LTDC_Init();
 8000fd6:	f000 fa0f 	bl	80013f8 <MX_LTDC_Init>
  MX_TIM2_Init();
 8000fda:	f000 fabf 	bl	800155c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000fde:	f000 fb3f 	bl	8001660 <MX_USART1_UART_Init>
  MX_ADC3_Init();
 8000fe2:	f000 f963 	bl	80012ac <MX_ADC3_Init>
  MX_CRC_Init();
 8000fe6:	f000 f9b3 	bl	8001350 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  CreateSinTable();
 8000fea:	f000 fca9 	bl	8001940 <CreateSinTable>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4867      	ldr	r0, [pc, #412]	@ (8001190 <main+0x1d8>)
 8000ff2:	f005 fed1 	bl	8006d98 <HAL_TIM_PWM_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  InitDisplay();
 8000ff6:	f000 fd09 	bl	8001a0c <InitDisplay>
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  	  if((uwTick % 2U) == 0U) //co 1ms
 8000ffa:	4b66      	ldr	r3, [pc, #408]	@ (8001194 <main+0x1dc>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	2b00      	cmp	r3, #0
 8001004:	d159      	bne.n	80010ba <main+0x102>
  	  	  {
  	  	 	  tikTak1++;
 8001006:	4b64      	ldr	r3, [pc, #400]	@ (8001198 <main+0x1e0>)
 8001008:	881b      	ldrh	r3, [r3, #0]
 800100a:	3301      	adds	r3, #1
 800100c:	b29a      	uxth	r2, r3
 800100e:	4b62      	ldr	r3, [pc, #392]	@ (8001198 <main+0x1e0>)
 8001010:	801a      	strh	r2, [r3, #0]
  	  	 	  tikTak2++;
 8001012:	4b62      	ldr	r3, [pc, #392]	@ (800119c <main+0x1e4>)
 8001014:	881b      	ldrh	r3, [r3, #0]
 8001016:	3301      	adds	r3, #1
 8001018:	b29a      	uxth	r2, r3
 800101a:	4b60      	ldr	r3, [pc, #384]	@ (800119c <main+0x1e4>)
 800101c:	801a      	strh	r2, [r3, #0]
  	  	 	  tikTak3++;
 800101e:	4b60      	ldr	r3, [pc, #384]	@ (80011a0 <main+0x1e8>)
 8001020:	881b      	ldrh	r3, [r3, #0]
 8001022:	3301      	adds	r3, #1
 8001024:	b29a      	uxth	r2, r3
 8001026:	4b5e      	ldr	r3, [pc, #376]	@ (80011a0 <main+0x1e8>)
 8001028:	801a      	strh	r2, [r3, #0]
  	  	 	  tikTak4++;
 800102a:	4b5e      	ldr	r3, [pc, #376]	@ (80011a4 <main+0x1ec>)
 800102c:	881b      	ldrh	r3, [r3, #0]
 800102e:	3301      	adds	r3, #1
 8001030:	b29a      	uxth	r2, r3
 8001032:	4b5c      	ldr	r3, [pc, #368]	@ (80011a4 <main+0x1ec>)
 8001034:	801a      	strh	r2, [r3, #0]
  	  	 	  uwTick = 1;
 8001036:	4b57      	ldr	r3, [pc, #348]	@ (8001194 <main+0x1dc>)
 8001038:	2201      	movs	r2, #1
 800103a:	601a      	str	r2, [r3, #0]

  	  	 	  HAL_ADC_Start_IT(&hadc3);
 800103c:	485a      	ldr	r0, [pc, #360]	@ (80011a8 <main+0x1f0>)
 800103e:	f001 fd19 	bl	8002a74 <HAL_ADC_Start_IT>
  	  	 	  //////// SREDNIA DO ZADANA 9 /////////
  	  	 	  //adcAvg = 0;
  	  	 	  float tmpAvg = 0;
 8001042:	f04f 0300 	mov.w	r3, #0
 8001046:	60fb      	str	r3, [r7, #12]
  	  	 	  for(int i=0; i<4; i++) {
 8001048:	2300      	movs	r3, #0
 800104a:	60bb      	str	r3, [r7, #8]
 800104c:	e027      	b.n	800109e <main+0xe6>
  	  	 		 float tmp = dmaBuffor[i];
 800104e:	4a57      	ldr	r2, [pc, #348]	@ (80011ac <main+0x1f4>)
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001056:	ee07 3a90 	vmov	s15, r3
 800105a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800105e:	edc7 7a01 	vstr	s15, [r7, #4]
  	  	 		 tmpAvg += tmp / 4095.0;
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f7ff fa90 	bl	8000588 <__aeabi_f2d>
 8001068:	4604      	mov	r4, r0
 800106a:	460d      	mov	r5, r1
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff fa8b 	bl	8000588 <__aeabi_f2d>
 8001072:	a345      	add	r3, pc, #276	@ (adr r3, 8001188 <main+0x1d0>)
 8001074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001078:	f7ff fc08 	bl	800088c <__aeabi_ddiv>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4620      	mov	r0, r4
 8001082:	4629      	mov	r1, r5
 8001084:	f7ff f922 	bl	80002cc <__adddf3>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4610      	mov	r0, r2
 800108e:	4619      	mov	r1, r3
 8001090:	f7ff fdca 	bl	8000c28 <__aeabi_d2f>
 8001094:	4603      	mov	r3, r0
 8001096:	60fb      	str	r3, [r7, #12]
  	  	 	  for(int i=0; i<4; i++) {
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	3301      	adds	r3, #1
 800109c:	60bb      	str	r3, [r7, #8]
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	2b03      	cmp	r3, #3
 80010a2:	ddd4      	ble.n	800104e <main+0x96>
  	  	 	  }
  	  	 	 tmpAvg /= 4U;
 80010a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80010a8:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80010ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b0:	edc7 7a03 	vstr	s15, [r7, #12]
  	  	 	 adcAvg = tmpAvg;
 80010b4:	4a3e      	ldr	r2, [pc, #248]	@ (80011b0 <main+0x1f8>)
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	6013      	str	r3, [r2, #0]
  	  	 	  ////////////////KONIEC SREDNIA //////////
  	  	  }

  	  	  if((tikTak1 % 11) == 0) //co 10ms sie zmienia
 80010ba:	4b37      	ldr	r3, [pc, #220]	@ (8001198 <main+0x1e0>)
 80010bc:	8819      	ldrh	r1, [r3, #0]
 80010be:	4b3d      	ldr	r3, [pc, #244]	@ (80011b4 <main+0x1fc>)
 80010c0:	fba3 2301 	umull	r2, r3, r3, r1
 80010c4:	08da      	lsrs	r2, r3, #3
 80010c6:	4613      	mov	r3, r2
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	4413      	add	r3, r2
 80010cc:	005b      	lsls	r3, r3, #1
 80010ce:	4413      	add	r3, r2
 80010d0:	1acb      	subs	r3, r1, r3
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d102      	bne.n	80010de <main+0x126>
  	  	  {
  	  		  //HAL_GPIO_TogglePin(GPIOB, LedH4_Pin);
  	  		  tikTak1 = 1;
 80010d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001198 <main+0x1e0>)
 80010da:	2201      	movs	r2, #1
 80010dc:	801a      	strh	r2, [r3, #0]
  	  		  //HAL_ADC_Start_DMA(&hadc3, dmaBuffor, 4);
  	  	  }
  	  	  if((tikTak2 % 101U) == 0) // co 100ms
 80010de:	4b2f      	ldr	r3, [pc, #188]	@ (800119c <main+0x1e4>)
 80010e0:	881b      	ldrh	r3, [r3, #0]
 80010e2:	4a35      	ldr	r2, [pc, #212]	@ (80011b8 <main+0x200>)
 80010e4:	fba2 1203 	umull	r1, r2, r2, r3
 80010e8:	1a99      	subs	r1, r3, r2
 80010ea:	0849      	lsrs	r1, r1, #1
 80010ec:	440a      	add	r2, r1
 80010ee:	0992      	lsrs	r2, r2, #6
 80010f0:	2165      	movs	r1, #101	@ 0x65
 80010f2:	fb01 f202 	mul.w	r2, r1, r2
 80010f6:	1a9b      	subs	r3, r3, r2
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d117      	bne.n	800112e <main+0x176>
  	      {
  	  		  HAL_GPIO_TogglePin(GPIOG, LedH5_Pin);
 80010fe:	2180      	movs	r1, #128	@ 0x80
 8001100:	482e      	ldr	r0, [pc, #184]	@ (80011bc <main+0x204>)
 8001102:	f003 fab4 	bl	800466e <HAL_GPIO_TogglePin>
  	  		  tikTak2 = 1;
 8001106:	4b25      	ldr	r3, [pc, #148]	@ (800119c <main+0x1e4>)
 8001108:	2201      	movs	r2, #1
 800110a:	801a      	strh	r2, [r3, #0]

  	  		  BSP_TS_GetState(&TS_State);
 800110c:	482c      	ldr	r0, [pc, #176]	@ (80011c0 <main+0x208>)
 800110e:	f009 f807 	bl	800a120 <BSP_TS_GetState>
  	  		  if (TS_State.touchDetected) { //tutaj dodać lub po zmianie wartości odczytanej z potencjometru
 8001112:	4b2b      	ldr	r3, [pc, #172]	@ (80011c0 <main+0x208>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d007      	beq.n	800112a <main+0x172>
  	  			  ProcessTouch(TS_State.touchX[0], TS_State.touchY[0]);
 800111a:	4b29      	ldr	r3, [pc, #164]	@ (80011c0 <main+0x208>)
 800111c:	885b      	ldrh	r3, [r3, #2]
 800111e:	4a28      	ldr	r2, [pc, #160]	@ (80011c0 <main+0x208>)
 8001120:	8992      	ldrh	r2, [r2, #12]
 8001122:	4611      	mov	r1, r2
 8001124:	4618      	mov	r0, r3
 8001126:	f000 fd6f 	bl	8001c08 <ProcessTouch>
  	  		  }
  	  		  UpdateDisplay();
 800112a:	f000 fcfd 	bl	8001b28 <UpdateDisplay>
  	  	  }
  	  	  if((tikTak3 % 1001U) == 0U) //co 1000ms (1s)
 800112e:	4b1c      	ldr	r3, [pc, #112]	@ (80011a0 <main+0x1e8>)
 8001130:	881b      	ldrh	r3, [r3, #0]
 8001132:	4a24      	ldr	r2, [pc, #144]	@ (80011c4 <main+0x20c>)
 8001134:	fba2 1203 	umull	r1, r2, r2, r3
 8001138:	1a99      	subs	r1, r3, r2
 800113a:	0849      	lsrs	r1, r1, #1
 800113c:	440a      	add	r2, r1
 800113e:	0a52      	lsrs	r2, r2, #9
 8001140:	f240 31e9 	movw	r1, #1001	@ 0x3e9
 8001144:	fb01 f202 	mul.w	r2, r1, r2
 8001148:	1a9b      	subs	r3, r3, r2
 800114a:	b29b      	uxth	r3, r3
 800114c:	2b00      	cmp	r3, #0
 800114e:	d106      	bne.n	800115e <main+0x1a6>
  	  	  {
  	  	  	  HAL_GPIO_TogglePin(LedH6_GPIO_Port, LedH6_Pin);
 8001150:	2104      	movs	r1, #4
 8001152:	481d      	ldr	r0, [pc, #116]	@ (80011c8 <main+0x210>)
 8001154:	f003 fa8b 	bl	800466e <HAL_GPIO_TogglePin>
  	  	  	  tikTak3 = 1;
 8001158:	4b11      	ldr	r3, [pc, #68]	@ (80011a0 <main+0x1e8>)
 800115a:	2201      	movs	r2, #1
 800115c:	801a      	strh	r2, [r3, #0]
  	  	  }
  	  	  if((tikTak4 % 10001U) == 0U) //co 10 000ms
 800115e:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <main+0x1ec>)
 8001160:	881b      	ldrh	r3, [r3, #0]
 8001162:	4a1a      	ldr	r2, [pc, #104]	@ (80011cc <main+0x214>)
 8001164:	fba2 1203 	umull	r1, r2, r2, r3
 8001168:	0b52      	lsrs	r2, r2, #13
 800116a:	f242 7111 	movw	r1, #10001	@ 0x2711
 800116e:	fb01 f202 	mul.w	r2, r1, r2
 8001172:	1a9b      	subs	r3, r3, r2
 8001174:	b29b      	uxth	r3, r3
 8001176:	2b00      	cmp	r3, #0
 8001178:	f47f af3f 	bne.w	8000ffa <main+0x42>
  	  	  {
  	  	   	  tikTak4 = 1;
 800117c:	4b09      	ldr	r3, [pc, #36]	@ (80011a4 <main+0x1ec>)
 800117e:	2201      	movs	r2, #1
 8001180:	801a      	strh	r2, [r3, #0]
  	  if((uwTick % 2U) == 0U) //co 1ms
 8001182:	e73a      	b.n	8000ffa <main+0x42>
 8001184:	f3af 8000 	nop.w
 8001188:	00000000 	.word	0x00000000
 800118c:	40affe00 	.word	0x40affe00
 8001190:	200003e8 	.word	0x200003e8
 8001194:	2000085c 	.word	0x2000085c
 8001198:	20000000 	.word	0x20000000
 800119c:	20000002 	.word	0x20000002
 80011a0:	20000004 	.word	0x20000004
 80011a4:	20000006 	.word	0x20000006
 80011a8:	20000234 	.word	0x20000234
 80011ac:	200004f0 	.word	0x200004f0
 80011b0:	200004f8 	.word	0x200004f8
 80011b4:	ba2e8ba3 	.word	0xba2e8ba3
 80011b8:	446f8657 	.word	0x446f8657
 80011bc:	40021800 	.word	0x40021800
 80011c0:	20000820 	.word	0x20000820
 80011c4:	05e1d27b 	.word	0x05e1d27b
 80011c8:	40022000 	.word	0x40022000
 80011cc:	d1b1b919 	.word	0xd1b1b919

080011d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b094      	sub	sp, #80	@ 0x50
 80011d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011d6:	f107 0320 	add.w	r3, r7, #32
 80011da:	2230      	movs	r2, #48	@ 0x30
 80011dc:	2100      	movs	r1, #0
 80011de:	4618      	mov	r0, r3
 80011e0:	f009 ff59 	bl	800b096 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e4:	f107 030c 	add.w	r3, r7, #12
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
 80011f2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80011f4:	f004 fbac 	bl	8005950 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f8:	4b2a      	ldr	r3, [pc, #168]	@ (80012a4 <SystemClock_Config+0xd4>)
 80011fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fc:	4a29      	ldr	r2, [pc, #164]	@ (80012a4 <SystemClock_Config+0xd4>)
 80011fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001202:	6413      	str	r3, [r2, #64]	@ 0x40
 8001204:	4b27      	ldr	r3, [pc, #156]	@ (80012a4 <SystemClock_Config+0xd4>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001208:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800120c:	60bb      	str	r3, [r7, #8]
 800120e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001210:	4b25      	ldr	r3, [pc, #148]	@ (80012a8 <SystemClock_Config+0xd8>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a24      	ldr	r2, [pc, #144]	@ (80012a8 <SystemClock_Config+0xd8>)
 8001216:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800121a:	6013      	str	r3, [r2, #0]
 800121c:	4b22      	ldr	r3, [pc, #136]	@ (80012a8 <SystemClock_Config+0xd8>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001228:	2301      	movs	r3, #1
 800122a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800122c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001232:	2302      	movs	r3, #2
 8001234:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001236:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800123a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 800123c:	230c      	movs	r3, #12
 800123e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001240:	23c0      	movs	r3, #192	@ 0xc0
 8001242:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001244:	2302      	movs	r3, #2
 8001246:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001248:	2302      	movs	r3, #2
 800124a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800124c:	f107 0320 	add.w	r3, r7, #32
 8001250:	4618      	mov	r0, r3
 8001252:	f004 fbdd 	bl	8005a10 <HAL_RCC_OscConfig>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800125c:	f000 fd44 	bl	8001ce8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001260:	f004 fb86 	bl	8005970 <HAL_PWREx_EnableOverDrive>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800126a:	f000 fd3d 	bl	8001ce8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800126e:	230f      	movs	r3, #15
 8001270:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001272:	2302      	movs	r3, #2
 8001274:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800127a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800127e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001280:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001284:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001286:	f107 030c 	add.w	r3, r7, #12
 800128a:	2106      	movs	r1, #6
 800128c:	4618      	mov	r0, r3
 800128e:	f004 fe63 	bl	8005f58 <HAL_RCC_ClockConfig>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001298:	f000 fd26 	bl	8001ce8 <Error_Handler>
  }
}
 800129c:	bf00      	nop
 800129e:	3750      	adds	r7, #80	@ 0x50
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40007000 	.word	0x40007000

080012ac <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012b2:	463b      	mov	r3, r7
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80012be:	4b21      	ldr	r3, [pc, #132]	@ (8001344 <MX_ADC3_Init+0x98>)
 80012c0:	4a21      	ldr	r2, [pc, #132]	@ (8001348 <MX_ADC3_Init+0x9c>)
 80012c2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001344 <MX_ADC3_Init+0x98>)
 80012c6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012ca:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80012cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001344 <MX_ADC3_Init+0x98>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001344 <MX_ADC3_Init+0x98>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80012d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001344 <MX_ADC3_Init+0x98>)
 80012da:	2201      	movs	r2, #1
 80012dc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80012de:	4b19      	ldr	r3, [pc, #100]	@ (8001344 <MX_ADC3_Init+0x98>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012e6:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <MX_ADC3_Init+0x98>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012ec:	4b15      	ldr	r3, [pc, #84]	@ (8001344 <MX_ADC3_Init+0x98>)
 80012ee:	4a17      	ldr	r2, [pc, #92]	@ (800134c <MX_ADC3_Init+0xa0>)
 80012f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012f2:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <MX_ADC3_Init+0x98>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80012f8:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <MX_ADC3_Init+0x98>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80012fe:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <MX_ADC3_Init+0x98>)
 8001300:	2200      	movs	r2, #0
 8001302:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001306:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <MX_ADC3_Init+0x98>)
 8001308:	2201      	movs	r2, #1
 800130a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800130c:	480d      	ldr	r0, [pc, #52]	@ (8001344 <MX_ADC3_Init+0x98>)
 800130e:	f001 fb6d 	bl	80029ec <HAL_ADC_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001318:	f000 fce6 	bl	8001ce8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800131c:	2308      	movs	r3, #8
 800131e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001320:	2301      	movs	r3, #1
 8001322:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001328:	463b      	mov	r3, r7
 800132a:	4619      	mov	r1, r3
 800132c:	4805      	ldr	r0, [pc, #20]	@ (8001344 <MX_ADC3_Init+0x98>)
 800132e:	f001 fda7 	bl	8002e80 <HAL_ADC_ConfigChannel>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001338:	f000 fcd6 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000234 	.word	0x20000234
 8001348:	40012200 	.word	0x40012200
 800134c:	0f000001 	.word	0x0f000001

08001350 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001354:	4b0d      	ldr	r3, [pc, #52]	@ (800138c <MX_CRC_Init+0x3c>)
 8001356:	4a0e      	ldr	r2, [pc, #56]	@ (8001390 <MX_CRC_Init+0x40>)
 8001358:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800135a:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <MX_CRC_Init+0x3c>)
 800135c:	2200      	movs	r2, #0
 800135e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001360:	4b0a      	ldr	r3, [pc, #40]	@ (800138c <MX_CRC_Init+0x3c>)
 8001362:	2200      	movs	r2, #0
 8001364:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001366:	4b09      	ldr	r3, [pc, #36]	@ (800138c <MX_CRC_Init+0x3c>)
 8001368:	2200      	movs	r2, #0
 800136a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800136c:	4b07      	ldr	r3, [pc, #28]	@ (800138c <MX_CRC_Init+0x3c>)
 800136e:	2200      	movs	r2, #0
 8001370:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001372:	4b06      	ldr	r3, [pc, #24]	@ (800138c <MX_CRC_Init+0x3c>)
 8001374:	2201      	movs	r2, #1
 8001376:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001378:	4804      	ldr	r0, [pc, #16]	@ (800138c <MX_CRC_Init+0x3c>)
 800137a:	f002 f8ed 	bl	8003558 <HAL_CRC_Init>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001384:	f000 fcb0 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001388:	bf00      	nop
 800138a:	bd80      	pop	{r7, pc}
 800138c:	200002dc 	.word	0x200002dc
 8001390:	40023000 	.word	0x40023000

08001394 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001398:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <MX_DMA2D_Init+0x5c>)
 800139a:	4a16      	ldr	r2, [pc, #88]	@ (80013f4 <MX_DMA2D_Init+0x60>)
 800139c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800139e:	4b14      	ldr	r3, [pc, #80]	@ (80013f0 <MX_DMA2D_Init+0x5c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80013a4:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <MX_DMA2D_Init+0x5c>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80013aa:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <MX_DMA2D_Init+0x5c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80013b0:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <MX_DMA2D_Init+0x5c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80013b6:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <MX_DMA2D_Init+0x5c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80013bc:	4b0c      	ldr	r3, [pc, #48]	@ (80013f0 <MX_DMA2D_Init+0x5c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80013c2:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <MX_DMA2D_Init+0x5c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80013c8:	4809      	ldr	r0, [pc, #36]	@ (80013f0 <MX_DMA2D_Init+0x5c>)
 80013ca:	f002 fcff 	bl	8003dcc <HAL_DMA2D_Init>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80013d4:	f000 fc88 	bl	8001ce8 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80013d8:	2101      	movs	r1, #1
 80013da:	4805      	ldr	r0, [pc, #20]	@ (80013f0 <MX_DMA2D_Init+0x5c>)
 80013dc:	f002 fe54 	bl	8004088 <HAL_DMA2D_ConfigLayer>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80013e6:	f000 fc7f 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000300 	.word	0x20000300
 80013f4:	4002b000 	.word	0x4002b000

080013f8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b09a      	sub	sp, #104	@ 0x68
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80013fe:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001402:	2234      	movs	r2, #52	@ 0x34
 8001404:	2100      	movs	r1, #0
 8001406:	4618      	mov	r0, r3
 8001408:	f009 fe45 	bl	800b096 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 800140c:	463b      	mov	r3, r7
 800140e:	2234      	movs	r2, #52	@ 0x34
 8001410:	2100      	movs	r1, #0
 8001412:	4618      	mov	r0, r3
 8001414:	f009 fe3f 	bl	800b096 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001418:	4b4e      	ldr	r3, [pc, #312]	@ (8001554 <MX_LTDC_Init+0x15c>)
 800141a:	4a4f      	ldr	r2, [pc, #316]	@ (8001558 <MX_LTDC_Init+0x160>)
 800141c:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800141e:	4b4d      	ldr	r3, [pc, #308]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001420:	2200      	movs	r2, #0
 8001422:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001424:	4b4b      	ldr	r3, [pc, #300]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800142a:	4b4a      	ldr	r3, [pc, #296]	@ (8001554 <MX_LTDC_Init+0x15c>)
 800142c:	2200      	movs	r2, #0
 800142e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001430:	4b48      	ldr	r3, [pc, #288]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001432:	2200      	movs	r2, #0
 8001434:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001436:	4b47      	ldr	r3, [pc, #284]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001438:	2207      	movs	r2, #7
 800143a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 800143c:	4b45      	ldr	r3, [pc, #276]	@ (8001554 <MX_LTDC_Init+0x15c>)
 800143e:	2203      	movs	r2, #3
 8001440:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001442:	4b44      	ldr	r3, [pc, #272]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001444:	220e      	movs	r2, #14
 8001446:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001448:	4b42      	ldr	r3, [pc, #264]	@ (8001554 <MX_LTDC_Init+0x15c>)
 800144a:	2205      	movs	r2, #5
 800144c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800144e:	4b41      	ldr	r3, [pc, #260]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001450:	f240 228e 	movw	r2, #654	@ 0x28e
 8001454:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001456:	4b3f      	ldr	r3, [pc, #252]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001458:	f240 12e5 	movw	r2, #485	@ 0x1e5
 800145c:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 800145e:	4b3d      	ldr	r3, [pc, #244]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001460:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8001464:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001466:	4b3b      	ldr	r3, [pc, #236]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001468:	f240 12e7 	movw	r2, #487	@ 0x1e7
 800146c:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800146e:	4b39      	ldr	r3, [pc, #228]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001470:	2200      	movs	r2, #0
 8001472:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001476:	4b37      	ldr	r3, [pc, #220]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 800147e:	4b35      	ldr	r3, [pc, #212]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001480:	2200      	movs	r2, #0
 8001482:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001486:	4833      	ldr	r0, [pc, #204]	@ (8001554 <MX_LTDC_Init+0x15c>)
 8001488:	f003 feea 	bl	8005260 <HAL_LTDC_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001492:	f000 fc29 	bl	8001ce8 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001496:	2300      	movs	r3, #0
 8001498:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80014a6:	2300      	movs	r3, #0
 80014a8:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80014b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014b6:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80014b8:	2305      	movs	r3, #5
 80014ba:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80014da:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80014de:	2200      	movs	r2, #0
 80014e0:	4619      	mov	r1, r3
 80014e2:	481c      	ldr	r0, [pc, #112]	@ (8001554 <MX_LTDC_Init+0x15c>)
 80014e4:	f004 f84e 	bl	8005584 <HAL_LTDC_ConfigLayer>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80014ee:	f000 fbfb 	bl	8001ce8 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001502:	2300      	movs	r3, #0
 8001504:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800150e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001512:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001514:	2305      	movs	r3, #5
 8001516:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 800151c:	2300      	movs	r3, #0
 800151e:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001536:	463b      	mov	r3, r7
 8001538:	2201      	movs	r2, #1
 800153a:	4619      	mov	r1, r3
 800153c:	4805      	ldr	r0, [pc, #20]	@ (8001554 <MX_LTDC_Init+0x15c>)
 800153e:	f004 f821 	bl	8005584 <HAL_LTDC_ConfigLayer>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001548:	f000 fbce 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800154c:	bf00      	nop
 800154e:	3768      	adds	r7, #104	@ 0x68
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000340 	.word	0x20000340
 8001558:	40016800 	.word	0x40016800

0800155c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b090      	sub	sp, #64	@ 0x40
 8001560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001562:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
 8001570:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001572:	f107 0320 	add.w	r3, r7, #32
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800157e:	1d3b      	adds	r3, r7, #4
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	611a      	str	r2, [r3, #16]
 800158c:	615a      	str	r2, [r3, #20]
 800158e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001590:	4b32      	ldr	r3, [pc, #200]	@ (800165c <MX_TIM2_Init+0x100>)
 8001592:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001596:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001598:	4b30      	ldr	r3, [pc, #192]	@ (800165c <MX_TIM2_Init+0x100>)
 800159a:	2200      	movs	r2, #0
 800159c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800159e:	4b2f      	ldr	r3, [pc, #188]	@ (800165c <MX_TIM2_Init+0x100>)
 80015a0:	2220      	movs	r2, #32
 80015a2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 80015a4:	4b2d      	ldr	r3, [pc, #180]	@ (800165c <MX_TIM2_Init+0x100>)
 80015a6:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80015aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ac:	4b2b      	ldr	r3, [pc, #172]	@ (800165c <MX_TIM2_Init+0x100>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015b2:	4b2a      	ldr	r3, [pc, #168]	@ (800165c <MX_TIM2_Init+0x100>)
 80015b4:	2280      	movs	r2, #128	@ 0x80
 80015b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015b8:	4828      	ldr	r0, [pc, #160]	@ (800165c <MX_TIM2_Init+0x100>)
 80015ba:	f005 fb34 	bl	8006c26 <HAL_TIM_Base_Init>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 80015c4:	f000 fb90 	bl	8001ce8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015c8:	4824      	ldr	r0, [pc, #144]	@ (800165c <MX_TIM2_Init+0x100>)
 80015ca:	f005 fb83 	bl	8006cd4 <HAL_TIM_PWM_Init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80015d4:	f000 fb88 	bl	8001ce8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80015d8:	2300      	movs	r3, #0
 80015da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80015dc:	2300      	movs	r3, #0
 80015de:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80015e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80015e4:	4619      	mov	r1, r3
 80015e6:	481d      	ldr	r0, [pc, #116]	@ (800165c <MX_TIM2_Init+0x100>)
 80015e8:	f005 ff3a 	bl	8007460 <HAL_TIM_SlaveConfigSynchro>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80015f2:	f000 fb79 	bl	8001ce8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015fe:	f107 0320 	add.w	r3, r7, #32
 8001602:	4619      	mov	r1, r3
 8001604:	4815      	ldr	r0, [pc, #84]	@ (800165c <MX_TIM2_Init+0x100>)
 8001606:	f006 fbe1 	bl	8007dcc <HAL_TIMEx_MasterConfigSynchronization>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8001610:	f000 fb6a 	bl	8001ce8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001614:	2360      	movs	r3, #96	@ 0x60
 8001616:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8001618:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800161c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	2200      	movs	r2, #0
 800162a:	4619      	mov	r1, r3
 800162c:	480b      	ldr	r0, [pc, #44]	@ (800165c <MX_TIM2_Init+0x100>)
 800162e:	f005 fe03 	bl	8007238 <HAL_TIM_PWM_ConfigChannel>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8001638:	f000 fb56 	bl	8001ce8 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_1);
 800163c:	4b07      	ldr	r3, [pc, #28]	@ (800165c <MX_TIM2_Init+0x100>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	699a      	ldr	r2, [r3, #24]
 8001642:	4b06      	ldr	r3, [pc, #24]	@ (800165c <MX_TIM2_Init+0x100>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f022 0208 	bic.w	r2, r2, #8
 800164a:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800164c:	4803      	ldr	r0, [pc, #12]	@ (800165c <MX_TIM2_Init+0x100>)
 800164e:	f000 fe19 	bl	8002284 <HAL_TIM_MspPostInit>

}
 8001652:	bf00      	nop
 8001654:	3740      	adds	r7, #64	@ 0x40
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	200003e8 	.word	0x200003e8

08001660 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001664:	4b14      	ldr	r3, [pc, #80]	@ (80016b8 <MX_USART1_UART_Init+0x58>)
 8001666:	4a15      	ldr	r2, [pc, #84]	@ (80016bc <MX_USART1_UART_Init+0x5c>)
 8001668:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800166a:	4b13      	ldr	r3, [pc, #76]	@ (80016b8 <MX_USART1_UART_Init+0x58>)
 800166c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001670:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001672:	4b11      	ldr	r3, [pc, #68]	@ (80016b8 <MX_USART1_UART_Init+0x58>)
 8001674:	2200      	movs	r2, #0
 8001676:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001678:	4b0f      	ldr	r3, [pc, #60]	@ (80016b8 <MX_USART1_UART_Init+0x58>)
 800167a:	2200      	movs	r2, #0
 800167c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800167e:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <MX_USART1_UART_Init+0x58>)
 8001680:	2200      	movs	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001684:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <MX_USART1_UART_Init+0x58>)
 8001686:	220c      	movs	r2, #12
 8001688:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800168a:	4b0b      	ldr	r3, [pc, #44]	@ (80016b8 <MX_USART1_UART_Init+0x58>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001690:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <MX_USART1_UART_Init+0x58>)
 8001692:	2200      	movs	r2, #0
 8001694:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001696:	4b08      	ldr	r3, [pc, #32]	@ (80016b8 <MX_USART1_UART_Init+0x58>)
 8001698:	2200      	movs	r2, #0
 800169a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800169c:	4b06      	ldr	r3, [pc, #24]	@ (80016b8 <MX_USART1_UART_Init+0x58>)
 800169e:	2200      	movs	r2, #0
 80016a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016a2:	4805      	ldr	r0, [pc, #20]	@ (80016b8 <MX_USART1_UART_Init+0x58>)
 80016a4:	f006 fc3e 	bl	8007f24 <HAL_UART_Init>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80016ae:	f000 fb1b 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000434 	.word	0x20000434
 80016bc:	40011000 	.word	0x40011000

080016c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016c6:	4b0c      	ldr	r3, [pc, #48]	@ (80016f8 <MX_DMA_Init+0x38>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	4a0b      	ldr	r2, [pc, #44]	@ (80016f8 <MX_DMA_Init+0x38>)
 80016cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d2:	4b09      	ldr	r3, [pc, #36]	@ (80016f8 <MX_DMA_Init+0x38>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80016de:	2200      	movs	r2, #0
 80016e0:	2100      	movs	r1, #0
 80016e2:	2038      	movs	r0, #56	@ 0x38
 80016e4:	f001 ff01 	bl	80034ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016e8:	2038      	movs	r0, #56	@ 0x38
 80016ea:	f001 ff1a 	bl	8003522 <HAL_NVIC_EnableIRQ>

}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800

080016fc <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001702:	1d3b      	adds	r3, r7, #4
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
 8001710:	615a      	str	r2, [r3, #20]
 8001712:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001714:	4b1e      	ldr	r3, [pc, #120]	@ (8001790 <MX_FMC_Init+0x94>)
 8001716:	4a1f      	ldr	r2, [pc, #124]	@ (8001794 <MX_FMC_Init+0x98>)
 8001718:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800171a:	4b1d      	ldr	r3, [pc, #116]	@ (8001790 <MX_FMC_Init+0x94>)
 800171c:	2200      	movs	r2, #0
 800171e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001720:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <MX_FMC_Init+0x94>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 8001726:	4b1a      	ldr	r3, [pc, #104]	@ (8001790 <MX_FMC_Init+0x94>)
 8001728:	2200      	movs	r2, #0
 800172a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800172c:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <MX_FMC_Init+0x94>)
 800172e:	2210      	movs	r2, #16
 8001730:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_2;
 8001732:	4b17      	ldr	r3, [pc, #92]	@ (8001790 <MX_FMC_Init+0x94>)
 8001734:	2200      	movs	r2, #0
 8001736:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8001738:	4b15      	ldr	r3, [pc, #84]	@ (8001790 <MX_FMC_Init+0x94>)
 800173a:	2280      	movs	r2, #128	@ 0x80
 800173c:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800173e:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <MX_FMC_Init+0x94>)
 8001740:	2200      	movs	r2, #0
 8001742:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8001744:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <MX_FMC_Init+0x94>)
 8001746:	2200      	movs	r2, #0
 8001748:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800174a:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <MX_FMC_Init+0x94>)
 800174c:	2200      	movs	r2, #0
 800174e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001750:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <MX_FMC_Init+0x94>)
 8001752:	2200      	movs	r2, #0
 8001754:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8001756:	2310      	movs	r3, #16
 8001758:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 800175a:	2310      	movs	r3, #16
 800175c:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 800175e:	2310      	movs	r3, #16
 8001760:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8001762:	2310      	movs	r3, #16
 8001764:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8001766:	2310      	movs	r3, #16
 8001768:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 800176a:	2310      	movs	r3, #16
 800176c:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 800176e:	2310      	movs	r3, #16
 8001770:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001772:	1d3b      	adds	r3, r7, #4
 8001774:	4619      	mov	r1, r3
 8001776:	4806      	ldr	r0, [pc, #24]	@ (8001790 <MX_FMC_Init+0x94>)
 8001778:	f005 f9c4 	bl	8006b04 <HAL_SDRAM_Init>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8001782:	f000 fab1 	bl	8001ce8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001786:	bf00      	nop
 8001788:	3720      	adds	r7, #32
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	200004bc 	.word	0x200004bc
 8001794:	a0000140 	.word	0xa0000140

08001798 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b090      	sub	sp, #64	@ 0x40
 800179c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	609a      	str	r2, [r3, #8]
 80017aa:	60da      	str	r2, [r3, #12]
 80017ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017ae:	4b60      	ldr	r3, [pc, #384]	@ (8001930 <MX_GPIO_Init+0x198>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	4a5f      	ldr	r2, [pc, #380]	@ (8001930 <MX_GPIO_Init+0x198>)
 80017b4:	f043 0310 	orr.w	r3, r3, #16
 80017b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ba:	4b5d      	ldr	r3, [pc, #372]	@ (8001930 <MX_GPIO_Init+0x198>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	f003 0310 	and.w	r3, r3, #16
 80017c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c6:	4b5a      	ldr	r3, [pc, #360]	@ (8001930 <MX_GPIO_Init+0x198>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ca:	4a59      	ldr	r2, [pc, #356]	@ (8001930 <MX_GPIO_Init+0x198>)
 80017cc:	f043 0302 	orr.w	r3, r3, #2
 80017d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d2:	4b57      	ldr	r3, [pc, #348]	@ (8001930 <MX_GPIO_Init+0x198>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	627b      	str	r3, [r7, #36]	@ 0x24
 80017dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017de:	4b54      	ldr	r3, [pc, #336]	@ (8001930 <MX_GPIO_Init+0x198>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	4a53      	ldr	r2, [pc, #332]	@ (8001930 <MX_GPIO_Init+0x198>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ea:	4b51      	ldr	r3, [pc, #324]	@ (8001930 <MX_GPIO_Init+0x198>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	623b      	str	r3, [r7, #32]
 80017f4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017f6:	4b4e      	ldr	r3, [pc, #312]	@ (8001930 <MX_GPIO_Init+0x198>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fa:	4a4d      	ldr	r2, [pc, #308]	@ (8001930 <MX_GPIO_Init+0x198>)
 80017fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001800:	6313      	str	r3, [r2, #48]	@ 0x30
 8001802:	4b4b      	ldr	r3, [pc, #300]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800180a:	61fb      	str	r3, [r7, #28]
 800180c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800180e:	4b48      	ldr	r3, [pc, #288]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	4a47      	ldr	r2, [pc, #284]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001814:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001818:	6313      	str	r3, [r2, #48]	@ 0x30
 800181a:	4b45      	ldr	r3, [pc, #276]	@ (8001930 <MX_GPIO_Init+0x198>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001822:	61bb      	str	r3, [r7, #24]
 8001824:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001826:	4b42      	ldr	r3, [pc, #264]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	4a41      	ldr	r2, [pc, #260]	@ (8001930 <MX_GPIO_Init+0x198>)
 800182c:	f043 0308 	orr.w	r3, r3, #8
 8001830:	6313      	str	r3, [r2, #48]	@ 0x30
 8001832:	4b3f      	ldr	r3, [pc, #252]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	f003 0308 	and.w	r3, r3, #8
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800183e:	4b3c      	ldr	r3, [pc, #240]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	4a3b      	ldr	r2, [pc, #236]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001844:	f043 0304 	orr.w	r3, r3, #4
 8001848:	6313      	str	r3, [r2, #48]	@ 0x30
 800184a:	4b39      	ldr	r3, [pc, #228]	@ (8001930 <MX_GPIO_Init+0x198>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184e:	f003 0304 	and.w	r3, r3, #4
 8001852:	613b      	str	r3, [r7, #16]
 8001854:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001856:	4b36      	ldr	r3, [pc, #216]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185a:	4a35      	ldr	r2, [pc, #212]	@ (8001930 <MX_GPIO_Init+0x198>)
 800185c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001860:	6313      	str	r3, [r2, #48]	@ 0x30
 8001862:	4b33      	ldr	r3, [pc, #204]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800186e:	4b30      	ldr	r3, [pc, #192]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	4a2f      	ldr	r2, [pc, #188]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001874:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001878:	6313      	str	r3, [r2, #48]	@ 0x30
 800187a:	4b2d      	ldr	r3, [pc, #180]	@ (8001930 <MX_GPIO_Init+0x198>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001882:	60bb      	str	r3, [r7, #8]
 8001884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001886:	4b2a      	ldr	r3, [pc, #168]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	4a29      	ldr	r2, [pc, #164]	@ (8001930 <MX_GPIO_Init+0x198>)
 800188c:	f043 0320 	orr.w	r3, r3, #32
 8001890:	6313      	str	r3, [r2, #48]	@ 0x30
 8001892:	4b27      	ldr	r3, [pc, #156]	@ (8001930 <MX_GPIO_Init+0x198>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	f003 0320 	and.w	r3, r3, #32
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800189e:	4b24      	ldr	r3, [pc, #144]	@ (8001930 <MX_GPIO_Init+0x198>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a2:	4a23      	ldr	r2, [pc, #140]	@ (8001930 <MX_GPIO_Init+0x198>)
 80018a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018aa:	4b21      	ldr	r3, [pc, #132]	@ (8001930 <MX_GPIO_Init+0x198>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018b2:	603b      	str	r3, [r7, #0]
 80018b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LedH4_GPIO_Port, LedH4_Pin, GPIO_PIN_RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2110      	movs	r1, #16
 80018ba:	481e      	ldr	r0, [pc, #120]	@ (8001934 <MX_GPIO_Init+0x19c>)
 80018bc:	f002 febe 	bl	800463c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LedH6_GPIO_Port, LedH6_Pin, GPIO_PIN_RESET);
 80018c0:	2200      	movs	r2, #0
 80018c2:	2104      	movs	r1, #4
 80018c4:	481c      	ldr	r0, [pc, #112]	@ (8001938 <MX_GPIO_Init+0x1a0>)
 80018c6:	f002 feb9 	bl	800463c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LedH5_GPIO_Port, LedH5_Pin, GPIO_PIN_RESET);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2180      	movs	r1, #128	@ 0x80
 80018ce:	481b      	ldr	r0, [pc, #108]	@ (800193c <MX_GPIO_Init+0x1a4>)
 80018d0:	f002 feb4 	bl	800463c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LedH4_Pin */
  GPIO_InitStruct.Pin = LedH4_Pin;
 80018d4:	2310      	movs	r3, #16
 80018d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d8:	2301      	movs	r3, #1
 80018da:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018dc:	2302      	movs	r3, #2
 80018de:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e0:	2300      	movs	r3, #0
 80018e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LedH4_GPIO_Port, &GPIO_InitStruct);
 80018e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018e8:	4619      	mov	r1, r3
 80018ea:	4812      	ldr	r0, [pc, #72]	@ (8001934 <MX_GPIO_Init+0x19c>)
 80018ec:	f002 fcfa 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LedH6_Pin */
  GPIO_InitStruct.Pin = LedH6_Pin;
 80018f0:	2304      	movs	r3, #4
 80018f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f4:	2301      	movs	r3, #1
 80018f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018f8:	2302      	movs	r3, #2
 80018fa:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fc:	2300      	movs	r3, #0
 80018fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LedH6_GPIO_Port, &GPIO_InitStruct);
 8001900:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001904:	4619      	mov	r1, r3
 8001906:	480c      	ldr	r0, [pc, #48]	@ (8001938 <MX_GPIO_Init+0x1a0>)
 8001908:	f002 fcec 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LedH5_Pin */
  GPIO_InitStruct.Pin = LedH5_Pin;
 800190c:	2380      	movs	r3, #128	@ 0x80
 800190e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001910:	2301      	movs	r3, #1
 8001912:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001914:	2302      	movs	r3, #2
 8001916:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001918:	2300      	movs	r3, #0
 800191a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LedH5_GPIO_Port, &GPIO_InitStruct);
 800191c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001920:	4619      	mov	r1, r3
 8001922:	4806      	ldr	r0, [pc, #24]	@ (800193c <MX_GPIO_Init+0x1a4>)
 8001924:	f002 fcde 	bl	80042e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001928:	bf00      	nop
 800192a:	3740      	adds	r7, #64	@ 0x40
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40023800 	.word	0x40023800
 8001934:	40020400 	.word	0x40020400
 8001938:	40022000 	.word	0x40022000
 800193c:	40021800 	.word	0x40021800

08001940 <CreateSinTable>:

/* USER CODE BEGIN 4 */
static void CreateSinTable()
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
	float tmp = 6.28 / 200;
 8001946:	4b2d      	ldr	r3, [pc, #180]	@ (80019fc <CreateSinTable+0xbc>)
 8001948:	603b      	str	r3, [r7, #0]
	int i = 0;
 800194a:	2300      	movs	r3, #0
 800194c:	607b      	str	r3, [r7, #4]
	for(i = 0; i < 200; i++)
 800194e:	2300      	movs	r3, #0
 8001950:	607b      	str	r3, [r7, #4]
 8001952:	e04a      	b.n	80019ea <CreateSinTable+0xaa>
	{
		sinTable[i] = 990 * (sin(tmp * i) + 1);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	ee07 3a90 	vmov	s15, r3
 800195a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800195e:	edd7 7a00 	vldr	s15, [r7]
 8001962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001966:	ee17 0a90 	vmov	r0, s15
 800196a:	f7fe fe0d 	bl	8000588 <__aeabi_f2d>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	ec43 2b10 	vmov	d0, r2, r3
 8001976:	f00b fc57 	bl	800d228 <sin>
 800197a:	ec51 0b10 	vmov	r0, r1, d0
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	4b1f      	ldr	r3, [pc, #124]	@ (8001a00 <CreateSinTable+0xc0>)
 8001984:	f7fe fca2 	bl	80002cc <__adddf3>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	4610      	mov	r0, r2
 800198e:	4619      	mov	r1, r3
 8001990:	f04f 0200 	mov.w	r2, #0
 8001994:	4b1b      	ldr	r3, [pc, #108]	@ (8001a04 <CreateSinTable+0xc4>)
 8001996:	f7fe fe4f 	bl	8000638 <__aeabi_dmul>
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	4610      	mov	r0, r2
 80019a0:	4619      	mov	r1, r3
 80019a2:	f7ff f921 	bl	8000be8 <__aeabi_d2uiz>
 80019a6:	4602      	mov	r2, r0
 80019a8:	4917      	ldr	r1, [pc, #92]	@ (8001a08 <CreateSinTable+0xc8>)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


		if(sinTable[i] > PWM_MAX_VALUE) { sinTable[i] = PWM_MAX_VALUE; }
 80019b0:	4a15      	ldr	r2, [pc, #84]	@ (8001a08 <CreateSinTable+0xc8>)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019b8:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 80019bc:	4293      	cmp	r3, r2
 80019be:	d906      	bls.n	80019ce <CreateSinTable+0x8e>
 80019c0:	4a11      	ldr	r2, [pc, #68]	@ (8001a08 <CreateSinTable+0xc8>)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f240 71c6 	movw	r1, #1990	@ 0x7c6
 80019c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80019cc:	e00a      	b.n	80019e4 <CreateSinTable+0xa4>
		else if (sinTable[i] < PWM_MIN_VALUE) { sinTable[i] = PWM_MIN_VALUE; }
 80019ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001a08 <CreateSinTable+0xc8>)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019d6:	2b09      	cmp	r3, #9
 80019d8:	d804      	bhi.n	80019e4 <CreateSinTable+0xa4>
 80019da:	4a0b      	ldr	r2, [pc, #44]	@ (8001a08 <CreateSinTable+0xc8>)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	210a      	movs	r1, #10
 80019e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i < 200; i++)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3301      	adds	r3, #1
 80019e8:	607b      	str	r3, [r7, #4]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2bc7      	cmp	r3, #199	@ 0xc7
 80019ee:	ddb1      	ble.n	8001954 <CreateSinTable+0x14>
	}
}
 80019f0:	bf00      	nop
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	3d009d49 	.word	0x3d009d49
 8001a00:	3ff00000 	.word	0x3ff00000
 8001a04:	408ef000 	.word	0x408ef000
 8001a08:	20000500 	.word	0x20000500

08001a0c <InitDisplay>:


void InitDisplay() {
 8001a0c:	b598      	push	{r3, r4, r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
    // Inicjalizacja LCD
    BSP_LCD_Init();
 8001a10:	f007 fc4c 	bl	80092ac <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8001a14:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8001a18:	2000      	movs	r0, #0
 8001a1a:	f007 fcdf 	bl	80093dc <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(0);
 8001a1e:	2000      	movs	r0, #0
 8001a20:	f007 fd3c 	bl	800949c <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 8001a24:	f04f 30ff 	mov.w	r0, #4294967295
 8001a28:	f007 fd94 	bl	8009554 <BSP_LCD_Clear>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a30:	f007 fd5c 	bl	80094ec <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001a34:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001a38:	f007 fd40 	bl	80094bc <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font24);
 8001a3c:	480a      	ldr	r0, [pc, #40]	@ (8001a68 <InitDisplay+0x5c>)
 8001a3e:	f007 fd6f 	bl	8009520 <BSP_LCD_SetFont>

    // Inicjalizacja ekranu dotykowego
    BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8001a42:	f007 fca3 	bl	800938c <BSP_LCD_GetXSize>
 8001a46:	4603      	mov	r3, r0
 8001a48:	b29c      	uxth	r4, r3
 8001a4a:	f007 fcb3 	bl	80093b4 <BSP_LCD_GetYSize>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	4619      	mov	r1, r3
 8001a54:	4620      	mov	r0, r4
 8001a56:	f008 fb23 	bl	800a0a0 <BSP_TS_Init>

    // Rysowanie przycisków
    DrawButtons();
 8001a5a:	f000 f807 	bl	8001a6c <DrawButtons>

    // Aktualizacja wyświetlanych wartości
    UpdateDisplay();
 8001a5e:	f000 f863 	bl	8001b28 <UpdateDisplay>
}
 8001a62:	bf00      	nop
 8001a64:	bd98      	pop	{r3, r4, r7, pc}
 8001a66:	bf00      	nop
 8001a68:	2000001c 	.word	0x2000001c

08001a6c <DrawButtons>:

void DrawButtons(void) {
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
    // Rysowanie przycisku On/Off
    BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001a70:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8001a74:	f007 fd22 	bl	80094bc <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(BUTTON_ON_OFF_X, BUTTON_ON_OFF_Y, BUTTON_WIDTH, BUTTON_HEIGHT);
 8001a78:	2332      	movs	r3, #50	@ 0x32
 8001a7a:	229b      	movs	r2, #155	@ 0x9b
 8001a7c:	2114      	movs	r1, #20
 8001a7e:	2014      	movs	r0, #20
 8001a80:	f007 fee4 	bl	800984c <BSP_LCD_FillRect>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001a84:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001a88:	f007 fd18 	bl	80094bc <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(BUTTON_ON_OFF_X + 10, BUTTON_ON_OFF_Y + 15, (uint8_t *)"On/Off", LEFT_MODE);
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	4a20      	ldr	r2, [pc, #128]	@ (8001b10 <DrawButtons+0xa4>)
 8001a90:	2123      	movs	r1, #35	@ 0x23
 8001a92:	201e      	movs	r0, #30
 8001a94:	f007 fdca 	bl	800962c <BSP_LCD_DisplayStringAt>

    // Rysowanie przycisku Tryb
    BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8001a98:	481e      	ldr	r0, [pc, #120]	@ (8001b14 <DrawButtons+0xa8>)
 8001a9a:	f007 fd0f 	bl	80094bc <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(BUTTON_MODE_X, BUTTON_MODE_Y, BUTTON_WIDTH, BUTTON_HEIGHT);
 8001a9e:	2332      	movs	r3, #50	@ 0x32
 8001aa0:	229b      	movs	r2, #155	@ 0x9b
 8001aa2:	2150      	movs	r1, #80	@ 0x50
 8001aa4:	2014      	movs	r0, #20
 8001aa6:	f007 fed1 	bl	800984c <BSP_LCD_FillRect>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001aaa:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001aae:	f007 fd05 	bl	80094bc <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(BUTTON_MODE_X + 10, BUTTON_MODE_Y + 15, (uint8_t *)"Tryb", LEFT_MODE);
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	4a18      	ldr	r2, [pc, #96]	@ (8001b18 <DrawButtons+0xac>)
 8001ab6:	215f      	movs	r1, #95	@ 0x5f
 8001ab8:	201e      	movs	r0, #30
 8001aba:	f007 fdb7 	bl	800962c <BSP_LCD_DisplayStringAt>

    // Rysowanie przycisku Amplituda Up
    BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001abe:	4817      	ldr	r0, [pc, #92]	@ (8001b1c <DrawButtons+0xb0>)
 8001ac0:	f007 fcfc 	bl	80094bc <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(BUTTON_AMPLITUDE_UP_X, BUTTON_AMPLITUDE_UP_Y, BUTTON_WIDTH, BUTTON_HEIGHT);
 8001ac4:	2332      	movs	r3, #50	@ 0x32
 8001ac6:	229b      	movs	r2, #155	@ 0x9b
 8001ac8:	218c      	movs	r1, #140	@ 0x8c
 8001aca:	2014      	movs	r0, #20
 8001acc:	f007 febe 	bl	800984c <BSP_LCD_FillRect>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001ad0:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001ad4:	f007 fcf2 	bl	80094bc <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(BUTTON_AMPLITUDE_UP_X + 10, BUTTON_AMPLITUDE_UP_Y + 15, (uint8_t *)"Amp 1h +", LEFT_MODE);
 8001ad8:	2303      	movs	r3, #3
 8001ada:	4a11      	ldr	r2, [pc, #68]	@ (8001b20 <DrawButtons+0xb4>)
 8001adc:	219b      	movs	r1, #155	@ 0x9b
 8001ade:	201e      	movs	r0, #30
 8001ae0:	f007 fda4 	bl	800962c <BSP_LCD_DisplayStringAt>

    // Rysowanie przycisku Amplituda Down
    BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001ae4:	480d      	ldr	r0, [pc, #52]	@ (8001b1c <DrawButtons+0xb0>)
 8001ae6:	f007 fce9 	bl	80094bc <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(BUTTON_AMPLITUDE_DOWN_X, BUTTON_AMPLITUDE_DOWN_Y, BUTTON_WIDTH, BUTTON_HEIGHT);
 8001aea:	2332      	movs	r3, #50	@ 0x32
 8001aec:	229b      	movs	r2, #155	@ 0x9b
 8001aee:	21c8      	movs	r1, #200	@ 0xc8
 8001af0:	2014      	movs	r0, #20
 8001af2:	f007 feab 	bl	800984c <BSP_LCD_FillRect>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001af6:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001afa:	f007 fcdf 	bl	80094bc <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(BUTTON_AMPLITUDE_DOWN_X + 10, BUTTON_AMPLITUDE_DOWN_Y + 15, (uint8_t *)"Amp 1h -", LEFT_MODE);
 8001afe:	2303      	movs	r3, #3
 8001b00:	4a08      	ldr	r2, [pc, #32]	@ (8001b24 <DrawButtons+0xb8>)
 8001b02:	21d7      	movs	r1, #215	@ 0xd7
 8001b04:	201e      	movs	r0, #30
 8001b06:	f007 fd91 	bl	800962c <BSP_LCD_DisplayStringAt>
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	0800e2a0 	.word	0x0800e2a0
 8001b14:	ff0000ff 	.word	0xff0000ff
 8001b18:	0800e2a8 	.word	0x0800e2a8
 8001b1c:	ffff0000 	.word	0xffff0000
 8001b20:	0800e2b0 	.word	0x0800e2b0
 8001b24:	0800e2bc 	.word	0x0800e2bc

08001b28 <UpdateDisplay>:

void UpdateDisplay() {
 8001b28:	b590      	push	{r4, r7, lr}
 8001b2a:	b08b      	sub	sp, #44	@ 0x2c
 8001b2c:	af02      	add	r7, sp, #8
    char buffer[30];

    // Wyświetlanie stanu sygnału
    sprintf(buffer, "Sygnal: %s", signal_on ? "On " : "Off");
 8001b2e:	4b28      	ldr	r3, [pc, #160]	@ (8001bd0 <UpdateDisplay+0xa8>)
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <UpdateDisplay+0x12>
 8001b36:	4a27      	ldr	r2, [pc, #156]	@ (8001bd4 <UpdateDisplay+0xac>)
 8001b38:	e000      	b.n	8001b3c <UpdateDisplay+0x14>
 8001b3a:	4a27      	ldr	r2, [pc, #156]	@ (8001bd8 <UpdateDisplay+0xb0>)
 8001b3c:	463b      	mov	r3, r7
 8001b3e:	4927      	ldr	r1, [pc, #156]	@ (8001bdc <UpdateDisplay+0xb4>)
 8001b40:	4618      	mov	r0, r3
 8001b42:	f009 fa45 	bl	800afd0 <siprintf>
    BSP_LCD_DisplayStringAt(TEXT_OFFSET_X, TEXT_OFFSET_Y, (uint8_t *)buffer, LEFT_MODE);
 8001b46:	463a      	mov	r2, r7
 8001b48:	2303      	movs	r3, #3
 8001b4a:	2114      	movs	r1, #20
 8001b4c:	20c3      	movs	r0, #195	@ 0xc3
 8001b4e:	f007 fd6d 	bl	800962c <BSP_LCD_DisplayStringAt>

    // Wyświetlanie trybu generacji
    sprintf(buffer, "Tryb: %s", generation_mode ? "1+3h" : "1+5h");
 8001b52:	4b23      	ldr	r3, [pc, #140]	@ (8001be0 <UpdateDisplay+0xb8>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <UpdateDisplay+0x36>
 8001b5a:	4a22      	ldr	r2, [pc, #136]	@ (8001be4 <UpdateDisplay+0xbc>)
 8001b5c:	e000      	b.n	8001b60 <UpdateDisplay+0x38>
 8001b5e:	4a22      	ldr	r2, [pc, #136]	@ (8001be8 <UpdateDisplay+0xc0>)
 8001b60:	463b      	mov	r3, r7
 8001b62:	4922      	ldr	r1, [pc, #136]	@ (8001bec <UpdateDisplay+0xc4>)
 8001b64:	4618      	mov	r0, r3
 8001b66:	f009 fa33 	bl	800afd0 <siprintf>
    BSP_LCD_DisplayStringAt(TEXT_OFFSET_X, TEXT_OFFSET_Y + TEXT_SPACING, (uint8_t *)buffer, LEFT_MODE);
 8001b6a:	463a      	mov	r2, r7
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	2132      	movs	r1, #50	@ 0x32
 8001b70:	20c3      	movs	r0, #195	@ 0xc3
 8001b72:	f007 fd5b 	bl	800962c <BSP_LCD_DisplayStringAt>

    // Wyświetlanie amplitudy podstawowej harmonicznej
    sprintf(buffer, "Amp. 1h: %d%%", fundamental_amplitude);
 8001b76:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf0 <UpdateDisplay+0xc8>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	491d      	ldr	r1, [pc, #116]	@ (8001bf4 <UpdateDisplay+0xcc>)
 8001b80:	4618      	mov	r0, r3
 8001b82:	f009 fa25 	bl	800afd0 <siprintf>
    BSP_LCD_DisplayStringAt(TEXT_OFFSET_X, TEXT_OFFSET_Y + 2 * TEXT_SPACING, (uint8_t *)buffer, LEFT_MODE);
 8001b86:	463a      	mov	r2, r7
 8001b88:	2303      	movs	r3, #3
 8001b8a:	2150      	movs	r1, #80	@ 0x50
 8001b8c:	20c3      	movs	r0, #195	@ 0xc3
 8001b8e:	f007 fd4d 	bl	800962c <BSP_LCD_DisplayStringAt>

    // Wyświetlanie amplitudy drugiej harmonicznej
    sprintf(buffer, "Amp. %s: %f%%", generation_mode ? "3h" : "5h", adcAvg);
 8001b92:	4b13      	ldr	r3, [pc, #76]	@ (8001be0 <UpdateDisplay+0xb8>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <UpdateDisplay+0x76>
 8001b9a:	4c17      	ldr	r4, [pc, #92]	@ (8001bf8 <UpdateDisplay+0xd0>)
 8001b9c:	e000      	b.n	8001ba0 <UpdateDisplay+0x78>
 8001b9e:	4c17      	ldr	r4, [pc, #92]	@ (8001bfc <UpdateDisplay+0xd4>)
 8001ba0:	4b17      	ldr	r3, [pc, #92]	@ (8001c00 <UpdateDisplay+0xd8>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7fe fcef 	bl	8000588 <__aeabi_f2d>
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4638      	mov	r0, r7
 8001bb0:	e9cd 2300 	strd	r2, r3, [sp]
 8001bb4:	4622      	mov	r2, r4
 8001bb6:	4913      	ldr	r1, [pc, #76]	@ (8001c04 <UpdateDisplay+0xdc>)
 8001bb8:	f009 fa0a 	bl	800afd0 <siprintf>
    BSP_LCD_DisplayStringAt(TEXT_OFFSET_X, TEXT_OFFSET_Y + 3 * TEXT_SPACING, (uint8_t *)buffer, LEFT_MODE);
 8001bbc:	463a      	mov	r2, r7
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	216e      	movs	r1, #110	@ 0x6e
 8001bc2:	20c3      	movs	r0, #195	@ 0xc3
 8001bc4:	f007 fd32 	bl	800962c <BSP_LCD_DisplayStringAt>
}
 8001bc8:	bf00      	nop
 8001bca:	3724      	adds	r7, #36	@ 0x24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd90      	pop	{r4, r7, pc}
 8001bd0:	2000084c 	.word	0x2000084c
 8001bd4:	0800e2c8 	.word	0x0800e2c8
 8001bd8:	0800e2cc 	.word	0x0800e2cc
 8001bdc:	0800e2d0 	.word	0x0800e2d0
 8001be0:	2000000c 	.word	0x2000000c
 8001be4:	0800e2dc 	.word	0x0800e2dc
 8001be8:	0800e2e4 	.word	0x0800e2e4
 8001bec:	0800e2ec 	.word	0x0800e2ec
 8001bf0:	2000000d 	.word	0x2000000d
 8001bf4:	0800e2f8 	.word	0x0800e2f8
 8001bf8:	0800e308 	.word	0x0800e308
 8001bfc:	0800e30c 	.word	0x0800e30c
 8001c00:	200004f8 	.word	0x200004f8
 8001c04:	0800e310 	.word	0x0800e310

08001c08 <ProcessTouch>:

void ProcessTouch(uint16_t x, uint16_t y) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	460a      	mov	r2, r1
 8001c12:	80fb      	strh	r3, [r7, #6]
 8001c14:	4613      	mov	r3, r2
 8001c16:	80bb      	strh	r3, [r7, #4]
    if (x > BUTTON_ON_OFF_X && x < BUTTON_ON_OFF_X + BUTTON_WIDTH &&
 8001c18:	88fb      	ldrh	r3, [r7, #6]
 8001c1a:	2b14      	cmp	r3, #20
 8001c1c:	d913      	bls.n	8001c46 <ProcessTouch+0x3e>
 8001c1e:	88fb      	ldrh	r3, [r7, #6]
 8001c20:	2bae      	cmp	r3, #174	@ 0xae
 8001c22:	d810      	bhi.n	8001c46 <ProcessTouch+0x3e>
 8001c24:	88bb      	ldrh	r3, [r7, #4]
 8001c26:	2b14      	cmp	r3, #20
 8001c28:	d90d      	bls.n	8001c46 <ProcessTouch+0x3e>
        y > BUTTON_ON_OFF_Y && y < BUTTON_ON_OFF_Y + BUTTON_HEIGHT) {
 8001c2a:	88bb      	ldrh	r3, [r7, #4]
 8001c2c:	2b45      	cmp	r3, #69	@ 0x45
 8001c2e:	d80a      	bhi.n	8001c46 <ProcessTouch+0x3e>
        signal_on = !signal_on;
 8001c30:	4b2a      	ldr	r3, [pc, #168]	@ (8001cdc <ProcessTouch+0xd4>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	bf0c      	ite	eq
 8001c38:	2301      	moveq	r3, #1
 8001c3a:	2300      	movne	r3, #0
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	461a      	mov	r2, r3
 8001c40:	4b26      	ldr	r3, [pc, #152]	@ (8001cdc <ProcessTouch+0xd4>)
 8001c42:	701a      	strb	r2, [r3, #0]
 8001c44:	e043      	b.n	8001cce <ProcessTouch+0xc6>
    } else if (x > BUTTON_MODE_X && x < BUTTON_MODE_X + BUTTON_WIDTH &&
 8001c46:	88fb      	ldrh	r3, [r7, #6]
 8001c48:	2b14      	cmp	r3, #20
 8001c4a:	d913      	bls.n	8001c74 <ProcessTouch+0x6c>
 8001c4c:	88fb      	ldrh	r3, [r7, #6]
 8001c4e:	2bae      	cmp	r3, #174	@ 0xae
 8001c50:	d810      	bhi.n	8001c74 <ProcessTouch+0x6c>
 8001c52:	88bb      	ldrh	r3, [r7, #4]
 8001c54:	2b50      	cmp	r3, #80	@ 0x50
 8001c56:	d90d      	bls.n	8001c74 <ProcessTouch+0x6c>
               y > BUTTON_MODE_Y && y < BUTTON_MODE_Y + BUTTON_HEIGHT) {
 8001c58:	88bb      	ldrh	r3, [r7, #4]
 8001c5a:	2b81      	cmp	r3, #129	@ 0x81
 8001c5c:	d80a      	bhi.n	8001c74 <ProcessTouch+0x6c>
        generation_mode = !generation_mode;
 8001c5e:	4b20      	ldr	r3, [pc, #128]	@ (8001ce0 <ProcessTouch+0xd8>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	bf0c      	ite	eq
 8001c66:	2301      	moveq	r3, #1
 8001c68:	2300      	movne	r3, #0
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ce0 <ProcessTouch+0xd8>)
 8001c70:	701a      	strb	r2, [r3, #0]
 8001c72:	e02c      	b.n	8001cce <ProcessTouch+0xc6>
    } else if (x > BUTTON_AMPLITUDE_UP_X && x < BUTTON_AMPLITUDE_UP_X + BUTTON_WIDTH &&
 8001c74:	88fb      	ldrh	r3, [r7, #6]
 8001c76:	2b14      	cmp	r3, #20
 8001c78:	d913      	bls.n	8001ca2 <ProcessTouch+0x9a>
 8001c7a:	88fb      	ldrh	r3, [r7, #6]
 8001c7c:	2bae      	cmp	r3, #174	@ 0xae
 8001c7e:	d810      	bhi.n	8001ca2 <ProcessTouch+0x9a>
 8001c80:	88bb      	ldrh	r3, [r7, #4]
 8001c82:	2b8c      	cmp	r3, #140	@ 0x8c
 8001c84:	d90d      	bls.n	8001ca2 <ProcessTouch+0x9a>
               y > BUTTON_AMPLITUDE_UP_Y && y < BUTTON_AMPLITUDE_UP_Y + BUTTON_HEIGHT) {
 8001c86:	88bb      	ldrh	r3, [r7, #4]
 8001c88:	2bbd      	cmp	r3, #189	@ 0xbd
 8001c8a:	d80a      	bhi.n	8001ca2 <ProcessTouch+0x9a>
        if (fundamental_amplitude < 100) {
 8001c8c:	4b15      	ldr	r3, [pc, #84]	@ (8001ce4 <ProcessTouch+0xdc>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b63      	cmp	r3, #99	@ 0x63
 8001c92:	d81c      	bhi.n	8001cce <ProcessTouch+0xc6>
            fundamental_amplitude += 10;
 8001c94:	4b13      	ldr	r3, [pc, #76]	@ (8001ce4 <ProcessTouch+0xdc>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	330a      	adds	r3, #10
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <ProcessTouch+0xdc>)
 8001c9e:	701a      	strb	r2, [r3, #0]
        if (fundamental_amplitude < 100) {
 8001ca0:	e015      	b.n	8001cce <ProcessTouch+0xc6>
        }
    } else if (x > BUTTON_AMPLITUDE_DOWN_X && x < BUTTON_AMPLITUDE_DOWN_X + BUTTON_WIDTH &&
 8001ca2:	88fb      	ldrh	r3, [r7, #6]
 8001ca4:	2b14      	cmp	r3, #20
 8001ca6:	d912      	bls.n	8001cce <ProcessTouch+0xc6>
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	2bae      	cmp	r3, #174	@ 0xae
 8001cac:	d80f      	bhi.n	8001cce <ProcessTouch+0xc6>
 8001cae:	88bb      	ldrh	r3, [r7, #4]
 8001cb0:	2bc8      	cmp	r3, #200	@ 0xc8
 8001cb2:	d90c      	bls.n	8001cce <ProcessTouch+0xc6>
               y > BUTTON_AMPLITUDE_DOWN_Y && y < BUTTON_AMPLITUDE_DOWN_Y + BUTTON_HEIGHT) {
 8001cb4:	88bb      	ldrh	r3, [r7, #4]
 8001cb6:	2bf9      	cmp	r3, #249	@ 0xf9
 8001cb8:	d809      	bhi.n	8001cce <ProcessTouch+0xc6>
        if (fundamental_amplitude > 10) {
 8001cba:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce4 <ProcessTouch+0xdc>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b0a      	cmp	r3, #10
 8001cc0:	d905      	bls.n	8001cce <ProcessTouch+0xc6>
            fundamental_amplitude -= 10;
 8001cc2:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <ProcessTouch+0xdc>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	3b0a      	subs	r3, #10
 8001cc8:	b2da      	uxtb	r2, r3
 8001cca:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <ProcessTouch+0xdc>)
 8001ccc:	701a      	strb	r2, [r3, #0]
        }
    }
    // Aktualizacja wyświetlanych wartości
    UpdateDisplay();
 8001cce:	f7ff ff2b 	bl	8001b28 <UpdateDisplay>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	2000084c 	.word	0x2000084c
 8001ce0:	2000000c 	.word	0x2000000c
 8001ce4:	2000000d 	.word	0x2000000d

08001ce8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cec:	b672      	cpsid	i
}
 8001cee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cf0:	bf00      	nop
 8001cf2:	e7fd      	b.n	8001cf0 <Error_Handler+0x8>

08001cf4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8001d38 <HAL_MspInit+0x44>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfe:	4a0e      	ldr	r2, [pc, #56]	@ (8001d38 <HAL_MspInit+0x44>)
 8001d00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d06:	4b0c      	ldr	r3, [pc, #48]	@ (8001d38 <HAL_MspInit+0x44>)
 8001d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d12:	4b09      	ldr	r3, [pc, #36]	@ (8001d38 <HAL_MspInit+0x44>)
 8001d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d16:	4a08      	ldr	r2, [pc, #32]	@ (8001d38 <HAL_MspInit+0x44>)
 8001d18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d1e:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <HAL_MspInit+0x44>)
 8001d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d26:	603b      	str	r3, [r7, #0]
 8001d28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	40023800 	.word	0x40023800

08001d3c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	@ 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a32      	ldr	r2, [pc, #200]	@ (8001e24 <HAL_ADC_MspInit+0xe8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d15d      	bne.n	8001e1a <HAL_ADC_MspInit+0xde>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001d5e:	4b32      	ldr	r3, [pc, #200]	@ (8001e28 <HAL_ADC_MspInit+0xec>)
 8001d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d62:	4a31      	ldr	r2, [pc, #196]	@ (8001e28 <HAL_ADC_MspInit+0xec>)
 8001d64:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001e28 <HAL_ADC_MspInit+0xec>)
 8001d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d72:	613b      	str	r3, [r7, #16]
 8001d74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d76:	4b2c      	ldr	r3, [pc, #176]	@ (8001e28 <HAL_ADC_MspInit+0xec>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7a:	4a2b      	ldr	r2, [pc, #172]	@ (8001e28 <HAL_ADC_MspInit+0xec>)
 8001d7c:	f043 0320 	orr.w	r3, r3, #32
 8001d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d82:	4b29      	ldr	r3, [pc, #164]	@ (8001e28 <HAL_ADC_MspInit+0xec>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d86:	f003 0320 	and.w	r3, r3, #32
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF10     ------> ADC3_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d94:	2303      	movs	r3, #3
 8001d96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	4619      	mov	r1, r3
 8001da2:	4822      	ldr	r0, [pc, #136]	@ (8001e2c <HAL_ADC_MspInit+0xf0>)
 8001da4:	f002 fa9e 	bl	80042e4 <HAL_GPIO_Init>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA2_Stream0;
 8001da8:	4b21      	ldr	r3, [pc, #132]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001daa:	4a22      	ldr	r2, [pc, #136]	@ (8001e34 <HAL_ADC_MspInit+0xf8>)
 8001dac:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8001dae:	4b20      	ldr	r3, [pc, #128]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001db0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001db4:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001db6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001dc2:	4b1b      	ldr	r3, [pc, #108]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001dc4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dc8:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001dca:	4b19      	ldr	r3, [pc, #100]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001dcc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001dd0:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001dd2:	4b17      	ldr	r3, [pc, #92]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001dd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dd8:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001dda:	4b15      	ldr	r3, [pc, #84]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001ddc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001de0:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8001de2:	4b13      	ldr	r3, [pc, #76]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001de8:	4b11      	ldr	r3, [pc, #68]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001dee:	4810      	ldr	r0, [pc, #64]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001df0:	f001 fca4 	bl	800373c <HAL_DMA_Init>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8001dfa:	f7ff ff75 	bl	8001ce8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a0b      	ldr	r2, [pc, #44]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001e02:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e04:	4a0a      	ldr	r2, [pc, #40]	@ (8001e30 <HAL_ADC_MspInit+0xf4>)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	2012      	movs	r0, #18
 8001e10:	f001 fb6b 	bl	80034ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001e14:	2012      	movs	r0, #18
 8001e16:	f001 fb84 	bl	8003522 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001e1a:	bf00      	nop
 8001e1c:	3728      	adds	r7, #40	@ 0x28
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40012200 	.word	0x40012200
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40021400 	.word	0x40021400
 8001e30:	2000027c 	.word	0x2000027c
 8001e34:	40026410 	.word	0x40026410

08001e38 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a0a      	ldr	r2, [pc, #40]	@ (8001e70 <HAL_CRC_MspInit+0x38>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d10b      	bne.n	8001e62 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e74 <HAL_CRC_MspInit+0x3c>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4e:	4a09      	ldr	r2, [pc, #36]	@ (8001e74 <HAL_CRC_MspInit+0x3c>)
 8001e50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e56:	4b07      	ldr	r3, [pc, #28]	@ (8001e74 <HAL_CRC_MspInit+0x3c>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001e62:	bf00      	nop
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	40023000 	.word	0x40023000
 8001e74:	40023800 	.word	0x40023800

08001e78 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb0 <HAL_DMA2D_MspInit+0x38>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d10b      	bne.n	8001ea2 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb4 <HAL_DMA2D_MspInit+0x3c>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8e:	4a09      	ldr	r2, [pc, #36]	@ (8001eb4 <HAL_DMA2D_MspInit+0x3c>)
 8001e90:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001e94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e96:	4b07      	ldr	r3, [pc, #28]	@ (8001eb4 <HAL_DMA2D_MspInit+0x3c>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8001ea2:	bf00      	nop
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	4002b000 	.word	0x4002b000
 8001eb4:	40023800 	.word	0x40023800

08001eb8 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b0b4      	sub	sp, #208	@ 0xd0
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec0:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]
 8001ece:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ed0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ed4:	2284      	movs	r2, #132	@ 0x84
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f009 f8dc 	bl	800b096 <memset>
  if(hltdc->Instance==LTDC)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4ac6      	ldr	r2, [pc, #792]	@ (80021fc <HAL_LTDC_MspInit+0x344>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	f040 81a2 	bne.w	800222e <HAL_LTDC_MspInit+0x376>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001eea:	2308      	movs	r3, #8
 8001eec:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001eee:	2332      	movs	r3, #50	@ 0x32
 8001ef0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8001efa:	2300      	movs	r3, #0
 8001efc:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001efe:	2301      	movs	r3, #1
 8001f00:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001f02:	2300      	movs	r3, #0
 8001f04:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f06:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f004 fa0a 	bl	8006324 <HAL_RCCEx_PeriphCLKConfig>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <HAL_LTDC_MspInit+0x62>
    {
      Error_Handler();
 8001f16:	f7ff fee7 	bl	8001ce8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001f1a:	4bb9      	ldr	r3, [pc, #740]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1e:	4ab8      	ldr	r2, [pc, #736]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f20:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001f24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f26:	4bb6      	ldr	r3, [pc, #728]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f32:	4bb3      	ldr	r3, [pc, #716]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	4ab2      	ldr	r2, [pc, #712]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f38:	f043 0310 	orr.w	r3, r3, #16
 8001f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f3e:	4bb0      	ldr	r3, [pc, #704]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f42:	f003 0310 	and.w	r3, r3, #16
 8001f46:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f4a:	4bad      	ldr	r3, [pc, #692]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4e:	4aac      	ldr	r2, [pc, #688]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f50:	f043 0302 	orr.w	r3, r3, #2
 8001f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f56:	4baa      	ldr	r3, [pc, #680]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f62:	4ba7      	ldr	r3, [pc, #668]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f66:	4aa6      	ldr	r2, [pc, #664]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f6e:	4ba4      	ldr	r3, [pc, #656]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001f7a:	4ba1      	ldr	r3, [pc, #644]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7e:	4aa0      	ldr	r2, [pc, #640]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f80:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f86:	4b9e      	ldr	r3, [pc, #632]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f92:	4b9b      	ldr	r3, [pc, #620]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	4a9a      	ldr	r2, [pc, #616]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001f98:	f043 0308 	orr.w	r3, r3, #8
 8001f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9e:	4b98      	ldr	r3, [pc, #608]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa2:	f003 0308 	and.w	r3, r3, #8
 8001fa6:	623b      	str	r3, [r7, #32]
 8001fa8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001faa:	4b95      	ldr	r3, [pc, #596]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	4a94      	ldr	r2, [pc, #592]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001fb0:	f043 0304 	orr.w	r3, r3, #4
 8001fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb6:	4b92      	ldr	r3, [pc, #584]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fba:	f003 0304 	and.w	r3, r3, #4
 8001fbe:	61fb      	str	r3, [r7, #28]
 8001fc0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc2:	4b8f      	ldr	r3, [pc, #572]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc6:	4a8e      	ldr	r2, [pc, #568]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001fc8:	f043 0301 	orr.w	r3, r3, #1
 8001fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fce:	4b8c      	ldr	r3, [pc, #560]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	61bb      	str	r3, [r7, #24]
 8001fd8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001fda:	4b89      	ldr	r3, [pc, #548]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fde:	4a88      	ldr	r2, [pc, #544]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fe6:	4b86      	ldr	r3, [pc, #536]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8001ff2:	4b83      	ldr	r3, [pc, #524]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	4a82      	ldr	r2, [pc, #520]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8001ff8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ffe:	4b80      	ldr	r3, [pc, #512]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002006:	613b      	str	r3, [r7, #16]
 8002008:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800200a:	4b7d      	ldr	r3, [pc, #500]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	4a7c      	ldr	r2, [pc, #496]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8002010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002014:	6313      	str	r3, [r2, #48]	@ 0x30
 8002016:	4b7a      	ldr	r3, [pc, #488]	@ (8002200 <HAL_LTDC_MspInit+0x348>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	68fb      	ldr	r3, [r7, #12]
    PI14     ------> LTDC_CLK
    PH3     ------> LTDC_R1
    PG6     ------> LTDC_R7
    PH9     ------> LTDC_R3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002022:	2370      	movs	r3, #112	@ 0x70
 8002024:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002028:	2302      	movs	r3, #2
 800202a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002034:	2300      	movs	r3, #0
 8002036:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800203a:	230e      	movs	r3, #14
 800203c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002040:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002044:	4619      	mov	r1, r3
 8002046:	486f      	ldr	r0, [pc, #444]	@ (8002204 <HAL_LTDC_MspInit+0x34c>)
 8002048:	f002 f94c 	bl	80042e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800204c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002050:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002054:	2302      	movs	r3, #2
 8002056:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	2300      	movs	r3, #0
 800205c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002060:	2300      	movs	r3, #0
 8002062:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002066:	230e      	movs	r3, #14
 8002068:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800206c:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002070:	4619      	mov	r1, r3
 8002072:	4865      	ldr	r0, [pc, #404]	@ (8002208 <HAL_LTDC_MspInit+0x350>)
 8002074:	f002 f936 	bl	80042e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_11|GPIO_PIN_6;
 8002078:	f44f 5321 	mov.w	r3, #10304	@ 0x2840
 800207c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002080:	2302      	movs	r3, #2
 8002082:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208c:	2300      	movs	r3, #0
 800208e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002092:	230e      	movs	r3, #14
 8002094:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002098:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800209c:	4619      	mov	r1, r3
 800209e:	485b      	ldr	r0, [pc, #364]	@ (800220c <HAL_LTDC_MspInit+0x354>)
 80020a0:	f002 f920 	bl	80042e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80020a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ac:	2302      	movs	r3, #2
 80020ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b8:	2300      	movs	r3, #0
 80020ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020be:	230e      	movs	r3, #14
 80020c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80020c4:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80020c8:	4619      	mov	r1, r3
 80020ca:	4851      	ldr	r0, [pc, #324]	@ (8002210 <HAL_LTDC_MspInit+0x358>)
 80020cc:	f002 f90a 	bl	80042e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_3;
 80020d0:	2348      	movs	r3, #72	@ 0x48
 80020d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d6:	2302      	movs	r3, #2
 80020d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e2:	2300      	movs	r3, #0
 80020e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020e8:	230e      	movs	r3, #14
 80020ea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020ee:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80020f2:	4619      	mov	r1, r3
 80020f4:	4847      	ldr	r0, [pc, #284]	@ (8002214 <HAL_LTDC_MspInit+0x35c>)
 80020f6:	f002 f8f5 	bl	80042e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020fe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002102:	2302      	movs	r3, #2
 8002104:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210e:	2300      	movs	r3, #0
 8002110:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002114:	230e      	movs	r3, #14
 8002116:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800211a:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800211e:	4619      	mov	r1, r3
 8002120:	483d      	ldr	r0, [pc, #244]	@ (8002218 <HAL_LTDC_MspInit+0x360>)
 8002122:	f002 f8df 	bl	80042e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_8;
 8002126:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800212a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212e:	2302      	movs	r3, #2
 8002130:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	2300      	movs	r3, #0
 8002136:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213a:	2300      	movs	r3, #0
 800213c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002140:	230e      	movs	r3, #14
 8002142:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002146:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800214a:	4619      	mov	r1, r3
 800214c:	4833      	ldr	r0, [pc, #204]	@ (800221c <HAL_LTDC_MspInit+0x364>)
 800214e:	f002 f8c9 	bl	80042e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_1
 8002152:	f244 6333 	movw	r3, #17971	@ 0x4633
 8002156:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                          |GPIO_PIN_9|GPIO_PIN_0|GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215a:	2302      	movs	r3, #2
 800215c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002160:	2300      	movs	r3, #0
 8002162:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002166:	2300      	movs	r3, #0
 8002168:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800216c:	230e      	movs	r3, #14
 800216e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002172:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002176:	4619      	mov	r1, r3
 8002178:	4829      	ldr	r0, [pc, #164]	@ (8002220 <HAL_LTDC_MspInit+0x368>)
 800217a:	f002 f8b3 	bl	80042e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800217e:	2380      	movs	r3, #128	@ 0x80
 8002180:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002184:	2302      	movs	r3, #2
 8002186:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218a:	2300      	movs	r3, #0
 800218c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002190:	2300      	movs	r3, #0
 8002192:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002196:	230e      	movs	r3, #14
 8002198:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800219c:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80021a0:	4619      	mov	r1, r3
 80021a2:	4820      	ldr	r0, [pc, #128]	@ (8002224 <HAL_LTDC_MspInit+0x36c>)
 80021a4:	f002 f89e 	bl	80042e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021ac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b0:	2302      	movs	r3, #2
 80021b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021bc:	2300      	movs	r3, #0
 80021be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80021c2:	2309      	movs	r3, #9
 80021c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021c8:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80021cc:	4619      	mov	r1, r3
 80021ce:	480f      	ldr	r0, [pc, #60]	@ (800220c <HAL_LTDC_MspInit+0x354>)
 80021d0:	f002 f888 	bl	80042e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_9;
 80021d4:	f24a 2308 	movw	r3, #41480	@ 0xa208
 80021d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021dc:	2302      	movs	r3, #2
 80021de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e8:	2300      	movs	r3, #0
 80021ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021ee:	230e      	movs	r3, #14
 80021f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80021f4:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80021f8:	4619      	mov	r1, r3
 80021fa:	e015      	b.n	8002228 <HAL_LTDC_MspInit+0x370>
 80021fc:	40016800 	.word	0x40016800
 8002200:	40023800 	.word	0x40023800
 8002204:	40021000 	.word	0x40021000
 8002208:	40020400 	.word	0x40020400
 800220c:	40021800 	.word	0x40021800
 8002210:	40022400 	.word	0x40022400
 8002214:	40020c00 	.word	0x40020c00
 8002218:	40020800 	.word	0x40020800
 800221c:	40020000 	.word	0x40020000
 8002220:	40022000 	.word	0x40022000
 8002224:	40022800 	.word	0x40022800
 8002228:	4803      	ldr	r0, [pc, #12]	@ (8002238 <HAL_LTDC_MspInit+0x380>)
 800222a:	f002 f85b 	bl	80042e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800222e:	bf00      	nop
 8002230:	37d0      	adds	r7, #208	@ 0xd0
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	40021c00 	.word	0x40021c00

0800223c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800224c:	d113      	bne.n	8002276 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800224e:	4b0c      	ldr	r3, [pc, #48]	@ (8002280 <HAL_TIM_Base_MspInit+0x44>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002252:	4a0b      	ldr	r2, [pc, #44]	@ (8002280 <HAL_TIM_Base_MspInit+0x44>)
 8002254:	f043 0301 	orr.w	r3, r3, #1
 8002258:	6413      	str	r3, [r2, #64]	@ 0x40
 800225a:	4b09      	ldr	r3, [pc, #36]	@ (8002280 <HAL_TIM_Base_MspInit+0x44>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002266:	2200      	movs	r2, #0
 8002268:	2100      	movs	r1, #0
 800226a:	201c      	movs	r0, #28
 800226c:	f001 f93d 	bl	80034ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002270:	201c      	movs	r0, #28
 8002272:	f001 f956 	bl	8003522 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002276:	bf00      	nop
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	40023800 	.word	0x40023800

08002284 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b088      	sub	sp, #32
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228c:	f107 030c 	add.w	r3, r7, #12
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
 800229a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022a4:	d11c      	bne.n	80022e0 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a6:	4b10      	ldr	r3, [pc, #64]	@ (80022e8 <HAL_TIM_MspPostInit+0x64>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	4a0f      	ldr	r2, [pc, #60]	@ (80022e8 <HAL_TIM_MspPostInit+0x64>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b2:	4b0d      	ldr	r3, [pc, #52]	@ (80022e8 <HAL_TIM_MspPostInit+0x64>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	60bb      	str	r3, [r7, #8]
 80022bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 80022be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022c2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c4:	2302      	movs	r3, #2
 80022c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022cc:	2300      	movs	r3, #0
 80022ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80022d0:	2301      	movs	r3, #1
 80022d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 80022d4:	f107 030c 	add.w	r3, r7, #12
 80022d8:	4619      	mov	r1, r3
 80022da:	4804      	ldr	r0, [pc, #16]	@ (80022ec <HAL_TIM_MspPostInit+0x68>)
 80022dc:	f002 f802 	bl	80042e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80022e0:	bf00      	nop
 80022e2:	3720      	adds	r7, #32
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40023800 	.word	0x40023800
 80022ec:	40020000 	.word	0x40020000

080022f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b0aa      	sub	sp, #168	@ 0xa8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002308:	f107 0310 	add.w	r3, r7, #16
 800230c:	2284      	movs	r2, #132	@ 0x84
 800230e:	2100      	movs	r1, #0
 8002310:	4618      	mov	r0, r3
 8002312:	f008 fec0 	bl	800b096 <memset>
  if(huart->Instance==USART1)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a21      	ldr	r2, [pc, #132]	@ (80023a0 <HAL_UART_MspInit+0xb0>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d13a      	bne.n	8002396 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002320:	2340      	movs	r3, #64	@ 0x40
 8002322:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002324:	2300      	movs	r3, #0
 8002326:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002328:	f107 0310 	add.w	r3, r7, #16
 800232c:	4618      	mov	r0, r3
 800232e:	f003 fff9 	bl	8006324 <HAL_RCCEx_PeriphCLKConfig>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002338:	f7ff fcd6 	bl	8001ce8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800233c:	4b19      	ldr	r3, [pc, #100]	@ (80023a4 <HAL_UART_MspInit+0xb4>)
 800233e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002340:	4a18      	ldr	r2, [pc, #96]	@ (80023a4 <HAL_UART_MspInit+0xb4>)
 8002342:	f043 0310 	orr.w	r3, r3, #16
 8002346:	6453      	str	r3, [r2, #68]	@ 0x44
 8002348:	4b16      	ldr	r3, [pc, #88]	@ (80023a4 <HAL_UART_MspInit+0xb4>)
 800234a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800234c:	f003 0310 	and.w	r3, r3, #16
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002354:	4b13      	ldr	r3, [pc, #76]	@ (80023a4 <HAL_UART_MspInit+0xb4>)
 8002356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002358:	4a12      	ldr	r2, [pc, #72]	@ (80023a4 <HAL_UART_MspInit+0xb4>)
 800235a:	f043 0302 	orr.w	r3, r3, #2
 800235e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002360:	4b10      	ldr	r3, [pc, #64]	@ (80023a4 <HAL_UART_MspInit+0xb4>)
 8002362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	60bb      	str	r3, [r7, #8]
 800236a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800236c:	23c0      	movs	r3, #192	@ 0xc0
 800236e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002372:	2302      	movs	r3, #2
 8002374:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2300      	movs	r3, #0
 800237a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237e:	2303      	movs	r3, #3
 8002380:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002384:	2307      	movs	r3, #7
 8002386:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800238a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800238e:	4619      	mov	r1, r3
 8002390:	4805      	ldr	r0, [pc, #20]	@ (80023a8 <HAL_UART_MspInit+0xb8>)
 8002392:	f001 ffa7 	bl	80042e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002396:	bf00      	nop
 8002398:	37a8      	adds	r7, #168	@ 0xa8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40011000 	.word	0x40011000
 80023a4:	40023800 	.word	0x40023800
 80023a8:	40020400 	.word	0x40020400

080023ac <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b086      	sub	sp, #24
 80023b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80023b2:	1d3b      	adds	r3, r7, #4
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	609a      	str	r2, [r3, #8]
 80023bc:	60da      	str	r2, [r3, #12]
 80023be:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80023c0:	4b3a      	ldr	r3, [pc, #232]	@ (80024ac <HAL_FMC_MspInit+0x100>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d16d      	bne.n	80024a4 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80023c8:	4b38      	ldr	r3, [pc, #224]	@ (80024ac <HAL_FMC_MspInit+0x100>)
 80023ca:	2201      	movs	r2, #1
 80023cc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80023ce:	4b38      	ldr	r3, [pc, #224]	@ (80024b0 <HAL_FMC_MspInit+0x104>)
 80023d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023d2:	4a37      	ldr	r2, [pc, #220]	@ (80024b0 <HAL_FMC_MspInit+0x104>)
 80023d4:	f043 0301 	orr.w	r3, r3, #1
 80023d8:	6393      	str	r3, [r2, #56]	@ 0x38
 80023da:	4b35      	ldr	r3, [pc, #212]	@ (80024b0 <HAL_FMC_MspInit+0x104>)
 80023dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	603b      	str	r3, [r7, #0]
 80023e4:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_0|GPIO_PIN_4;
 80023e6:	f248 1311 	movw	r3, #33041	@ 0x8111
 80023ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ec:	2302      	movs	r3, #2
 80023ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f4:	2303      	movs	r3, #3
 80023f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80023f8:	230c      	movs	r3, #12
 80023fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023fc:	1d3b      	adds	r3, r7, #4
 80023fe:	4619      	mov	r1, r3
 8002400:	482c      	ldr	r0, [pc, #176]	@ (80024b4 <HAL_FMC_MspInit+0x108>)
 8002402:	f001 ff6f 	bl	80042e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 8002406:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800240a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240c:	2302      	movs	r3, #2
 800240e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002414:	2303      	movs	r3, #3
 8002416:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002418:	230c      	movs	r3, #12
 800241a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800241c:	1d3b      	adds	r3, r7, #4
 800241e:	4619      	mov	r1, r3
 8002420:	4825      	ldr	r0, [pc, #148]	@ (80024b8 <HAL_FMC_MspInit+0x10c>)
 8002422:	f001 ff5f 	bl	80042e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002426:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800242a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242c:	2302      	movs	r3, #2
 800242e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002430:	2300      	movs	r3, #0
 8002432:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002434:	2303      	movs	r3, #3
 8002436:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002438:	230c      	movs	r3, #12
 800243a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800243c:	1d3b      	adds	r3, r7, #4
 800243e:	4619      	mov	r1, r3
 8002440:	481e      	ldr	r0, [pc, #120]	@ (80024bc <HAL_FMC_MspInit+0x110>)
 8002442:	f001 ff4f 	bl	80042e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_2;
 8002446:	2324      	movs	r3, #36	@ 0x24
 8002448:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244a:	2302      	movs	r3, #2
 800244c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002452:	2303      	movs	r3, #3
 8002454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002456:	230c      	movs	r3, #12
 8002458:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800245a:	1d3b      	adds	r3, r7, #4
 800245c:	4619      	mov	r1, r3
 800245e:	4818      	ldr	r0, [pc, #96]	@ (80024c0 <HAL_FMC_MspInit+0x114>)
 8002460:	f001 ff40 	bl	80042e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002464:	2304      	movs	r3, #4
 8002466:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002468:	2302      	movs	r3, #2
 800246a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002470:	2303      	movs	r3, #3
 8002472:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002474:	230c      	movs	r3, #12
 8002476:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002478:	1d3b      	adds	r3, r7, #4
 800247a:	4619      	mov	r1, r3
 800247c:	4811      	ldr	r0, [pc, #68]	@ (80024c4 <HAL_FMC_MspInit+0x118>)
 800247e:	f001 ff31 	bl	80042e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14
 8002482:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8002486:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002488:	2302      	movs	r3, #2
 800248a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002490:	2303      	movs	r3, #3
 8002492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002494:	230c      	movs	r3, #12
 8002496:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002498:	1d3b      	adds	r3, r7, #4
 800249a:	4619      	mov	r1, r3
 800249c:	480a      	ldr	r0, [pc, #40]	@ (80024c8 <HAL_FMC_MspInit+0x11c>)
 800249e:	f001 ff21 	bl	80042e4 <HAL_GPIO_Init>
 80024a2:	e000      	b.n	80024a6 <HAL_FMC_MspInit+0xfa>
    return;
 80024a4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80024a6:	3718      	adds	r7, #24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	20000850 	.word	0x20000850
 80024b0:	40023800 	.word	0x40023800
 80024b4:	40021800 	.word	0x40021800
 80024b8:	40020c00 	.word	0x40020c00
 80024bc:	40021400 	.word	0x40021400
 80024c0:	40021c00 	.word	0x40021c00
 80024c4:	40020800 	.word	0x40020800
 80024c8:	40021000 	.word	0x40021000

080024cc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80024d4:	f7ff ff6a 	bl	80023ac <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80024d8:	bf00      	nop
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024e4:	bf00      	nop
 80024e6:	e7fd      	b.n	80024e4 <NMI_Handler+0x4>

080024e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024ec:	bf00      	nop
 80024ee:	e7fd      	b.n	80024ec <HardFault_Handler+0x4>

080024f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <MemManage_Handler+0x4>

080024f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024fc:	bf00      	nop
 80024fe:	e7fd      	b.n	80024fc <BusFault_Handler+0x4>

08002500 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002504:	bf00      	nop
 8002506:	e7fd      	b.n	8002504 <UsageFault_Handler+0x4>

08002508 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800250c:	bf00      	nop
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr

08002516 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002516:	b480      	push	{r7}
 8002518:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002528:	bf00      	nop
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr

08002532 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002536:	f000 fa15 	bl	8002964 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
	...

08002540 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

	dmaBuffor[k++] = ADC3->DR;
 8002544:	4b0c      	ldr	r3, [pc, #48]	@ (8002578 <ADC_IRQHandler+0x38>)
 8002546:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002548:	4b0c      	ldr	r3, [pc, #48]	@ (800257c <ADC_IRQHandler+0x3c>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	1c5a      	adds	r2, r3, #1
 800254e:	b2d0      	uxtb	r0, r2
 8002550:	4a0a      	ldr	r2, [pc, #40]	@ (800257c <ADC_IRQHandler+0x3c>)
 8002552:	7010      	strb	r0, [r2, #0]
 8002554:	461a      	mov	r2, r3
 8002556:	b289      	uxth	r1, r1
 8002558:	4b09      	ldr	r3, [pc, #36]	@ (8002580 <ADC_IRQHandler+0x40>)
 800255a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	k %= 4;
 800255e:	4b07      	ldr	r3, [pc, #28]	@ (800257c <ADC_IRQHandler+0x3c>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	f003 0303 	and.w	r3, r3, #3
 8002566:	b2da      	uxtb	r2, r3
 8002568:	4b04      	ldr	r3, [pc, #16]	@ (800257c <ADC_IRQHandler+0x3c>)
 800256a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 800256c:	4805      	ldr	r0, [pc, #20]	@ (8002584 <ADC_IRQHandler+0x44>)
 800256e:	f000 fb59 	bl	8002c24 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */


  /* USER CODE END ADC_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40012200 	.word	0x40012200
 800257c:	20000854 	.word	0x20000854
 8002580:	200004f0 	.word	0x200004f0
 8002584:	20000234 	.word	0x20000234

08002588 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	uint32_t tmpPulse;
	if(tim2IntTimes > 4999)
 800258e:	4b47      	ldr	r3, [pc, #284]	@ (80026ac <TIM2_IRQHandler+0x124>)
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002596:	4293      	cmp	r3, r2
 8002598:	d902      	bls.n	80025a0 <TIM2_IRQHandler+0x18>
	{
		tim2IntTimes = 0;
 800259a:	4b44      	ldr	r3, [pc, #272]	@ (80026ac <TIM2_IRQHandler+0x124>)
 800259c:	2200      	movs	r2, #0
 800259e:	801a      	strh	r2, [r3, #0]
	}
	if((tim2IntTimes % 2) == 0)
 80025a0:	4b42      	ldr	r3, [pc, #264]	@ (80026ac <TIM2_IRQHandler+0x124>)
 80025a2:	881b      	ldrh	r3, [r3, #0]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d12d      	bne.n	800260a <TIM2_IRQHandler+0x82>
	{
		tmpPulse = 990 /* * A1*/ * (sin(SinPeriodOffset * tim2IntTimes) + 1);
 80025ae:	4b3f      	ldr	r3, [pc, #252]	@ (80026ac <TIM2_IRQHandler+0x124>)
 80025b0:	881b      	ldrh	r3, [r3, #0]
 80025b2:	ee07 3a90 	vmov	s15, r3
 80025b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025ba:	4b3d      	ldr	r3, [pc, #244]	@ (80026b0 <TIM2_IRQHandler+0x128>)
 80025bc:	edd3 7a00 	vldr	s15, [r3]
 80025c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c4:	ee17 0a90 	vmov	r0, s15
 80025c8:	f7fd ffde 	bl	8000588 <__aeabi_f2d>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	ec43 2b10 	vmov	d0, r2, r3
 80025d4:	f00a fe28 	bl	800d228 <sin>
 80025d8:	ec51 0b10 	vmov	r0, r1, d0
 80025dc:	f04f 0200 	mov.w	r2, #0
 80025e0:	4b34      	ldr	r3, [pc, #208]	@ (80026b4 <TIM2_IRQHandler+0x12c>)
 80025e2:	f7fd fe73 	bl	80002cc <__adddf3>
 80025e6:	4602      	mov	r2, r0
 80025e8:	460b      	mov	r3, r1
 80025ea:	4610      	mov	r0, r2
 80025ec:	4619      	mov	r1, r3
 80025ee:	f04f 0200 	mov.w	r2, #0
 80025f2:	4b31      	ldr	r3, [pc, #196]	@ (80026b8 <TIM2_IRQHandler+0x130>)
 80025f4:	f7fe f820 	bl	8000638 <__aeabi_dmul>
 80025f8:	4602      	mov	r2, r0
 80025fa:	460b      	mov	r3, r1
 80025fc:	4610      	mov	r0, r2
 80025fe:	4619      	mov	r1, r3
 8002600:	f7fe faf2 	bl	8000be8 <__aeabi_d2uiz>
 8002604:	4603      	mov	r3, r0
 8002606:	607b      	str	r3, [r7, #4]
 8002608:	e030      	b.n	800266c <TIM2_IRQHandler+0xe4>
	}
	else
	{
		tmpPulse = 990 /* * A2*/ * (sin(3 * (SinPeriodOffset * tim2IntTimes)) + 1);
 800260a:	4b28      	ldr	r3, [pc, #160]	@ (80026ac <TIM2_IRQHandler+0x124>)
 800260c:	881b      	ldrh	r3, [r3, #0]
 800260e:	ee07 3a90 	vmov	s15, r3
 8002612:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002616:	4b26      	ldr	r3, [pc, #152]	@ (80026b0 <TIM2_IRQHandler+0x128>)
 8002618:	edd3 7a00 	vldr	s15, [r3]
 800261c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002620:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002624:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002628:	ee17 0a90 	vmov	r0, s15
 800262c:	f7fd ffac 	bl	8000588 <__aeabi_f2d>
 8002630:	4602      	mov	r2, r0
 8002632:	460b      	mov	r3, r1
 8002634:	ec43 2b10 	vmov	d0, r2, r3
 8002638:	f00a fdf6 	bl	800d228 <sin>
 800263c:	ec51 0b10 	vmov	r0, r1, d0
 8002640:	f04f 0200 	mov.w	r2, #0
 8002644:	4b1b      	ldr	r3, [pc, #108]	@ (80026b4 <TIM2_IRQHandler+0x12c>)
 8002646:	f7fd fe41 	bl	80002cc <__adddf3>
 800264a:	4602      	mov	r2, r0
 800264c:	460b      	mov	r3, r1
 800264e:	4610      	mov	r0, r2
 8002650:	4619      	mov	r1, r3
 8002652:	f04f 0200 	mov.w	r2, #0
 8002656:	4b18      	ldr	r3, [pc, #96]	@ (80026b8 <TIM2_IRQHandler+0x130>)
 8002658:	f7fd ffee 	bl	8000638 <__aeabi_dmul>
 800265c:	4602      	mov	r2, r0
 800265e:	460b      	mov	r3, r1
 8002660:	4610      	mov	r0, r2
 8002662:	4619      	mov	r1, r3
 8002664:	f7fe fac0 	bl	8000be8 <__aeabi_d2uiz>
 8002668:	4603      	mov	r3, r0
 800266a:	607b      	str	r3, [r7, #4]
	}

	if(tmpPulse > PWM_MAX_VALUE) { tmpPulse = PWM_MAX_VALUE; }
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 8002672:	4293      	cmp	r3, r2
 8002674:	d903      	bls.n	800267e <TIM2_IRQHandler+0xf6>
 8002676:	f240 73c6 	movw	r3, #1990	@ 0x7c6
 800267a:	607b      	str	r3, [r7, #4]
 800267c:	e004      	b.n	8002688 <TIM2_IRQHandler+0x100>
	else if (tmpPulse < PWM_MIN_VALUE) { tmpPulse = PWM_MIN_VALUE; }
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2b09      	cmp	r3, #9
 8002682:	d801      	bhi.n	8002688 <TIM2_IRQHandler+0x100>
 8002684:	230a      	movs	r3, #10
 8002686:	607b      	str	r3, [r7, #4]

	TIM2->CCR1 = tmpPulse;
 8002688:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6353      	str	r3, [r2, #52]	@ 0x34
	tim2IntTimes++;
 8002690:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <TIM2_IRQHandler+0x124>)
 8002692:	881b      	ldrh	r3, [r3, #0]
 8002694:	3301      	adds	r3, #1
 8002696:	b29a      	uxth	r2, r3
 8002698:	4b04      	ldr	r3, [pc, #16]	@ (80026ac <TIM2_IRQHandler+0x124>)
 800269a:	801a      	strh	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800269c:	4807      	ldr	r0, [pc, #28]	@ (80026bc <TIM2_IRQHandler+0x134>)
 800269e:	f004 fcc3 	bl	8007028 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	200004fc 	.word	0x200004fc
 80026b0:	20000008 	.word	0x20000008
 80026b4:	3ff00000 	.word	0x3ff00000
 80026b8:	408ef000 	.word	0x408ef000
 80026bc:	200003e8 	.word	0x200003e8

080026c0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80026c4:	4802      	ldr	r0, [pc, #8]	@ (80026d0 <DMA2_Stream0_IRQHandler+0x10>)
 80026c6:	f001 f945 	bl	8003954 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	2000027c 	.word	0x2000027c

080026d4 <LTDC_IRQHandler>:

/* USER CODE BEGIN 1 */
void LTDC_IRQHandler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
	HAL_LTDC_IRQHandler(&hLtdcHandler);
 80026d8:	4802      	ldr	r0, [pc, #8]	@ (80026e4 <LTDC_IRQHandler+0x10>)
 80026da:	f002 fe91 	bl	8005400 <HAL_LTDC_IRQHandler>
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	200008bc 	.word	0x200008bc

080026e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  return 1;
 80026ec:	2301      	movs	r3, #1
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <_kill>:

int _kill(int pid, int sig)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002702:	f008 fd1b 	bl	800b13c <__errno>
 8002706:	4603      	mov	r3, r0
 8002708:	2216      	movs	r2, #22
 800270a:	601a      	str	r2, [r3, #0]
  return -1;
 800270c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002710:	4618      	mov	r0, r3
 8002712:	3708      	adds	r7, #8
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <_exit>:

void _exit (int status)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002720:	f04f 31ff 	mov.w	r1, #4294967295
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f7ff ffe7 	bl	80026f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800272a:	bf00      	nop
 800272c:	e7fd      	b.n	800272a <_exit+0x12>

0800272e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b086      	sub	sp, #24
 8002732:	af00      	add	r7, sp, #0
 8002734:	60f8      	str	r0, [r7, #12]
 8002736:	60b9      	str	r1, [r7, #8]
 8002738:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800273a:	2300      	movs	r3, #0
 800273c:	617b      	str	r3, [r7, #20]
 800273e:	e00a      	b.n	8002756 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002740:	f3af 8000 	nop.w
 8002744:	4601      	mov	r1, r0
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	1c5a      	adds	r2, r3, #1
 800274a:	60ba      	str	r2, [r7, #8]
 800274c:	b2ca      	uxtb	r2, r1
 800274e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	3301      	adds	r3, #1
 8002754:	617b      	str	r3, [r7, #20]
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	429a      	cmp	r2, r3
 800275c:	dbf0      	blt.n	8002740 <_read+0x12>
  }

  return len;
 800275e:	687b      	ldr	r3, [r7, #4]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002774:	2300      	movs	r3, #0
 8002776:	617b      	str	r3, [r7, #20]
 8002778:	e009      	b.n	800278e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	1c5a      	adds	r2, r3, #1
 800277e:	60ba      	str	r2, [r7, #8]
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	4618      	mov	r0, r3
 8002784:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	3301      	adds	r3, #1
 800278c:	617b      	str	r3, [r7, #20]
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	429a      	cmp	r2, r3
 8002794:	dbf1      	blt.n	800277a <_write+0x12>
  }
  return len;
 8002796:	687b      	ldr	r3, [r7, #4]
}
 8002798:	4618      	mov	r0, r3
 800279a:	3718      	adds	r7, #24
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <_close>:

int _close(int file)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80027a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027c8:	605a      	str	r2, [r3, #4]
  return 0;
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <_isatty>:

int _isatty(int file)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027e0:	2301      	movs	r3, #1
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr

080027ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027ee:	b480      	push	{r7}
 80027f0:	b085      	sub	sp, #20
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	60f8      	str	r0, [r7, #12]
 80027f6:	60b9      	str	r1, [r7, #8]
 80027f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002810:	4a14      	ldr	r2, [pc, #80]	@ (8002864 <_sbrk+0x5c>)
 8002812:	4b15      	ldr	r3, [pc, #84]	@ (8002868 <_sbrk+0x60>)
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800281c:	4b13      	ldr	r3, [pc, #76]	@ (800286c <_sbrk+0x64>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d102      	bne.n	800282a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002824:	4b11      	ldr	r3, [pc, #68]	@ (800286c <_sbrk+0x64>)
 8002826:	4a12      	ldr	r2, [pc, #72]	@ (8002870 <_sbrk+0x68>)
 8002828:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800282a:	4b10      	ldr	r3, [pc, #64]	@ (800286c <_sbrk+0x64>)
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4413      	add	r3, r2
 8002832:	693a      	ldr	r2, [r7, #16]
 8002834:	429a      	cmp	r2, r3
 8002836:	d207      	bcs.n	8002848 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002838:	f008 fc80 	bl	800b13c <__errno>
 800283c:	4603      	mov	r3, r0
 800283e:	220c      	movs	r2, #12
 8002840:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002842:	f04f 33ff 	mov.w	r3, #4294967295
 8002846:	e009      	b.n	800285c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002848:	4b08      	ldr	r3, [pc, #32]	@ (800286c <_sbrk+0x64>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800284e:	4b07      	ldr	r3, [pc, #28]	@ (800286c <_sbrk+0x64>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4413      	add	r3, r2
 8002856:	4a05      	ldr	r2, [pc, #20]	@ (800286c <_sbrk+0x64>)
 8002858:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800285a:	68fb      	ldr	r3, [r7, #12]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3718      	adds	r7, #24
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	20050000 	.word	0x20050000
 8002868:	00000400 	.word	0x00000400
 800286c:	20000858 	.word	0x20000858
 8002870:	20000c88 	.word	0x20000c88

08002874 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002878:	4b06      	ldr	r3, [pc, #24]	@ (8002894 <SystemInit+0x20>)
 800287a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800287e:	4a05      	ldr	r2, [pc, #20]	@ (8002894 <SystemInit+0x20>)
 8002880:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002884:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002888:	bf00      	nop
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002898:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 800289c:	f7ff ffea 	bl	8002874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028a0:	480c      	ldr	r0, [pc, #48]	@ (80028d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028a2:	490d      	ldr	r1, [pc, #52]	@ (80028d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028a4:	4a0d      	ldr	r2, [pc, #52]	@ (80028dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028a8:	e002      	b.n	80028b0 <LoopCopyDataInit>

080028aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028ae:	3304      	adds	r3, #4

080028b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028b4:	d3f9      	bcc.n	80028aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028b6:	4a0a      	ldr	r2, [pc, #40]	@ (80028e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80028b8:	4c0a      	ldr	r4, [pc, #40]	@ (80028e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80028ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028bc:	e001      	b.n	80028c2 <LoopFillZerobss>

080028be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028c0:	3204      	adds	r2, #4

080028c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028c4:	d3fb      	bcc.n	80028be <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80028c6:	f008 fc3f 	bl	800b148 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028ca:	f7fe fb75 	bl	8000fb8 <main>
  bx  lr    
 80028ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80028d0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80028d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028d8:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 80028dc:	08010350 	.word	0x08010350
  ldr r2, =_sbss
 80028e0:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 80028e4:	20000c84 	.word	0x20000c84

080028e8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028e8:	e7fe      	b.n	80028e8 <CAN1_RX0_IRQHandler>

080028ea <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028ea:	b580      	push	{r7, lr}
 80028ec:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028ee:	2003      	movs	r0, #3
 80028f0:	f000 fdf0 	bl	80034d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028f4:	200f      	movs	r0, #15
 80028f6:	f000 f805 	bl	8002904 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028fa:	f7ff f9fb 	bl	8001cf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028fe:	2300      	movs	r3, #0
}
 8002900:	4618      	mov	r0, r3
 8002902:	bd80      	pop	{r7, pc}

08002904 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800290c:	4b12      	ldr	r3, [pc, #72]	@ (8002958 <HAL_InitTick+0x54>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	4b12      	ldr	r3, [pc, #72]	@ (800295c <HAL_InitTick+0x58>)
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	4619      	mov	r1, r3
 8002916:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800291a:	fbb3 f3f1 	udiv	r3, r3, r1
 800291e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002922:	4618      	mov	r0, r3
 8002924:	f000 fe0b 	bl	800353e <HAL_SYSTICK_Config>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e00e      	b.n	8002950 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2b0f      	cmp	r3, #15
 8002936:	d80a      	bhi.n	800294e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002938:	2200      	movs	r2, #0
 800293a:	6879      	ldr	r1, [r7, #4]
 800293c:	f04f 30ff 	mov.w	r0, #4294967295
 8002940:	f000 fdd3 	bl	80034ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002944:	4a06      	ldr	r2, [pc, #24]	@ (8002960 <HAL_InitTick+0x5c>)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800294a:	2300      	movs	r3, #0
 800294c:	e000      	b.n	8002950 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
}
 8002950:	4618      	mov	r0, r3
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	20000010 	.word	0x20000010
 800295c:	20000018 	.word	0x20000018
 8002960:	20000014 	.word	0x20000014

08002964 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002968:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <HAL_IncTick+0x20>)
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	461a      	mov	r2, r3
 800296e:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <HAL_IncTick+0x24>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4413      	add	r3, r2
 8002974:	4a04      	ldr	r2, [pc, #16]	@ (8002988 <HAL_IncTick+0x24>)
 8002976:	6013      	str	r3, [r2, #0]
}
 8002978:	bf00      	nop
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	20000018 	.word	0x20000018
 8002988:	2000085c 	.word	0x2000085c

0800298c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  return uwTick;
 8002990:	4b03      	ldr	r3, [pc, #12]	@ (80029a0 <HAL_GetTick+0x14>)
 8002992:	681b      	ldr	r3, [r3, #0]
}
 8002994:	4618      	mov	r0, r3
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	2000085c 	.word	0x2000085c

080029a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029ac:	f7ff ffee 	bl	800298c <HAL_GetTick>
 80029b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029bc:	d005      	beq.n	80029ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029be:	4b0a      	ldr	r3, [pc, #40]	@ (80029e8 <HAL_Delay+0x44>)
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	4413      	add	r3, r2
 80029c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029ca:	bf00      	nop
 80029cc:	f7ff ffde 	bl	800298c <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d8f7      	bhi.n	80029cc <HAL_Delay+0x28>
  {
  }
}
 80029dc:	bf00      	nop
 80029de:	bf00      	nop
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000018 	.word	0x20000018

080029ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029f4:	2300      	movs	r3, #0
 80029f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e031      	b.n	8002a66 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d109      	bne.n	8002a1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7ff f996 	bl	8001d3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a22:	f003 0310 	and.w	r3, r3, #16
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d116      	bne.n	8002a58 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a2e:	4b10      	ldr	r3, [pc, #64]	@ (8002a70 <HAL_ADC_Init+0x84>)
 8002a30:	4013      	ands	r3, r2
 8002a32:	f043 0202 	orr.w	r2, r3, #2
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 fb76 	bl	800312c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4a:	f023 0303 	bic.w	r3, r3, #3
 8002a4e:	f043 0201 	orr.w	r2, r3, #1
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a56:	e001      	b.n	8002a5c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	ffffeefd 	.word	0xffffeefd

08002a74 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d101      	bne.n	8002a8e <HAL_ADC_Start_IT+0x1a>
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	e0b5      	b.n	8002bfa <HAL_ADC_Start_IT+0x186>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2201      	movs	r2, #1
 8002a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d018      	beq.n	8002ad6 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689a      	ldr	r2, [r3, #8]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f042 0201 	orr.w	r2, r2, #1
 8002ab2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002ab4:	4b54      	ldr	r3, [pc, #336]	@ (8002c08 <HAL_ADC_Start_IT+0x194>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a54      	ldr	r2, [pc, #336]	@ (8002c0c <HAL_ADC_Start_IT+0x198>)
 8002aba:	fba2 2303 	umull	r2, r3, r2, r3
 8002abe:	0c9a      	lsrs	r2, r3, #18
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	4413      	add	r3, r2
 8002ac6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002ac8:	e002      	b.n	8002ad0 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	3b01      	subs	r3, #1
 8002ace:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1f9      	bne.n	8002aca <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f003 0301 	and.w	r3, r3, #1
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d17d      	bne.n	8002be0 <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ae8:	4b49      	ldr	r3, [pc, #292]	@ (8002c10 <HAL_ADC_Start_IT+0x19c>)
 8002aea:	4013      	ands	r3, r2
 8002aec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d007      	beq.n	8002b12 <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b0a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b1e:	d106      	bne.n	8002b2e <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b24:	f023 0206 	bic.w	r2, r3, #6
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002b2c:	e002      	b.n	8002b34 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002b44:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6859      	ldr	r1, [r3, #4]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	4b30      	ldr	r3, [pc, #192]	@ (8002c14 <HAL_ADC_Start_IT+0x1a0>)
 8002b52:	430b      	orrs	r3, r1
 8002b54:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002b56:	4b30      	ldr	r3, [pc, #192]	@ (8002c18 <HAL_ADC_Start_IT+0x1a4>)
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f003 031f 	and.w	r3, r3, #31
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d10f      	bne.n	8002b82 <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d143      	bne.n	8002bf8 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689a      	ldr	r2, [r3, #8]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	e03a      	b.n	8002bf8 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a25      	ldr	r2, [pc, #148]	@ (8002c1c <HAL_ADC_Start_IT+0x1a8>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d10e      	bne.n	8002baa <HAL_ADC_Start_IT+0x136>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d107      	bne.n	8002baa <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ba8:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002baa:	4b1b      	ldr	r3, [pc, #108]	@ (8002c18 <HAL_ADC_Start_IT+0x1a4>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f003 0310 	and.w	r3, r3, #16
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d120      	bne.n	8002bf8 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a19      	ldr	r2, [pc, #100]	@ (8002c20 <HAL_ADC_Start_IT+0x1ac>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d11b      	bne.n	8002bf8 <HAL_ADC_Start_IT+0x184>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d114      	bne.n	8002bf8 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002bdc:	609a      	str	r2, [r3, #8]
 8002bde:	e00b      	b.n	8002bf8 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be4:	f043 0210 	orr.w	r2, r3, #16
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf0:	f043 0201 	orr.w	r2, r3, #1
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3714      	adds	r7, #20
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	20000010 	.word	0x20000010
 8002c0c:	431bde83 	.word	0x431bde83
 8002c10:	fffff8fe 	.word	0xfffff8fe
 8002c14:	04000020 	.word	0x04000020
 8002c18:	40012300 	.word	0x40012300
 8002c1c:	40012000 	.word	0x40012000
 8002c20:	40012200 	.word	0x40012200

08002c24 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]
 8002c30:	2300      	movs	r3, #0
 8002c32:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	f003 0320 	and.w	r3, r3, #32
 8002c52:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d049      	beq.n	8002cee <HAL_ADC_IRQHandler+0xca>
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d046      	beq.n	8002cee <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c64:	f003 0310 	and.w	r3, r3, #16
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d105      	bne.n	8002c78 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c70:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d12b      	bne.n	8002cde <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d127      	bne.n	8002cde <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c94:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d006      	beq.n	8002caa <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d119      	bne.n	8002cde <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	685a      	ldr	r2, [r3, #4]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f022 0220 	bic.w	r2, r2, #32
 8002cb8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d105      	bne.n	8002cde <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd6:	f043 0201 	orr.w	r2, r3, #1
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 f8b0 	bl	8002e44 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f06f 0212 	mvn.w	r2, #18
 8002cec:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f003 0304 	and.w	r3, r3, #4
 8002cf4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cfc:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d057      	beq.n	8002db4 <HAL_ADC_IRQHandler+0x190>
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d054      	beq.n	8002db4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0e:	f003 0310 	and.w	r3, r3, #16
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d105      	bne.n	8002d22 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d139      	bne.n	8002da4 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d36:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d006      	beq.n	8002d4c <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d12b      	bne.n	8002da4 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d124      	bne.n	8002da4 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d11d      	bne.n	8002da4 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d119      	bne.n	8002da4 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	685a      	ldr	r2, [r3, #4]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d7e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d84:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d105      	bne.n	8002da4 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9c:	f043 0201 	orr.w	r2, r3, #1
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f000 fabb 	bl	8003320 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f06f 020c 	mvn.w	r2, #12
 8002db2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dc2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d017      	beq.n	8002dfa <HAL_ADC_IRQHandler+0x1d6>
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d014      	beq.n	8002dfa <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d10d      	bne.n	8002dfa <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 f834 	bl	8002e58 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f06f 0201 	mvn.w	r2, #1
 8002df8:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f003 0320 	and.w	r3, r3, #32
 8002e00:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e08:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d015      	beq.n	8002e3c <HAL_ADC_IRQHandler+0x218>
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d012      	beq.n	8002e3c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e1a:	f043 0202 	orr.w	r2, r3, #2
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f06f 0220 	mvn.w	r2, #32
 8002e2a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 f81d 	bl	8002e6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f06f 0220 	mvn.w	r2, #32
 8002e3a:	601a      	str	r2, [r3, #0]
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	3718      	adds	r7, #24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002e60:	bf00      	nop
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d101      	bne.n	8002e9c <HAL_ADC_ConfigChannel+0x1c>
 8002e98:	2302      	movs	r3, #2
 8002e9a:	e136      	b.n	800310a <HAL_ADC_ConfigChannel+0x28a>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2b09      	cmp	r3, #9
 8002eaa:	d93a      	bls.n	8002f22 <HAL_ADC_ConfigChannel+0xa2>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002eb4:	d035      	beq.n	8002f22 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68d9      	ldr	r1, [r3, #12]
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	4413      	add	r3, r2
 8002eca:	3b1e      	subs	r3, #30
 8002ecc:	2207      	movs	r2, #7
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43da      	mvns	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	400a      	ands	r2, r1
 8002eda:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a8d      	ldr	r2, [pc, #564]	@ (8003118 <HAL_ADC_ConfigChannel+0x298>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d10a      	bne.n	8002efc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68d9      	ldr	r1, [r3, #12]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	061a      	lsls	r2, r3, #24
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002efa:	e035      	b.n	8002f68 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68d9      	ldr	r1, [r3, #12]
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	689a      	ldr	r2, [r3, #8]
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	4603      	mov	r3, r0
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	4403      	add	r3, r0
 8002f14:	3b1e      	subs	r3, #30
 8002f16:	409a      	lsls	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f20:	e022      	b.n	8002f68 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6919      	ldr	r1, [r3, #16]
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	461a      	mov	r2, r3
 8002f30:	4613      	mov	r3, r2
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	4413      	add	r3, r2
 8002f36:	2207      	movs	r2, #7
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	43da      	mvns	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	400a      	ands	r2, r1
 8002f44:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6919      	ldr	r1, [r3, #16]
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	4618      	mov	r0, r3
 8002f58:	4603      	mov	r3, r0
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	4403      	add	r3, r0
 8002f5e:	409a      	lsls	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	430a      	orrs	r2, r1
 8002f66:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	2b06      	cmp	r3, #6
 8002f6e:	d824      	bhi.n	8002fba <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	3b05      	subs	r3, #5
 8002f82:	221f      	movs	r2, #31
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	43da      	mvns	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	400a      	ands	r2, r1
 8002f90:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	4413      	add	r3, r2
 8002faa:	3b05      	subs	r3, #5
 8002fac:	fa00 f203 	lsl.w	r2, r0, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fb8:	e04c      	b.n	8003054 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	2b0c      	cmp	r3, #12
 8002fc0:	d824      	bhi.n	800300c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	4413      	add	r3, r2
 8002fd2:	3b23      	subs	r3, #35	@ 0x23
 8002fd4:	221f      	movs	r2, #31
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	43da      	mvns	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	400a      	ands	r2, r1
 8002fe2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	4413      	add	r3, r2
 8002ffc:	3b23      	subs	r3, #35	@ 0x23
 8002ffe:	fa00 f203 	lsl.w	r2, r0, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	430a      	orrs	r2, r1
 8003008:	631a      	str	r2, [r3, #48]	@ 0x30
 800300a:	e023      	b.n	8003054 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685a      	ldr	r2, [r3, #4]
 8003016:	4613      	mov	r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	4413      	add	r3, r2
 800301c:	3b41      	subs	r3, #65	@ 0x41
 800301e:	221f      	movs	r2, #31
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	43da      	mvns	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	400a      	ands	r2, r1
 800302c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	b29b      	uxth	r3, r3
 800303a:	4618      	mov	r0, r3
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685a      	ldr	r2, [r3, #4]
 8003040:	4613      	mov	r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	4413      	add	r3, r2
 8003046:	3b41      	subs	r3, #65	@ 0x41
 8003048:	fa00 f203 	lsl.w	r2, r0, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a30      	ldr	r2, [pc, #192]	@ (800311c <HAL_ADC_ConfigChannel+0x29c>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d10a      	bne.n	8003074 <HAL_ADC_ConfigChannel+0x1f4>
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003066:	d105      	bne.n	8003074 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003068:	4b2d      	ldr	r3, [pc, #180]	@ (8003120 <HAL_ADC_ConfigChannel+0x2a0>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	4a2c      	ldr	r2, [pc, #176]	@ (8003120 <HAL_ADC_ConfigChannel+0x2a0>)
 800306e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003072:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a28      	ldr	r2, [pc, #160]	@ (800311c <HAL_ADC_ConfigChannel+0x29c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d10f      	bne.n	800309e <HAL_ADC_ConfigChannel+0x21e>
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2b12      	cmp	r3, #18
 8003084:	d10b      	bne.n	800309e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003086:	4b26      	ldr	r3, [pc, #152]	@ (8003120 <HAL_ADC_ConfigChannel+0x2a0>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	4a25      	ldr	r2, [pc, #148]	@ (8003120 <HAL_ADC_ConfigChannel+0x2a0>)
 800308c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003090:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003092:	4b23      	ldr	r3, [pc, #140]	@ (8003120 <HAL_ADC_ConfigChannel+0x2a0>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	4a22      	ldr	r2, [pc, #136]	@ (8003120 <HAL_ADC_ConfigChannel+0x2a0>)
 8003098:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800309c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a1e      	ldr	r2, [pc, #120]	@ (800311c <HAL_ADC_ConfigChannel+0x29c>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d12b      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x280>
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003118 <HAL_ADC_ConfigChannel+0x298>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d003      	beq.n	80030ba <HAL_ADC_ConfigChannel+0x23a>
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2b11      	cmp	r3, #17
 80030b8:	d122      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80030ba:	4b19      	ldr	r3, [pc, #100]	@ (8003120 <HAL_ADC_ConfigChannel+0x2a0>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	4a18      	ldr	r2, [pc, #96]	@ (8003120 <HAL_ADC_ConfigChannel+0x2a0>)
 80030c0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80030c4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80030c6:	4b16      	ldr	r3, [pc, #88]	@ (8003120 <HAL_ADC_ConfigChannel+0x2a0>)
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	4a15      	ldr	r2, [pc, #84]	@ (8003120 <HAL_ADC_ConfigChannel+0x2a0>)
 80030cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030d0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a10      	ldr	r2, [pc, #64]	@ (8003118 <HAL_ADC_ConfigChannel+0x298>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d111      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80030dc:	4b11      	ldr	r3, [pc, #68]	@ (8003124 <HAL_ADC_ConfigChannel+0x2a4>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a11      	ldr	r2, [pc, #68]	@ (8003128 <HAL_ADC_ConfigChannel+0x2a8>)
 80030e2:	fba2 2303 	umull	r2, r3, r2, r3
 80030e6:	0c9a      	lsrs	r2, r3, #18
 80030e8:	4613      	mov	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4413      	add	r3, r2
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80030f2:	e002      	b.n	80030fa <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	3b01      	subs	r3, #1
 80030f8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d1f9      	bne.n	80030f4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3714      	adds	r7, #20
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	10000012 	.word	0x10000012
 800311c:	40012000 	.word	0x40012000
 8003120:	40012300 	.word	0x40012300
 8003124:	20000010 	.word	0x20000010
 8003128:	431bde83 	.word	0x431bde83

0800312c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003134:	4b78      	ldr	r3, [pc, #480]	@ (8003318 <ADC_Init+0x1ec>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	4a77      	ldr	r2, [pc, #476]	@ (8003318 <ADC_Init+0x1ec>)
 800313a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800313e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003140:	4b75      	ldr	r3, [pc, #468]	@ (8003318 <ADC_Init+0x1ec>)
 8003142:	685a      	ldr	r2, [r3, #4]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	4973      	ldr	r1, [pc, #460]	@ (8003318 <ADC_Init+0x1ec>)
 800314a:	4313      	orrs	r3, r2
 800314c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800315c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6859      	ldr	r1, [r3, #4]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	021a      	lsls	r2, r3, #8
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003180:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6859      	ldr	r1, [r3, #4]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689a      	ldr	r2, [r3, #8]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	6899      	ldr	r1, [r3, #8]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68da      	ldr	r2, [r3, #12]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ba:	4a58      	ldr	r2, [pc, #352]	@ (800331c <ADC_Init+0x1f0>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d022      	beq.n	8003206 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689a      	ldr	r2, [r3, #8]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	6899      	ldr	r1, [r3, #8]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	430a      	orrs	r2, r1
 80031e0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80031f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	6899      	ldr	r1, [r3, #8]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	430a      	orrs	r2, r1
 8003202:	609a      	str	r2, [r3, #8]
 8003204:	e00f      	b.n	8003226 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003214:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	689a      	ldr	r2, [r3, #8]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003224:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	689a      	ldr	r2, [r3, #8]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 0202 	bic.w	r2, r2, #2
 8003234:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	6899      	ldr	r1, [r3, #8]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	005a      	lsls	r2, r3, #1
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	430a      	orrs	r2, r1
 8003248:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d01b      	beq.n	800328c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003262:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003272:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6859      	ldr	r1, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327e:	3b01      	subs	r3, #1
 8003280:	035a      	lsls	r2, r3, #13
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	430a      	orrs	r2, r1
 8003288:	605a      	str	r2, [r3, #4]
 800328a:	e007      	b.n	800329c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800329a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80032aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69db      	ldr	r3, [r3, #28]
 80032b6:	3b01      	subs	r3, #1
 80032b8:	051a      	lsls	r2, r3, #20
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	430a      	orrs	r2, r1
 80032c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80032d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	6899      	ldr	r1, [r3, #8]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80032de:	025a      	lsls	r2, r3, #9
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	689a      	ldr	r2, [r3, #8]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6899      	ldr	r1, [r3, #8]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	029a      	lsls	r2, r3, #10
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	430a      	orrs	r2, r1
 800330a:	609a      	str	r2, [r3, #8]
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr
 8003318:	40012300 	.word	0x40012300
 800331c:	0f000001 	.word	0x0f000001

08003320 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003344:	4b0b      	ldr	r3, [pc, #44]	@ (8003374 <__NVIC_SetPriorityGrouping+0x40>)
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800334a:	68ba      	ldr	r2, [r7, #8]
 800334c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003350:	4013      	ands	r3, r2
 8003352:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800335c:	4b06      	ldr	r3, [pc, #24]	@ (8003378 <__NVIC_SetPriorityGrouping+0x44>)
 800335e:	4313      	orrs	r3, r2
 8003360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003362:	4a04      	ldr	r2, [pc, #16]	@ (8003374 <__NVIC_SetPriorityGrouping+0x40>)
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	60d3      	str	r3, [r2, #12]
}
 8003368:	bf00      	nop
 800336a:	3714      	adds	r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr
 8003374:	e000ed00 	.word	0xe000ed00
 8003378:	05fa0000 	.word	0x05fa0000

0800337c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003380:	4b04      	ldr	r3, [pc, #16]	@ (8003394 <__NVIC_GetPriorityGrouping+0x18>)
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	0a1b      	lsrs	r3, r3, #8
 8003386:	f003 0307 	and.w	r3, r3, #7
}
 800338a:	4618      	mov	r0, r3
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr
 8003394:	e000ed00 	.word	0xe000ed00

08003398 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	4603      	mov	r3, r0
 80033a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	db0b      	blt.n	80033c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033aa:	79fb      	ldrb	r3, [r7, #7]
 80033ac:	f003 021f 	and.w	r2, r3, #31
 80033b0:	4907      	ldr	r1, [pc, #28]	@ (80033d0 <__NVIC_EnableIRQ+0x38>)
 80033b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b6:	095b      	lsrs	r3, r3, #5
 80033b8:	2001      	movs	r0, #1
 80033ba:	fa00 f202 	lsl.w	r2, r0, r2
 80033be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033c2:	bf00      	nop
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	e000e100 	.word	0xe000e100

080033d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	4603      	mov	r3, r0
 80033dc:	6039      	str	r1, [r7, #0]
 80033de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	db0a      	blt.n	80033fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	490c      	ldr	r1, [pc, #48]	@ (8003420 <__NVIC_SetPriority+0x4c>)
 80033ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f2:	0112      	lsls	r2, r2, #4
 80033f4:	b2d2      	uxtb	r2, r2
 80033f6:	440b      	add	r3, r1
 80033f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033fc:	e00a      	b.n	8003414 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	b2da      	uxtb	r2, r3
 8003402:	4908      	ldr	r1, [pc, #32]	@ (8003424 <__NVIC_SetPriority+0x50>)
 8003404:	79fb      	ldrb	r3, [r7, #7]
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	3b04      	subs	r3, #4
 800340c:	0112      	lsls	r2, r2, #4
 800340e:	b2d2      	uxtb	r2, r2
 8003410:	440b      	add	r3, r1
 8003412:	761a      	strb	r2, [r3, #24]
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr
 8003420:	e000e100 	.word	0xe000e100
 8003424:	e000ed00 	.word	0xe000ed00

08003428 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003428:	b480      	push	{r7}
 800342a:	b089      	sub	sp, #36	@ 0x24
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	f1c3 0307 	rsb	r3, r3, #7
 8003442:	2b04      	cmp	r3, #4
 8003444:	bf28      	it	cs
 8003446:	2304      	movcs	r3, #4
 8003448:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	3304      	adds	r3, #4
 800344e:	2b06      	cmp	r3, #6
 8003450:	d902      	bls.n	8003458 <NVIC_EncodePriority+0x30>
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	3b03      	subs	r3, #3
 8003456:	e000      	b.n	800345a <NVIC_EncodePriority+0x32>
 8003458:	2300      	movs	r3, #0
 800345a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800345c:	f04f 32ff 	mov.w	r2, #4294967295
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	43da      	mvns	r2, r3
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	401a      	ands	r2, r3
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003470:	f04f 31ff 	mov.w	r1, #4294967295
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	fa01 f303 	lsl.w	r3, r1, r3
 800347a:	43d9      	mvns	r1, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003480:	4313      	orrs	r3, r2
         );
}
 8003482:	4618      	mov	r0, r3
 8003484:	3724      	adds	r7, #36	@ 0x24
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
	...

08003490 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	3b01      	subs	r3, #1
 800349c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034a0:	d301      	bcc.n	80034a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034a2:	2301      	movs	r3, #1
 80034a4:	e00f      	b.n	80034c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034a6:	4a0a      	ldr	r2, [pc, #40]	@ (80034d0 <SysTick_Config+0x40>)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3b01      	subs	r3, #1
 80034ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034ae:	210f      	movs	r1, #15
 80034b0:	f04f 30ff 	mov.w	r0, #4294967295
 80034b4:	f7ff ff8e 	bl	80033d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034b8:	4b05      	ldr	r3, [pc, #20]	@ (80034d0 <SysTick_Config+0x40>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034be:	4b04      	ldr	r3, [pc, #16]	@ (80034d0 <SysTick_Config+0x40>)
 80034c0:	2207      	movs	r2, #7
 80034c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3708      	adds	r7, #8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	e000e010 	.word	0xe000e010

080034d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f7ff ff29 	bl	8003334 <__NVIC_SetPriorityGrouping>
}
 80034e2:	bf00      	nop
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b086      	sub	sp, #24
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	4603      	mov	r3, r0
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	607a      	str	r2, [r7, #4]
 80034f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80034f8:	2300      	movs	r3, #0
 80034fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034fc:	f7ff ff3e 	bl	800337c <__NVIC_GetPriorityGrouping>
 8003500:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	68b9      	ldr	r1, [r7, #8]
 8003506:	6978      	ldr	r0, [r7, #20]
 8003508:	f7ff ff8e 	bl	8003428 <NVIC_EncodePriority>
 800350c:	4602      	mov	r2, r0
 800350e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003512:	4611      	mov	r1, r2
 8003514:	4618      	mov	r0, r3
 8003516:	f7ff ff5d 	bl	80033d4 <__NVIC_SetPriority>
}
 800351a:	bf00      	nop
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b082      	sub	sp, #8
 8003526:	af00      	add	r7, sp, #0
 8003528:	4603      	mov	r3, r0
 800352a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800352c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003530:	4618      	mov	r0, r3
 8003532:	f7ff ff31 	bl	8003398 <__NVIC_EnableIRQ>
}
 8003536:	bf00      	nop
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}

0800353e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800353e:	b580      	push	{r7, lr}
 8003540:	b082      	sub	sp, #8
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f7ff ffa2 	bl	8003490 <SysTick_Config>
 800354c:	4603      	mov	r3, r0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
	...

08003558 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e054      	b.n	8003614 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	7f5b      	ldrb	r3, [r3, #29]
 800356e:	b2db      	uxtb	r3, r3
 8003570:	2b00      	cmp	r3, #0
 8003572:	d105      	bne.n	8003580 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f7fe fc5c 	bl	8001e38 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2202      	movs	r2, #2
 8003584:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	791b      	ldrb	r3, [r3, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d10c      	bne.n	80035a8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a22      	ldr	r2, [pc, #136]	@ (800361c <HAL_CRC_Init+0xc4>)
 8003594:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 0218 	bic.w	r2, r2, #24
 80035a4:	609a      	str	r2, [r3, #8]
 80035a6:	e00c      	b.n	80035c2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6899      	ldr	r1, [r3, #8]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	461a      	mov	r2, r3
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 f834 	bl	8003620 <HAL_CRCEx_Polynomial_Set>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e028      	b.n	8003614 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	795b      	ldrb	r3, [r3, #5]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d105      	bne.n	80035d6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f04f 32ff 	mov.w	r2, #4294967295
 80035d2:	611a      	str	r2, [r3, #16]
 80035d4:	e004      	b.n	80035e0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6912      	ldr	r2, [r2, #16]
 80035de:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	695a      	ldr	r2, [r3, #20]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	430a      	orrs	r2, r1
 80035f4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	699a      	ldr	r2, [r3, #24]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	430a      	orrs	r2, r1
 800360a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3708      	adds	r7, #8
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	04c11db7 	.word	0x04c11db7

08003620 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003620:	b480      	push	{r7}
 8003622:	b087      	sub	sp, #28
 8003624:	af00      	add	r7, sp, #0
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	60b9      	str	r1, [r7, #8]
 800362a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800362c:	2300      	movs	r3, #0
 800362e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003630:	231f      	movs	r3, #31
 8003632:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b00      	cmp	r3, #0
 800363c:	d102      	bne.n	8003644 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	75fb      	strb	r3, [r7, #23]
 8003642:	e063      	b.n	800370c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003644:	bf00      	nop
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1e5a      	subs	r2, r3, #1
 800364a:	613a      	str	r2, [r7, #16]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d009      	beq.n	8003664 <HAL_CRCEx_Polynomial_Set+0x44>
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	f003 031f 	and.w	r3, r3, #31
 8003656:	68ba      	ldr	r2, [r7, #8]
 8003658:	fa22 f303 	lsr.w	r3, r2, r3
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0f0      	beq.n	8003646 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2b18      	cmp	r3, #24
 8003668:	d846      	bhi.n	80036f8 <HAL_CRCEx_Polynomial_Set+0xd8>
 800366a:	a201      	add	r2, pc, #4	@ (adr r2, 8003670 <HAL_CRCEx_Polynomial_Set+0x50>)
 800366c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003670:	080036ff 	.word	0x080036ff
 8003674:	080036f9 	.word	0x080036f9
 8003678:	080036f9 	.word	0x080036f9
 800367c:	080036f9 	.word	0x080036f9
 8003680:	080036f9 	.word	0x080036f9
 8003684:	080036f9 	.word	0x080036f9
 8003688:	080036f9 	.word	0x080036f9
 800368c:	080036f9 	.word	0x080036f9
 8003690:	080036ed 	.word	0x080036ed
 8003694:	080036f9 	.word	0x080036f9
 8003698:	080036f9 	.word	0x080036f9
 800369c:	080036f9 	.word	0x080036f9
 80036a0:	080036f9 	.word	0x080036f9
 80036a4:	080036f9 	.word	0x080036f9
 80036a8:	080036f9 	.word	0x080036f9
 80036ac:	080036f9 	.word	0x080036f9
 80036b0:	080036e1 	.word	0x080036e1
 80036b4:	080036f9 	.word	0x080036f9
 80036b8:	080036f9 	.word	0x080036f9
 80036bc:	080036f9 	.word	0x080036f9
 80036c0:	080036f9 	.word	0x080036f9
 80036c4:	080036f9 	.word	0x080036f9
 80036c8:	080036f9 	.word	0x080036f9
 80036cc:	080036f9 	.word	0x080036f9
 80036d0:	080036d5 	.word	0x080036d5
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	2b06      	cmp	r3, #6
 80036d8:	d913      	bls.n	8003702 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80036de:	e010      	b.n	8003702 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	2b07      	cmp	r3, #7
 80036e4:	d90f      	bls.n	8003706 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80036ea:	e00c      	b.n	8003706 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	2b0f      	cmp	r3, #15
 80036f0:	d90b      	bls.n	800370a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80036f6:	e008      	b.n	800370a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	75fb      	strb	r3, [r7, #23]
        break;
 80036fc:	e006      	b.n	800370c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80036fe:	bf00      	nop
 8003700:	e004      	b.n	800370c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003702:	bf00      	nop
 8003704:	e002      	b.n	800370c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003706:	bf00      	nop
 8003708:	e000      	b.n	800370c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800370a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800370c:	7dfb      	ldrb	r3, [r7, #23]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d10d      	bne.n	800372e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	68ba      	ldr	r2, [r7, #8]
 8003718:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f023 0118 	bic.w	r1, r3, #24
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	430a      	orrs	r2, r1
 800372c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800372e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003730:	4618      	mov	r0, r3
 8003732:	371c      	adds	r7, #28
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003744:	2300      	movs	r3, #0
 8003746:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003748:	f7ff f920 	bl	800298c <HAL_GetTick>
 800374c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e099      	b.n	800388c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2202      	movs	r2, #2
 800375c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f022 0201 	bic.w	r2, r2, #1
 8003776:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003778:	e00f      	b.n	800379a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800377a:	f7ff f907 	bl	800298c <HAL_GetTick>
 800377e:	4602      	mov	r2, r0
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	2b05      	cmp	r3, #5
 8003786:	d908      	bls.n	800379a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2220      	movs	r2, #32
 800378c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2203      	movs	r2, #3
 8003792:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e078      	b.n	800388c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1e8      	bne.n	800377a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80037b0:	697a      	ldr	r2, [r7, #20]
 80037b2:	4b38      	ldr	r3, [pc, #224]	@ (8003894 <HAL_DMA_Init+0x158>)
 80037b4:	4013      	ands	r3, r2
 80037b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685a      	ldr	r2, [r3, #4]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	691b      	ldr	r3, [r3, #16]
 80037cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037e6:	697a      	ldr	r2, [r7, #20]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f0:	2b04      	cmp	r3, #4
 80037f2:	d107      	bne.n	8003804 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037fc:	4313      	orrs	r3, r2
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	4313      	orrs	r3, r2
 8003802:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	697a      	ldr	r2, [r7, #20]
 800380a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	f023 0307 	bic.w	r3, r3, #7
 800381a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003820:	697a      	ldr	r2, [r7, #20]
 8003822:	4313      	orrs	r3, r2
 8003824:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382a:	2b04      	cmp	r3, #4
 800382c:	d117      	bne.n	800385e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003832:	697a      	ldr	r2, [r7, #20]
 8003834:	4313      	orrs	r3, r2
 8003836:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383c:	2b00      	cmp	r3, #0
 800383e:	d00e      	beq.n	800385e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 fa47 	bl	8003cd4 <DMA_CheckFifoParam>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d008      	beq.n	800385e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2240      	movs	r2, #64	@ 0x40
 8003850:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800385a:	2301      	movs	r3, #1
 800385c:	e016      	b.n	800388c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 f9fe 	bl	8003c68 <DMA_CalcBaseAndBitshift>
 800386c:	4603      	mov	r3, r0
 800386e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003874:	223f      	movs	r2, #63	@ 0x3f
 8003876:	409a      	lsls	r2, r3
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3718      	adds	r7, #24
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	f010803f 	.word	0xf010803f

08003898 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e050      	b.n	800394c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d101      	bne.n	80038ba <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80038b6:	2302      	movs	r3, #2
 80038b8:	e048      	b.n	800394c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0201 	bic.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2200      	movs	r2, #0
 80038d0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2200      	movs	r2, #0
 80038d8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2200      	movs	r2, #0
 80038e0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2200      	movs	r2, #0
 80038e8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2200      	movs	r2, #0
 80038f0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2221      	movs	r2, #33	@ 0x21
 80038f8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f9b4 	bl	8003c68 <DMA_CalcBaseAndBitshift>
 8003900:	4603      	mov	r3, r0
 8003902:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003908:	223f      	movs	r2, #63	@ 0x3f
 800390a:	409a      	lsls	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	3710      	adds	r7, #16
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800395c:	2300      	movs	r3, #0
 800395e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003960:	4b8e      	ldr	r3, [pc, #568]	@ (8003b9c <HAL_DMA_IRQHandler+0x248>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a8e      	ldr	r2, [pc, #568]	@ (8003ba0 <HAL_DMA_IRQHandler+0x24c>)
 8003966:	fba2 2303 	umull	r2, r3, r2, r3
 800396a:	0a9b      	lsrs	r3, r3, #10
 800396c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003972:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800397e:	2208      	movs	r2, #8
 8003980:	409a      	lsls	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	4013      	ands	r3, r2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d01a      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0304 	and.w	r3, r3, #4
 8003994:	2b00      	cmp	r3, #0
 8003996:	d013      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 0204 	bic.w	r2, r2, #4
 80039a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ac:	2208      	movs	r2, #8
 80039ae:	409a      	lsls	r2, r3
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b8:	f043 0201 	orr.w	r2, r3, #1
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c4:	2201      	movs	r2, #1
 80039c6:	409a      	lsls	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	4013      	ands	r3, r2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d012      	beq.n	80039f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00b      	beq.n	80039f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e2:	2201      	movs	r2, #1
 80039e4:	409a      	lsls	r2, r3
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ee:	f043 0202 	orr.w	r2, r3, #2
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fa:	2204      	movs	r2, #4
 80039fc:	409a      	lsls	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	4013      	ands	r3, r2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d012      	beq.n	8003a2c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d00b      	beq.n	8003a2c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a18:	2204      	movs	r2, #4
 8003a1a:	409a      	lsls	r2, r3
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a24:	f043 0204 	orr.w	r2, r3, #4
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a30:	2210      	movs	r2, #16
 8003a32:	409a      	lsls	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	4013      	ands	r3, r2
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d043      	beq.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0308 	and.w	r3, r3, #8
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d03c      	beq.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a4e:	2210      	movs	r2, #16
 8003a50:	409a      	lsls	r2, r3
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d018      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d108      	bne.n	8003a84 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d024      	beq.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	4798      	blx	r3
 8003a82:	e01f      	b.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d01b      	beq.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	4798      	blx	r3
 8003a94:	e016      	b.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d107      	bne.n	8003ab4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 0208 	bic.w	r2, r2, #8
 8003ab2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d003      	beq.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac8:	2220      	movs	r2, #32
 8003aca:	409a      	lsls	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	4013      	ands	r3, r2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f000 808f 	beq.w	8003bf4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0310 	and.w	r3, r3, #16
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 8087 	beq.w	8003bf4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aea:	2220      	movs	r2, #32
 8003aec:	409a      	lsls	r2, r3
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b05      	cmp	r3, #5
 8003afc:	d136      	bne.n	8003b6c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0216 	bic.w	r2, r2, #22
 8003b0c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	695a      	ldr	r2, [r3, #20]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b1c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d103      	bne.n	8003b2e <HAL_DMA_IRQHandler+0x1da>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d007      	beq.n	8003b3e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0208 	bic.w	r2, r2, #8
 8003b3c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b42:	223f      	movs	r2, #63	@ 0x3f
 8003b44:	409a      	lsls	r2, r3
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d07e      	beq.n	8003c60 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	4798      	blx	r3
        }
        return;
 8003b6a:	e079      	b.n	8003c60 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d01d      	beq.n	8003bb6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d10d      	bne.n	8003ba4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d031      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	4798      	blx	r3
 8003b98:	e02c      	b.n	8003bf4 <HAL_DMA_IRQHandler+0x2a0>
 8003b9a:	bf00      	nop
 8003b9c:	20000010 	.word	0x20000010
 8003ba0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d023      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	4798      	blx	r3
 8003bb4:	e01e      	b.n	8003bf4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10f      	bne.n	8003be4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0210 	bic.w	r2, r2, #16
 8003bd2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d003      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d032      	beq.n	8003c62 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d022      	beq.n	8003c4e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2205      	movs	r2, #5
 8003c0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f022 0201 	bic.w	r2, r2, #1
 8003c1e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	3301      	adds	r3, #1
 8003c24:	60bb      	str	r3, [r7, #8]
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d307      	bcc.n	8003c3c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d1f2      	bne.n	8003c20 <HAL_DMA_IRQHandler+0x2cc>
 8003c3a:	e000      	b.n	8003c3e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c3c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d005      	beq.n	8003c62 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	4798      	blx	r3
 8003c5e:	e000      	b.n	8003c62 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c60:	bf00      	nop
    }
  }
}
 8003c62:	3718      	adds	r7, #24
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	3b10      	subs	r3, #16
 8003c78:	4a13      	ldr	r2, [pc, #76]	@ (8003cc8 <DMA_CalcBaseAndBitshift+0x60>)
 8003c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c7e:	091b      	lsrs	r3, r3, #4
 8003c80:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c82:	4a12      	ldr	r2, [pc, #72]	@ (8003ccc <DMA_CalcBaseAndBitshift+0x64>)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4413      	add	r3, r2
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2b03      	cmp	r3, #3
 8003c94:	d908      	bls.n	8003ca8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd0 <DMA_CalcBaseAndBitshift+0x68>)
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	1d1a      	adds	r2, r3, #4
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ca6:	e006      	b.n	8003cb6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	461a      	mov	r2, r3
 8003cae:	4b08      	ldr	r3, [pc, #32]	@ (8003cd0 <DMA_CalcBaseAndBitshift+0x68>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3714      	adds	r7, #20
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	aaaaaaab 	.word	0xaaaaaaab
 8003ccc:	0800e338 	.word	0x0800e338
 8003cd0:	fffffc00 	.word	0xfffffc00

08003cd4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d11f      	bne.n	8003d2e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	2b03      	cmp	r3, #3
 8003cf2:	d856      	bhi.n	8003da2 <DMA_CheckFifoParam+0xce>
 8003cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8003cfc <DMA_CheckFifoParam+0x28>)
 8003cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfa:	bf00      	nop
 8003cfc:	08003d0d 	.word	0x08003d0d
 8003d00:	08003d1f 	.word	0x08003d1f
 8003d04:	08003d0d 	.word	0x08003d0d
 8003d08:	08003da3 	.word	0x08003da3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d046      	beq.n	8003da6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d1c:	e043      	b.n	8003da6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d22:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d26:	d140      	bne.n	8003daa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d2c:	e03d      	b.n	8003daa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d36:	d121      	bne.n	8003d7c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b03      	cmp	r3, #3
 8003d3c:	d837      	bhi.n	8003dae <DMA_CheckFifoParam+0xda>
 8003d3e:	a201      	add	r2, pc, #4	@ (adr r2, 8003d44 <DMA_CheckFifoParam+0x70>)
 8003d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d44:	08003d55 	.word	0x08003d55
 8003d48:	08003d5b 	.word	0x08003d5b
 8003d4c:	08003d55 	.word	0x08003d55
 8003d50:	08003d6d 	.word	0x08003d6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	73fb      	strb	r3, [r7, #15]
      break;
 8003d58:	e030      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d025      	beq.n	8003db2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d6a:	e022      	b.n	8003db2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d70:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d74:	d11f      	bne.n	8003db6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d7a:	e01c      	b.n	8003db6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d903      	bls.n	8003d8a <DMA_CheckFifoParam+0xb6>
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	2b03      	cmp	r3, #3
 8003d86:	d003      	beq.n	8003d90 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d88:	e018      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	73fb      	strb	r3, [r7, #15]
      break;
 8003d8e:	e015      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00e      	beq.n	8003dba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8003da0:	e00b      	b.n	8003dba <DMA_CheckFifoParam+0xe6>
      break;
 8003da2:	bf00      	nop
 8003da4:	e00a      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
      break;
 8003da6:	bf00      	nop
 8003da8:	e008      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
      break;
 8003daa:	bf00      	nop
 8003dac:	e006      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
      break;
 8003dae:	bf00      	nop
 8003db0:	e004      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
      break;
 8003db2:	bf00      	nop
 8003db4:	e002      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
      break;   
 8003db6:	bf00      	nop
 8003db8:	e000      	b.n	8003dbc <DMA_CheckFifoParam+0xe8>
      break;
 8003dba:	bf00      	nop
    }
  } 
  
  return status; 
 8003dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop

08003dcc <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e039      	b.n	8003e52 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d106      	bne.n	8003df8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7fe f840 	bl	8001e78 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2202      	movs	r2, #2
 8003dfc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	430a      	orrs	r2, r1
 8003e14:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e1c:	f023 0107 	bic.w	r1, r3, #7
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e32:	4b0a      	ldr	r3, [pc, #40]	@ (8003e5c <HAL_DMA2D_Init+0x90>)
 8003e34:	4013      	ands	r3, r2
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	68d1      	ldr	r1, [r2, #12]
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6812      	ldr	r2, [r2, #0]
 8003e3e:	430b      	orrs	r3, r1
 8003e40:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	ffffc000 	.word	0xffffc000

08003e60 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af02      	add	r7, sp, #8
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
 8003e6c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d101      	bne.n	8003e7c <HAL_DMA2D_Start+0x1c>
 8003e78:	2302      	movs	r3, #2
 8003e7a:	e018      	b.n	8003eae <HAL_DMA2D_Start+0x4e>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2202      	movs	r2, #2
 8003e88:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	68b9      	ldr	r1, [r7, #8]
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 f988 	bl	80041ac <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f042 0201 	orr.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b086      	sub	sp, #24
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
 8003ebe:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d056      	beq.n	8003f80 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003ed2:	f7fe fd5b 	bl	800298c <HAL_GetTick>
 8003ed6:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003ed8:	e04b      	b.n	8003f72 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d023      	beq.n	8003f34 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f003 0320 	and.w	r3, r3, #32
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d005      	beq.n	8003f02 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003efa:	f043 0202 	orr.w	r2, r3, #2
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d005      	beq.n	8003f18 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f10:	f043 0201 	orr.w	r2, r3, #1
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2221      	movs	r2, #33	@ 0x21
 8003f1e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2204      	movs	r2, #4
 8003f24:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e0a5      	b.n	8004080 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f3a:	d01a      	beq.n	8003f72 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f3c:	f7fe fd26 	bl	800298c <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d302      	bcc.n	8003f52 <HAL_DMA2D_PollForTransfer+0x9c>
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d10f      	bne.n	8003f72 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f56:	f043 0220 	orr.w	r2, r3, #32
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2203      	movs	r2, #3
 8003f62:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e086      	b.n	8004080 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 0302 	and.w	r3, r3, #2
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d0ac      	beq.n	8003eda <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	f003 0320 	and.w	r3, r3, #32
 8003f8a:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f92:	f003 0320 	and.w	r3, r3, #32
 8003f96:	693a      	ldr	r2, [r7, #16]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d061      	beq.n	8004066 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003fa2:	f7fe fcf3 	bl	800298c <HAL_GetTick>
 8003fa6:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003fa8:	e056      	b.n	8004058 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d02e      	beq.n	800401a <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f003 0308 	and.w	r3, r3, #8
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d005      	beq.n	8003fd2 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fca:	f043 0204 	orr.w	r2, r3, #4
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f003 0320 	and.w	r3, r3, #32
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d005      	beq.n	8003fe8 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe0:	f043 0202 	orr.w	r2, r3, #2
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d005      	beq.n	8003ffe <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff6:	f043 0201 	orr.w	r2, r3, #1
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2229      	movs	r2, #41	@ 0x29
 8004004:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2204      	movs	r2, #4
 800400a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e032      	b.n	8004080 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004020:	d01a      	beq.n	8004058 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004022:	f7fe fcb3 	bl	800298c <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	429a      	cmp	r2, r3
 8004030:	d302      	bcc.n	8004038 <HAL_DMA2D_PollForTransfer+0x182>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d10f      	bne.n	8004058 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800403c:	f043 0220 	orr.w	r2, r3, #32
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2203      	movs	r2, #3
 8004048:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e013      	b.n	8004080 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f003 0310 	and.w	r3, r3, #16
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0a1      	beq.n	8003faa <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2212      	movs	r2, #18
 800406c:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3718      	adds	r7, #24
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004088:	b480      	push	{r7}
 800408a:	b087      	sub	sp, #28
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d101      	bne.n	80040a8 <HAL_DMA2D_ConfigLayer+0x20>
 80040a4:	2302      	movs	r3, #2
 80040a6:	e079      	b.n	800419c <HAL_DMA2D_ConfigLayer+0x114>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2202      	movs	r2, #2
 80040b4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	011b      	lsls	r3, r3, #4
 80040bc:	3318      	adds	r3, #24
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	4413      	add	r3, r2
 80040c2:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	685a      	ldr	r2, [r3, #4]
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	041b      	lsls	r3, r3, #16
 80040ce:	4313      	orrs	r3, r2
 80040d0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80040d2:	4b35      	ldr	r3, [pc, #212]	@ (80041a8 <HAL_DMA2D_ConfigLayer+0x120>)
 80040d4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	2b0a      	cmp	r3, #10
 80040dc:	d003      	beq.n	80040e6 <HAL_DMA2D_ConfigLayer+0x5e>
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	2b09      	cmp	r3, #9
 80040e4:	d107      	bne.n	80040f6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80040ee:	697a      	ldr	r2, [r7, #20]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	617b      	str	r3, [r7, #20]
 80040f4:	e005      	b.n	8004102 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	061b      	lsls	r3, r3, #24
 80040fc:	697a      	ldr	r2, [r7, #20]
 80040fe:	4313      	orrs	r3, r2
 8004100:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d120      	bne.n	800414a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	43db      	mvns	r3, r3
 8004112:	ea02 0103 	and.w	r1, r2, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	430a      	orrs	r2, r1
 800411e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	6812      	ldr	r2, [r2, #0]
 8004128:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	2b0a      	cmp	r3, #10
 8004130:	d003      	beq.n	800413a <HAL_DMA2D_ConfigLayer+0xb2>
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	2b09      	cmp	r3, #9
 8004138:	d127      	bne.n	800418a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	68da      	ldr	r2, [r3, #12]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004146:	629a      	str	r2, [r3, #40]	@ 0x28
 8004148:	e01f      	b.n	800418a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	69da      	ldr	r2, [r3, #28]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	43db      	mvns	r3, r3
 8004154:	ea02 0103 	and.w	r1, r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	697a      	ldr	r2, [r7, #20]
 800415e:	430a      	orrs	r2, r1
 8004160:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	6812      	ldr	r2, [r2, #0]
 800416a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	2b0a      	cmp	r3, #10
 8004172:	d003      	beq.n	800417c <HAL_DMA2D_ConfigLayer+0xf4>
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2b09      	cmp	r3, #9
 800417a:	d106      	bne.n	800418a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	68da      	ldr	r2, [r3, #12]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004188:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2201      	movs	r2, #1
 800418e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	371c      	adds	r7, #28
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr
 80041a8:	ff03000f 	.word	0xff03000f

080041ac <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b08b      	sub	sp, #44	@ 0x2c
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
 80041b8:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c0:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	041a      	lsls	r2, r3, #16
 80041c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ca:	431a      	orrs	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	430a      	orrs	r2, r1
 80041d2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80041e4:	d174      	bne.n	80042d0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80041ec:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80041f4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80041fc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	b2db      	uxtb	r3, r3
 8004202:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d108      	bne.n	800421e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 800420c:	69ba      	ldr	r2, [r7, #24]
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	431a      	orrs	r2, r3
 8004212:	6a3b      	ldr	r3, [r7, #32]
 8004214:	4313      	orrs	r3, r2
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	4313      	orrs	r3, r2
 800421a:	627b      	str	r3, [r7, #36]	@ 0x24
 800421c:	e053      	b.n	80042c6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	2b01      	cmp	r3, #1
 8004224:	d106      	bne.n	8004234 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004226:	69ba      	ldr	r2, [r7, #24]
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	4313      	orrs	r3, r2
 800422c:	697a      	ldr	r2, [r7, #20]
 800422e:	4313      	orrs	r3, r2
 8004230:	627b      	str	r3, [r7, #36]	@ 0x24
 8004232:	e048      	b.n	80042c6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	2b02      	cmp	r3, #2
 800423a:	d111      	bne.n	8004260 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	0cdb      	lsrs	r3, r3, #19
 8004240:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	0a9b      	lsrs	r3, r3, #10
 8004246:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	08db      	lsrs	r3, r3, #3
 800424c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	015a      	lsls	r2, r3, #5
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	02db      	lsls	r3, r3, #11
 8004256:	4313      	orrs	r3, r2
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	4313      	orrs	r3, r2
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24
 800425e:	e032      	b.n	80042c6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	2b03      	cmp	r3, #3
 8004266:	d117      	bne.n	8004298 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004268:	6a3b      	ldr	r3, [r7, #32]
 800426a:	0fdb      	lsrs	r3, r3, #31
 800426c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	0cdb      	lsrs	r3, r3, #19
 8004272:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	0adb      	lsrs	r3, r3, #11
 8004278:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	08db      	lsrs	r3, r3, #3
 800427e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004280:	69bb      	ldr	r3, [r7, #24]
 8004282:	015a      	lsls	r2, r3, #5
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	029b      	lsls	r3, r3, #10
 8004288:	431a      	orrs	r2, r3
 800428a:	6a3b      	ldr	r3, [r7, #32]
 800428c:	03db      	lsls	r3, r3, #15
 800428e:	4313      	orrs	r3, r2
 8004290:	697a      	ldr	r2, [r7, #20]
 8004292:	4313      	orrs	r3, r2
 8004294:	627b      	str	r3, [r7, #36]	@ 0x24
 8004296:	e016      	b.n	80042c6 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004298:	6a3b      	ldr	r3, [r7, #32]
 800429a:	0f1b      	lsrs	r3, r3, #28
 800429c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	0d1b      	lsrs	r3, r3, #20
 80042a2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80042a4:	69bb      	ldr	r3, [r7, #24]
 80042a6:	0b1b      	lsrs	r3, r3, #12
 80042a8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	091b      	lsrs	r3, r3, #4
 80042ae:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	011a      	lsls	r2, r3, #4
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	021b      	lsls	r3, r3, #8
 80042b8:	431a      	orrs	r2, r3
 80042ba:	6a3b      	ldr	r3, [r7, #32]
 80042bc:	031b      	lsls	r3, r3, #12
 80042be:	4313      	orrs	r3, r2
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042cc:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80042ce:	e003      	b.n	80042d8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68ba      	ldr	r2, [r7, #8]
 80042d6:	60da      	str	r2, [r3, #12]
}
 80042d8:	bf00      	nop
 80042da:	372c      	adds	r7, #44	@ 0x2c
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b089      	sub	sp, #36	@ 0x24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80042ee:	2300      	movs	r3, #0
 80042f0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80042f2:	2300      	movs	r3, #0
 80042f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80042f6:	2300      	movs	r3, #0
 80042f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80042fe:	2300      	movs	r3, #0
 8004300:	61fb      	str	r3, [r7, #28]
 8004302:	e175      	b.n	80045f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004304:	2201      	movs	r2, #1
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	fa02 f303 	lsl.w	r3, r2, r3
 800430c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	4013      	ands	r3, r2
 8004316:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	429a      	cmp	r2, r3
 800431e:	f040 8164 	bne.w	80045ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f003 0303 	and.w	r3, r3, #3
 800432a:	2b01      	cmp	r3, #1
 800432c:	d005      	beq.n	800433a <HAL_GPIO_Init+0x56>
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f003 0303 	and.w	r3, r3, #3
 8004336:	2b02      	cmp	r3, #2
 8004338:	d130      	bne.n	800439c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	2203      	movs	r2, #3
 8004346:	fa02 f303 	lsl.w	r3, r2, r3
 800434a:	43db      	mvns	r3, r3
 800434c:	69ba      	ldr	r2, [r7, #24]
 800434e:	4013      	ands	r3, r2
 8004350:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	68da      	ldr	r2, [r3, #12]
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	005b      	lsls	r3, r3, #1
 800435a:	fa02 f303 	lsl.w	r3, r2, r3
 800435e:	69ba      	ldr	r2, [r7, #24]
 8004360:	4313      	orrs	r3, r2
 8004362:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	69ba      	ldr	r2, [r7, #24]
 8004368:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004370:	2201      	movs	r2, #1
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	fa02 f303 	lsl.w	r3, r2, r3
 8004378:	43db      	mvns	r3, r3
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	4013      	ands	r3, r2
 800437e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	091b      	lsrs	r3, r3, #4
 8004386:	f003 0201 	and.w	r2, r3, #1
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	fa02 f303 	lsl.w	r3, r2, r3
 8004390:	69ba      	ldr	r2, [r7, #24]
 8004392:	4313      	orrs	r3, r2
 8004394:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f003 0303 	and.w	r3, r3, #3
 80043a4:	2b03      	cmp	r3, #3
 80043a6:	d017      	beq.n	80043d8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	005b      	lsls	r3, r3, #1
 80043b2:	2203      	movs	r2, #3
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	43db      	mvns	r3, r3
 80043ba:	69ba      	ldr	r2, [r7, #24]
 80043bc:	4013      	ands	r3, r2
 80043be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	689a      	ldr	r2, [r3, #8]
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	005b      	lsls	r3, r3, #1
 80043c8:	fa02 f303 	lsl.w	r3, r2, r3
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	69ba      	ldr	r2, [r7, #24]
 80043d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f003 0303 	and.w	r3, r3, #3
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d123      	bne.n	800442c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	08da      	lsrs	r2, r3, #3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	3208      	adds	r2, #8
 80043ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	f003 0307 	and.w	r3, r3, #7
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	220f      	movs	r2, #15
 80043fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004400:	43db      	mvns	r3, r3
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	4013      	ands	r3, r2
 8004406:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	691a      	ldr	r2, [r3, #16]
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	f003 0307 	and.w	r3, r3, #7
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	fa02 f303 	lsl.w	r3, r2, r3
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	4313      	orrs	r3, r2
 800441c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	08da      	lsrs	r2, r3, #3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	3208      	adds	r2, #8
 8004426:	69b9      	ldr	r1, [r7, #24]
 8004428:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	2203      	movs	r2, #3
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	43db      	mvns	r3, r3
 800443e:	69ba      	ldr	r2, [r7, #24]
 8004440:	4013      	ands	r3, r2
 8004442:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f003 0203 	and.w	r2, r3, #3
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	005b      	lsls	r3, r3, #1
 8004450:	fa02 f303 	lsl.w	r3, r2, r3
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	4313      	orrs	r3, r2
 8004458:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004468:	2b00      	cmp	r3, #0
 800446a:	f000 80be 	beq.w	80045ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800446e:	4b66      	ldr	r3, [pc, #408]	@ (8004608 <HAL_GPIO_Init+0x324>)
 8004470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004472:	4a65      	ldr	r2, [pc, #404]	@ (8004608 <HAL_GPIO_Init+0x324>)
 8004474:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004478:	6453      	str	r3, [r2, #68]	@ 0x44
 800447a:	4b63      	ldr	r3, [pc, #396]	@ (8004608 <HAL_GPIO_Init+0x324>)
 800447c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800447e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004486:	4a61      	ldr	r2, [pc, #388]	@ (800460c <HAL_GPIO_Init+0x328>)
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	089b      	lsrs	r3, r3, #2
 800448c:	3302      	adds	r3, #2
 800448e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004492:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	f003 0303 	and.w	r3, r3, #3
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	220f      	movs	r2, #15
 800449e:	fa02 f303 	lsl.w	r3, r2, r3
 80044a2:	43db      	mvns	r3, r3
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	4013      	ands	r3, r2
 80044a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a58      	ldr	r2, [pc, #352]	@ (8004610 <HAL_GPIO_Init+0x32c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d037      	beq.n	8004522 <HAL_GPIO_Init+0x23e>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a57      	ldr	r2, [pc, #348]	@ (8004614 <HAL_GPIO_Init+0x330>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d031      	beq.n	800451e <HAL_GPIO_Init+0x23a>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a56      	ldr	r2, [pc, #344]	@ (8004618 <HAL_GPIO_Init+0x334>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d02b      	beq.n	800451a <HAL_GPIO_Init+0x236>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a55      	ldr	r2, [pc, #340]	@ (800461c <HAL_GPIO_Init+0x338>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d025      	beq.n	8004516 <HAL_GPIO_Init+0x232>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a54      	ldr	r2, [pc, #336]	@ (8004620 <HAL_GPIO_Init+0x33c>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d01f      	beq.n	8004512 <HAL_GPIO_Init+0x22e>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a53      	ldr	r2, [pc, #332]	@ (8004624 <HAL_GPIO_Init+0x340>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d019      	beq.n	800450e <HAL_GPIO_Init+0x22a>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a52      	ldr	r2, [pc, #328]	@ (8004628 <HAL_GPIO_Init+0x344>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d013      	beq.n	800450a <HAL_GPIO_Init+0x226>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a51      	ldr	r2, [pc, #324]	@ (800462c <HAL_GPIO_Init+0x348>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d00d      	beq.n	8004506 <HAL_GPIO_Init+0x222>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4a50      	ldr	r2, [pc, #320]	@ (8004630 <HAL_GPIO_Init+0x34c>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d007      	beq.n	8004502 <HAL_GPIO_Init+0x21e>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4a4f      	ldr	r2, [pc, #316]	@ (8004634 <HAL_GPIO_Init+0x350>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d101      	bne.n	80044fe <HAL_GPIO_Init+0x21a>
 80044fa:	2309      	movs	r3, #9
 80044fc:	e012      	b.n	8004524 <HAL_GPIO_Init+0x240>
 80044fe:	230a      	movs	r3, #10
 8004500:	e010      	b.n	8004524 <HAL_GPIO_Init+0x240>
 8004502:	2308      	movs	r3, #8
 8004504:	e00e      	b.n	8004524 <HAL_GPIO_Init+0x240>
 8004506:	2307      	movs	r3, #7
 8004508:	e00c      	b.n	8004524 <HAL_GPIO_Init+0x240>
 800450a:	2306      	movs	r3, #6
 800450c:	e00a      	b.n	8004524 <HAL_GPIO_Init+0x240>
 800450e:	2305      	movs	r3, #5
 8004510:	e008      	b.n	8004524 <HAL_GPIO_Init+0x240>
 8004512:	2304      	movs	r3, #4
 8004514:	e006      	b.n	8004524 <HAL_GPIO_Init+0x240>
 8004516:	2303      	movs	r3, #3
 8004518:	e004      	b.n	8004524 <HAL_GPIO_Init+0x240>
 800451a:	2302      	movs	r3, #2
 800451c:	e002      	b.n	8004524 <HAL_GPIO_Init+0x240>
 800451e:	2301      	movs	r3, #1
 8004520:	e000      	b.n	8004524 <HAL_GPIO_Init+0x240>
 8004522:	2300      	movs	r3, #0
 8004524:	69fa      	ldr	r2, [r7, #28]
 8004526:	f002 0203 	and.w	r2, r2, #3
 800452a:	0092      	lsls	r2, r2, #2
 800452c:	4093      	lsls	r3, r2
 800452e:	69ba      	ldr	r2, [r7, #24]
 8004530:	4313      	orrs	r3, r2
 8004532:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004534:	4935      	ldr	r1, [pc, #212]	@ (800460c <HAL_GPIO_Init+0x328>)
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	089b      	lsrs	r3, r3, #2
 800453a:	3302      	adds	r3, #2
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004542:	4b3d      	ldr	r3, [pc, #244]	@ (8004638 <HAL_GPIO_Init+0x354>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	43db      	mvns	r3, r3
 800454c:	69ba      	ldr	r2, [r7, #24]
 800454e:	4013      	ands	r3, r2
 8004550:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800455e:	69ba      	ldr	r2, [r7, #24]
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	4313      	orrs	r3, r2
 8004564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004566:	4a34      	ldr	r2, [pc, #208]	@ (8004638 <HAL_GPIO_Init+0x354>)
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800456c:	4b32      	ldr	r3, [pc, #200]	@ (8004638 <HAL_GPIO_Init+0x354>)
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	43db      	mvns	r3, r3
 8004576:	69ba      	ldr	r2, [r7, #24]
 8004578:	4013      	ands	r3, r2
 800457a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d003      	beq.n	8004590 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	4313      	orrs	r3, r2
 800458e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004590:	4a29      	ldr	r2, [pc, #164]	@ (8004638 <HAL_GPIO_Init+0x354>)
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004596:	4b28      	ldr	r3, [pc, #160]	@ (8004638 <HAL_GPIO_Init+0x354>)
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	43db      	mvns	r3, r3
 80045a0:	69ba      	ldr	r2, [r7, #24]
 80045a2:	4013      	ands	r3, r2
 80045a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80045b2:	69ba      	ldr	r2, [r7, #24]
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045ba:	4a1f      	ldr	r2, [pc, #124]	@ (8004638 <HAL_GPIO_Init+0x354>)
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004638 <HAL_GPIO_Init+0x354>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	43db      	mvns	r3, r3
 80045ca:	69ba      	ldr	r2, [r7, #24]
 80045cc:	4013      	ands	r3, r2
 80045ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d003      	beq.n	80045e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80045dc:	69ba      	ldr	r2, [r7, #24]
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045e4:	4a14      	ldr	r2, [pc, #80]	@ (8004638 <HAL_GPIO_Init+0x354>)
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	3301      	adds	r3, #1
 80045ee:	61fb      	str	r3, [r7, #28]
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	2b0f      	cmp	r3, #15
 80045f4:	f67f ae86 	bls.w	8004304 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80045f8:	bf00      	nop
 80045fa:	bf00      	nop
 80045fc:	3724      	adds	r7, #36	@ 0x24
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	40023800 	.word	0x40023800
 800460c:	40013800 	.word	0x40013800
 8004610:	40020000 	.word	0x40020000
 8004614:	40020400 	.word	0x40020400
 8004618:	40020800 	.word	0x40020800
 800461c:	40020c00 	.word	0x40020c00
 8004620:	40021000 	.word	0x40021000
 8004624:	40021400 	.word	0x40021400
 8004628:	40021800 	.word	0x40021800
 800462c:	40021c00 	.word	0x40021c00
 8004630:	40022000 	.word	0x40022000
 8004634:	40022400 	.word	0x40022400
 8004638:	40013c00 	.word	0x40013c00

0800463c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	460b      	mov	r3, r1
 8004646:	807b      	strh	r3, [r7, #2]
 8004648:	4613      	mov	r3, r2
 800464a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800464c:	787b      	ldrb	r3, [r7, #1]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d003      	beq.n	800465a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004652:	887a      	ldrh	r2, [r7, #2]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004658:	e003      	b.n	8004662 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800465a:	887b      	ldrh	r3, [r7, #2]
 800465c:	041a      	lsls	r2, r3, #16
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	619a      	str	r2, [r3, #24]
}
 8004662:	bf00      	nop
 8004664:	370c      	adds	r7, #12
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr

0800466e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800466e:	b480      	push	{r7}
 8004670:	b085      	sub	sp, #20
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
 8004676:	460b      	mov	r3, r1
 8004678:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004680:	887a      	ldrh	r2, [r7, #2]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	4013      	ands	r3, r2
 8004686:	041a      	lsls	r2, r3, #16
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	43d9      	mvns	r1, r3
 800468c:	887b      	ldrh	r3, [r7, #2]
 800468e:	400b      	ands	r3, r1
 8004690:	431a      	orrs	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	619a      	str	r2, [r3, #24]
}
 8004696:	bf00      	nop
 8004698:	3714      	adds	r7, #20
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
	...

080046a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d101      	bne.n	80046b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e08b      	b.n	80047ce <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d106      	bne.n	80046d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f8b5 	bl	800483a <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2224      	movs	r2, #36	@ 0x24
 80046d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f022 0201 	bic.w	r2, r2, #1
 80046e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80046f4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689a      	ldr	r2, [r3, #8]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004704:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d107      	bne.n	800471e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689a      	ldr	r2, [r3, #8]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800471a:	609a      	str	r2, [r3, #8]
 800471c:	e006      	b.n	800472c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	689a      	ldr	r2, [r3, #8]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800472a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	2b02      	cmp	r3, #2
 8004732:	d108      	bne.n	8004746 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685a      	ldr	r2, [r3, #4]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004742:	605a      	str	r2, [r3, #4]
 8004744:	e007      	b.n	8004756 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	685a      	ldr	r2, [r3, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004754:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	6859      	ldr	r1, [r3, #4]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	4b1d      	ldr	r3, [pc, #116]	@ (80047d8 <HAL_I2C_Init+0x134>)
 8004762:	430b      	orrs	r3, r1
 8004764:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68da      	ldr	r2, [r3, #12]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004774:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	691a      	ldr	r2, [r3, #16]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	430a      	orrs	r2, r1
 800478e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	69d9      	ldr	r1, [r3, #28]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a1a      	ldr	r2, [r3, #32]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f042 0201 	orr.w	r2, r2, #1
 80047ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2220      	movs	r2, #32
 80047ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3708      	adds	r7, #8
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	02008000 	.word	0x02008000

080047dc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d101      	bne.n	80047ee <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e021      	b.n	8004832 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2224      	movs	r2, #36	@ 0x24
 80047f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f022 0201 	bic.w	r2, r2, #1
 8004804:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 f821 	bl	800484e <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3708      	adds	r7, #8
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800483a:	b480      	push	{r7}
 800483c:	b083      	sub	sp, #12
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004842:	bf00      	nop
 8004844:	370c      	adds	r7, #12
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr

0800484e <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800484e:	b480      	push	{r7}
 8004850:	b083      	sub	sp, #12
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8004856:	bf00      	nop
 8004858:	370c      	adds	r7, #12
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
	...

08004864 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b088      	sub	sp, #32
 8004868:	af02      	add	r7, sp, #8
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	4608      	mov	r0, r1
 800486e:	4611      	mov	r1, r2
 8004870:	461a      	mov	r2, r3
 8004872:	4603      	mov	r3, r0
 8004874:	817b      	strh	r3, [r7, #10]
 8004876:	460b      	mov	r3, r1
 8004878:	813b      	strh	r3, [r7, #8]
 800487a:	4613      	mov	r3, r2
 800487c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b20      	cmp	r3, #32
 8004888:	f040 80f9 	bne.w	8004a7e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800488c:	6a3b      	ldr	r3, [r7, #32]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d002      	beq.n	8004898 <HAL_I2C_Mem_Write+0x34>
 8004892:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004894:	2b00      	cmp	r3, #0
 8004896:	d105      	bne.n	80048a4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800489e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e0ed      	b.n	8004a80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d101      	bne.n	80048b2 <HAL_I2C_Mem_Write+0x4e>
 80048ae:	2302      	movs	r3, #2
 80048b0:	e0e6      	b.n	8004a80 <HAL_I2C_Mem_Write+0x21c>
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80048ba:	f7fe f867 	bl	800298c <HAL_GetTick>
 80048be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	9300      	str	r3, [sp, #0]
 80048c4:	2319      	movs	r3, #25
 80048c6:	2201      	movs	r2, #1
 80048c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80048cc:	68f8      	ldr	r0, [r7, #12]
 80048ce:	f000 fad1 	bl	8004e74 <I2C_WaitOnFlagUntilTimeout>
 80048d2:	4603      	mov	r3, r0
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d001      	beq.n	80048dc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e0d1      	b.n	8004a80 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2221      	movs	r2, #33	@ 0x21
 80048e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2240      	movs	r2, #64	@ 0x40
 80048e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6a3a      	ldr	r2, [r7, #32]
 80048f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80048fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004904:	88f8      	ldrh	r0, [r7, #6]
 8004906:	893a      	ldrh	r2, [r7, #8]
 8004908:	8979      	ldrh	r1, [r7, #10]
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	9301      	str	r3, [sp, #4]
 800490e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004910:	9300      	str	r3, [sp, #0]
 8004912:	4603      	mov	r3, r0
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	f000 f9e1 	bl	8004cdc <I2C_RequestMemoryWrite>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d005      	beq.n	800492c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e0a9      	b.n	8004a80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004930:	b29b      	uxth	r3, r3
 8004932:	2bff      	cmp	r3, #255	@ 0xff
 8004934:	d90e      	bls.n	8004954 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	22ff      	movs	r2, #255	@ 0xff
 800493a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004940:	b2da      	uxtb	r2, r3
 8004942:	8979      	ldrh	r1, [r7, #10]
 8004944:	2300      	movs	r3, #0
 8004946:	9300      	str	r3, [sp, #0]
 8004948:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800494c:	68f8      	ldr	r0, [r7, #12]
 800494e:	f000 fc55 	bl	80051fc <I2C_TransferConfig>
 8004952:	e00f      	b.n	8004974 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004958:	b29a      	uxth	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004962:	b2da      	uxtb	r2, r3
 8004964:	8979      	ldrh	r1, [r7, #10]
 8004966:	2300      	movs	r3, #0
 8004968:	9300      	str	r3, [sp, #0]
 800496a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 fc44 	bl	80051fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004974:	697a      	ldr	r2, [r7, #20]
 8004976:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 fad4 	bl	8004f26 <I2C_WaitOnTXISFlagUntilTimeout>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d001      	beq.n	8004988 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e07b      	b.n	8004a80 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498c:	781a      	ldrb	r2, [r3, #0]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004998:	1c5a      	adds	r2, r3, #1
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	3b01      	subs	r3, #1
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049b0:	3b01      	subs	r3, #1
 80049b2:	b29a      	uxth	r2, r3
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049bc:	b29b      	uxth	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d034      	beq.n	8004a2c <HAL_I2C_Mem_Write+0x1c8>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d130      	bne.n	8004a2c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d0:	2200      	movs	r2, #0
 80049d2:	2180      	movs	r1, #128	@ 0x80
 80049d4:	68f8      	ldr	r0, [r7, #12]
 80049d6:	f000 fa4d 	bl	8004e74 <I2C_WaitOnFlagUntilTimeout>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d001      	beq.n	80049e4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	e04d      	b.n	8004a80 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	2bff      	cmp	r3, #255	@ 0xff
 80049ec:	d90e      	bls.n	8004a0c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	22ff      	movs	r2, #255	@ 0xff
 80049f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049f8:	b2da      	uxtb	r2, r3
 80049fa:	8979      	ldrh	r1, [r7, #10]
 80049fc:	2300      	movs	r3, #0
 80049fe:	9300      	str	r3, [sp, #0]
 8004a00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 fbf9 	bl	80051fc <I2C_TransferConfig>
 8004a0a:	e00f      	b.n	8004a2c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a1a:	b2da      	uxtb	r2, r3
 8004a1c:	8979      	ldrh	r1, [r7, #10]
 8004a1e:	2300      	movs	r3, #0
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 fbe8 	bl	80051fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d19e      	bne.n	8004974 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f000 faba 	bl	8004fb4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d001      	beq.n	8004a4a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e01a      	b.n	8004a80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	2220      	movs	r2, #32
 8004a50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	6859      	ldr	r1, [r3, #4]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004a88 <HAL_I2C_Mem_Write+0x224>)
 8004a5e:	400b      	ands	r3, r1
 8004a60:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	e000      	b.n	8004a80 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004a7e:	2302      	movs	r3, #2
  }
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3718      	adds	r7, #24
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	fe00e800 	.word	0xfe00e800

08004a8c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b088      	sub	sp, #32
 8004a90:	af02      	add	r7, sp, #8
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	4608      	mov	r0, r1
 8004a96:	4611      	mov	r1, r2
 8004a98:	461a      	mov	r2, r3
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	817b      	strh	r3, [r7, #10]
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	813b      	strh	r3, [r7, #8]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b20      	cmp	r3, #32
 8004ab0:	f040 80fd 	bne.w	8004cae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ab4:	6a3b      	ldr	r3, [r7, #32]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d002      	beq.n	8004ac0 <HAL_I2C_Mem_Read+0x34>
 8004aba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d105      	bne.n	8004acc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ac6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e0f1      	b.n	8004cb0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d101      	bne.n	8004ada <HAL_I2C_Mem_Read+0x4e>
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	e0ea      	b.n	8004cb0 <HAL_I2C_Mem_Read+0x224>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ae2:	f7fd ff53 	bl	800298c <HAL_GetTick>
 8004ae6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	2319      	movs	r3, #25
 8004aee:	2201      	movs	r2, #1
 8004af0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004af4:	68f8      	ldr	r0, [r7, #12]
 8004af6:	f000 f9bd 	bl	8004e74 <I2C_WaitOnFlagUntilTimeout>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d001      	beq.n	8004b04 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e0d5      	b.n	8004cb0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2222      	movs	r2, #34	@ 0x22
 8004b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2240      	movs	r2, #64	@ 0x40
 8004b10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6a3a      	ldr	r2, [r7, #32]
 8004b1e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004b24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b2c:	88f8      	ldrh	r0, [r7, #6]
 8004b2e:	893a      	ldrh	r2, [r7, #8]
 8004b30:	8979      	ldrh	r1, [r7, #10]
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	9301      	str	r3, [sp, #4]
 8004b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f000 f921 	bl	8004d84 <I2C_RequestMemoryRead>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d005      	beq.n	8004b54 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e0ad      	b.n	8004cb0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	2bff      	cmp	r3, #255	@ 0xff
 8004b5c:	d90e      	bls.n	8004b7c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2201      	movs	r2, #1
 8004b62:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b68:	b2da      	uxtb	r2, r3
 8004b6a:	8979      	ldrh	r1, [r7, #10]
 8004b6c:	4b52      	ldr	r3, [pc, #328]	@ (8004cb8 <HAL_I2C_Mem_Read+0x22c>)
 8004b6e:	9300      	str	r3, [sp, #0]
 8004b70:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004b74:	68f8      	ldr	r0, [r7, #12]
 8004b76:	f000 fb41 	bl	80051fc <I2C_TransferConfig>
 8004b7a:	e00f      	b.n	8004b9c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b80:	b29a      	uxth	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b8a:	b2da      	uxtb	r2, r3
 8004b8c:	8979      	ldrh	r1, [r7, #10]
 8004b8e:	4b4a      	ldr	r3, [pc, #296]	@ (8004cb8 <HAL_I2C_Mem_Read+0x22c>)
 8004b90:	9300      	str	r3, [sp, #0]
 8004b92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004b96:	68f8      	ldr	r0, [r7, #12]
 8004b98:	f000 fb30 	bl	80051fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	2104      	movs	r1, #4
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	f000 f964 	bl	8004e74 <I2C_WaitOnFlagUntilTimeout>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d001      	beq.n	8004bb6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e07c      	b.n	8004cb0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc0:	b2d2      	uxtb	r2, r2
 8004bc2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc8:	1c5a      	adds	r2, r3, #1
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	3b01      	subs	r3, #1
 8004be2:	b29a      	uxth	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d034      	beq.n	8004c5c <HAL_I2C_Mem_Read+0x1d0>
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d130      	bne.n	8004c5c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	9300      	str	r3, [sp, #0]
 8004bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c00:	2200      	movs	r2, #0
 8004c02:	2180      	movs	r1, #128	@ 0x80
 8004c04:	68f8      	ldr	r0, [r7, #12]
 8004c06:	f000 f935 	bl	8004e74 <I2C_WaitOnFlagUntilTimeout>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d001      	beq.n	8004c14 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e04d      	b.n	8004cb0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	2bff      	cmp	r3, #255	@ 0xff
 8004c1c:	d90e      	bls.n	8004c3c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2201      	movs	r2, #1
 8004c22:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c28:	b2da      	uxtb	r2, r3
 8004c2a:	8979      	ldrh	r1, [r7, #10]
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	9300      	str	r3, [sp, #0]
 8004c30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f000 fae1 	bl	80051fc <I2C_TransferConfig>
 8004c3a:	e00f      	b.n	8004c5c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c40:	b29a      	uxth	r2, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c4a:	b2da      	uxtb	r2, r3
 8004c4c:	8979      	ldrh	r1, [r7, #10]
 8004c4e:	2300      	movs	r3, #0
 8004c50:	9300      	str	r3, [sp, #0]
 8004c52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c56:	68f8      	ldr	r0, [r7, #12]
 8004c58:	f000 fad0 	bl	80051fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d19a      	bne.n	8004b9c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c66:	697a      	ldr	r2, [r7, #20]
 8004c68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f000 f9a2 	bl	8004fb4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e01a      	b.n	8004cb0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	6859      	ldr	r1, [r3, #4]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004cbc <HAL_I2C_Mem_Read+0x230>)
 8004c8e:	400b      	ands	r3, r1
 8004c90:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2220      	movs	r2, #32
 8004c96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004caa:	2300      	movs	r3, #0
 8004cac:	e000      	b.n	8004cb0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004cae:	2302      	movs	r3, #2
  }
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3718      	adds	r7, #24
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	80002400 	.word	0x80002400
 8004cbc:	fe00e800 	.word	0xfe00e800

08004cc0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cce:	b2db      	uxtb	r3, r3
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b086      	sub	sp, #24
 8004ce0:	af02      	add	r7, sp, #8
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	4608      	mov	r0, r1
 8004ce6:	4611      	mov	r1, r2
 8004ce8:	461a      	mov	r2, r3
 8004cea:	4603      	mov	r3, r0
 8004cec:	817b      	strh	r3, [r7, #10]
 8004cee:	460b      	mov	r3, r1
 8004cf0:	813b      	strh	r3, [r7, #8]
 8004cf2:	4613      	mov	r3, r2
 8004cf4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004cf6:	88fb      	ldrh	r3, [r7, #6]
 8004cf8:	b2da      	uxtb	r2, r3
 8004cfa:	8979      	ldrh	r1, [r7, #10]
 8004cfc:	4b20      	ldr	r3, [pc, #128]	@ (8004d80 <I2C_RequestMemoryWrite+0xa4>)
 8004cfe:	9300      	str	r3, [sp, #0]
 8004d00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f000 fa79 	bl	80051fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d0a:	69fa      	ldr	r2, [r7, #28]
 8004d0c:	69b9      	ldr	r1, [r7, #24]
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f000 f909 	bl	8004f26 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e02c      	b.n	8004d78 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d1e:	88fb      	ldrh	r3, [r7, #6]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d105      	bne.n	8004d30 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d24:	893b      	ldrh	r3, [r7, #8]
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d2e:	e015      	b.n	8004d5c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004d30:	893b      	ldrh	r3, [r7, #8]
 8004d32:	0a1b      	lsrs	r3, r3, #8
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	b2da      	uxtb	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d3e:	69fa      	ldr	r2, [r7, #28]
 8004d40:	69b9      	ldr	r1, [r7, #24]
 8004d42:	68f8      	ldr	r0, [r7, #12]
 8004d44:	f000 f8ef 	bl	8004f26 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e012      	b.n	8004d78 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d52:	893b      	ldrh	r3, [r7, #8]
 8004d54:	b2da      	uxtb	r2, r3
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	9300      	str	r3, [sp, #0]
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	2200      	movs	r2, #0
 8004d64:	2180      	movs	r1, #128	@ 0x80
 8004d66:	68f8      	ldr	r0, [r7, #12]
 8004d68:	f000 f884 	bl	8004e74 <I2C_WaitOnFlagUntilTimeout>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d001      	beq.n	8004d76 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e000      	b.n	8004d78 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3710      	adds	r7, #16
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	80002000 	.word	0x80002000

08004d84 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af02      	add	r7, sp, #8
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	4608      	mov	r0, r1
 8004d8e:	4611      	mov	r1, r2
 8004d90:	461a      	mov	r2, r3
 8004d92:	4603      	mov	r3, r0
 8004d94:	817b      	strh	r3, [r7, #10]
 8004d96:	460b      	mov	r3, r1
 8004d98:	813b      	strh	r3, [r7, #8]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004d9e:	88fb      	ldrh	r3, [r7, #6]
 8004da0:	b2da      	uxtb	r2, r3
 8004da2:	8979      	ldrh	r1, [r7, #10]
 8004da4:	4b20      	ldr	r3, [pc, #128]	@ (8004e28 <I2C_RequestMemoryRead+0xa4>)
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	2300      	movs	r3, #0
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f000 fa26 	bl	80051fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004db0:	69fa      	ldr	r2, [r7, #28]
 8004db2:	69b9      	ldr	r1, [r7, #24]
 8004db4:	68f8      	ldr	r0, [r7, #12]
 8004db6:	f000 f8b6 	bl	8004f26 <I2C_WaitOnTXISFlagUntilTimeout>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e02c      	b.n	8004e1e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004dc4:	88fb      	ldrh	r3, [r7, #6]
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d105      	bne.n	8004dd6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004dca:	893b      	ldrh	r3, [r7, #8]
 8004dcc:	b2da      	uxtb	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	629a      	str	r2, [r3, #40]	@ 0x28
 8004dd4:	e015      	b.n	8004e02 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004dd6:	893b      	ldrh	r3, [r7, #8]
 8004dd8:	0a1b      	lsrs	r3, r3, #8
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	b2da      	uxtb	r2, r3
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004de4:	69fa      	ldr	r2, [r7, #28]
 8004de6:	69b9      	ldr	r1, [r7, #24]
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 f89c 	bl	8004f26 <I2C_WaitOnTXISFlagUntilTimeout>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e012      	b.n	8004e1e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004df8:	893b      	ldrh	r3, [r7, #8]
 8004dfa:	b2da      	uxtb	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	2140      	movs	r1, #64	@ 0x40
 8004e0c:	68f8      	ldr	r0, [r7, #12]
 8004e0e:	f000 f831 	bl	8004e74 <I2C_WaitOnFlagUntilTimeout>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d001      	beq.n	8004e1c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e000      	b.n	8004e1e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	80002000 	.word	0x80002000

08004e2c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d103      	bne.n	8004e4a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	2200      	movs	r2, #0
 8004e48:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d007      	beq.n	8004e68 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	699a      	ldr	r2, [r3, #24]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f042 0201 	orr.w	r2, r2, #1
 8004e66:	619a      	str	r2, [r3, #24]
  }
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	603b      	str	r3, [r7, #0]
 8004e80:	4613      	mov	r3, r2
 8004e82:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e84:	e03b      	b.n	8004efe <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e86:	69ba      	ldr	r2, [r7, #24]
 8004e88:	6839      	ldr	r1, [r7, #0]
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 f8d6 	bl	800503c <I2C_IsErrorOccurred>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e041      	b.n	8004f1e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea0:	d02d      	beq.n	8004efe <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea2:	f7fd fd73 	bl	800298c <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	683a      	ldr	r2, [r7, #0]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d302      	bcc.n	8004eb8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d122      	bne.n	8004efe <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	699a      	ldr	r2, [r3, #24]
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	68ba      	ldr	r2, [r7, #8]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	bf0c      	ite	eq
 8004ec8:	2301      	moveq	r3, #1
 8004eca:	2300      	movne	r3, #0
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	461a      	mov	r2, r3
 8004ed0:	79fb      	ldrb	r3, [r7, #7]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d113      	bne.n	8004efe <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eda:	f043 0220 	orr.w	r2, r3, #32
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2220      	movs	r2, #32
 8004ee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e00f      	b.n	8004f1e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	699a      	ldr	r2, [r3, #24]
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	4013      	ands	r3, r2
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	bf0c      	ite	eq
 8004f0e:	2301      	moveq	r3, #1
 8004f10:	2300      	movne	r3, #0
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	461a      	mov	r2, r3
 8004f16:	79fb      	ldrb	r3, [r7, #7]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d0b4      	beq.n	8004e86 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3710      	adds	r7, #16
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}

08004f26 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f26:	b580      	push	{r7, lr}
 8004f28:	b084      	sub	sp, #16
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	60f8      	str	r0, [r7, #12]
 8004f2e:	60b9      	str	r1, [r7, #8]
 8004f30:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f32:	e033      	b.n	8004f9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	68b9      	ldr	r1, [r7, #8]
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f000 f87f 	bl	800503c <I2C_IsErrorOccurred>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d001      	beq.n	8004f48 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e031      	b.n	8004fac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4e:	d025      	beq.n	8004f9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f50:	f7fd fd1c 	bl	800298c <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	68ba      	ldr	r2, [r7, #8]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d302      	bcc.n	8004f66 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d11a      	bne.n	8004f9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	699b      	ldr	r3, [r3, #24]
 8004f6c:	f003 0302 	and.w	r3, r3, #2
 8004f70:	2b02      	cmp	r3, #2
 8004f72:	d013      	beq.n	8004f9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f78:	f043 0220 	orr.w	r2, r3, #32
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2220      	movs	r2, #32
 8004f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e007      	b.n	8004fac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	f003 0302 	and.w	r3, r3, #2
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d1c4      	bne.n	8004f34 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3710      	adds	r7, #16
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	60b9      	str	r1, [r7, #8]
 8004fbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fc0:	e02f      	b.n	8005022 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	68b9      	ldr	r1, [r7, #8]
 8004fc6:	68f8      	ldr	r0, [r7, #12]
 8004fc8:	f000 f838 	bl	800503c <I2C_IsErrorOccurred>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d001      	beq.n	8004fd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e02d      	b.n	8005032 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fd6:	f7fd fcd9 	bl	800298c <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	68ba      	ldr	r2, [r7, #8]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d302      	bcc.n	8004fec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d11a      	bne.n	8005022 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	f003 0320 	and.w	r3, r3, #32
 8004ff6:	2b20      	cmp	r3, #32
 8004ff8:	d013      	beq.n	8005022 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ffe:	f043 0220 	orr.w	r2, r3, #32
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2220      	movs	r2, #32
 800500a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e007      	b.n	8005032 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	f003 0320 	and.w	r3, r3, #32
 800502c:	2b20      	cmp	r3, #32
 800502e:	d1c8      	bne.n	8004fc2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3710      	adds	r7, #16
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
	...

0800503c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b08a      	sub	sp, #40	@ 0x28
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005048:	2300      	movs	r3, #0
 800504a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005056:	2300      	movs	r3, #0
 8005058:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	f003 0310 	and.w	r3, r3, #16
 8005064:	2b00      	cmp	r3, #0
 8005066:	d068      	beq.n	800513a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2210      	movs	r2, #16
 800506e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005070:	e049      	b.n	8005106 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005078:	d045      	beq.n	8005106 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800507a:	f7fd fc87 	bl	800298c <HAL_GetTick>
 800507e:	4602      	mov	r2, r0
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	429a      	cmp	r2, r3
 8005088:	d302      	bcc.n	8005090 <I2C_IsErrorOccurred+0x54>
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d13a      	bne.n	8005106 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800509a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050a2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050b2:	d121      	bne.n	80050f8 <I2C_IsErrorOccurred+0xbc>
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050ba:	d01d      	beq.n	80050f8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80050bc:	7cfb      	ldrb	r3, [r7, #19]
 80050be:	2b20      	cmp	r3, #32
 80050c0:	d01a      	beq.n	80050f8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	685a      	ldr	r2, [r3, #4]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050d0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80050d2:	f7fd fc5b 	bl	800298c <HAL_GetTick>
 80050d6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050d8:	e00e      	b.n	80050f8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80050da:	f7fd fc57 	bl	800298c <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	2b19      	cmp	r3, #25
 80050e6:	d907      	bls.n	80050f8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80050e8:	6a3b      	ldr	r3, [r7, #32]
 80050ea:	f043 0320 	orr.w	r3, r3, #32
 80050ee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80050f6:	e006      	b.n	8005106 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	699b      	ldr	r3, [r3, #24]
 80050fe:	f003 0320 	and.w	r3, r3, #32
 8005102:	2b20      	cmp	r3, #32
 8005104:	d1e9      	bne.n	80050da <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	699b      	ldr	r3, [r3, #24]
 800510c:	f003 0320 	and.w	r3, r3, #32
 8005110:	2b20      	cmp	r3, #32
 8005112:	d003      	beq.n	800511c <I2C_IsErrorOccurred+0xe0>
 8005114:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005118:	2b00      	cmp	r3, #0
 800511a:	d0aa      	beq.n	8005072 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800511c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005120:	2b00      	cmp	r3, #0
 8005122:	d103      	bne.n	800512c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2220      	movs	r2, #32
 800512a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800512c:	6a3b      	ldr	r3, [r7, #32]
 800512e:	f043 0304 	orr.w	r3, r3, #4
 8005132:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	699b      	ldr	r3, [r3, #24]
 8005140:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00b      	beq.n	8005164 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800514c:	6a3b      	ldr	r3, [r7, #32]
 800514e:	f043 0301 	orr.w	r3, r3, #1
 8005152:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800515c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00b      	beq.n	8005186 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800516e:	6a3b      	ldr	r3, [r7, #32]
 8005170:	f043 0308 	orr.w	r3, r3, #8
 8005174:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800517e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800518c:	2b00      	cmp	r3, #0
 800518e:	d00b      	beq.n	80051a8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005190:	6a3b      	ldr	r3, [r7, #32]
 8005192:	f043 0302 	orr.w	r3, r3, #2
 8005196:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80051a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d01c      	beq.n	80051ea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f7ff fe3b 	bl	8004e2c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	6859      	ldr	r1, [r3, #4]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	4b0d      	ldr	r3, [pc, #52]	@ (80051f8 <I2C_IsErrorOccurred+0x1bc>)
 80051c2:	400b      	ands	r3, r1
 80051c4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051ca:	6a3b      	ldr	r3, [r7, #32]
 80051cc:	431a      	orrs	r2, r3
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2220      	movs	r2, #32
 80051d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80051ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3728      	adds	r7, #40	@ 0x28
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	fe00e800 	.word	0xfe00e800

080051fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	607b      	str	r3, [r7, #4]
 8005206:	460b      	mov	r3, r1
 8005208:	817b      	strh	r3, [r7, #10]
 800520a:	4613      	mov	r3, r2
 800520c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800520e:	897b      	ldrh	r3, [r7, #10]
 8005210:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005214:	7a7b      	ldrb	r3, [r7, #9]
 8005216:	041b      	lsls	r3, r3, #16
 8005218:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800521c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005222:	6a3b      	ldr	r3, [r7, #32]
 8005224:	4313      	orrs	r3, r2
 8005226:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800522a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685a      	ldr	r2, [r3, #4]
 8005232:	6a3b      	ldr	r3, [r7, #32]
 8005234:	0d5b      	lsrs	r3, r3, #21
 8005236:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800523a:	4b08      	ldr	r3, [pc, #32]	@ (800525c <I2C_TransferConfig+0x60>)
 800523c:	430b      	orrs	r3, r1
 800523e:	43db      	mvns	r3, r3
 8005240:	ea02 0103 	and.w	r1, r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	430a      	orrs	r2, r1
 800524c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800524e:	bf00      	nop
 8005250:	371c      	adds	r7, #28
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
 800525a:	bf00      	nop
 800525c:	03ff63ff 	.word	0x03ff63ff

08005260 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d101      	bne.n	8005272 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e0bf      	b.n	80053f2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005278:	b2db      	uxtb	r3, r3
 800527a:	2b00      	cmp	r3, #0
 800527c:	d106      	bne.n	800528c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f7fc fe16 	bl	8001eb8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2202      	movs	r2, #2
 8005290:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	699a      	ldr	r2, [r3, #24]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80052a2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6999      	ldr	r1, [r3, #24]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80052b8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	430a      	orrs	r2, r1
 80052c6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	6899      	ldr	r1, [r3, #8]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	4b4a      	ldr	r3, [pc, #296]	@ (80053fc <HAL_LTDC_Init+0x19c>)
 80052d4:	400b      	ands	r3, r1
 80052d6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	695b      	ldr	r3, [r3, #20]
 80052dc:	041b      	lsls	r3, r3, #16
 80052de:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6899      	ldr	r1, [r3, #8]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	699a      	ldr	r2, [r3, #24]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	431a      	orrs	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	430a      	orrs	r2, r1
 80052f4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68d9      	ldr	r1, [r3, #12]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	4b3e      	ldr	r3, [pc, #248]	@ (80053fc <HAL_LTDC_Init+0x19c>)
 8005302:	400b      	ands	r3, r1
 8005304:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	69db      	ldr	r3, [r3, #28]
 800530a:	041b      	lsls	r3, r3, #16
 800530c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68d9      	ldr	r1, [r3, #12]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a1a      	ldr	r2, [r3, #32]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	431a      	orrs	r2, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	430a      	orrs	r2, r1
 8005322:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6919      	ldr	r1, [r3, #16]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	4b33      	ldr	r3, [pc, #204]	@ (80053fc <HAL_LTDC_Init+0x19c>)
 8005330:	400b      	ands	r3, r1
 8005332:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005338:	041b      	lsls	r3, r3, #16
 800533a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6919      	ldr	r1, [r3, #16]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	431a      	orrs	r2, r3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	6959      	ldr	r1, [r3, #20]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	4b27      	ldr	r3, [pc, #156]	@ (80053fc <HAL_LTDC_Init+0x19c>)
 800535e:	400b      	ands	r3, r1
 8005360:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005366:	041b      	lsls	r3, r3, #16
 8005368:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	6959      	ldr	r1, [r3, #20]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	431a      	orrs	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	430a      	orrs	r2, r1
 800537e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005386:	021b      	lsls	r3, r3, #8
 8005388:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005390:	041b      	lsls	r3, r3, #16
 8005392:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80053a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80053aa:	68ba      	ldr	r2, [r7, #8]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80053b6:	431a      	orrs	r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	430a      	orrs	r2, r1
 80053be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f042 0206 	orr.w	r2, r2, #6
 80053ce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	699a      	ldr	r2, [r3, #24]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0201 	orr.w	r2, r2, #1
 80053de:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3710      	adds	r7, #16
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	f000f800 	.word	0xf000f800

08005400 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800540e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005416:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f003 0304 	and.w	r3, r3, #4
 800541e:	2b00      	cmp	r3, #0
 8005420:	d023      	beq.n	800546a <HAL_LTDC_IRQHandler+0x6a>
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	f003 0304 	and.w	r3, r3, #4
 8005428:	2b00      	cmp	r3, #0
 800542a:	d01e      	beq.n	800546a <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f022 0204 	bic.w	r2, r2, #4
 800543a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2204      	movs	r2, #4
 8005442:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800544a:	f043 0201 	orr.w	r2, r3, #1
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2204      	movs	r2, #4
 8005458:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 f86f 	bl	8005548 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b00      	cmp	r3, #0
 8005472:	d023      	beq.n	80054bc <HAL_LTDC_IRQHandler+0xbc>
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d01e      	beq.n	80054bc <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f022 0202 	bic.w	r2, r2, #2
 800548c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	2202      	movs	r2, #2
 8005494:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800549c:	f043 0202 	orr.w	r2, r3, #2
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2204      	movs	r2, #4
 80054aa:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 f846 	bl	8005548 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d01b      	beq.n	80054fe <HAL_LTDC_IRQHandler+0xfe>
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	f003 0301 	and.w	r3, r3, #1
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d016      	beq.n	80054fe <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f022 0201 	bic.w	r2, r2, #1
 80054de:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2201      	movs	r2, #1
 80054e6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f000 f82f 	bl	800555c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f003 0308 	and.w	r3, r3, #8
 8005504:	2b00      	cmp	r3, #0
 8005506:	d01b      	beq.n	8005540 <HAL_LTDC_IRQHandler+0x140>
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	f003 0308 	and.w	r3, r3, #8
 800550e:	2b00      	cmp	r3, #0
 8005510:	d016      	beq.n	8005540 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 0208 	bic.w	r2, r2, #8
 8005520:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2208      	movs	r2, #8
 8005528:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f818 	bl	8005570 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8005540:	bf00      	nop
 8005542:	3710      	adds	r7, #16
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}

08005548 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr

0800555c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005584:	b5b0      	push	{r4, r5, r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005596:	2b01      	cmp	r3, #1
 8005598:	d101      	bne.n	800559e <HAL_LTDC_ConfigLayer+0x1a>
 800559a:	2302      	movs	r3, #2
 800559c:	e02c      	b.n	80055f8 <HAL_LTDC_ConfigLayer+0x74>
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2202      	movs	r2, #2
 80055aa:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2134      	movs	r1, #52	@ 0x34
 80055b4:	fb01 f303 	mul.w	r3, r1, r3
 80055b8:	4413      	add	r3, r2
 80055ba:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	4614      	mov	r4, r2
 80055c2:	461d      	mov	r5, r3
 80055c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80055c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80055c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80055ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80055cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80055ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80055d0:	682b      	ldr	r3, [r5, #0]
 80055d2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	68b9      	ldr	r1, [r7, #8]
 80055d8:	68f8      	ldr	r0, [r7, #12]
 80055da:	f000 f81f 	bl	800561c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2201      	movs	r2, #1
 80055e4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3710      	adds	r7, #16
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bdb0      	pop	{r4, r5, r7, pc}

08005600 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800560e:	b2db      	uxtb	r3, r3
}
 8005610:	4618      	mov	r0, r3
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800561c:	b480      	push	{r7}
 800561e:	b089      	sub	sp, #36	@ 0x24
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	685a      	ldr	r2, [r3, #4]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	0c1b      	lsrs	r3, r3, #16
 8005634:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005638:	4413      	add	r3, r2
 800563a:	041b      	lsls	r3, r3, #16
 800563c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	461a      	mov	r2, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	01db      	lsls	r3, r3, #7
 8005648:	4413      	add	r3, r2
 800564a:	3384      	adds	r3, #132	@ 0x84
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	6812      	ldr	r2, [r2, #0]
 8005652:	4611      	mov	r1, r2
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	01d2      	lsls	r2, r2, #7
 8005658:	440a      	add	r2, r1
 800565a:	3284      	adds	r2, #132	@ 0x84
 800565c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005660:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	0c1b      	lsrs	r3, r3, #16
 800566e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005672:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005674:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4619      	mov	r1, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	01db      	lsls	r3, r3, #7
 8005680:	440b      	add	r3, r1
 8005682:	3384      	adds	r3, #132	@ 0x84
 8005684:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800568a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	68da      	ldr	r2, [r3, #12]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800569a:	4413      	add	r3, r2
 800569c:	041b      	lsls	r3, r3, #16
 800569e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	461a      	mov	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	01db      	lsls	r3, r3, #7
 80056aa:	4413      	add	r3, r2
 80056ac:	3384      	adds	r3, #132	@ 0x84
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	6812      	ldr	r2, [r2, #0]
 80056b4:	4611      	mov	r1, r2
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	01d2      	lsls	r2, r2, #7
 80056ba:	440a      	add	r2, r1
 80056bc:	3284      	adds	r2, #132	@ 0x84
 80056be:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80056c2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	689a      	ldr	r2, [r3, #8]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056d2:	4413      	add	r3, r2
 80056d4:	1c5a      	adds	r2, r3, #1
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4619      	mov	r1, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	01db      	lsls	r3, r3, #7
 80056e0:	440b      	add	r3, r1
 80056e2:	3384      	adds	r3, #132	@ 0x84
 80056e4:	4619      	mov	r1, r3
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	461a      	mov	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	01db      	lsls	r3, r3, #7
 80056f6:	4413      	add	r3, r2
 80056f8:	3384      	adds	r3, #132	@ 0x84
 80056fa:	691b      	ldr	r3, [r3, #16]
 80056fc:	68fa      	ldr	r2, [r7, #12]
 80056fe:	6812      	ldr	r2, [r2, #0]
 8005700:	4611      	mov	r1, r2
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	01d2      	lsls	r2, r2, #7
 8005706:	440a      	add	r2, r1
 8005708:	3284      	adds	r2, #132	@ 0x84
 800570a:	f023 0307 	bic.w	r3, r3, #7
 800570e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	461a      	mov	r2, r3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	01db      	lsls	r3, r3, #7
 800571a:	4413      	add	r3, r2
 800571c:	3384      	adds	r3, #132	@ 0x84
 800571e:	461a      	mov	r2, r3
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800572c:	021b      	lsls	r3, r3, #8
 800572e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005736:	041b      	lsls	r3, r3, #16
 8005738:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	061b      	lsls	r3, r3, #24
 8005740:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	461a      	mov	r2, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	01db      	lsls	r3, r3, #7
 800574c:	4413      	add	r3, r2
 800574e:	3384      	adds	r3, #132	@ 0x84
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	461a      	mov	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	01db      	lsls	r3, r3, #7
 800575c:	4413      	add	r3, r2
 800575e:	3384      	adds	r3, #132	@ 0x84
 8005760:	461a      	mov	r2, r3
 8005762:	2300      	movs	r3, #0
 8005764:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800576c:	461a      	mov	r2, r3
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	431a      	orrs	r2, r3
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	431a      	orrs	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4619      	mov	r1, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	01db      	lsls	r3, r3, #7
 8005780:	440b      	add	r3, r1
 8005782:	3384      	adds	r3, #132	@ 0x84
 8005784:	4619      	mov	r1, r3
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	4313      	orrs	r3, r2
 800578a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	461a      	mov	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	01db      	lsls	r3, r3, #7
 8005796:	4413      	add	r3, r2
 8005798:	3384      	adds	r3, #132	@ 0x84
 800579a:	695b      	ldr	r3, [r3, #20]
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	6812      	ldr	r2, [r2, #0]
 80057a0:	4611      	mov	r1, r2
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	01d2      	lsls	r2, r2, #7
 80057a6:	440a      	add	r2, r1
 80057a8:	3284      	adds	r2, #132	@ 0x84
 80057aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80057ae:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	461a      	mov	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	01db      	lsls	r3, r3, #7
 80057ba:	4413      	add	r3, r2
 80057bc:	3384      	adds	r3, #132	@ 0x84
 80057be:	461a      	mov	r2, r3
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	695b      	ldr	r3, [r3, #20]
 80057c4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	461a      	mov	r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	01db      	lsls	r3, r3, #7
 80057d0:	4413      	add	r3, r2
 80057d2:	3384      	adds	r3, #132	@ 0x84
 80057d4:	69da      	ldr	r2, [r3, #28]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4619      	mov	r1, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	01db      	lsls	r3, r3, #7
 80057e0:	440b      	add	r3, r1
 80057e2:	3384      	adds	r3, #132	@ 0x84
 80057e4:	4619      	mov	r1, r3
 80057e6:	4b58      	ldr	r3, [pc, #352]	@ (8005948 <LTDC_SetConfig+0x32c>)
 80057e8:	4013      	ands	r3, r2
 80057ea:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	69da      	ldr	r2, [r3, #28]
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	68f9      	ldr	r1, [r7, #12]
 80057f6:	6809      	ldr	r1, [r1, #0]
 80057f8:	4608      	mov	r0, r1
 80057fa:	6879      	ldr	r1, [r7, #4]
 80057fc:	01c9      	lsls	r1, r1, #7
 80057fe:	4401      	add	r1, r0
 8005800:	3184      	adds	r1, #132	@ 0x84
 8005802:	4313      	orrs	r3, r2
 8005804:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	461a      	mov	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	01db      	lsls	r3, r3, #7
 8005810:	4413      	add	r3, r2
 8005812:	3384      	adds	r3, #132	@ 0x84
 8005814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	461a      	mov	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	01db      	lsls	r3, r3, #7
 8005820:	4413      	add	r3, r2
 8005822:	3384      	adds	r3, #132	@ 0x84
 8005824:	461a      	mov	r2, r3
 8005826:	2300      	movs	r3, #0
 8005828:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	461a      	mov	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	01db      	lsls	r3, r3, #7
 8005834:	4413      	add	r3, r2
 8005836:	3384      	adds	r3, #132	@ 0x84
 8005838:	461a      	mov	r2, r3
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583e:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d102      	bne.n	800584e <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8005848:	2304      	movs	r3, #4
 800584a:	61fb      	str	r3, [r7, #28]
 800584c:	e01b      	b.n	8005886 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d102      	bne.n	800585c <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8005856:	2303      	movs	r3, #3
 8005858:	61fb      	str	r3, [r7, #28]
 800585a:	e014      	b.n	8005886 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	2b04      	cmp	r3, #4
 8005862:	d00b      	beq.n	800587c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005868:	2b02      	cmp	r3, #2
 800586a:	d007      	beq.n	800587c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005870:	2b03      	cmp	r3, #3
 8005872:	d003      	beq.n	800587c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005878:	2b07      	cmp	r3, #7
 800587a:	d102      	bne.n	8005882 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 800587c:	2302      	movs	r3, #2
 800587e:	61fb      	str	r3, [r7, #28]
 8005880:	e001      	b.n	8005886 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8005882:	2301      	movs	r3, #1
 8005884:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	461a      	mov	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	01db      	lsls	r3, r3, #7
 8005890:	4413      	add	r3, r2
 8005892:	3384      	adds	r3, #132	@ 0x84
 8005894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	6812      	ldr	r2, [r2, #0]
 800589a:	4611      	mov	r1, r2
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	01d2      	lsls	r2, r2, #7
 80058a0:	440a      	add	r2, r1
 80058a2:	3284      	adds	r2, #132	@ 0x84
 80058a4:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80058a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ae:	69fa      	ldr	r2, [r7, #28]
 80058b0:	fb02 f303 	mul.w	r3, r2, r3
 80058b4:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	6859      	ldr	r1, [r3, #4]
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	1acb      	subs	r3, r1, r3
 80058c0:	69f9      	ldr	r1, [r7, #28]
 80058c2:	fb01 f303 	mul.w	r3, r1, r3
 80058c6:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80058c8:	68f9      	ldr	r1, [r7, #12]
 80058ca:	6809      	ldr	r1, [r1, #0]
 80058cc:	4608      	mov	r0, r1
 80058ce:	6879      	ldr	r1, [r7, #4]
 80058d0:	01c9      	lsls	r1, r1, #7
 80058d2:	4401      	add	r1, r0
 80058d4:	3184      	adds	r1, #132	@ 0x84
 80058d6:	4313      	orrs	r3, r2
 80058d8:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	461a      	mov	r2, r3
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	01db      	lsls	r3, r3, #7
 80058e4:	4413      	add	r3, r2
 80058e6:	3384      	adds	r3, #132	@ 0x84
 80058e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4619      	mov	r1, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	01db      	lsls	r3, r3, #7
 80058f4:	440b      	add	r3, r1
 80058f6:	3384      	adds	r3, #132	@ 0x84
 80058f8:	4619      	mov	r1, r3
 80058fa:	4b14      	ldr	r3, [pc, #80]	@ (800594c <LTDC_SetConfig+0x330>)
 80058fc:	4013      	ands	r3, r2
 80058fe:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	461a      	mov	r2, r3
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	01db      	lsls	r3, r3, #7
 800590a:	4413      	add	r3, r2
 800590c:	3384      	adds	r3, #132	@ 0x84
 800590e:	461a      	mov	r2, r3
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005914:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	461a      	mov	r2, r3
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	01db      	lsls	r3, r3, #7
 8005920:	4413      	add	r3, r2
 8005922:	3384      	adds	r3, #132	@ 0x84
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	68fa      	ldr	r2, [r7, #12]
 8005928:	6812      	ldr	r2, [r2, #0]
 800592a:	4611      	mov	r1, r2
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	01d2      	lsls	r2, r2, #7
 8005930:	440a      	add	r2, r1
 8005932:	3284      	adds	r2, #132	@ 0x84
 8005934:	f043 0301 	orr.w	r3, r3, #1
 8005938:	6013      	str	r3, [r2, #0]
}
 800593a:	bf00      	nop
 800593c:	3724      	adds	r7, #36	@ 0x24
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop
 8005948:	fffff8f8 	.word	0xfffff8f8
 800594c:	fffff800 	.word	0xfffff800

08005950 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005950:	b480      	push	{r7}
 8005952:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005954:	4b05      	ldr	r3, [pc, #20]	@ (800596c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a04      	ldr	r2, [pc, #16]	@ (800596c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800595a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800595e:	6013      	str	r3, [r2, #0]
}
 8005960:	bf00      	nop
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	40007000 	.word	0x40007000

08005970 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b082      	sub	sp, #8
 8005974:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005976:	2300      	movs	r3, #0
 8005978:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800597a:	4b23      	ldr	r3, [pc, #140]	@ (8005a08 <HAL_PWREx_EnableOverDrive+0x98>)
 800597c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597e:	4a22      	ldr	r2, [pc, #136]	@ (8005a08 <HAL_PWREx_EnableOverDrive+0x98>)
 8005980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005984:	6413      	str	r3, [r2, #64]	@ 0x40
 8005986:	4b20      	ldr	r3, [pc, #128]	@ (8005a08 <HAL_PWREx_EnableOverDrive+0x98>)
 8005988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800598e:	603b      	str	r3, [r7, #0]
 8005990:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005992:	4b1e      	ldr	r3, [pc, #120]	@ (8005a0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a1d      	ldr	r2, [pc, #116]	@ (8005a0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800599c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800599e:	f7fc fff5 	bl	800298c <HAL_GetTick>
 80059a2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80059a4:	e009      	b.n	80059ba <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80059a6:	f7fc fff1 	bl	800298c <HAL_GetTick>
 80059aa:	4602      	mov	r2, r0
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	1ad3      	subs	r3, r2, r3
 80059b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80059b4:	d901      	bls.n	80059ba <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e022      	b.n	8005a00 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80059ba:	4b14      	ldr	r3, [pc, #80]	@ (8005a0c <HAL_PWREx_EnableOverDrive+0x9c>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059c6:	d1ee      	bne.n	80059a6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80059c8:	4b10      	ldr	r3, [pc, #64]	@ (8005a0c <HAL_PWREx_EnableOverDrive+0x9c>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a0f      	ldr	r2, [pc, #60]	@ (8005a0c <HAL_PWREx_EnableOverDrive+0x9c>)
 80059ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059d2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80059d4:	f7fc ffda 	bl	800298c <HAL_GetTick>
 80059d8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80059da:	e009      	b.n	80059f0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80059dc:	f7fc ffd6 	bl	800298c <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80059ea:	d901      	bls.n	80059f0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e007      	b.n	8005a00 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80059f0:	4b06      	ldr	r3, [pc, #24]	@ (8005a0c <HAL_PWREx_EnableOverDrive+0x9c>)
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059fc:	d1ee      	bne.n	80059dc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80059fe:	2300      	movs	r3, #0
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3708      	adds	r7, #8
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	40023800 	.word	0x40023800
 8005a0c:	40007000 	.word	0x40007000

08005a10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b086      	sub	sp, #24
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d101      	bne.n	8005a26 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e291      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	f000 8087 	beq.w	8005b42 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005a34:	4b96      	ldr	r3, [pc, #600]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f003 030c 	and.w	r3, r3, #12
 8005a3c:	2b04      	cmp	r3, #4
 8005a3e:	d00c      	beq.n	8005a5a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a40:	4b93      	ldr	r3, [pc, #588]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f003 030c 	and.w	r3, r3, #12
 8005a48:	2b08      	cmp	r3, #8
 8005a4a:	d112      	bne.n	8005a72 <HAL_RCC_OscConfig+0x62>
 8005a4c:	4b90      	ldr	r3, [pc, #576]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a58:	d10b      	bne.n	8005a72 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a5a:	4b8d      	ldr	r3, [pc, #564]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d06c      	beq.n	8005b40 <HAL_RCC_OscConfig+0x130>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d168      	bne.n	8005b40 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e26b      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a7a:	d106      	bne.n	8005a8a <HAL_RCC_OscConfig+0x7a>
 8005a7c:	4b84      	ldr	r3, [pc, #528]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a83      	ldr	r2, [pc, #524]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005a82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a86:	6013      	str	r3, [r2, #0]
 8005a88:	e02e      	b.n	8005ae8 <HAL_RCC_OscConfig+0xd8>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10c      	bne.n	8005aac <HAL_RCC_OscConfig+0x9c>
 8005a92:	4b7f      	ldr	r3, [pc, #508]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a7e      	ldr	r2, [pc, #504]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005a98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a9c:	6013      	str	r3, [r2, #0]
 8005a9e:	4b7c      	ldr	r3, [pc, #496]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a7b      	ldr	r2, [pc, #492]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005aa4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005aa8:	6013      	str	r3, [r2, #0]
 8005aaa:	e01d      	b.n	8005ae8 <HAL_RCC_OscConfig+0xd8>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ab4:	d10c      	bne.n	8005ad0 <HAL_RCC_OscConfig+0xc0>
 8005ab6:	4b76      	ldr	r3, [pc, #472]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a75      	ldr	r2, [pc, #468]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005abc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ac0:	6013      	str	r3, [r2, #0]
 8005ac2:	4b73      	ldr	r3, [pc, #460]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a72      	ldr	r2, [pc, #456]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005ac8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005acc:	6013      	str	r3, [r2, #0]
 8005ace:	e00b      	b.n	8005ae8 <HAL_RCC_OscConfig+0xd8>
 8005ad0:	4b6f      	ldr	r3, [pc, #444]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a6e      	ldr	r2, [pc, #440]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005ad6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ada:	6013      	str	r3, [r2, #0]
 8005adc:	4b6c      	ldr	r3, [pc, #432]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a6b      	ldr	r2, [pc, #428]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005ae2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ae6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d013      	beq.n	8005b18 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005af0:	f7fc ff4c 	bl	800298c <HAL_GetTick>
 8005af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005af6:	e008      	b.n	8005b0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005af8:	f7fc ff48 	bl	800298c <HAL_GetTick>
 8005afc:	4602      	mov	r2, r0
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	2b64      	cmp	r3, #100	@ 0x64
 8005b04:	d901      	bls.n	8005b0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e21f      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b0a:	4b61      	ldr	r3, [pc, #388]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d0f0      	beq.n	8005af8 <HAL_RCC_OscConfig+0xe8>
 8005b16:	e014      	b.n	8005b42 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b18:	f7fc ff38 	bl	800298c <HAL_GetTick>
 8005b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b1e:	e008      	b.n	8005b32 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b20:	f7fc ff34 	bl	800298c <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	2b64      	cmp	r3, #100	@ 0x64
 8005b2c:	d901      	bls.n	8005b32 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e20b      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b32:	4b57      	ldr	r3, [pc, #348]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d1f0      	bne.n	8005b20 <HAL_RCC_OscConfig+0x110>
 8005b3e:	e000      	b.n	8005b42 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f003 0302 	and.w	r3, r3, #2
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d069      	beq.n	8005c22 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b4e:	4b50      	ldr	r3, [pc, #320]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	f003 030c 	and.w	r3, r3, #12
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00b      	beq.n	8005b72 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b5a:	4b4d      	ldr	r3, [pc, #308]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	f003 030c 	and.w	r3, r3, #12
 8005b62:	2b08      	cmp	r3, #8
 8005b64:	d11c      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x190>
 8005b66:	4b4a      	ldr	r3, [pc, #296]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d116      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b72:	4b47      	ldr	r3, [pc, #284]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0302 	and.w	r3, r3, #2
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d005      	beq.n	8005b8a <HAL_RCC_OscConfig+0x17a>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d001      	beq.n	8005b8a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e1df      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b8a:	4b41      	ldr	r3, [pc, #260]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	00db      	lsls	r3, r3, #3
 8005b98:	493d      	ldr	r1, [pc, #244]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b9e:	e040      	b.n	8005c22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d023      	beq.n	8005bf0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ba8:	4b39      	ldr	r3, [pc, #228]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a38      	ldr	r2, [pc, #224]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005bae:	f043 0301 	orr.w	r3, r3, #1
 8005bb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bb4:	f7fc feea 	bl	800298c <HAL_GetTick>
 8005bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bba:	e008      	b.n	8005bce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bbc:	f7fc fee6 	bl	800298c <HAL_GetTick>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	1ad3      	subs	r3, r2, r3
 8005bc6:	2b02      	cmp	r3, #2
 8005bc8:	d901      	bls.n	8005bce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e1bd      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bce:	4b30      	ldr	r3, [pc, #192]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0302 	and.w	r3, r3, #2
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d0f0      	beq.n	8005bbc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bda:	4b2d      	ldr	r3, [pc, #180]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	00db      	lsls	r3, r3, #3
 8005be8:	4929      	ldr	r1, [pc, #164]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005bea:	4313      	orrs	r3, r2
 8005bec:	600b      	str	r3, [r1, #0]
 8005bee:	e018      	b.n	8005c22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bf0:	4b27      	ldr	r3, [pc, #156]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a26      	ldr	r2, [pc, #152]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005bf6:	f023 0301 	bic.w	r3, r3, #1
 8005bfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bfc:	f7fc fec6 	bl	800298c <HAL_GetTick>
 8005c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c02:	e008      	b.n	8005c16 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c04:	f7fc fec2 	bl	800298c <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d901      	bls.n	8005c16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e199      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c16:	4b1e      	ldr	r3, [pc, #120]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0302 	and.w	r3, r3, #2
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1f0      	bne.n	8005c04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0308 	and.w	r3, r3, #8
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d038      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d019      	beq.n	8005c6a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c36:	4b16      	ldr	r3, [pc, #88]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005c38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c3a:	4a15      	ldr	r2, [pc, #84]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005c3c:	f043 0301 	orr.w	r3, r3, #1
 8005c40:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c42:	f7fc fea3 	bl	800298c <HAL_GetTick>
 8005c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c48:	e008      	b.n	8005c5c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c4a:	f7fc fe9f 	bl	800298c <HAL_GetTick>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	2b02      	cmp	r3, #2
 8005c56:	d901      	bls.n	8005c5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e176      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005c5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c60:	f003 0302 	and.w	r3, r3, #2
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d0f0      	beq.n	8005c4a <HAL_RCC_OscConfig+0x23a>
 8005c68:	e01a      	b.n	8005ca0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c6a:	4b09      	ldr	r3, [pc, #36]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005c6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c6e:	4a08      	ldr	r2, [pc, #32]	@ (8005c90 <HAL_RCC_OscConfig+0x280>)
 8005c70:	f023 0301 	bic.w	r3, r3, #1
 8005c74:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c76:	f7fc fe89 	bl	800298c <HAL_GetTick>
 8005c7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c7c:	e00a      	b.n	8005c94 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c7e:	f7fc fe85 	bl	800298c <HAL_GetTick>
 8005c82:	4602      	mov	r2, r0
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d903      	bls.n	8005c94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e15c      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
 8005c90:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c94:	4b91      	ldr	r3, [pc, #580]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005c96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c98:	f003 0302 	and.w	r3, r3, #2
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1ee      	bne.n	8005c7e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0304 	and.w	r3, r3, #4
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f000 80a4 	beq.w	8005df6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cae:	4b8b      	ldr	r3, [pc, #556]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10d      	bne.n	8005cd6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cba:	4b88      	ldr	r3, [pc, #544]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cbe:	4a87      	ldr	r2, [pc, #540]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005cc6:	4b85      	ldr	r3, [pc, #532]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cce:	60bb      	str	r3, [r7, #8]
 8005cd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cd6:	4b82      	ldr	r3, [pc, #520]	@ (8005ee0 <HAL_RCC_OscConfig+0x4d0>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d118      	bne.n	8005d14 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005ce2:	4b7f      	ldr	r3, [pc, #508]	@ (8005ee0 <HAL_RCC_OscConfig+0x4d0>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a7e      	ldr	r2, [pc, #504]	@ (8005ee0 <HAL_RCC_OscConfig+0x4d0>)
 8005ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cee:	f7fc fe4d 	bl	800298c <HAL_GetTick>
 8005cf2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cf4:	e008      	b.n	8005d08 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cf6:	f7fc fe49 	bl	800298c <HAL_GetTick>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	2b64      	cmp	r3, #100	@ 0x64
 8005d02:	d901      	bls.n	8005d08 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005d04:	2303      	movs	r3, #3
 8005d06:	e120      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d08:	4b75      	ldr	r3, [pc, #468]	@ (8005ee0 <HAL_RCC_OscConfig+0x4d0>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d0f0      	beq.n	8005cf6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d106      	bne.n	8005d2a <HAL_RCC_OscConfig+0x31a>
 8005d1c:	4b6f      	ldr	r3, [pc, #444]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d20:	4a6e      	ldr	r2, [pc, #440]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d22:	f043 0301 	orr.w	r3, r3, #1
 8005d26:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d28:	e02d      	b.n	8005d86 <HAL_RCC_OscConfig+0x376>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d10c      	bne.n	8005d4c <HAL_RCC_OscConfig+0x33c>
 8005d32:	4b6a      	ldr	r3, [pc, #424]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d36:	4a69      	ldr	r2, [pc, #420]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d38:	f023 0301 	bic.w	r3, r3, #1
 8005d3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d3e:	4b67      	ldr	r3, [pc, #412]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d42:	4a66      	ldr	r2, [pc, #408]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d44:	f023 0304 	bic.w	r3, r3, #4
 8005d48:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d4a:	e01c      	b.n	8005d86 <HAL_RCC_OscConfig+0x376>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	2b05      	cmp	r3, #5
 8005d52:	d10c      	bne.n	8005d6e <HAL_RCC_OscConfig+0x35e>
 8005d54:	4b61      	ldr	r3, [pc, #388]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d58:	4a60      	ldr	r2, [pc, #384]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d5a:	f043 0304 	orr.w	r3, r3, #4
 8005d5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d60:	4b5e      	ldr	r3, [pc, #376]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d64:	4a5d      	ldr	r2, [pc, #372]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d66:	f043 0301 	orr.w	r3, r3, #1
 8005d6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d6c:	e00b      	b.n	8005d86 <HAL_RCC_OscConfig+0x376>
 8005d6e:	4b5b      	ldr	r3, [pc, #364]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d72:	4a5a      	ldr	r2, [pc, #360]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d74:	f023 0301 	bic.w	r3, r3, #1
 8005d78:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d7a:	4b58      	ldr	r3, [pc, #352]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d7e:	4a57      	ldr	r2, [pc, #348]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005d80:	f023 0304 	bic.w	r3, r3, #4
 8005d84:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d015      	beq.n	8005dba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d8e:	f7fc fdfd 	bl	800298c <HAL_GetTick>
 8005d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d94:	e00a      	b.n	8005dac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d96:	f7fc fdf9 	bl	800298c <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d901      	bls.n	8005dac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005da8:	2303      	movs	r3, #3
 8005daa:	e0ce      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dac:	4b4b      	ldr	r3, [pc, #300]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005dae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005db0:	f003 0302 	and.w	r3, r3, #2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d0ee      	beq.n	8005d96 <HAL_RCC_OscConfig+0x386>
 8005db8:	e014      	b.n	8005de4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dba:	f7fc fde7 	bl	800298c <HAL_GetTick>
 8005dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dc0:	e00a      	b.n	8005dd8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dc2:	f7fc fde3 	bl	800298c <HAL_GetTick>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	1ad3      	subs	r3, r2, r3
 8005dcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d901      	bls.n	8005dd8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e0b8      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dd8:	4b40      	ldr	r3, [pc, #256]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005dda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ddc:	f003 0302 	and.w	r3, r3, #2
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d1ee      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005de4:	7dfb      	ldrb	r3, [r7, #23]
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d105      	bne.n	8005df6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dea:	4b3c      	ldr	r3, [pc, #240]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dee:	4a3b      	ldr	r2, [pc, #236]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005df0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005df4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 80a4 	beq.w	8005f48 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e00:	4b36      	ldr	r3, [pc, #216]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f003 030c 	and.w	r3, r3, #12
 8005e08:	2b08      	cmp	r3, #8
 8005e0a:	d06b      	beq.n	8005ee4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d149      	bne.n	8005ea8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e14:	4b31      	ldr	r3, [pc, #196]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a30      	ldr	r2, [pc, #192]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005e1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e20:	f7fc fdb4 	bl	800298c <HAL_GetTick>
 8005e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e26:	e008      	b.n	8005e3a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e28:	f7fc fdb0 	bl	800298c <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d901      	bls.n	8005e3a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e087      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e3a:	4b28      	ldr	r3, [pc, #160]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1f0      	bne.n	8005e28 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	69da      	ldr	r2, [r3, #28]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a1b      	ldr	r3, [r3, #32]
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e54:	019b      	lsls	r3, r3, #6
 8005e56:	431a      	orrs	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e5c:	085b      	lsrs	r3, r3, #1
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	041b      	lsls	r3, r3, #16
 8005e62:	431a      	orrs	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e68:	061b      	lsls	r3, r3, #24
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	4a1b      	ldr	r2, [pc, #108]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005e6e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005e72:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e74:	4b19      	ldr	r3, [pc, #100]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a18      	ldr	r2, [pc, #96]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005e7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e80:	f7fc fd84 	bl	800298c <HAL_GetTick>
 8005e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e86:	e008      	b.n	8005e9a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e88:	f7fc fd80 	bl	800298c <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d901      	bls.n	8005e9a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8005e96:	2303      	movs	r3, #3
 8005e98:	e057      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e9a:	4b10      	ldr	r3, [pc, #64]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d0f0      	beq.n	8005e88 <HAL_RCC_OscConfig+0x478>
 8005ea6:	e04f      	b.n	8005f48 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a0b      	ldr	r2, [pc, #44]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005eae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005eb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb4:	f7fc fd6a 	bl	800298c <HAL_GetTick>
 8005eb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eba:	e008      	b.n	8005ece <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ebc:	f7fc fd66 	bl	800298c <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d901      	bls.n	8005ece <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	e03d      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ece:	4b03      	ldr	r3, [pc, #12]	@ (8005edc <HAL_RCC_OscConfig+0x4cc>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1f0      	bne.n	8005ebc <HAL_RCC_OscConfig+0x4ac>
 8005eda:	e035      	b.n	8005f48 <HAL_RCC_OscConfig+0x538>
 8005edc:	40023800 	.word	0x40023800
 8005ee0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8005f54 <HAL_RCC_OscConfig+0x544>)
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d028      	beq.n	8005f44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d121      	bne.n	8005f44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d11a      	bne.n	8005f44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005f14:	4013      	ands	r3, r2
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f1a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d111      	bne.n	8005f44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2a:	085b      	lsrs	r3, r3, #1
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d107      	bne.n	8005f44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f3e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d001      	beq.n	8005f48 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e000      	b.n	8005f4a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3718      	adds	r7, #24
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	40023800 	.word	0x40023800

08005f58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005f62:	2300      	movs	r3, #0
 8005f64:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e0d0      	b.n	8006112 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f70:	4b6a      	ldr	r3, [pc, #424]	@ (800611c <HAL_RCC_ClockConfig+0x1c4>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 030f 	and.w	r3, r3, #15
 8005f78:	683a      	ldr	r2, [r7, #0]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d910      	bls.n	8005fa0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f7e:	4b67      	ldr	r3, [pc, #412]	@ (800611c <HAL_RCC_ClockConfig+0x1c4>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f023 020f 	bic.w	r2, r3, #15
 8005f86:	4965      	ldr	r1, [pc, #404]	@ (800611c <HAL_RCC_ClockConfig+0x1c4>)
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f8e:	4b63      	ldr	r3, [pc, #396]	@ (800611c <HAL_RCC_ClockConfig+0x1c4>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 030f 	and.w	r3, r3, #15
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d001      	beq.n	8005fa0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e0b8      	b.n	8006112 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0302 	and.w	r3, r3, #2
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d020      	beq.n	8005fee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0304 	and.w	r3, r3, #4
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d005      	beq.n	8005fc4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fb8:	4b59      	ldr	r3, [pc, #356]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	4a58      	ldr	r2, [pc, #352]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 8005fbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005fc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 0308 	and.w	r3, r3, #8
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d005      	beq.n	8005fdc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fd0:	4b53      	ldr	r3, [pc, #332]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	4a52      	ldr	r2, [pc, #328]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 8005fd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005fda:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fdc:	4b50      	ldr	r3, [pc, #320]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	494d      	ldr	r1, [pc, #308]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0301 	and.w	r3, r3, #1
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d040      	beq.n	800607c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d107      	bne.n	8006012 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006002:	4b47      	ldr	r3, [pc, #284]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800600a:	2b00      	cmp	r3, #0
 800600c:	d115      	bne.n	800603a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e07f      	b.n	8006112 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	2b02      	cmp	r3, #2
 8006018:	d107      	bne.n	800602a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800601a:	4b41      	ldr	r3, [pc, #260]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d109      	bne.n	800603a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e073      	b.n	8006112 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800602a:	4b3d      	ldr	r3, [pc, #244]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 0302 	and.w	r3, r3, #2
 8006032:	2b00      	cmp	r3, #0
 8006034:	d101      	bne.n	800603a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e06b      	b.n	8006112 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800603a:	4b39      	ldr	r3, [pc, #228]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f023 0203 	bic.w	r2, r3, #3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	4936      	ldr	r1, [pc, #216]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 8006048:	4313      	orrs	r3, r2
 800604a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800604c:	f7fc fc9e 	bl	800298c <HAL_GetTick>
 8006050:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006052:	e00a      	b.n	800606a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006054:	f7fc fc9a 	bl	800298c <HAL_GetTick>
 8006058:	4602      	mov	r2, r0
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	1ad3      	subs	r3, r2, r3
 800605e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006062:	4293      	cmp	r3, r2
 8006064:	d901      	bls.n	800606a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e053      	b.n	8006112 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800606a:	4b2d      	ldr	r3, [pc, #180]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	f003 020c 	and.w	r2, r3, #12
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	429a      	cmp	r2, r3
 800607a:	d1eb      	bne.n	8006054 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800607c:	4b27      	ldr	r3, [pc, #156]	@ (800611c <HAL_RCC_ClockConfig+0x1c4>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 030f 	and.w	r3, r3, #15
 8006084:	683a      	ldr	r2, [r7, #0]
 8006086:	429a      	cmp	r2, r3
 8006088:	d210      	bcs.n	80060ac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800608a:	4b24      	ldr	r3, [pc, #144]	@ (800611c <HAL_RCC_ClockConfig+0x1c4>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f023 020f 	bic.w	r2, r3, #15
 8006092:	4922      	ldr	r1, [pc, #136]	@ (800611c <HAL_RCC_ClockConfig+0x1c4>)
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	4313      	orrs	r3, r2
 8006098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800609a:	4b20      	ldr	r3, [pc, #128]	@ (800611c <HAL_RCC_ClockConfig+0x1c4>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 030f 	and.w	r3, r3, #15
 80060a2:	683a      	ldr	r2, [r7, #0]
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d001      	beq.n	80060ac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	e032      	b.n	8006112 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0304 	and.w	r3, r3, #4
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d008      	beq.n	80060ca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060b8:	4b19      	ldr	r3, [pc, #100]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	68db      	ldr	r3, [r3, #12]
 80060c4:	4916      	ldr	r1, [pc, #88]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 0308 	and.w	r3, r3, #8
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d009      	beq.n	80060ea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80060d6:	4b12      	ldr	r3, [pc, #72]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	691b      	ldr	r3, [r3, #16]
 80060e2:	00db      	lsls	r3, r3, #3
 80060e4:	490e      	ldr	r1, [pc, #56]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80060ea:	f000 f821 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 80060ee:	4602      	mov	r2, r0
 80060f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	091b      	lsrs	r3, r3, #4
 80060f6:	f003 030f 	and.w	r3, r3, #15
 80060fa:	490a      	ldr	r1, [pc, #40]	@ (8006124 <HAL_RCC_ClockConfig+0x1cc>)
 80060fc:	5ccb      	ldrb	r3, [r1, r3]
 80060fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006102:	4a09      	ldr	r2, [pc, #36]	@ (8006128 <HAL_RCC_ClockConfig+0x1d0>)
 8006104:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006106:	4b09      	ldr	r3, [pc, #36]	@ (800612c <HAL_RCC_ClockConfig+0x1d4>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4618      	mov	r0, r3
 800610c:	f7fc fbfa 	bl	8002904 <HAL_InitTick>

  return HAL_OK;
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	40023c00 	.word	0x40023c00
 8006120:	40023800 	.word	0x40023800
 8006124:	0800e320 	.word	0x0800e320
 8006128:	20000010 	.word	0x20000010
 800612c:	20000014 	.word	0x20000014

08006130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006134:	b090      	sub	sp, #64	@ 0x40
 8006136:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006138:	2300      	movs	r3, #0
 800613a:	637b      	str	r3, [r7, #52]	@ 0x34
 800613c:	2300      	movs	r3, #0
 800613e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006140:	2300      	movs	r3, #0
 8006142:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8006144:	2300      	movs	r3, #0
 8006146:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006148:	4b59      	ldr	r3, [pc, #356]	@ (80062b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f003 030c 	and.w	r3, r3, #12
 8006150:	2b08      	cmp	r3, #8
 8006152:	d00d      	beq.n	8006170 <HAL_RCC_GetSysClockFreq+0x40>
 8006154:	2b08      	cmp	r3, #8
 8006156:	f200 80a1 	bhi.w	800629c <HAL_RCC_GetSysClockFreq+0x16c>
 800615a:	2b00      	cmp	r3, #0
 800615c:	d002      	beq.n	8006164 <HAL_RCC_GetSysClockFreq+0x34>
 800615e:	2b04      	cmp	r3, #4
 8006160:	d003      	beq.n	800616a <HAL_RCC_GetSysClockFreq+0x3a>
 8006162:	e09b      	b.n	800629c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006164:	4b53      	ldr	r3, [pc, #332]	@ (80062b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8006166:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006168:	e09b      	b.n	80062a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800616a:	4b53      	ldr	r3, [pc, #332]	@ (80062b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800616c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800616e:	e098      	b.n	80062a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006170:	4b4f      	ldr	r3, [pc, #316]	@ (80062b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006178:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800617a:	4b4d      	ldr	r3, [pc, #308]	@ (80062b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006182:	2b00      	cmp	r3, #0
 8006184:	d028      	beq.n	80061d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006186:	4b4a      	ldr	r3, [pc, #296]	@ (80062b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	099b      	lsrs	r3, r3, #6
 800618c:	2200      	movs	r2, #0
 800618e:	623b      	str	r3, [r7, #32]
 8006190:	627a      	str	r2, [r7, #36]	@ 0x24
 8006192:	6a3b      	ldr	r3, [r7, #32]
 8006194:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006198:	2100      	movs	r1, #0
 800619a:	4b47      	ldr	r3, [pc, #284]	@ (80062b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800619c:	fb03 f201 	mul.w	r2, r3, r1
 80061a0:	2300      	movs	r3, #0
 80061a2:	fb00 f303 	mul.w	r3, r0, r3
 80061a6:	4413      	add	r3, r2
 80061a8:	4a43      	ldr	r2, [pc, #268]	@ (80062b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80061aa:	fba0 1202 	umull	r1, r2, r0, r2
 80061ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061b0:	460a      	mov	r2, r1
 80061b2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80061b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061b6:	4413      	add	r3, r2
 80061b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061bc:	2200      	movs	r2, #0
 80061be:	61bb      	str	r3, [r7, #24]
 80061c0:	61fa      	str	r2, [r7, #28]
 80061c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80061ca:	f7fa fd7d 	bl	8000cc8 <__aeabi_uldivmod>
 80061ce:	4602      	mov	r2, r0
 80061d0:	460b      	mov	r3, r1
 80061d2:	4613      	mov	r3, r2
 80061d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061d6:	e053      	b.n	8006280 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061d8:	4b35      	ldr	r3, [pc, #212]	@ (80062b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	099b      	lsrs	r3, r3, #6
 80061de:	2200      	movs	r2, #0
 80061e0:	613b      	str	r3, [r7, #16]
 80061e2:	617a      	str	r2, [r7, #20]
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80061ea:	f04f 0b00 	mov.w	fp, #0
 80061ee:	4652      	mov	r2, sl
 80061f0:	465b      	mov	r3, fp
 80061f2:	f04f 0000 	mov.w	r0, #0
 80061f6:	f04f 0100 	mov.w	r1, #0
 80061fa:	0159      	lsls	r1, r3, #5
 80061fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006200:	0150      	lsls	r0, r2, #5
 8006202:	4602      	mov	r2, r0
 8006204:	460b      	mov	r3, r1
 8006206:	ebb2 080a 	subs.w	r8, r2, sl
 800620a:	eb63 090b 	sbc.w	r9, r3, fp
 800620e:	f04f 0200 	mov.w	r2, #0
 8006212:	f04f 0300 	mov.w	r3, #0
 8006216:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800621a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800621e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006222:	ebb2 0408 	subs.w	r4, r2, r8
 8006226:	eb63 0509 	sbc.w	r5, r3, r9
 800622a:	f04f 0200 	mov.w	r2, #0
 800622e:	f04f 0300 	mov.w	r3, #0
 8006232:	00eb      	lsls	r3, r5, #3
 8006234:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006238:	00e2      	lsls	r2, r4, #3
 800623a:	4614      	mov	r4, r2
 800623c:	461d      	mov	r5, r3
 800623e:	eb14 030a 	adds.w	r3, r4, sl
 8006242:	603b      	str	r3, [r7, #0]
 8006244:	eb45 030b 	adc.w	r3, r5, fp
 8006248:	607b      	str	r3, [r7, #4]
 800624a:	f04f 0200 	mov.w	r2, #0
 800624e:	f04f 0300 	mov.w	r3, #0
 8006252:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006256:	4629      	mov	r1, r5
 8006258:	028b      	lsls	r3, r1, #10
 800625a:	4621      	mov	r1, r4
 800625c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006260:	4621      	mov	r1, r4
 8006262:	028a      	lsls	r2, r1, #10
 8006264:	4610      	mov	r0, r2
 8006266:	4619      	mov	r1, r3
 8006268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800626a:	2200      	movs	r2, #0
 800626c:	60bb      	str	r3, [r7, #8]
 800626e:	60fa      	str	r2, [r7, #12]
 8006270:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006274:	f7fa fd28 	bl	8000cc8 <__aeabi_uldivmod>
 8006278:	4602      	mov	r2, r0
 800627a:	460b      	mov	r3, r1
 800627c:	4613      	mov	r3, r2
 800627e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006280:	4b0b      	ldr	r3, [pc, #44]	@ (80062b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	0c1b      	lsrs	r3, r3, #16
 8006286:	f003 0303 	and.w	r3, r3, #3
 800628a:	3301      	adds	r3, #1
 800628c:	005b      	lsls	r3, r3, #1
 800628e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006290:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006294:	fbb2 f3f3 	udiv	r3, r2, r3
 8006298:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800629a:	e002      	b.n	80062a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800629c:	4b05      	ldr	r3, [pc, #20]	@ (80062b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800629e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80062a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3740      	adds	r7, #64	@ 0x40
 80062a8:	46bd      	mov	sp, r7
 80062aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062ae:	bf00      	nop
 80062b0:	40023800 	.word	0x40023800
 80062b4:	00f42400 	.word	0x00f42400
 80062b8:	017d7840 	.word	0x017d7840

080062bc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062bc:	b480      	push	{r7}
 80062be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062c0:	4b03      	ldr	r3, [pc, #12]	@ (80062d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80062c2:	681b      	ldr	r3, [r3, #0]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	20000010 	.word	0x20000010

080062d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80062d8:	f7ff fff0 	bl	80062bc <HAL_RCC_GetHCLKFreq>
 80062dc:	4602      	mov	r2, r0
 80062de:	4b05      	ldr	r3, [pc, #20]	@ (80062f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	0a9b      	lsrs	r3, r3, #10
 80062e4:	f003 0307 	and.w	r3, r3, #7
 80062e8:	4903      	ldr	r1, [pc, #12]	@ (80062f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062ea:	5ccb      	ldrb	r3, [r1, r3]
 80062ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	40023800 	.word	0x40023800
 80062f8:	0800e330 	.word	0x0800e330

080062fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006300:	f7ff ffdc 	bl	80062bc <HAL_RCC_GetHCLKFreq>
 8006304:	4602      	mov	r2, r0
 8006306:	4b05      	ldr	r3, [pc, #20]	@ (800631c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	0b5b      	lsrs	r3, r3, #13
 800630c:	f003 0307 	and.w	r3, r3, #7
 8006310:	4903      	ldr	r1, [pc, #12]	@ (8006320 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006312:	5ccb      	ldrb	r3, [r1, r3]
 8006314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006318:	4618      	mov	r0, r3
 800631a:	bd80      	pop	{r7, pc}
 800631c:	40023800 	.word	0x40023800
 8006320:	0800e330 	.word	0x0800e330

08006324 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b088      	sub	sp, #32
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800632c:	2300      	movs	r3, #0
 800632e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006330:	2300      	movs	r3, #0
 8006332:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006334:	2300      	movs	r3, #0
 8006336:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006338:	2300      	movs	r3, #0
 800633a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800633c:	2300      	movs	r3, #0
 800633e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 0301 	and.w	r3, r3, #1
 8006348:	2b00      	cmp	r3, #0
 800634a:	d012      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800634c:	4b69      	ldr	r3, [pc, #420]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	4a68      	ldr	r2, [pc, #416]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006352:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006356:	6093      	str	r3, [r2, #8]
 8006358:	4b66      	ldr	r3, [pc, #408]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800635a:	689a      	ldr	r2, [r3, #8]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006360:	4964      	ldr	r1, [pc, #400]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006362:	4313      	orrs	r3, r2
 8006364:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800636a:	2b00      	cmp	r3, #0
 800636c:	d101      	bne.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800636e:	2301      	movs	r3, #1
 8006370:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d017      	beq.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800637e:	4b5d      	ldr	r3, [pc, #372]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006380:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006384:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800638c:	4959      	ldr	r1, [pc, #356]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800638e:	4313      	orrs	r3, r2
 8006390:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006398:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800639c:	d101      	bne.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800639e:	2301      	movs	r3, #1
 80063a0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d101      	bne.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80063aa:	2301      	movs	r3, #1
 80063ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d017      	beq.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80063ba:	4b4e      	ldr	r3, [pc, #312]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063c0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c8:	494a      	ldr	r1, [pc, #296]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063ca:	4313      	orrs	r3, r2
 80063cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80063d8:	d101      	bne.n	80063de <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80063da:	2301      	movs	r3, #1
 80063dc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d101      	bne.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80063e6:	2301      	movs	r3, #1
 80063e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d001      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80063f6:	2301      	movs	r3, #1
 80063f8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f003 0320 	and.w	r3, r3, #32
 8006402:	2b00      	cmp	r3, #0
 8006404:	f000 808b 	beq.w	800651e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006408:	4b3a      	ldr	r3, [pc, #232]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800640a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640c:	4a39      	ldr	r2, [pc, #228]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800640e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006412:	6413      	str	r3, [r2, #64]	@ 0x40
 8006414:	4b37      	ldr	r3, [pc, #220]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006418:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800641c:	60bb      	str	r3, [r7, #8]
 800641e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006420:	4b35      	ldr	r3, [pc, #212]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a34      	ldr	r2, [pc, #208]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006426:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800642a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800642c:	f7fc faae 	bl	800298c <HAL_GetTick>
 8006430:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006432:	e008      	b.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006434:	f7fc faaa 	bl	800298c <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	2b64      	cmp	r3, #100	@ 0x64
 8006440:	d901      	bls.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006442:	2303      	movs	r3, #3
 8006444:	e357      	b.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006446:	4b2c      	ldr	r3, [pc, #176]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800644e:	2b00      	cmp	r3, #0
 8006450:	d0f0      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006452:	4b28      	ldr	r3, [pc, #160]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006454:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006456:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800645a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d035      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006466:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800646a:	693a      	ldr	r2, [r7, #16]
 800646c:	429a      	cmp	r2, r3
 800646e:	d02e      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006470:	4b20      	ldr	r3, [pc, #128]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006474:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006478:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800647a:	4b1e      	ldr	r3, [pc, #120]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800647c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800647e:	4a1d      	ldr	r2, [pc, #116]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006484:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006486:	4b1b      	ldr	r3, [pc, #108]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006488:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800648a:	4a1a      	ldr	r2, [pc, #104]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800648c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006490:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006492:	4a18      	ldr	r2, [pc, #96]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006498:	4b16      	ldr	r3, [pc, #88]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800649a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800649c:	f003 0301 	and.w	r3, r3, #1
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d114      	bne.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064a4:	f7fc fa72 	bl	800298c <HAL_GetTick>
 80064a8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064aa:	e00a      	b.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064ac:	f7fc fa6e 	bl	800298c <HAL_GetTick>
 80064b0:	4602      	mov	r2, r0
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	1ad3      	subs	r3, r2, r3
 80064b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d901      	bls.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e319      	b.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064c2:	4b0c      	ldr	r3, [pc, #48]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064c6:	f003 0302 	and.w	r3, r3, #2
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d0ee      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064da:	d111      	bne.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80064dc:	4b05      	ldr	r3, [pc, #20]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80064e8:	4b04      	ldr	r3, [pc, #16]	@ (80064fc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80064ea:	400b      	ands	r3, r1
 80064ec:	4901      	ldr	r1, [pc, #4]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064ee:	4313      	orrs	r3, r2
 80064f0:	608b      	str	r3, [r1, #8]
 80064f2:	e00b      	b.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80064f4:	40023800 	.word	0x40023800
 80064f8:	40007000 	.word	0x40007000
 80064fc:	0ffffcff 	.word	0x0ffffcff
 8006500:	4baa      	ldr	r3, [pc, #680]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	4aa9      	ldr	r2, [pc, #676]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006506:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800650a:	6093      	str	r3, [r2, #8]
 800650c:	4ba7      	ldr	r3, [pc, #668]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800650e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006514:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006518:	49a4      	ldr	r1, [pc, #656]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800651a:	4313      	orrs	r3, r2
 800651c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 0310 	and.w	r3, r3, #16
 8006526:	2b00      	cmp	r3, #0
 8006528:	d010      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800652a:	4ba0      	ldr	r3, [pc, #640]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800652c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006530:	4a9e      	ldr	r2, [pc, #632]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006532:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006536:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800653a:	4b9c      	ldr	r3, [pc, #624]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800653c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006544:	4999      	ldr	r1, [pc, #612]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006546:	4313      	orrs	r3, r2
 8006548:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00a      	beq.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006558:	4b94      	ldr	r3, [pc, #592]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800655a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800655e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006566:	4991      	ldr	r1, [pc, #580]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006568:	4313      	orrs	r3, r2
 800656a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006576:	2b00      	cmp	r3, #0
 8006578:	d00a      	beq.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800657a:	4b8c      	ldr	r3, [pc, #560]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800657c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006580:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006588:	4988      	ldr	r1, [pc, #544]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800658a:	4313      	orrs	r3, r2
 800658c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00a      	beq.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800659c:	4b83      	ldr	r3, [pc, #524]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800659e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80065aa:	4980      	ldr	r1, [pc, #512]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80065ac:	4313      	orrs	r3, r2
 80065ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00a      	beq.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80065be:	4b7b      	ldr	r3, [pc, #492]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80065c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065c4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065cc:	4977      	ldr	r1, [pc, #476]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80065ce:	4313      	orrs	r3, r2
 80065d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d00a      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80065e0:	4b72      	ldr	r3, [pc, #456]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80065e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065e6:	f023 0203 	bic.w	r2, r3, #3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ee:	496f      	ldr	r1, [pc, #444]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80065f0:	4313      	orrs	r3, r2
 80065f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d00a      	beq.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006602:	4b6a      	ldr	r3, [pc, #424]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006608:	f023 020c 	bic.w	r2, r3, #12
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006610:	4966      	ldr	r1, [pc, #408]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006612:	4313      	orrs	r3, r2
 8006614:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006620:	2b00      	cmp	r3, #0
 8006622:	d00a      	beq.n	800663a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006624:	4b61      	ldr	r3, [pc, #388]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800662a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006632:	495e      	ldr	r1, [pc, #376]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006634:	4313      	orrs	r3, r2
 8006636:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006642:	2b00      	cmp	r3, #0
 8006644:	d00a      	beq.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006646:	4b59      	ldr	r3, [pc, #356]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800664c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006654:	4955      	ldr	r1, [pc, #340]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006656:	4313      	orrs	r3, r2
 8006658:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00a      	beq.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006668:	4b50      	ldr	r3, [pc, #320]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800666a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800666e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006676:	494d      	ldr	r1, [pc, #308]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006678:	4313      	orrs	r3, r2
 800667a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00a      	beq.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800668a:	4b48      	ldr	r3, [pc, #288]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800668c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006690:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006698:	4944      	ldr	r1, [pc, #272]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800669a:	4313      	orrs	r3, r2
 800669c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d00a      	beq.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80066ac:	4b3f      	ldr	r3, [pc, #252]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066b2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ba:	493c      	ldr	r1, [pc, #240]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066bc:	4313      	orrs	r3, r2
 80066be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d00a      	beq.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80066ce:	4b37      	ldr	r3, [pc, #220]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066d4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066dc:	4933      	ldr	r1, [pc, #204]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066de:	4313      	orrs	r3, r2
 80066e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d00a      	beq.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80066f0:	4b2e      	ldr	r3, [pc, #184]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066f6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80066fe:	492b      	ldr	r1, [pc, #172]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006700:	4313      	orrs	r3, r2
 8006702:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d011      	beq.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006712:	4b26      	ldr	r3, [pc, #152]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006718:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006720:	4922      	ldr	r1, [pc, #136]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006722:	4313      	orrs	r3, r2
 8006724:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800672c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006730:	d101      	bne.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006732:	2301      	movs	r3, #1
 8006734:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 0308 	and.w	r3, r3, #8
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006742:	2301      	movs	r3, #1
 8006744:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00a      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006752:	4b16      	ldr	r3, [pc, #88]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006758:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006760:	4912      	ldr	r1, [pc, #72]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006762:	4313      	orrs	r3, r2
 8006764:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00b      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006774:	4b0d      	ldr	r3, [pc, #52]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800677a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006784:	4909      	ldr	r1, [pc, #36]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006786:	4313      	orrs	r3, r2
 8006788:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	2b01      	cmp	r3, #1
 8006790:	d006      	beq.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 80d9 	beq.w	8006952 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80067a0:	4b02      	ldr	r3, [pc, #8]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a01      	ldr	r2, [pc, #4]	@ (80067ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80067aa:	e001      	b.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80067ac:	40023800 	.word	0x40023800
 80067b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067b2:	f7fc f8eb 	bl	800298c <HAL_GetTick>
 80067b6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80067b8:	e008      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80067ba:	f7fc f8e7 	bl	800298c <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	2b64      	cmp	r3, #100	@ 0x64
 80067c6:	d901      	bls.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e194      	b.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80067cc:	4b6c      	ldr	r3, [pc, #432]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d1f0      	bne.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0301 	and.w	r3, r3, #1
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d021      	beq.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d11d      	bne.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80067ec:	4b64      	ldr	r3, [pc, #400]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067f2:	0c1b      	lsrs	r3, r3, #16
 80067f4:	f003 0303 	and.w	r3, r3, #3
 80067f8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80067fa:	4b61      	ldr	r3, [pc, #388]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006800:	0e1b      	lsrs	r3, r3, #24
 8006802:	f003 030f 	and.w	r3, r3, #15
 8006806:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	019a      	lsls	r2, r3, #6
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	041b      	lsls	r3, r3, #16
 8006812:	431a      	orrs	r2, r3
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	061b      	lsls	r3, r3, #24
 8006818:	431a      	orrs	r2, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	071b      	lsls	r3, r3, #28
 8006820:	4957      	ldr	r1, [pc, #348]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006822:	4313      	orrs	r3, r2
 8006824:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006830:	2b00      	cmp	r3, #0
 8006832:	d004      	beq.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006838:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800683c:	d00a      	beq.n	8006854 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006846:	2b00      	cmp	r3, #0
 8006848:	d02e      	beq.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006852:	d129      	bne.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006854:	4b4a      	ldr	r3, [pc, #296]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006856:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800685a:	0c1b      	lsrs	r3, r3, #16
 800685c:	f003 0303 	and.w	r3, r3, #3
 8006860:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006862:	4b47      	ldr	r3, [pc, #284]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006864:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006868:	0f1b      	lsrs	r3, r3, #28
 800686a:	f003 0307 	and.w	r3, r3, #7
 800686e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	019a      	lsls	r2, r3, #6
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	041b      	lsls	r3, r3, #16
 800687a:	431a      	orrs	r2, r3
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	061b      	lsls	r3, r3, #24
 8006882:	431a      	orrs	r2, r3
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	071b      	lsls	r3, r3, #28
 8006888:	493d      	ldr	r1, [pc, #244]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800688a:	4313      	orrs	r3, r2
 800688c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006890:	4b3b      	ldr	r3, [pc, #236]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006892:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006896:	f023 021f 	bic.w	r2, r3, #31
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800689e:	3b01      	subs	r3, #1
 80068a0:	4937      	ldr	r1, [pc, #220]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d01d      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80068b4:	4b32      	ldr	r3, [pc, #200]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068ba:	0e1b      	lsrs	r3, r3, #24
 80068bc:	f003 030f 	and.w	r3, r3, #15
 80068c0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80068c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068c8:	0f1b      	lsrs	r3, r3, #28
 80068ca:	f003 0307 	and.w	r3, r3, #7
 80068ce:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	019a      	lsls	r2, r3, #6
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	041b      	lsls	r3, r3, #16
 80068dc:	431a      	orrs	r2, r3
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	061b      	lsls	r3, r3, #24
 80068e2:	431a      	orrs	r2, r3
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	071b      	lsls	r3, r3, #28
 80068e8:	4925      	ldr	r1, [pc, #148]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068ea:	4313      	orrs	r3, r2
 80068ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d011      	beq.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	019a      	lsls	r2, r3, #6
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	691b      	ldr	r3, [r3, #16]
 8006906:	041b      	lsls	r3, r3, #16
 8006908:	431a      	orrs	r2, r3
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	061b      	lsls	r3, r3, #24
 8006910:	431a      	orrs	r2, r3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	071b      	lsls	r3, r3, #28
 8006918:	4919      	ldr	r1, [pc, #100]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800691a:	4313      	orrs	r3, r2
 800691c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006920:	4b17      	ldr	r3, [pc, #92]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a16      	ldr	r2, [pc, #88]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006926:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800692a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800692c:	f7fc f82e 	bl	800298c <HAL_GetTick>
 8006930:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006932:	e008      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006934:	f7fc f82a 	bl	800298c <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	2b64      	cmp	r3, #100	@ 0x64
 8006940:	d901      	bls.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e0d7      	b.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006946:	4b0e      	ldr	r3, [pc, #56]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d0f0      	beq.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006952:	69bb      	ldr	r3, [r7, #24]
 8006954:	2b01      	cmp	r3, #1
 8006956:	f040 80cd 	bne.w	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800695a:	4b09      	ldr	r3, [pc, #36]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a08      	ldr	r2, [pc, #32]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006960:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006964:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006966:	f7fc f811 	bl	800298c <HAL_GetTick>
 800696a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800696c:	e00a      	b.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800696e:	f7fc f80d 	bl	800298c <HAL_GetTick>
 8006972:	4602      	mov	r2, r0
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	2b64      	cmp	r3, #100	@ 0x64
 800697a:	d903      	bls.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e0ba      	b.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006980:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006984:	4b5e      	ldr	r3, [pc, #376]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800698c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006990:	d0ed      	beq.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800699a:	2b00      	cmp	r3, #0
 800699c:	d003      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d009      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d02e      	beq.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d12a      	bne.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80069ba:	4b51      	ldr	r3, [pc, #324]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80069bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069c0:	0c1b      	lsrs	r3, r3, #16
 80069c2:	f003 0303 	and.w	r3, r3, #3
 80069c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80069c8:	4b4d      	ldr	r3, [pc, #308]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80069ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069ce:	0f1b      	lsrs	r3, r3, #28
 80069d0:	f003 0307 	and.w	r3, r3, #7
 80069d4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	019a      	lsls	r2, r3, #6
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	041b      	lsls	r3, r3, #16
 80069e0:	431a      	orrs	r2, r3
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	699b      	ldr	r3, [r3, #24]
 80069e6:	061b      	lsls	r3, r3, #24
 80069e8:	431a      	orrs	r2, r3
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	071b      	lsls	r3, r3, #28
 80069ee:	4944      	ldr	r1, [pc, #272]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80069f0:	4313      	orrs	r3, r2
 80069f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80069f6:	4b42      	ldr	r3, [pc, #264]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80069f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069fc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a04:	3b01      	subs	r3, #1
 8006a06:	021b      	lsls	r3, r3, #8
 8006a08:	493d      	ldr	r1, [pc, #244]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d022      	beq.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a24:	d11d      	bne.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006a26:	4b36      	ldr	r3, [pc, #216]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a2c:	0e1b      	lsrs	r3, r3, #24
 8006a2e:	f003 030f 	and.w	r3, r3, #15
 8006a32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006a34:	4b32      	ldr	r3, [pc, #200]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a3a:	0f1b      	lsrs	r3, r3, #28
 8006a3c:	f003 0307 	and.w	r3, r3, #7
 8006a40:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	695b      	ldr	r3, [r3, #20]
 8006a46:	019a      	lsls	r2, r3, #6
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6a1b      	ldr	r3, [r3, #32]
 8006a4c:	041b      	lsls	r3, r3, #16
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	061b      	lsls	r3, r3, #24
 8006a54:	431a      	orrs	r2, r3
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	071b      	lsls	r3, r3, #28
 8006a5a:	4929      	ldr	r1, [pc, #164]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0308 	and.w	r3, r3, #8
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d028      	beq.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006a6e:	4b24      	ldr	r3, [pc, #144]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a74:	0e1b      	lsrs	r3, r3, #24
 8006a76:	f003 030f 	and.w	r3, r3, #15
 8006a7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006a7c:	4b20      	ldr	r3, [pc, #128]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a82:	0c1b      	lsrs	r3, r3, #16
 8006a84:	f003 0303 	and.w	r3, r3, #3
 8006a88:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	019a      	lsls	r2, r3, #6
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	041b      	lsls	r3, r3, #16
 8006a94:	431a      	orrs	r2, r3
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	061b      	lsls	r3, r3, #24
 8006a9a:	431a      	orrs	r2, r3
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	69db      	ldr	r3, [r3, #28]
 8006aa0:	071b      	lsls	r3, r3, #28
 8006aa2:	4917      	ldr	r1, [pc, #92]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006aaa:	4b15      	ldr	r3, [pc, #84]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006aac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ab0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab8:	4911      	ldr	r1, [pc, #68]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006aba:	4313      	orrs	r3, r2
 8006abc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a0e      	ldr	r2, [pc, #56]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ac6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006aca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006acc:	f7fb ff5e 	bl	800298c <HAL_GetTick>
 8006ad0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ad2:	e008      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006ad4:	f7fb ff5a 	bl	800298c <HAL_GetTick>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	1ad3      	subs	r3, r2, r3
 8006ade:	2b64      	cmp	r3, #100	@ 0x64
 8006ae0:	d901      	bls.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ae2:	2303      	movs	r3, #3
 8006ae4:	e007      	b.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ae6:	4b06      	ldr	r3, [pc, #24]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006aee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006af2:	d1ef      	bne.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3720      	adds	r7, #32
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	40023800 	.word	0x40023800

08006b04 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b082      	sub	sp, #8
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d101      	bne.n	8006b18 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	e025      	b.n	8006b64 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d106      	bne.n	8006b32 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f7fb fccd 	bl	80024cc <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2202      	movs	r2, #2
 8006b36:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	3304      	adds	r3, #4
 8006b42:	4619      	mov	r1, r3
 8006b44:	4610      	mov	r0, r2
 8006b46:	f001 fe69 	bl	800881c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6818      	ldr	r0, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	461a      	mov	r2, r3
 8006b54:	6839      	ldr	r1, [r7, #0]
 8006b56:	f001 febd 	bl	80088d4 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3708      	adds	r7, #8
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}

08006b6c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b086      	sub	sp, #24
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006b7e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006b80:	7dfb      	ldrb	r3, [r7, #23]
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d101      	bne.n	8006b8a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8006b86:	2302      	movs	r3, #2
 8006b88:	e021      	b.n	8006bce <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8006b8a:	7dfb      	ldrb	r3, [r7, #23]
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d002      	beq.n	8006b96 <HAL_SDRAM_SendCommand+0x2a>
 8006b90:	7dfb      	ldrb	r3, [r7, #23]
 8006b92:	2b05      	cmp	r3, #5
 8006b94:	d118      	bne.n	8006bc8 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2202      	movs	r2, #2
 8006b9a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	68b9      	ldr	r1, [r7, #8]
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f001 fefe 	bl	80089a8 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d104      	bne.n	8006bbe <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2205      	movs	r2, #5
 8006bb8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006bbc:	e006      	b.n	8006bcc <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006bc6:	e001      	b.n	8006bcc <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e000      	b.n	8006bce <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8006bcc:	2300      	movs	r3, #0
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3718      	adds	r7, #24
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b082      	sub	sp, #8
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
 8006bde:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d101      	bne.n	8006bf0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8006bec:	2302      	movs	r3, #2
 8006bee:	e016      	b.n	8006c1e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d10f      	bne.n	8006c1c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2202      	movs	r2, #2
 8006c00:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	6839      	ldr	r1, [r7, #0]
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f001 fef0 	bl	80089f0 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	e000      	b.n	8006c1e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3708      	adds	r7, #8
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}

08006c26 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c26:	b580      	push	{r7, lr}
 8006c28:	b082      	sub	sp, #8
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d101      	bne.n	8006c38 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e049      	b.n	8006ccc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d106      	bne.n	8006c52 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f7fb faf5 	bl	800223c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2202      	movs	r2, #2
 8006c56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	3304      	adds	r3, #4
 8006c62:	4619      	mov	r1, r3
 8006c64:	4610      	mov	r0, r2
 8006c66:	f000 fc6f 	bl	8007548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2201      	movs	r2, #1
 8006c76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2201      	movs	r2, #1
 8006c86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2201      	movs	r2, #1
 8006cae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cca:	2300      	movs	r3, #0
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3708      	adds	r7, #8
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b082      	sub	sp, #8
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d101      	bne.n	8006ce6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e049      	b.n	8006d7a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d106      	bne.n	8006d00 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 f841 	bl	8006d82 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2202      	movs	r2, #2
 8006d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	3304      	adds	r3, #4
 8006d10:	4619      	mov	r1, r3
 8006d12:	4610      	mov	r0, r2
 8006d14:	f000 fc18 	bl	8007548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2201      	movs	r2, #1
 8006d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2201      	movs	r2, #1
 8006d34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2201      	movs	r2, #1
 8006d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d78:	2300      	movs	r3, #0
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	3708      	adds	r7, #8
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}

08006d82 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006d82:	b480      	push	{r7}
 8006d84:	b083      	sub	sp, #12
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006d8a:	bf00      	nop
 8006d8c:	370c      	adds	r7, #12
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr
	...

08006d98 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006da2:	2300      	movs	r3, #0
 8006da4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d109      	bne.n	8006dc0 <HAL_TIM_PWM_Start_IT+0x28>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	bf14      	ite	ne
 8006db8:	2301      	movne	r3, #1
 8006dba:	2300      	moveq	r3, #0
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	e03c      	b.n	8006e3a <HAL_TIM_PWM_Start_IT+0xa2>
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	2b04      	cmp	r3, #4
 8006dc4:	d109      	bne.n	8006dda <HAL_TIM_PWM_Start_IT+0x42>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	bf14      	ite	ne
 8006dd2:	2301      	movne	r3, #1
 8006dd4:	2300      	moveq	r3, #0
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	e02f      	b.n	8006e3a <HAL_TIM_PWM_Start_IT+0xa2>
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	2b08      	cmp	r3, #8
 8006dde:	d109      	bne.n	8006df4 <HAL_TIM_PWM_Start_IT+0x5c>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	bf14      	ite	ne
 8006dec:	2301      	movne	r3, #1
 8006dee:	2300      	moveq	r3, #0
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	e022      	b.n	8006e3a <HAL_TIM_PWM_Start_IT+0xa2>
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	2b0c      	cmp	r3, #12
 8006df8:	d109      	bne.n	8006e0e <HAL_TIM_PWM_Start_IT+0x76>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	bf14      	ite	ne
 8006e06:	2301      	movne	r3, #1
 8006e08:	2300      	moveq	r3, #0
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	e015      	b.n	8006e3a <HAL_TIM_PWM_Start_IT+0xa2>
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	2b10      	cmp	r3, #16
 8006e12:	d109      	bne.n	8006e28 <HAL_TIM_PWM_Start_IT+0x90>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	bf14      	ite	ne
 8006e20:	2301      	movne	r3, #1
 8006e22:	2300      	moveq	r3, #0
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	e008      	b.n	8006e3a <HAL_TIM_PWM_Start_IT+0xa2>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	bf14      	ite	ne
 8006e34:	2301      	movne	r3, #1
 8006e36:	2300      	moveq	r3, #0
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d001      	beq.n	8006e42 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e0dd      	b.n	8006ffe <HAL_TIM_PWM_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d104      	bne.n	8006e52 <HAL_TIM_PWM_Start_IT+0xba>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2202      	movs	r2, #2
 8006e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e50:	e023      	b.n	8006e9a <HAL_TIM_PWM_Start_IT+0x102>
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	2b04      	cmp	r3, #4
 8006e56:	d104      	bne.n	8006e62 <HAL_TIM_PWM_Start_IT+0xca>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2202      	movs	r2, #2
 8006e5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e60:	e01b      	b.n	8006e9a <HAL_TIM_PWM_Start_IT+0x102>
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	2b08      	cmp	r3, #8
 8006e66:	d104      	bne.n	8006e72 <HAL_TIM_PWM_Start_IT+0xda>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2202      	movs	r2, #2
 8006e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e70:	e013      	b.n	8006e9a <HAL_TIM_PWM_Start_IT+0x102>
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	2b0c      	cmp	r3, #12
 8006e76:	d104      	bne.n	8006e82 <HAL_TIM_PWM_Start_IT+0xea>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2202      	movs	r2, #2
 8006e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006e80:	e00b      	b.n	8006e9a <HAL_TIM_PWM_Start_IT+0x102>
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	2b10      	cmp	r3, #16
 8006e86:	d104      	bne.n	8006e92 <HAL_TIM_PWM_Start_IT+0xfa>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2202      	movs	r2, #2
 8006e8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e90:	e003      	b.n	8006e9a <HAL_TIM_PWM_Start_IT+0x102>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2202      	movs	r2, #2
 8006e96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	2b0c      	cmp	r3, #12
 8006e9e:	d841      	bhi.n	8006f24 <HAL_TIM_PWM_Start_IT+0x18c>
 8006ea0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ea8 <HAL_TIM_PWM_Start_IT+0x110>)
 8006ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ea6:	bf00      	nop
 8006ea8:	08006edd 	.word	0x08006edd
 8006eac:	08006f25 	.word	0x08006f25
 8006eb0:	08006f25 	.word	0x08006f25
 8006eb4:	08006f25 	.word	0x08006f25
 8006eb8:	08006eef 	.word	0x08006eef
 8006ebc:	08006f25 	.word	0x08006f25
 8006ec0:	08006f25 	.word	0x08006f25
 8006ec4:	08006f25 	.word	0x08006f25
 8006ec8:	08006f01 	.word	0x08006f01
 8006ecc:	08006f25 	.word	0x08006f25
 8006ed0:	08006f25 	.word	0x08006f25
 8006ed4:	08006f25 	.word	0x08006f25
 8006ed8:	08006f13 	.word	0x08006f13
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	68da      	ldr	r2, [r3, #12]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f042 0202 	orr.w	r2, r2, #2
 8006eea:	60da      	str	r2, [r3, #12]
      break;
 8006eec:	e01d      	b.n	8006f2a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68da      	ldr	r2, [r3, #12]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f042 0204 	orr.w	r2, r2, #4
 8006efc:	60da      	str	r2, [r3, #12]
      break;
 8006efe:	e014      	b.n	8006f2a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68da      	ldr	r2, [r3, #12]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f042 0208 	orr.w	r2, r2, #8
 8006f0e:	60da      	str	r2, [r3, #12]
      break;
 8006f10:	e00b      	b.n	8006f2a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68da      	ldr	r2, [r3, #12]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f042 0210 	orr.w	r2, r2, #16
 8006f20:	60da      	str	r2, [r3, #12]
      break;
 8006f22:	e002      	b.n	8006f2a <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	73fb      	strb	r3, [r7, #15]
      break;
 8006f28:	bf00      	nop
  }

  if (status == HAL_OK)
 8006f2a:	7bfb      	ldrb	r3, [r7, #15]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d165      	bne.n	8006ffc <HAL_TIM_PWM_Start_IT+0x264>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	2201      	movs	r2, #1
 8006f36:	6839      	ldr	r1, [r7, #0]
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f000 ff22 	bl	8007d82 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a31      	ldr	r2, [pc, #196]	@ (8007008 <HAL_TIM_PWM_Start_IT+0x270>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d004      	beq.n	8006f52 <HAL_TIM_PWM_Start_IT+0x1ba>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a2f      	ldr	r2, [pc, #188]	@ (800700c <HAL_TIM_PWM_Start_IT+0x274>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d101      	bne.n	8006f56 <HAL_TIM_PWM_Start_IT+0x1be>
 8006f52:	2301      	movs	r3, #1
 8006f54:	e000      	b.n	8006f58 <HAL_TIM_PWM_Start_IT+0x1c0>
 8006f56:	2300      	movs	r3, #0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d007      	beq.n	8006f6c <HAL_TIM_PWM_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f6a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a25      	ldr	r2, [pc, #148]	@ (8007008 <HAL_TIM_PWM_Start_IT+0x270>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d022      	beq.n	8006fbc <HAL_TIM_PWM_Start_IT+0x224>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f7e:	d01d      	beq.n	8006fbc <HAL_TIM_PWM_Start_IT+0x224>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a22      	ldr	r2, [pc, #136]	@ (8007010 <HAL_TIM_PWM_Start_IT+0x278>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d018      	beq.n	8006fbc <HAL_TIM_PWM_Start_IT+0x224>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a21      	ldr	r2, [pc, #132]	@ (8007014 <HAL_TIM_PWM_Start_IT+0x27c>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d013      	beq.n	8006fbc <HAL_TIM_PWM_Start_IT+0x224>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a1f      	ldr	r2, [pc, #124]	@ (8007018 <HAL_TIM_PWM_Start_IT+0x280>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d00e      	beq.n	8006fbc <HAL_TIM_PWM_Start_IT+0x224>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a1a      	ldr	r2, [pc, #104]	@ (800700c <HAL_TIM_PWM_Start_IT+0x274>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d009      	beq.n	8006fbc <HAL_TIM_PWM_Start_IT+0x224>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a1b      	ldr	r2, [pc, #108]	@ (800701c <HAL_TIM_PWM_Start_IT+0x284>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d004      	beq.n	8006fbc <HAL_TIM_PWM_Start_IT+0x224>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a1a      	ldr	r2, [pc, #104]	@ (8007020 <HAL_TIM_PWM_Start_IT+0x288>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d115      	bne.n	8006fe8 <HAL_TIM_PWM_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	689a      	ldr	r2, [r3, #8]
 8006fc2:	4b18      	ldr	r3, [pc, #96]	@ (8007024 <HAL_TIM_PWM_Start_IT+0x28c>)
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	2b06      	cmp	r3, #6
 8006fcc:	d015      	beq.n	8006ffa <HAL_TIM_PWM_Start_IT+0x262>
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fd4:	d011      	beq.n	8006ffa <HAL_TIM_PWM_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f042 0201 	orr.w	r2, r2, #1
 8006fe4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fe6:	e008      	b.n	8006ffa <HAL_TIM_PWM_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f042 0201 	orr.w	r2, r2, #1
 8006ff6:	601a      	str	r2, [r3, #0]
 8006ff8:	e000      	b.n	8006ffc <HAL_TIM_PWM_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ffa:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3710      	adds	r7, #16
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
 8007006:	bf00      	nop
 8007008:	40010000 	.word	0x40010000
 800700c:	40010400 	.word	0x40010400
 8007010:	40000400 	.word	0x40000400
 8007014:	40000800 	.word	0x40000800
 8007018:	40000c00 	.word	0x40000c00
 800701c:	40014000 	.word	0x40014000
 8007020:	40001800 	.word	0x40001800
 8007024:	00010007 	.word	0x00010007

08007028 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d020      	beq.n	800708c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f003 0302 	and.w	r3, r3, #2
 8007050:	2b00      	cmp	r3, #0
 8007052:	d01b      	beq.n	800708c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f06f 0202 	mvn.w	r2, #2
 800705c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2201      	movs	r2, #1
 8007062:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	699b      	ldr	r3, [r3, #24]
 800706a:	f003 0303 	and.w	r3, r3, #3
 800706e:	2b00      	cmp	r3, #0
 8007070:	d003      	beq.n	800707a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 fa4a 	bl	800750c <HAL_TIM_IC_CaptureCallback>
 8007078:	e005      	b.n	8007086 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 fa3c 	bl	80074f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f000 fa4d 	bl	8007520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2200      	movs	r2, #0
 800708a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	f003 0304 	and.w	r3, r3, #4
 8007092:	2b00      	cmp	r3, #0
 8007094:	d020      	beq.n	80070d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f003 0304 	and.w	r3, r3, #4
 800709c:	2b00      	cmp	r3, #0
 800709e:	d01b      	beq.n	80070d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f06f 0204 	mvn.w	r2, #4
 80070a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2202      	movs	r2, #2
 80070ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	699b      	ldr	r3, [r3, #24]
 80070b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d003      	beq.n	80070c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 fa24 	bl	800750c <HAL_TIM_IC_CaptureCallback>
 80070c4:	e005      	b.n	80070d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 fa16 	bl	80074f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 fa27 	bl	8007520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f003 0308 	and.w	r3, r3, #8
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d020      	beq.n	8007124 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f003 0308 	and.w	r3, r3, #8
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d01b      	beq.n	8007124 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f06f 0208 	mvn.w	r2, #8
 80070f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2204      	movs	r2, #4
 80070fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	69db      	ldr	r3, [r3, #28]
 8007102:	f003 0303 	and.w	r3, r3, #3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d003      	beq.n	8007112 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 f9fe 	bl	800750c <HAL_TIM_IC_CaptureCallback>
 8007110:	e005      	b.n	800711e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f9f0 	bl	80074f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f000 fa01 	bl	8007520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	f003 0310 	and.w	r3, r3, #16
 800712a:	2b00      	cmp	r3, #0
 800712c:	d020      	beq.n	8007170 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f003 0310 	and.w	r3, r3, #16
 8007134:	2b00      	cmp	r3, #0
 8007136:	d01b      	beq.n	8007170 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f06f 0210 	mvn.w	r2, #16
 8007140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2208      	movs	r2, #8
 8007146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	69db      	ldr	r3, [r3, #28]
 800714e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007152:	2b00      	cmp	r3, #0
 8007154:	d003      	beq.n	800715e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 f9d8 	bl	800750c <HAL_TIM_IC_CaptureCallback>
 800715c:	e005      	b.n	800716a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 f9ca 	bl	80074f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f000 f9db 	bl	8007520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	f003 0301 	and.w	r3, r3, #1
 8007176:	2b00      	cmp	r3, #0
 8007178:	d00c      	beq.n	8007194 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f003 0301 	and.w	r3, r3, #1
 8007180:	2b00      	cmp	r3, #0
 8007182:	d007      	beq.n	8007194 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f06f 0201 	mvn.w	r2, #1
 800718c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 f9a8 	bl	80074e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800719a:	2b00      	cmp	r3, #0
 800719c:	d104      	bne.n	80071a8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d00c      	beq.n	80071c2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d007      	beq.n	80071c2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80071ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 fe9d 	bl	8007efc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d00c      	beq.n	80071e6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d007      	beq.n	80071e6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80071de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f000 fe95 	bl	8007f10 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00c      	beq.n	800720a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d007      	beq.n	800720a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007202:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 f995 	bl	8007534 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	f003 0320 	and.w	r3, r3, #32
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00c      	beq.n	800722e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f003 0320 	and.w	r3, r3, #32
 800721a:	2b00      	cmp	r3, #0
 800721c:	d007      	beq.n	800722e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f06f 0220 	mvn.w	r2, #32
 8007226:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 fe5d 	bl	8007ee8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800722e:	bf00      	nop
 8007230:	3710      	adds	r7, #16
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
	...

08007238 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b086      	sub	sp, #24
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007244:	2300      	movs	r3, #0
 8007246:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800724e:	2b01      	cmp	r3, #1
 8007250:	d101      	bne.n	8007256 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007252:	2302      	movs	r3, #2
 8007254:	e0ff      	b.n	8007456 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2201      	movs	r2, #1
 800725a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2b14      	cmp	r3, #20
 8007262:	f200 80f0 	bhi.w	8007446 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007266:	a201      	add	r2, pc, #4	@ (adr r2, 800726c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800726c:	080072c1 	.word	0x080072c1
 8007270:	08007447 	.word	0x08007447
 8007274:	08007447 	.word	0x08007447
 8007278:	08007447 	.word	0x08007447
 800727c:	08007301 	.word	0x08007301
 8007280:	08007447 	.word	0x08007447
 8007284:	08007447 	.word	0x08007447
 8007288:	08007447 	.word	0x08007447
 800728c:	08007343 	.word	0x08007343
 8007290:	08007447 	.word	0x08007447
 8007294:	08007447 	.word	0x08007447
 8007298:	08007447 	.word	0x08007447
 800729c:	08007383 	.word	0x08007383
 80072a0:	08007447 	.word	0x08007447
 80072a4:	08007447 	.word	0x08007447
 80072a8:	08007447 	.word	0x08007447
 80072ac:	080073c5 	.word	0x080073c5
 80072b0:	08007447 	.word	0x08007447
 80072b4:	08007447 	.word	0x08007447
 80072b8:	08007447 	.word	0x08007447
 80072bc:	08007405 	.word	0x08007405
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68b9      	ldr	r1, [r7, #8]
 80072c6:	4618      	mov	r0, r3
 80072c8:	f000 f9ea 	bl	80076a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	699a      	ldr	r2, [r3, #24]
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f042 0208 	orr.w	r2, r2, #8
 80072da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	699a      	ldr	r2, [r3, #24]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f022 0204 	bic.w	r2, r2, #4
 80072ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6999      	ldr	r1, [r3, #24]
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	691a      	ldr	r2, [r3, #16]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	430a      	orrs	r2, r1
 80072fc:	619a      	str	r2, [r3, #24]
      break;
 80072fe:	e0a5      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	68b9      	ldr	r1, [r7, #8]
 8007306:	4618      	mov	r0, r3
 8007308:	f000 fa3c 	bl	8007784 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	699a      	ldr	r2, [r3, #24]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800731a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	699a      	ldr	r2, [r3, #24]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800732a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6999      	ldr	r1, [r3, #24]
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	021a      	lsls	r2, r3, #8
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	430a      	orrs	r2, r1
 800733e:	619a      	str	r2, [r3, #24]
      break;
 8007340:	e084      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68b9      	ldr	r1, [r7, #8]
 8007348:	4618      	mov	r0, r3
 800734a:	f000 fa93 	bl	8007874 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	69da      	ldr	r2, [r3, #28]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f042 0208 	orr.w	r2, r2, #8
 800735c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	69da      	ldr	r2, [r3, #28]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f022 0204 	bic.w	r2, r2, #4
 800736c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	69d9      	ldr	r1, [r3, #28]
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	691a      	ldr	r2, [r3, #16]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	430a      	orrs	r2, r1
 800737e:	61da      	str	r2, [r3, #28]
      break;
 8007380:	e064      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68b9      	ldr	r1, [r7, #8]
 8007388:	4618      	mov	r0, r3
 800738a:	f000 fae9 	bl	8007960 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	69da      	ldr	r2, [r3, #28]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800739c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	69da      	ldr	r2, [r3, #28]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	69d9      	ldr	r1, [r3, #28]
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	021a      	lsls	r2, r3, #8
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	61da      	str	r2, [r3, #28]
      break;
 80073c2:	e043      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68b9      	ldr	r1, [r7, #8]
 80073ca:	4618      	mov	r0, r3
 80073cc:	f000 fb20 	bl	8007a10 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f042 0208 	orr.w	r2, r2, #8
 80073de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f022 0204 	bic.w	r2, r2, #4
 80073ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	691a      	ldr	r2, [r3, #16]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	430a      	orrs	r2, r1
 8007400:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007402:	e023      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68b9      	ldr	r1, [r7, #8]
 800740a:	4618      	mov	r0, r3
 800740c:	f000 fb52 	bl	8007ab4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800741e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800742e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	021a      	lsls	r2, r3, #8
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	430a      	orrs	r2, r1
 8007442:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007444:	e002      	b.n	800744c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	75fb      	strb	r3, [r7, #23]
      break;
 800744a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2200      	movs	r2, #0
 8007450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007454:	7dfb      	ldrb	r3, [r7, #23]
}
 8007456:	4618      	mov	r0, r3
 8007458:	3718      	adds	r7, #24
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop

08007460 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b082      	sub	sp, #8
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007470:	2b01      	cmp	r3, #1
 8007472:	d101      	bne.n	8007478 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007474:	2302      	movs	r3, #2
 8007476:	e031      	b.n	80074dc <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2202      	movs	r2, #2
 8007484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007488:	6839      	ldr	r1, [r7, #0]
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 fb66 	bl	8007b5c <TIM_SlaveTimer_SetConfig>
 8007490:	4603      	mov	r3, r0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d009      	beq.n	80074aa <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e018      	b.n	80074dc <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	68da      	ldr	r2, [r3, #12]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074b8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	68da      	ldr	r2, [r3, #12]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80074c8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2201      	movs	r2, #1
 80074ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80074da:	2300      	movs	r3, #0
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3708      	adds	r7, #8
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007500:	bf00      	nop
 8007502:	370c      	adds	r7, #12
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr

0800750c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007514:	bf00      	nop
 8007516:	370c      	adds	r7, #12
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007528:	bf00      	nop
 800752a:	370c      	adds	r7, #12
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007548:	b480      	push	{r7}
 800754a:	b085      	sub	sp, #20
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	4a46      	ldr	r2, [pc, #280]	@ (8007674 <TIM_Base_SetConfig+0x12c>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d013      	beq.n	8007588 <TIM_Base_SetConfig+0x40>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007566:	d00f      	beq.n	8007588 <TIM_Base_SetConfig+0x40>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	4a43      	ldr	r2, [pc, #268]	@ (8007678 <TIM_Base_SetConfig+0x130>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d00b      	beq.n	8007588 <TIM_Base_SetConfig+0x40>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	4a42      	ldr	r2, [pc, #264]	@ (800767c <TIM_Base_SetConfig+0x134>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d007      	beq.n	8007588 <TIM_Base_SetConfig+0x40>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	4a41      	ldr	r2, [pc, #260]	@ (8007680 <TIM_Base_SetConfig+0x138>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d003      	beq.n	8007588 <TIM_Base_SetConfig+0x40>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	4a40      	ldr	r2, [pc, #256]	@ (8007684 <TIM_Base_SetConfig+0x13c>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d108      	bne.n	800759a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800758e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	68fa      	ldr	r2, [r7, #12]
 8007596:	4313      	orrs	r3, r2
 8007598:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	4a35      	ldr	r2, [pc, #212]	@ (8007674 <TIM_Base_SetConfig+0x12c>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d02b      	beq.n	80075fa <TIM_Base_SetConfig+0xb2>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075a8:	d027      	beq.n	80075fa <TIM_Base_SetConfig+0xb2>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4a32      	ldr	r2, [pc, #200]	@ (8007678 <TIM_Base_SetConfig+0x130>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d023      	beq.n	80075fa <TIM_Base_SetConfig+0xb2>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	4a31      	ldr	r2, [pc, #196]	@ (800767c <TIM_Base_SetConfig+0x134>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d01f      	beq.n	80075fa <TIM_Base_SetConfig+0xb2>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a30      	ldr	r2, [pc, #192]	@ (8007680 <TIM_Base_SetConfig+0x138>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d01b      	beq.n	80075fa <TIM_Base_SetConfig+0xb2>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a2f      	ldr	r2, [pc, #188]	@ (8007684 <TIM_Base_SetConfig+0x13c>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d017      	beq.n	80075fa <TIM_Base_SetConfig+0xb2>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	4a2e      	ldr	r2, [pc, #184]	@ (8007688 <TIM_Base_SetConfig+0x140>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d013      	beq.n	80075fa <TIM_Base_SetConfig+0xb2>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	4a2d      	ldr	r2, [pc, #180]	@ (800768c <TIM_Base_SetConfig+0x144>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d00f      	beq.n	80075fa <TIM_Base_SetConfig+0xb2>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4a2c      	ldr	r2, [pc, #176]	@ (8007690 <TIM_Base_SetConfig+0x148>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d00b      	beq.n	80075fa <TIM_Base_SetConfig+0xb2>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	4a2b      	ldr	r2, [pc, #172]	@ (8007694 <TIM_Base_SetConfig+0x14c>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d007      	beq.n	80075fa <TIM_Base_SetConfig+0xb2>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	4a2a      	ldr	r2, [pc, #168]	@ (8007698 <TIM_Base_SetConfig+0x150>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d003      	beq.n	80075fa <TIM_Base_SetConfig+0xb2>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a29      	ldr	r2, [pc, #164]	@ (800769c <TIM_Base_SetConfig+0x154>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d108      	bne.n	800760c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	4313      	orrs	r3, r2
 800760a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	695b      	ldr	r3, [r3, #20]
 8007616:	4313      	orrs	r3, r2
 8007618:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	689a      	ldr	r2, [r3, #8]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	4a10      	ldr	r2, [pc, #64]	@ (8007674 <TIM_Base_SetConfig+0x12c>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d003      	beq.n	8007640 <TIM_Base_SetConfig+0xf8>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a12      	ldr	r2, [pc, #72]	@ (8007684 <TIM_Base_SetConfig+0x13c>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d103      	bne.n	8007648 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	691a      	ldr	r2, [r3, #16]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	f003 0301 	and.w	r3, r3, #1
 8007656:	2b01      	cmp	r3, #1
 8007658:	d105      	bne.n	8007666 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	691b      	ldr	r3, [r3, #16]
 800765e:	f023 0201 	bic.w	r2, r3, #1
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	611a      	str	r2, [r3, #16]
  }
}
 8007666:	bf00      	nop
 8007668:	3714      	adds	r7, #20
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	40010000 	.word	0x40010000
 8007678:	40000400 	.word	0x40000400
 800767c:	40000800 	.word	0x40000800
 8007680:	40000c00 	.word	0x40000c00
 8007684:	40010400 	.word	0x40010400
 8007688:	40014000 	.word	0x40014000
 800768c:	40014400 	.word	0x40014400
 8007690:	40014800 	.word	0x40014800
 8007694:	40001800 	.word	0x40001800
 8007698:	40001c00 	.word	0x40001c00
 800769c:	40002000 	.word	0x40002000

080076a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b087      	sub	sp, #28
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a1b      	ldr	r3, [r3, #32]
 80076ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6a1b      	ldr	r3, [r3, #32]
 80076b4:	f023 0201 	bic.w	r2, r3, #1
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	699b      	ldr	r3, [r3, #24]
 80076c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	4b2b      	ldr	r3, [pc, #172]	@ (8007778 <TIM_OC1_SetConfig+0xd8>)
 80076cc:	4013      	ands	r3, r2
 80076ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f023 0303 	bic.w	r3, r3, #3
 80076d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	4313      	orrs	r3, r2
 80076e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	f023 0302 	bic.w	r3, r3, #2
 80076e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	697a      	ldr	r2, [r7, #20]
 80076f0:	4313      	orrs	r3, r2
 80076f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	4a21      	ldr	r2, [pc, #132]	@ (800777c <TIM_OC1_SetConfig+0xdc>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d003      	beq.n	8007704 <TIM_OC1_SetConfig+0x64>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a20      	ldr	r2, [pc, #128]	@ (8007780 <TIM_OC1_SetConfig+0xe0>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d10c      	bne.n	800771e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	f023 0308 	bic.w	r3, r3, #8
 800770a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	697a      	ldr	r2, [r7, #20]
 8007712:	4313      	orrs	r3, r2
 8007714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	f023 0304 	bic.w	r3, r3, #4
 800771c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a16      	ldr	r2, [pc, #88]	@ (800777c <TIM_OC1_SetConfig+0xdc>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d003      	beq.n	800772e <TIM_OC1_SetConfig+0x8e>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a15      	ldr	r2, [pc, #84]	@ (8007780 <TIM_OC1_SetConfig+0xe0>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d111      	bne.n	8007752 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007734:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800773c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	695b      	ldr	r3, [r3, #20]
 8007742:	693a      	ldr	r2, [r7, #16]
 8007744:	4313      	orrs	r3, r2
 8007746:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	699b      	ldr	r3, [r3, #24]
 800774c:	693a      	ldr	r2, [r7, #16]
 800774e:	4313      	orrs	r3, r2
 8007750:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	693a      	ldr	r2, [r7, #16]
 8007756:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	685a      	ldr	r2, [r3, #4]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	697a      	ldr	r2, [r7, #20]
 800776a:	621a      	str	r2, [r3, #32]
}
 800776c:	bf00      	nop
 800776e:	371c      	adds	r7, #28
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr
 8007778:	fffeff8f 	.word	0xfffeff8f
 800777c:	40010000 	.word	0x40010000
 8007780:	40010400 	.word	0x40010400

08007784 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007784:	b480      	push	{r7}
 8007786:	b087      	sub	sp, #28
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a1b      	ldr	r3, [r3, #32]
 8007792:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6a1b      	ldr	r3, [r3, #32]
 8007798:	f023 0210 	bic.w	r2, r3, #16
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	699b      	ldr	r3, [r3, #24]
 80077aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80077ac:	68fa      	ldr	r2, [r7, #12]
 80077ae:	4b2e      	ldr	r3, [pc, #184]	@ (8007868 <TIM_OC2_SetConfig+0xe4>)
 80077b0:	4013      	ands	r3, r2
 80077b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	021b      	lsls	r3, r3, #8
 80077c2:	68fa      	ldr	r2, [r7, #12]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	f023 0320 	bic.w	r3, r3, #32
 80077ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	011b      	lsls	r3, r3, #4
 80077d6:	697a      	ldr	r2, [r7, #20]
 80077d8:	4313      	orrs	r3, r2
 80077da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	4a23      	ldr	r2, [pc, #140]	@ (800786c <TIM_OC2_SetConfig+0xe8>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d003      	beq.n	80077ec <TIM_OC2_SetConfig+0x68>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	4a22      	ldr	r2, [pc, #136]	@ (8007870 <TIM_OC2_SetConfig+0xec>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d10d      	bne.n	8007808 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	68db      	ldr	r3, [r3, #12]
 80077f8:	011b      	lsls	r3, r3, #4
 80077fa:	697a      	ldr	r2, [r7, #20]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007806:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	4a18      	ldr	r2, [pc, #96]	@ (800786c <TIM_OC2_SetConfig+0xe8>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d003      	beq.n	8007818 <TIM_OC2_SetConfig+0x94>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a17      	ldr	r2, [pc, #92]	@ (8007870 <TIM_OC2_SetConfig+0xec>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d113      	bne.n	8007840 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800781e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007826:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	695b      	ldr	r3, [r3, #20]
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	693a      	ldr	r2, [r7, #16]
 8007830:	4313      	orrs	r3, r2
 8007832:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	699b      	ldr	r3, [r3, #24]
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	693a      	ldr	r2, [r7, #16]
 800783c:	4313      	orrs	r3, r2
 800783e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	693a      	ldr	r2, [r7, #16]
 8007844:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	685a      	ldr	r2, [r3, #4]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	697a      	ldr	r2, [r7, #20]
 8007858:	621a      	str	r2, [r3, #32]
}
 800785a:	bf00      	nop
 800785c:	371c      	adds	r7, #28
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr
 8007866:	bf00      	nop
 8007868:	feff8fff 	.word	0xfeff8fff
 800786c:	40010000 	.word	0x40010000
 8007870:	40010400 	.word	0x40010400

08007874 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007874:	b480      	push	{r7}
 8007876:	b087      	sub	sp, #28
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6a1b      	ldr	r3, [r3, #32]
 8007882:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6a1b      	ldr	r3, [r3, #32]
 8007888:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800789c:	68fa      	ldr	r2, [r7, #12]
 800789e:	4b2d      	ldr	r3, [pc, #180]	@ (8007954 <TIM_OC3_SetConfig+0xe0>)
 80078a0:	4013      	ands	r3, r2
 80078a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f023 0303 	bic.w	r3, r3, #3
 80078aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	68fa      	ldr	r2, [r7, #12]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80078bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	021b      	lsls	r3, r3, #8
 80078c4:	697a      	ldr	r2, [r7, #20]
 80078c6:	4313      	orrs	r3, r2
 80078c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a22      	ldr	r2, [pc, #136]	@ (8007958 <TIM_OC3_SetConfig+0xe4>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d003      	beq.n	80078da <TIM_OC3_SetConfig+0x66>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a21      	ldr	r2, [pc, #132]	@ (800795c <TIM_OC3_SetConfig+0xe8>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d10d      	bne.n	80078f6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80078e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	021b      	lsls	r3, r3, #8
 80078e8:	697a      	ldr	r2, [r7, #20]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80078f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a17      	ldr	r2, [pc, #92]	@ (8007958 <TIM_OC3_SetConfig+0xe4>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d003      	beq.n	8007906 <TIM_OC3_SetConfig+0x92>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a16      	ldr	r2, [pc, #88]	@ (800795c <TIM_OC3_SetConfig+0xe8>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d113      	bne.n	800792e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800790c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007914:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	695b      	ldr	r3, [r3, #20]
 800791a:	011b      	lsls	r3, r3, #4
 800791c:	693a      	ldr	r2, [r7, #16]
 800791e:	4313      	orrs	r3, r2
 8007920:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	699b      	ldr	r3, [r3, #24]
 8007926:	011b      	lsls	r3, r3, #4
 8007928:	693a      	ldr	r2, [r7, #16]
 800792a:	4313      	orrs	r3, r2
 800792c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	693a      	ldr	r2, [r7, #16]
 8007932:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	68fa      	ldr	r2, [r7, #12]
 8007938:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	685a      	ldr	r2, [r3, #4]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	697a      	ldr	r2, [r7, #20]
 8007946:	621a      	str	r2, [r3, #32]
}
 8007948:	bf00      	nop
 800794a:	371c      	adds	r7, #28
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr
 8007954:	fffeff8f 	.word	0xfffeff8f
 8007958:	40010000 	.word	0x40010000
 800795c:	40010400 	.word	0x40010400

08007960 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007960:	b480      	push	{r7}
 8007962:	b087      	sub	sp, #28
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a1b      	ldr	r3, [r3, #32]
 800796e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6a1b      	ldr	r3, [r3, #32]
 8007974:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	69db      	ldr	r3, [r3, #28]
 8007986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	4b1e      	ldr	r3, [pc, #120]	@ (8007a04 <TIM_OC4_SetConfig+0xa4>)
 800798c:	4013      	ands	r3, r2
 800798e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	021b      	lsls	r3, r3, #8
 800799e:	68fa      	ldr	r2, [r7, #12]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80079aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	031b      	lsls	r3, r3, #12
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4a13      	ldr	r2, [pc, #76]	@ (8007a08 <TIM_OC4_SetConfig+0xa8>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d003      	beq.n	80079c8 <TIM_OC4_SetConfig+0x68>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a12      	ldr	r2, [pc, #72]	@ (8007a0c <TIM_OC4_SetConfig+0xac>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d109      	bne.n	80079dc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80079ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	019b      	lsls	r3, r3, #6
 80079d6:	697a      	ldr	r2, [r7, #20]
 80079d8:	4313      	orrs	r3, r2
 80079da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	697a      	ldr	r2, [r7, #20]
 80079e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	685a      	ldr	r2, [r3, #4]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	693a      	ldr	r2, [r7, #16]
 80079f4:	621a      	str	r2, [r3, #32]
}
 80079f6:	bf00      	nop
 80079f8:	371c      	adds	r7, #28
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr
 8007a02:	bf00      	nop
 8007a04:	feff8fff 	.word	0xfeff8fff
 8007a08:	40010000 	.word	0x40010000
 8007a0c:	40010400 	.word	0x40010400

08007a10 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b087      	sub	sp, #28
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6a1b      	ldr	r3, [r3, #32]
 8007a1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6a1b      	ldr	r3, [r3, #32]
 8007a24:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007a38:	68fa      	ldr	r2, [r7, #12]
 8007a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8007aa8 <TIM_OC5_SetConfig+0x98>)
 8007a3c:	4013      	ands	r3, r2
 8007a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	68fa      	ldr	r2, [r7, #12]
 8007a46:	4313      	orrs	r3, r2
 8007a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007a50:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	041b      	lsls	r3, r3, #16
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a12      	ldr	r2, [pc, #72]	@ (8007aac <TIM_OC5_SetConfig+0x9c>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d003      	beq.n	8007a6e <TIM_OC5_SetConfig+0x5e>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	4a11      	ldr	r2, [pc, #68]	@ (8007ab0 <TIM_OC5_SetConfig+0xa0>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d109      	bne.n	8007a82 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a74:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	695b      	ldr	r3, [r3, #20]
 8007a7a:	021b      	lsls	r3, r3, #8
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	697a      	ldr	r2, [r7, #20]
 8007a86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	68fa      	ldr	r2, [r7, #12]
 8007a8c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	685a      	ldr	r2, [r3, #4]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	693a      	ldr	r2, [r7, #16]
 8007a9a:	621a      	str	r2, [r3, #32]
}
 8007a9c:	bf00      	nop
 8007a9e:	371c      	adds	r7, #28
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr
 8007aa8:	fffeff8f 	.word	0xfffeff8f
 8007aac:	40010000 	.word	0x40010000
 8007ab0:	40010400 	.word	0x40010400

08007ab4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b087      	sub	sp, #28
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
 8007abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6a1b      	ldr	r3, [r3, #32]
 8007ac2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6a1b      	ldr	r3, [r3, #32]
 8007ac8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	4b1c      	ldr	r3, [pc, #112]	@ (8007b50 <TIM_OC6_SetConfig+0x9c>)
 8007ae0:	4013      	ands	r3, r2
 8007ae2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	021b      	lsls	r3, r3, #8
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007af6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	051b      	lsls	r3, r3, #20
 8007afe:	693a      	ldr	r2, [r7, #16]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a13      	ldr	r2, [pc, #76]	@ (8007b54 <TIM_OC6_SetConfig+0xa0>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d003      	beq.n	8007b14 <TIM_OC6_SetConfig+0x60>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	4a12      	ldr	r2, [pc, #72]	@ (8007b58 <TIM_OC6_SetConfig+0xa4>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d109      	bne.n	8007b28 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007b1a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	695b      	ldr	r3, [r3, #20]
 8007b20:	029b      	lsls	r3, r3, #10
 8007b22:	697a      	ldr	r2, [r7, #20]
 8007b24:	4313      	orrs	r3, r2
 8007b26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	697a      	ldr	r2, [r7, #20]
 8007b2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	68fa      	ldr	r2, [r7, #12]
 8007b32:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	685a      	ldr	r2, [r3, #4]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	693a      	ldr	r2, [r7, #16]
 8007b40:	621a      	str	r2, [r3, #32]
}
 8007b42:	bf00      	nop
 8007b44:	371c      	adds	r7, #28
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop
 8007b50:	feff8fff 	.word	0xfeff8fff
 8007b54:	40010000 	.word	0x40010000
 8007b58:	40010400 	.word	0x40010400

08007b5c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b086      	sub	sp, #24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b66:	2300      	movs	r3, #0
 8007b68:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b78:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	693a      	ldr	r2, [r7, #16]
 8007b80:	4313      	orrs	r3, r2
 8007b82:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	4b3e      	ldr	r3, [pc, #248]	@ (8007c80 <TIM_SlaveTimer_SetConfig+0x124>)
 8007b88:	4013      	ands	r3, r2
 8007b8a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	693a      	ldr	r2, [r7, #16]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	693a      	ldr	r2, [r7, #16]
 8007b9c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	2b70      	cmp	r3, #112	@ 0x70
 8007ba4:	d01a      	beq.n	8007bdc <TIM_SlaveTimer_SetConfig+0x80>
 8007ba6:	2b70      	cmp	r3, #112	@ 0x70
 8007ba8:	d860      	bhi.n	8007c6c <TIM_SlaveTimer_SetConfig+0x110>
 8007baa:	2b60      	cmp	r3, #96	@ 0x60
 8007bac:	d054      	beq.n	8007c58 <TIM_SlaveTimer_SetConfig+0xfc>
 8007bae:	2b60      	cmp	r3, #96	@ 0x60
 8007bb0:	d85c      	bhi.n	8007c6c <TIM_SlaveTimer_SetConfig+0x110>
 8007bb2:	2b50      	cmp	r3, #80	@ 0x50
 8007bb4:	d046      	beq.n	8007c44 <TIM_SlaveTimer_SetConfig+0xe8>
 8007bb6:	2b50      	cmp	r3, #80	@ 0x50
 8007bb8:	d858      	bhi.n	8007c6c <TIM_SlaveTimer_SetConfig+0x110>
 8007bba:	2b40      	cmp	r3, #64	@ 0x40
 8007bbc:	d019      	beq.n	8007bf2 <TIM_SlaveTimer_SetConfig+0x96>
 8007bbe:	2b40      	cmp	r3, #64	@ 0x40
 8007bc0:	d854      	bhi.n	8007c6c <TIM_SlaveTimer_SetConfig+0x110>
 8007bc2:	2b30      	cmp	r3, #48	@ 0x30
 8007bc4:	d055      	beq.n	8007c72 <TIM_SlaveTimer_SetConfig+0x116>
 8007bc6:	2b30      	cmp	r3, #48	@ 0x30
 8007bc8:	d850      	bhi.n	8007c6c <TIM_SlaveTimer_SetConfig+0x110>
 8007bca:	2b20      	cmp	r3, #32
 8007bcc:	d051      	beq.n	8007c72 <TIM_SlaveTimer_SetConfig+0x116>
 8007bce:	2b20      	cmp	r3, #32
 8007bd0:	d84c      	bhi.n	8007c6c <TIM_SlaveTimer_SetConfig+0x110>
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d04d      	beq.n	8007c72 <TIM_SlaveTimer_SetConfig+0x116>
 8007bd6:	2b10      	cmp	r3, #16
 8007bd8:	d04b      	beq.n	8007c72 <TIM_SlaveTimer_SetConfig+0x116>
 8007bda:	e047      	b.n	8007c6c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007bec:	f000 f8a9 	bl	8007d42 <TIM_ETR_SetConfig>
      break;
 8007bf0:	e040      	b.n	8007c74 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2b05      	cmp	r3, #5
 8007bf8:	d101      	bne.n	8007bfe <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e03b      	b.n	8007c76 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	6a1b      	ldr	r3, [r3, #32]
 8007c04:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	6a1a      	ldr	r2, [r3, #32]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f022 0201 	bic.w	r2, r2, #1
 8007c14:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	699b      	ldr	r3, [r3, #24]
 8007c1c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c24:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	691b      	ldr	r3, [r3, #16]
 8007c2a:	011b      	lsls	r3, r3, #4
 8007c2c:	68ba      	ldr	r2, [r7, #8]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	68ba      	ldr	r2, [r7, #8]
 8007c38:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	68fa      	ldr	r2, [r7, #12]
 8007c40:	621a      	str	r2, [r3, #32]
      break;
 8007c42:	e017      	b.n	8007c74 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c50:	461a      	mov	r2, r3
 8007c52:	f000 f817 	bl	8007c84 <TIM_TI1_ConfigInputStage>
      break;
 8007c56:	e00d      	b.n	8007c74 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c64:	461a      	mov	r2, r3
 8007c66:	f000 f83c 	bl	8007ce2 <TIM_TI2_ConfigInputStage>
      break;
 8007c6a:	e003      	b.n	8007c74 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	75fb      	strb	r3, [r7, #23]
      break;
 8007c70:	e000      	b.n	8007c74 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8007c72:	bf00      	nop
  }

  return status;
 8007c74:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3718      	adds	r7, #24
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	fffefff8 	.word	0xfffefff8

08007c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b087      	sub	sp, #28
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6a1b      	ldr	r3, [r3, #32]
 8007c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6a1b      	ldr	r3, [r3, #32]
 8007c9a:	f023 0201 	bic.w	r2, r3, #1
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	699b      	ldr	r3, [r3, #24]
 8007ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	011b      	lsls	r3, r3, #4
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	f023 030a 	bic.w	r3, r3, #10
 8007cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	693a      	ldr	r2, [r7, #16]
 8007cce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	697a      	ldr	r2, [r7, #20]
 8007cd4:	621a      	str	r2, [r3, #32]
}
 8007cd6:	bf00      	nop
 8007cd8:	371c      	adds	r7, #28
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr

08007ce2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ce2:	b480      	push	{r7}
 8007ce4:	b087      	sub	sp, #28
 8007ce6:	af00      	add	r7, sp, #0
 8007ce8:	60f8      	str	r0, [r7, #12]
 8007cea:	60b9      	str	r1, [r7, #8]
 8007cec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	6a1b      	ldr	r3, [r3, #32]
 8007cf2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6a1b      	ldr	r3, [r3, #32]
 8007cf8:	f023 0210 	bic.w	r2, r3, #16
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	699b      	ldr	r3, [r3, #24]
 8007d04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007d0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	031b      	lsls	r3, r3, #12
 8007d12:	693a      	ldr	r2, [r7, #16]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007d1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	011b      	lsls	r3, r3, #4
 8007d24:	697a      	ldr	r2, [r7, #20]
 8007d26:	4313      	orrs	r3, r2
 8007d28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	693a      	ldr	r2, [r7, #16]
 8007d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	697a      	ldr	r2, [r7, #20]
 8007d34:	621a      	str	r2, [r3, #32]
}
 8007d36:	bf00      	nop
 8007d38:	371c      	adds	r7, #28
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d42:	b480      	push	{r7}
 8007d44:	b087      	sub	sp, #28
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	60f8      	str	r0, [r7, #12]
 8007d4a:	60b9      	str	r1, [r7, #8]
 8007d4c:	607a      	str	r2, [r7, #4]
 8007d4e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d5c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	021a      	lsls	r2, r3, #8
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	431a      	orrs	r2, r3
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	697a      	ldr	r2, [r7, #20]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	609a      	str	r2, [r3, #8]
}
 8007d76:	bf00      	nop
 8007d78:	371c      	adds	r7, #28
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr

08007d82 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007d82:	b480      	push	{r7}
 8007d84:	b087      	sub	sp, #28
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	60f8      	str	r0, [r7, #12]
 8007d8a:	60b9      	str	r1, [r7, #8]
 8007d8c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	f003 031f 	and.w	r3, r3, #31
 8007d94:	2201      	movs	r2, #1
 8007d96:	fa02 f303 	lsl.w	r3, r2, r3
 8007d9a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6a1a      	ldr	r2, [r3, #32]
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	43db      	mvns	r3, r3
 8007da4:	401a      	ands	r2, r3
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	6a1a      	ldr	r2, [r3, #32]
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	f003 031f 	and.w	r3, r3, #31
 8007db4:	6879      	ldr	r1, [r7, #4]
 8007db6:	fa01 f303 	lsl.w	r3, r1, r3
 8007dba:	431a      	orrs	r2, r3
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	621a      	str	r2, [r3, #32]
}
 8007dc0:	bf00      	nop
 8007dc2:	371c      	adds	r7, #28
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b085      	sub	sp, #20
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d101      	bne.n	8007de4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007de0:	2302      	movs	r3, #2
 8007de2:	e06d      	b.n	8007ec0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2202      	movs	r2, #2
 8007df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a30      	ldr	r2, [pc, #192]	@ (8007ecc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d004      	beq.n	8007e18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a2f      	ldr	r2, [pc, #188]	@ (8007ed0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d108      	bne.n	8007e2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007e1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68fa      	ldr	r2, [r7, #12]
 8007e42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a20      	ldr	r2, [pc, #128]	@ (8007ecc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d022      	beq.n	8007e94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e56:	d01d      	beq.n	8007e94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a1d      	ldr	r2, [pc, #116]	@ (8007ed4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d018      	beq.n	8007e94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a1c      	ldr	r2, [pc, #112]	@ (8007ed8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d013      	beq.n	8007e94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a1a      	ldr	r2, [pc, #104]	@ (8007edc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d00e      	beq.n	8007e94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a15      	ldr	r2, [pc, #84]	@ (8007ed0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d009      	beq.n	8007e94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a16      	ldr	r2, [pc, #88]	@ (8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d004      	beq.n	8007e94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a15      	ldr	r2, [pc, #84]	@ (8007ee4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d10c      	bne.n	8007eae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e9a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	68ba      	ldr	r2, [r7, #8]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	68ba      	ldr	r2, [r7, #8]
 8007eac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007ebe:	2300      	movs	r3, #0
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3714      	adds	r7, #20
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr
 8007ecc:	40010000 	.word	0x40010000
 8007ed0:	40010400 	.word	0x40010400
 8007ed4:	40000400 	.word	0x40000400
 8007ed8:	40000800 	.word	0x40000800
 8007edc:	40000c00 	.word	0x40000c00
 8007ee0:	40014000 	.word	0x40014000
 8007ee4:	40001800 	.word	0x40001800

08007ee8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ef0:	bf00      	nop
 8007ef2:	370c      	adds	r7, #12
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b083      	sub	sp, #12
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f04:	bf00      	nop
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007f18:	bf00      	nop
 8007f1a:	370c      	adds	r7, #12
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e040      	b.n	8007fb8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d106      	bne.n	8007f4c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2200      	movs	r2, #0
 8007f42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f7fa f9d2 	bl	80022f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2224      	movs	r2, #36	@ 0x24
 8007f50:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f022 0201 	bic.w	r2, r2, #1
 8007f60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d002      	beq.n	8007f70 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 fa8c 	bl	8008488 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f000 f825 	bl	8007fc0 <UART_SetConfig>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d101      	bne.n	8007f80 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e01b      	b.n	8007fb8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	685a      	ldr	r2, [r3, #4]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007f8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	689a      	ldr	r2, [r3, #8]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007f9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f042 0201 	orr.w	r2, r2, #1
 8007fae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f000 fb0b 	bl	80085cc <UART_CheckIdleState>
 8007fb6:	4603      	mov	r3, r0
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3708      	adds	r7, #8
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b088      	sub	sp, #32
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	689a      	ldr	r2, [r3, #8]
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	691b      	ldr	r3, [r3, #16]
 8007fd4:	431a      	orrs	r2, r3
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	431a      	orrs	r2, r3
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	69db      	ldr	r3, [r3, #28]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	4ba6      	ldr	r3, [pc, #664]	@ (8008284 <UART_SetConfig+0x2c4>)
 8007fec:	4013      	ands	r3, r2
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	6812      	ldr	r2, [r2, #0]
 8007ff2:	6979      	ldr	r1, [r7, #20]
 8007ff4:	430b      	orrs	r3, r1
 8007ff6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	68da      	ldr	r2, [r3, #12]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	430a      	orrs	r2, r1
 800800c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	699b      	ldr	r3, [r3, #24]
 8008012:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a1b      	ldr	r3, [r3, #32]
 8008018:	697a      	ldr	r2, [r7, #20]
 800801a:	4313      	orrs	r3, r2
 800801c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	689b      	ldr	r3, [r3, #8]
 8008024:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	697a      	ldr	r2, [r7, #20]
 800802e:	430a      	orrs	r2, r1
 8008030:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a94      	ldr	r2, [pc, #592]	@ (8008288 <UART_SetConfig+0x2c8>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d120      	bne.n	800807e <UART_SetConfig+0xbe>
 800803c:	4b93      	ldr	r3, [pc, #588]	@ (800828c <UART_SetConfig+0x2cc>)
 800803e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008042:	f003 0303 	and.w	r3, r3, #3
 8008046:	2b03      	cmp	r3, #3
 8008048:	d816      	bhi.n	8008078 <UART_SetConfig+0xb8>
 800804a:	a201      	add	r2, pc, #4	@ (adr r2, 8008050 <UART_SetConfig+0x90>)
 800804c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008050:	08008061 	.word	0x08008061
 8008054:	0800806d 	.word	0x0800806d
 8008058:	08008067 	.word	0x08008067
 800805c:	08008073 	.word	0x08008073
 8008060:	2301      	movs	r3, #1
 8008062:	77fb      	strb	r3, [r7, #31]
 8008064:	e150      	b.n	8008308 <UART_SetConfig+0x348>
 8008066:	2302      	movs	r3, #2
 8008068:	77fb      	strb	r3, [r7, #31]
 800806a:	e14d      	b.n	8008308 <UART_SetConfig+0x348>
 800806c:	2304      	movs	r3, #4
 800806e:	77fb      	strb	r3, [r7, #31]
 8008070:	e14a      	b.n	8008308 <UART_SetConfig+0x348>
 8008072:	2308      	movs	r3, #8
 8008074:	77fb      	strb	r3, [r7, #31]
 8008076:	e147      	b.n	8008308 <UART_SetConfig+0x348>
 8008078:	2310      	movs	r3, #16
 800807a:	77fb      	strb	r3, [r7, #31]
 800807c:	e144      	b.n	8008308 <UART_SetConfig+0x348>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a83      	ldr	r2, [pc, #524]	@ (8008290 <UART_SetConfig+0x2d0>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d132      	bne.n	80080ee <UART_SetConfig+0x12e>
 8008088:	4b80      	ldr	r3, [pc, #512]	@ (800828c <UART_SetConfig+0x2cc>)
 800808a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800808e:	f003 030c 	and.w	r3, r3, #12
 8008092:	2b0c      	cmp	r3, #12
 8008094:	d828      	bhi.n	80080e8 <UART_SetConfig+0x128>
 8008096:	a201      	add	r2, pc, #4	@ (adr r2, 800809c <UART_SetConfig+0xdc>)
 8008098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800809c:	080080d1 	.word	0x080080d1
 80080a0:	080080e9 	.word	0x080080e9
 80080a4:	080080e9 	.word	0x080080e9
 80080a8:	080080e9 	.word	0x080080e9
 80080ac:	080080dd 	.word	0x080080dd
 80080b0:	080080e9 	.word	0x080080e9
 80080b4:	080080e9 	.word	0x080080e9
 80080b8:	080080e9 	.word	0x080080e9
 80080bc:	080080d7 	.word	0x080080d7
 80080c0:	080080e9 	.word	0x080080e9
 80080c4:	080080e9 	.word	0x080080e9
 80080c8:	080080e9 	.word	0x080080e9
 80080cc:	080080e3 	.word	0x080080e3
 80080d0:	2300      	movs	r3, #0
 80080d2:	77fb      	strb	r3, [r7, #31]
 80080d4:	e118      	b.n	8008308 <UART_SetConfig+0x348>
 80080d6:	2302      	movs	r3, #2
 80080d8:	77fb      	strb	r3, [r7, #31]
 80080da:	e115      	b.n	8008308 <UART_SetConfig+0x348>
 80080dc:	2304      	movs	r3, #4
 80080de:	77fb      	strb	r3, [r7, #31]
 80080e0:	e112      	b.n	8008308 <UART_SetConfig+0x348>
 80080e2:	2308      	movs	r3, #8
 80080e4:	77fb      	strb	r3, [r7, #31]
 80080e6:	e10f      	b.n	8008308 <UART_SetConfig+0x348>
 80080e8:	2310      	movs	r3, #16
 80080ea:	77fb      	strb	r3, [r7, #31]
 80080ec:	e10c      	b.n	8008308 <UART_SetConfig+0x348>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a68      	ldr	r2, [pc, #416]	@ (8008294 <UART_SetConfig+0x2d4>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d120      	bne.n	800813a <UART_SetConfig+0x17a>
 80080f8:	4b64      	ldr	r3, [pc, #400]	@ (800828c <UART_SetConfig+0x2cc>)
 80080fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080fe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008102:	2b30      	cmp	r3, #48	@ 0x30
 8008104:	d013      	beq.n	800812e <UART_SetConfig+0x16e>
 8008106:	2b30      	cmp	r3, #48	@ 0x30
 8008108:	d814      	bhi.n	8008134 <UART_SetConfig+0x174>
 800810a:	2b20      	cmp	r3, #32
 800810c:	d009      	beq.n	8008122 <UART_SetConfig+0x162>
 800810e:	2b20      	cmp	r3, #32
 8008110:	d810      	bhi.n	8008134 <UART_SetConfig+0x174>
 8008112:	2b00      	cmp	r3, #0
 8008114:	d002      	beq.n	800811c <UART_SetConfig+0x15c>
 8008116:	2b10      	cmp	r3, #16
 8008118:	d006      	beq.n	8008128 <UART_SetConfig+0x168>
 800811a:	e00b      	b.n	8008134 <UART_SetConfig+0x174>
 800811c:	2300      	movs	r3, #0
 800811e:	77fb      	strb	r3, [r7, #31]
 8008120:	e0f2      	b.n	8008308 <UART_SetConfig+0x348>
 8008122:	2302      	movs	r3, #2
 8008124:	77fb      	strb	r3, [r7, #31]
 8008126:	e0ef      	b.n	8008308 <UART_SetConfig+0x348>
 8008128:	2304      	movs	r3, #4
 800812a:	77fb      	strb	r3, [r7, #31]
 800812c:	e0ec      	b.n	8008308 <UART_SetConfig+0x348>
 800812e:	2308      	movs	r3, #8
 8008130:	77fb      	strb	r3, [r7, #31]
 8008132:	e0e9      	b.n	8008308 <UART_SetConfig+0x348>
 8008134:	2310      	movs	r3, #16
 8008136:	77fb      	strb	r3, [r7, #31]
 8008138:	e0e6      	b.n	8008308 <UART_SetConfig+0x348>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a56      	ldr	r2, [pc, #344]	@ (8008298 <UART_SetConfig+0x2d8>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d120      	bne.n	8008186 <UART_SetConfig+0x1c6>
 8008144:	4b51      	ldr	r3, [pc, #324]	@ (800828c <UART_SetConfig+0x2cc>)
 8008146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800814a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800814e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008150:	d013      	beq.n	800817a <UART_SetConfig+0x1ba>
 8008152:	2bc0      	cmp	r3, #192	@ 0xc0
 8008154:	d814      	bhi.n	8008180 <UART_SetConfig+0x1c0>
 8008156:	2b80      	cmp	r3, #128	@ 0x80
 8008158:	d009      	beq.n	800816e <UART_SetConfig+0x1ae>
 800815a:	2b80      	cmp	r3, #128	@ 0x80
 800815c:	d810      	bhi.n	8008180 <UART_SetConfig+0x1c0>
 800815e:	2b00      	cmp	r3, #0
 8008160:	d002      	beq.n	8008168 <UART_SetConfig+0x1a8>
 8008162:	2b40      	cmp	r3, #64	@ 0x40
 8008164:	d006      	beq.n	8008174 <UART_SetConfig+0x1b4>
 8008166:	e00b      	b.n	8008180 <UART_SetConfig+0x1c0>
 8008168:	2300      	movs	r3, #0
 800816a:	77fb      	strb	r3, [r7, #31]
 800816c:	e0cc      	b.n	8008308 <UART_SetConfig+0x348>
 800816e:	2302      	movs	r3, #2
 8008170:	77fb      	strb	r3, [r7, #31]
 8008172:	e0c9      	b.n	8008308 <UART_SetConfig+0x348>
 8008174:	2304      	movs	r3, #4
 8008176:	77fb      	strb	r3, [r7, #31]
 8008178:	e0c6      	b.n	8008308 <UART_SetConfig+0x348>
 800817a:	2308      	movs	r3, #8
 800817c:	77fb      	strb	r3, [r7, #31]
 800817e:	e0c3      	b.n	8008308 <UART_SetConfig+0x348>
 8008180:	2310      	movs	r3, #16
 8008182:	77fb      	strb	r3, [r7, #31]
 8008184:	e0c0      	b.n	8008308 <UART_SetConfig+0x348>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a44      	ldr	r2, [pc, #272]	@ (800829c <UART_SetConfig+0x2dc>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d125      	bne.n	80081dc <UART_SetConfig+0x21c>
 8008190:	4b3e      	ldr	r3, [pc, #248]	@ (800828c <UART_SetConfig+0x2cc>)
 8008192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008196:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800819a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800819e:	d017      	beq.n	80081d0 <UART_SetConfig+0x210>
 80081a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081a4:	d817      	bhi.n	80081d6 <UART_SetConfig+0x216>
 80081a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081aa:	d00b      	beq.n	80081c4 <UART_SetConfig+0x204>
 80081ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081b0:	d811      	bhi.n	80081d6 <UART_SetConfig+0x216>
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d003      	beq.n	80081be <UART_SetConfig+0x1fe>
 80081b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081ba:	d006      	beq.n	80081ca <UART_SetConfig+0x20a>
 80081bc:	e00b      	b.n	80081d6 <UART_SetConfig+0x216>
 80081be:	2300      	movs	r3, #0
 80081c0:	77fb      	strb	r3, [r7, #31]
 80081c2:	e0a1      	b.n	8008308 <UART_SetConfig+0x348>
 80081c4:	2302      	movs	r3, #2
 80081c6:	77fb      	strb	r3, [r7, #31]
 80081c8:	e09e      	b.n	8008308 <UART_SetConfig+0x348>
 80081ca:	2304      	movs	r3, #4
 80081cc:	77fb      	strb	r3, [r7, #31]
 80081ce:	e09b      	b.n	8008308 <UART_SetConfig+0x348>
 80081d0:	2308      	movs	r3, #8
 80081d2:	77fb      	strb	r3, [r7, #31]
 80081d4:	e098      	b.n	8008308 <UART_SetConfig+0x348>
 80081d6:	2310      	movs	r3, #16
 80081d8:	77fb      	strb	r3, [r7, #31]
 80081da:	e095      	b.n	8008308 <UART_SetConfig+0x348>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a2f      	ldr	r2, [pc, #188]	@ (80082a0 <UART_SetConfig+0x2e0>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d125      	bne.n	8008232 <UART_SetConfig+0x272>
 80081e6:	4b29      	ldr	r3, [pc, #164]	@ (800828c <UART_SetConfig+0x2cc>)
 80081e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80081f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80081f4:	d017      	beq.n	8008226 <UART_SetConfig+0x266>
 80081f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80081fa:	d817      	bhi.n	800822c <UART_SetConfig+0x26c>
 80081fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008200:	d00b      	beq.n	800821a <UART_SetConfig+0x25a>
 8008202:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008206:	d811      	bhi.n	800822c <UART_SetConfig+0x26c>
 8008208:	2b00      	cmp	r3, #0
 800820a:	d003      	beq.n	8008214 <UART_SetConfig+0x254>
 800820c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008210:	d006      	beq.n	8008220 <UART_SetConfig+0x260>
 8008212:	e00b      	b.n	800822c <UART_SetConfig+0x26c>
 8008214:	2301      	movs	r3, #1
 8008216:	77fb      	strb	r3, [r7, #31]
 8008218:	e076      	b.n	8008308 <UART_SetConfig+0x348>
 800821a:	2302      	movs	r3, #2
 800821c:	77fb      	strb	r3, [r7, #31]
 800821e:	e073      	b.n	8008308 <UART_SetConfig+0x348>
 8008220:	2304      	movs	r3, #4
 8008222:	77fb      	strb	r3, [r7, #31]
 8008224:	e070      	b.n	8008308 <UART_SetConfig+0x348>
 8008226:	2308      	movs	r3, #8
 8008228:	77fb      	strb	r3, [r7, #31]
 800822a:	e06d      	b.n	8008308 <UART_SetConfig+0x348>
 800822c:	2310      	movs	r3, #16
 800822e:	77fb      	strb	r3, [r7, #31]
 8008230:	e06a      	b.n	8008308 <UART_SetConfig+0x348>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a1b      	ldr	r2, [pc, #108]	@ (80082a4 <UART_SetConfig+0x2e4>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d138      	bne.n	80082ae <UART_SetConfig+0x2ee>
 800823c:	4b13      	ldr	r3, [pc, #76]	@ (800828c <UART_SetConfig+0x2cc>)
 800823e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008242:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008246:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800824a:	d017      	beq.n	800827c <UART_SetConfig+0x2bc>
 800824c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008250:	d82a      	bhi.n	80082a8 <UART_SetConfig+0x2e8>
 8008252:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008256:	d00b      	beq.n	8008270 <UART_SetConfig+0x2b0>
 8008258:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800825c:	d824      	bhi.n	80082a8 <UART_SetConfig+0x2e8>
 800825e:	2b00      	cmp	r3, #0
 8008260:	d003      	beq.n	800826a <UART_SetConfig+0x2aa>
 8008262:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008266:	d006      	beq.n	8008276 <UART_SetConfig+0x2b6>
 8008268:	e01e      	b.n	80082a8 <UART_SetConfig+0x2e8>
 800826a:	2300      	movs	r3, #0
 800826c:	77fb      	strb	r3, [r7, #31]
 800826e:	e04b      	b.n	8008308 <UART_SetConfig+0x348>
 8008270:	2302      	movs	r3, #2
 8008272:	77fb      	strb	r3, [r7, #31]
 8008274:	e048      	b.n	8008308 <UART_SetConfig+0x348>
 8008276:	2304      	movs	r3, #4
 8008278:	77fb      	strb	r3, [r7, #31]
 800827a:	e045      	b.n	8008308 <UART_SetConfig+0x348>
 800827c:	2308      	movs	r3, #8
 800827e:	77fb      	strb	r3, [r7, #31]
 8008280:	e042      	b.n	8008308 <UART_SetConfig+0x348>
 8008282:	bf00      	nop
 8008284:	efff69f3 	.word	0xefff69f3
 8008288:	40011000 	.word	0x40011000
 800828c:	40023800 	.word	0x40023800
 8008290:	40004400 	.word	0x40004400
 8008294:	40004800 	.word	0x40004800
 8008298:	40004c00 	.word	0x40004c00
 800829c:	40005000 	.word	0x40005000
 80082a0:	40011400 	.word	0x40011400
 80082a4:	40007800 	.word	0x40007800
 80082a8:	2310      	movs	r3, #16
 80082aa:	77fb      	strb	r3, [r7, #31]
 80082ac:	e02c      	b.n	8008308 <UART_SetConfig+0x348>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a72      	ldr	r2, [pc, #456]	@ (800847c <UART_SetConfig+0x4bc>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d125      	bne.n	8008304 <UART_SetConfig+0x344>
 80082b8:	4b71      	ldr	r3, [pc, #452]	@ (8008480 <UART_SetConfig+0x4c0>)
 80082ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082be:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80082c2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80082c6:	d017      	beq.n	80082f8 <UART_SetConfig+0x338>
 80082c8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80082cc:	d817      	bhi.n	80082fe <UART_SetConfig+0x33e>
 80082ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082d2:	d00b      	beq.n	80082ec <UART_SetConfig+0x32c>
 80082d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082d8:	d811      	bhi.n	80082fe <UART_SetConfig+0x33e>
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d003      	beq.n	80082e6 <UART_SetConfig+0x326>
 80082de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80082e2:	d006      	beq.n	80082f2 <UART_SetConfig+0x332>
 80082e4:	e00b      	b.n	80082fe <UART_SetConfig+0x33e>
 80082e6:	2300      	movs	r3, #0
 80082e8:	77fb      	strb	r3, [r7, #31]
 80082ea:	e00d      	b.n	8008308 <UART_SetConfig+0x348>
 80082ec:	2302      	movs	r3, #2
 80082ee:	77fb      	strb	r3, [r7, #31]
 80082f0:	e00a      	b.n	8008308 <UART_SetConfig+0x348>
 80082f2:	2304      	movs	r3, #4
 80082f4:	77fb      	strb	r3, [r7, #31]
 80082f6:	e007      	b.n	8008308 <UART_SetConfig+0x348>
 80082f8:	2308      	movs	r3, #8
 80082fa:	77fb      	strb	r3, [r7, #31]
 80082fc:	e004      	b.n	8008308 <UART_SetConfig+0x348>
 80082fe:	2310      	movs	r3, #16
 8008300:	77fb      	strb	r3, [r7, #31]
 8008302:	e001      	b.n	8008308 <UART_SetConfig+0x348>
 8008304:	2310      	movs	r3, #16
 8008306:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	69db      	ldr	r3, [r3, #28]
 800830c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008310:	d15b      	bne.n	80083ca <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8008312:	7ffb      	ldrb	r3, [r7, #31]
 8008314:	2b08      	cmp	r3, #8
 8008316:	d828      	bhi.n	800836a <UART_SetConfig+0x3aa>
 8008318:	a201      	add	r2, pc, #4	@ (adr r2, 8008320 <UART_SetConfig+0x360>)
 800831a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800831e:	bf00      	nop
 8008320:	08008345 	.word	0x08008345
 8008324:	0800834d 	.word	0x0800834d
 8008328:	08008355 	.word	0x08008355
 800832c:	0800836b 	.word	0x0800836b
 8008330:	0800835b 	.word	0x0800835b
 8008334:	0800836b 	.word	0x0800836b
 8008338:	0800836b 	.word	0x0800836b
 800833c:	0800836b 	.word	0x0800836b
 8008340:	08008363 	.word	0x08008363
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008344:	f7fd ffc6 	bl	80062d4 <HAL_RCC_GetPCLK1Freq>
 8008348:	61b8      	str	r0, [r7, #24]
        break;
 800834a:	e013      	b.n	8008374 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800834c:	f7fd ffd6 	bl	80062fc <HAL_RCC_GetPCLK2Freq>
 8008350:	61b8      	str	r0, [r7, #24]
        break;
 8008352:	e00f      	b.n	8008374 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008354:	4b4b      	ldr	r3, [pc, #300]	@ (8008484 <UART_SetConfig+0x4c4>)
 8008356:	61bb      	str	r3, [r7, #24]
        break;
 8008358:	e00c      	b.n	8008374 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800835a:	f7fd fee9 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 800835e:	61b8      	str	r0, [r7, #24]
        break;
 8008360:	e008      	b.n	8008374 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008362:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008366:	61bb      	str	r3, [r7, #24]
        break;
 8008368:	e004      	b.n	8008374 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800836a:	2300      	movs	r3, #0
 800836c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	77bb      	strb	r3, [r7, #30]
        break;
 8008372:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008374:	69bb      	ldr	r3, [r7, #24]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d074      	beq.n	8008464 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800837a:	69bb      	ldr	r3, [r7, #24]
 800837c:	005a      	lsls	r2, r3, #1
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	085b      	lsrs	r3, r3, #1
 8008384:	441a      	add	r2, r3
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	fbb2 f3f3 	udiv	r3, r2, r3
 800838e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	2b0f      	cmp	r3, #15
 8008394:	d916      	bls.n	80083c4 <UART_SetConfig+0x404>
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800839c:	d212      	bcs.n	80083c4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	b29b      	uxth	r3, r3
 80083a2:	f023 030f 	bic.w	r3, r3, #15
 80083a6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	085b      	lsrs	r3, r3, #1
 80083ac:	b29b      	uxth	r3, r3
 80083ae:	f003 0307 	and.w	r3, r3, #7
 80083b2:	b29a      	uxth	r2, r3
 80083b4:	89fb      	ldrh	r3, [r7, #14]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	89fa      	ldrh	r2, [r7, #14]
 80083c0:	60da      	str	r2, [r3, #12]
 80083c2:	e04f      	b.n	8008464 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	77bb      	strb	r3, [r7, #30]
 80083c8:	e04c      	b.n	8008464 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80083ca:	7ffb      	ldrb	r3, [r7, #31]
 80083cc:	2b08      	cmp	r3, #8
 80083ce:	d828      	bhi.n	8008422 <UART_SetConfig+0x462>
 80083d0:	a201      	add	r2, pc, #4	@ (adr r2, 80083d8 <UART_SetConfig+0x418>)
 80083d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083d6:	bf00      	nop
 80083d8:	080083fd 	.word	0x080083fd
 80083dc:	08008405 	.word	0x08008405
 80083e0:	0800840d 	.word	0x0800840d
 80083e4:	08008423 	.word	0x08008423
 80083e8:	08008413 	.word	0x08008413
 80083ec:	08008423 	.word	0x08008423
 80083f0:	08008423 	.word	0x08008423
 80083f4:	08008423 	.word	0x08008423
 80083f8:	0800841b 	.word	0x0800841b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80083fc:	f7fd ff6a 	bl	80062d4 <HAL_RCC_GetPCLK1Freq>
 8008400:	61b8      	str	r0, [r7, #24]
        break;
 8008402:	e013      	b.n	800842c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008404:	f7fd ff7a 	bl	80062fc <HAL_RCC_GetPCLK2Freq>
 8008408:	61b8      	str	r0, [r7, #24]
        break;
 800840a:	e00f      	b.n	800842c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800840c:	4b1d      	ldr	r3, [pc, #116]	@ (8008484 <UART_SetConfig+0x4c4>)
 800840e:	61bb      	str	r3, [r7, #24]
        break;
 8008410:	e00c      	b.n	800842c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008412:	f7fd fe8d 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 8008416:	61b8      	str	r0, [r7, #24]
        break;
 8008418:	e008      	b.n	800842c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800841a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800841e:	61bb      	str	r3, [r7, #24]
        break;
 8008420:	e004      	b.n	800842c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8008422:	2300      	movs	r3, #0
 8008424:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008426:	2301      	movs	r3, #1
 8008428:	77bb      	strb	r3, [r7, #30]
        break;
 800842a:	bf00      	nop
    }

    if (pclk != 0U)
 800842c:	69bb      	ldr	r3, [r7, #24]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d018      	beq.n	8008464 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	085a      	lsrs	r2, r3, #1
 8008438:	69bb      	ldr	r3, [r7, #24]
 800843a:	441a      	add	r2, r3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	fbb2 f3f3 	udiv	r3, r2, r3
 8008444:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	2b0f      	cmp	r3, #15
 800844a:	d909      	bls.n	8008460 <UART_SetConfig+0x4a0>
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008452:	d205      	bcs.n	8008460 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	b29a      	uxth	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	60da      	str	r2, [r3, #12]
 800845e:	e001      	b.n	8008464 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008460:	2301      	movs	r3, #1
 8008462:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2200      	movs	r2, #0
 800846e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008470:	7fbb      	ldrb	r3, [r7, #30]
}
 8008472:	4618      	mov	r0, r3
 8008474:	3720      	adds	r7, #32
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop
 800847c:	40007c00 	.word	0x40007c00
 8008480:	40023800 	.word	0x40023800
 8008484:	00f42400 	.word	0x00f42400

08008488 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008494:	f003 0308 	and.w	r3, r3, #8
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00a      	beq.n	80084b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	685b      	ldr	r3, [r3, #4]
 80084a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	430a      	orrs	r2, r1
 80084b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b6:	f003 0301 	and.w	r3, r3, #1
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00a      	beq.n	80084d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	430a      	orrs	r2, r1
 80084d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d8:	f003 0302 	and.w	r3, r3, #2
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d00a      	beq.n	80084f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	430a      	orrs	r2, r1
 80084f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084fa:	f003 0304 	and.w	r3, r3, #4
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d00a      	beq.n	8008518 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	430a      	orrs	r2, r1
 8008516:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800851c:	f003 0310 	and.w	r3, r3, #16
 8008520:	2b00      	cmp	r3, #0
 8008522:	d00a      	beq.n	800853a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	430a      	orrs	r2, r1
 8008538:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800853e:	f003 0320 	and.w	r3, r3, #32
 8008542:	2b00      	cmp	r3, #0
 8008544:	d00a      	beq.n	800855c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	689b      	ldr	r3, [r3, #8]
 800854c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	430a      	orrs	r2, r1
 800855a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008564:	2b00      	cmp	r3, #0
 8008566:	d01a      	beq.n	800859e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	430a      	orrs	r2, r1
 800857c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008582:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008586:	d10a      	bne.n	800859e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	430a      	orrs	r2, r1
 800859c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d00a      	beq.n	80085c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	430a      	orrs	r2, r1
 80085be:	605a      	str	r2, [r3, #4]
  }
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b08c      	sub	sp, #48	@ 0x30
 80085d0:	af02      	add	r7, sp, #8
 80085d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2200      	movs	r2, #0
 80085d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80085dc:	f7fa f9d6 	bl	800298c <HAL_GetTick>
 80085e0:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f003 0308 	and.w	r3, r3, #8
 80085ec:	2b08      	cmp	r3, #8
 80085ee:	d12e      	bne.n	800864e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80085f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80085f4:	9300      	str	r3, [sp, #0]
 80085f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f8:	2200      	movs	r2, #0
 80085fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 f83b 	bl	800867a <UART_WaitOnFlagUntilTimeout>
 8008604:	4603      	mov	r3, r0
 8008606:	2b00      	cmp	r3, #0
 8008608:	d021      	beq.n	800864e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	e853 3f00 	ldrex	r3, [r3]
 8008616:	60fb      	str	r3, [r7, #12]
   return(result);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800861e:	623b      	str	r3, [r7, #32]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	461a      	mov	r2, r3
 8008626:	6a3b      	ldr	r3, [r7, #32]
 8008628:	61fb      	str	r3, [r7, #28]
 800862a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862c:	69b9      	ldr	r1, [r7, #24]
 800862e:	69fa      	ldr	r2, [r7, #28]
 8008630:	e841 2300 	strex	r3, r2, [r1]
 8008634:	617b      	str	r3, [r7, #20]
   return(result);
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d1e6      	bne.n	800860a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2220      	movs	r2, #32
 8008640:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800864a:	2303      	movs	r3, #3
 800864c:	e011      	b.n	8008672 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2220      	movs	r2, #32
 8008652:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2220      	movs	r2, #32
 8008658:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2200      	movs	r2, #0
 8008660:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2200      	movs	r2, #0
 800866c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008670:	2300      	movs	r3, #0
}
 8008672:	4618      	mov	r0, r3
 8008674:	3728      	adds	r7, #40	@ 0x28
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}

0800867a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800867a:	b580      	push	{r7, lr}
 800867c:	b084      	sub	sp, #16
 800867e:	af00      	add	r7, sp, #0
 8008680:	60f8      	str	r0, [r7, #12]
 8008682:	60b9      	str	r1, [r7, #8]
 8008684:	603b      	str	r3, [r7, #0]
 8008686:	4613      	mov	r3, r2
 8008688:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800868a:	e04f      	b.n	800872c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800868c:	69bb      	ldr	r3, [r7, #24]
 800868e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008692:	d04b      	beq.n	800872c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008694:	f7fa f97a 	bl	800298c <HAL_GetTick>
 8008698:	4602      	mov	r2, r0
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	1ad3      	subs	r3, r2, r3
 800869e:	69ba      	ldr	r2, [r7, #24]
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d302      	bcc.n	80086aa <UART_WaitOnFlagUntilTimeout+0x30>
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d101      	bne.n	80086ae <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80086aa:	2303      	movs	r3, #3
 80086ac:	e04e      	b.n	800874c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f003 0304 	and.w	r3, r3, #4
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d037      	beq.n	800872c <UART_WaitOnFlagUntilTimeout+0xb2>
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	2b80      	cmp	r3, #128	@ 0x80
 80086c0:	d034      	beq.n	800872c <UART_WaitOnFlagUntilTimeout+0xb2>
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	2b40      	cmp	r3, #64	@ 0x40
 80086c6:	d031      	beq.n	800872c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	69db      	ldr	r3, [r3, #28]
 80086ce:	f003 0308 	and.w	r3, r3, #8
 80086d2:	2b08      	cmp	r3, #8
 80086d4:	d110      	bne.n	80086f8 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	2208      	movs	r2, #8
 80086dc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086de:	68f8      	ldr	r0, [r7, #12]
 80086e0:	f000 f838 	bl	8008754 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2208      	movs	r2, #8
 80086e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	e029      	b.n	800874c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	69db      	ldr	r3, [r3, #28]
 80086fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008702:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008706:	d111      	bne.n	800872c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008710:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008712:	68f8      	ldr	r0, [r7, #12]
 8008714:	f000 f81e 	bl	8008754 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2220      	movs	r2, #32
 800871c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2200      	movs	r2, #0
 8008724:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008728:	2303      	movs	r3, #3
 800872a:	e00f      	b.n	800874c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	69da      	ldr	r2, [r3, #28]
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	4013      	ands	r3, r2
 8008736:	68ba      	ldr	r2, [r7, #8]
 8008738:	429a      	cmp	r2, r3
 800873a:	bf0c      	ite	eq
 800873c:	2301      	moveq	r3, #1
 800873e:	2300      	movne	r3, #0
 8008740:	b2db      	uxtb	r3, r3
 8008742:	461a      	mov	r2, r3
 8008744:	79fb      	ldrb	r3, [r7, #7]
 8008746:	429a      	cmp	r2, r3
 8008748:	d0a0      	beq.n	800868c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	3710      	adds	r7, #16
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008754:	b480      	push	{r7}
 8008756:	b095      	sub	sp, #84	@ 0x54
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008764:	e853 3f00 	ldrex	r3, [r3]
 8008768:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800876a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008770:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	461a      	mov	r2, r3
 8008778:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800877a:	643b      	str	r3, [r7, #64]	@ 0x40
 800877c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008780:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008782:	e841 2300 	strex	r3, r2, [r1]
 8008786:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800878a:	2b00      	cmp	r3, #0
 800878c:	d1e6      	bne.n	800875c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	3308      	adds	r3, #8
 8008794:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008796:	6a3b      	ldr	r3, [r7, #32]
 8008798:	e853 3f00 	ldrex	r3, [r3]
 800879c:	61fb      	str	r3, [r7, #28]
   return(result);
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	f023 0301 	bic.w	r3, r3, #1
 80087a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	3308      	adds	r3, #8
 80087ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087b6:	e841 2300 	strex	r3, r2, [r1]
 80087ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d1e5      	bne.n	800878e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d118      	bne.n	80087fc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	e853 3f00 	ldrex	r3, [r3]
 80087d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	f023 0310 	bic.w	r3, r3, #16
 80087de:	647b      	str	r3, [r7, #68]	@ 0x44
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	461a      	mov	r2, r3
 80087e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087e8:	61bb      	str	r3, [r7, #24]
 80087ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ec:	6979      	ldr	r1, [r7, #20]
 80087ee:	69ba      	ldr	r2, [r7, #24]
 80087f0:	e841 2300 	strex	r3, r2, [r1]
 80087f4:	613b      	str	r3, [r7, #16]
   return(result);
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d1e6      	bne.n	80087ca <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2220      	movs	r2, #32
 8008800:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2200      	movs	r2, #0
 8008808:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2200      	movs	r2, #0
 800880e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008810:	bf00      	nop
 8008812:	3754      	adds	r7, #84	@ 0x54
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d121      	bne.n	8008872 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	4b27      	ldr	r3, [pc, #156]	@ (80088d0 <FMC_SDRAM_Init+0xb4>)
 8008834:	4013      	ands	r3, r2
 8008836:	683a      	ldr	r2, [r7, #0]
 8008838:	6851      	ldr	r1, [r2, #4]
 800883a:	683a      	ldr	r2, [r7, #0]
 800883c:	6892      	ldr	r2, [r2, #8]
 800883e:	4311      	orrs	r1, r2
 8008840:	683a      	ldr	r2, [r7, #0]
 8008842:	68d2      	ldr	r2, [r2, #12]
 8008844:	4311      	orrs	r1, r2
 8008846:	683a      	ldr	r2, [r7, #0]
 8008848:	6912      	ldr	r2, [r2, #16]
 800884a:	4311      	orrs	r1, r2
 800884c:	683a      	ldr	r2, [r7, #0]
 800884e:	6952      	ldr	r2, [r2, #20]
 8008850:	4311      	orrs	r1, r2
 8008852:	683a      	ldr	r2, [r7, #0]
 8008854:	6992      	ldr	r2, [r2, #24]
 8008856:	4311      	orrs	r1, r2
 8008858:	683a      	ldr	r2, [r7, #0]
 800885a:	69d2      	ldr	r2, [r2, #28]
 800885c:	4311      	orrs	r1, r2
 800885e:	683a      	ldr	r2, [r7, #0]
 8008860:	6a12      	ldr	r2, [r2, #32]
 8008862:	4311      	orrs	r1, r2
 8008864:	683a      	ldr	r2, [r7, #0]
 8008866:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008868:	430a      	orrs	r2, r1
 800886a:	431a      	orrs	r2, r3
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	601a      	str	r2, [r3, #0]
 8008870:	e026      	b.n	80088c0 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	69d9      	ldr	r1, [r3, #28]
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	6a1b      	ldr	r3, [r3, #32]
 8008882:	4319      	orrs	r1, r3
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008888:	430b      	orrs	r3, r1
 800888a:	431a      	orrs	r2, r3
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	685a      	ldr	r2, [r3, #4]
 8008894:	4b0e      	ldr	r3, [pc, #56]	@ (80088d0 <FMC_SDRAM_Init+0xb4>)
 8008896:	4013      	ands	r3, r2
 8008898:	683a      	ldr	r2, [r7, #0]
 800889a:	6851      	ldr	r1, [r2, #4]
 800889c:	683a      	ldr	r2, [r7, #0]
 800889e:	6892      	ldr	r2, [r2, #8]
 80088a0:	4311      	orrs	r1, r2
 80088a2:	683a      	ldr	r2, [r7, #0]
 80088a4:	68d2      	ldr	r2, [r2, #12]
 80088a6:	4311      	orrs	r1, r2
 80088a8:	683a      	ldr	r2, [r7, #0]
 80088aa:	6912      	ldr	r2, [r2, #16]
 80088ac:	4311      	orrs	r1, r2
 80088ae:	683a      	ldr	r2, [r7, #0]
 80088b0:	6952      	ldr	r2, [r2, #20]
 80088b2:	4311      	orrs	r1, r2
 80088b4:	683a      	ldr	r2, [r7, #0]
 80088b6:	6992      	ldr	r2, [r2, #24]
 80088b8:	430a      	orrs	r2, r1
 80088ba:	431a      	orrs	r2, r3
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80088c0:	2300      	movs	r3, #0
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	370c      	adds	r7, #12
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr
 80088ce:	bf00      	nop
 80088d0:	ffff8000 	.word	0xffff8000

080088d4 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b085      	sub	sp, #20
 80088d8:	af00      	add	r7, sp, #0
 80088da:	60f8      	str	r0, [r7, #12]
 80088dc:	60b9      	str	r1, [r7, #8]
 80088de:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d128      	bne.n	8008938 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	1e59      	subs	r1, r3, #1
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	3b01      	subs	r3, #1
 80088fa:	011b      	lsls	r3, r3, #4
 80088fc:	4319      	orrs	r1, r3
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	689b      	ldr	r3, [r3, #8]
 8008902:	3b01      	subs	r3, #1
 8008904:	021b      	lsls	r3, r3, #8
 8008906:	4319      	orrs	r1, r3
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	3b01      	subs	r3, #1
 800890e:	031b      	lsls	r3, r3, #12
 8008910:	4319      	orrs	r1, r3
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	691b      	ldr	r3, [r3, #16]
 8008916:	3b01      	subs	r3, #1
 8008918:	041b      	lsls	r3, r3, #16
 800891a:	4319      	orrs	r1, r3
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	695b      	ldr	r3, [r3, #20]
 8008920:	3b01      	subs	r3, #1
 8008922:	051b      	lsls	r3, r3, #20
 8008924:	4319      	orrs	r1, r3
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	699b      	ldr	r3, [r3, #24]
 800892a:	3b01      	subs	r3, #1
 800892c:	061b      	lsls	r3, r3, #24
 800892e:	430b      	orrs	r3, r1
 8008930:	431a      	orrs	r2, r3
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	609a      	str	r2, [r3, #8]
 8008936:	e02d      	b.n	8008994 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	689a      	ldr	r2, [r3, #8]
 800893c:	4b19      	ldr	r3, [pc, #100]	@ (80089a4 <FMC_SDRAM_Timing_Init+0xd0>)
 800893e:	4013      	ands	r3, r2
 8008940:	68ba      	ldr	r2, [r7, #8]
 8008942:	68d2      	ldr	r2, [r2, #12]
 8008944:	3a01      	subs	r2, #1
 8008946:	0311      	lsls	r1, r2, #12
 8008948:	68ba      	ldr	r2, [r7, #8]
 800894a:	6952      	ldr	r2, [r2, #20]
 800894c:	3a01      	subs	r2, #1
 800894e:	0512      	lsls	r2, r2, #20
 8008950:	430a      	orrs	r2, r1
 8008952:	431a      	orrs	r2, r3
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	1e59      	subs	r1, r3, #1
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	3b01      	subs	r3, #1
 800896c:	011b      	lsls	r3, r3, #4
 800896e:	4319      	orrs	r1, r3
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	689b      	ldr	r3, [r3, #8]
 8008974:	3b01      	subs	r3, #1
 8008976:	021b      	lsls	r3, r3, #8
 8008978:	4319      	orrs	r1, r3
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	691b      	ldr	r3, [r3, #16]
 800897e:	3b01      	subs	r3, #1
 8008980:	041b      	lsls	r3, r3, #16
 8008982:	4319      	orrs	r1, r3
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	699b      	ldr	r3, [r3, #24]
 8008988:	3b01      	subs	r3, #1
 800898a:	061b      	lsls	r3, r3, #24
 800898c:	430b      	orrs	r3, r1
 800898e:	431a      	orrs	r2, r3
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8008994:	2300      	movs	r3, #0
}
 8008996:	4618      	mov	r0, r3
 8008998:	3714      	adds	r7, #20
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	ff0f0fff 	.word	0xff0f0fff

080089a8 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	60f8      	str	r0, [r7, #12]
 80089b0:	60b9      	str	r1, [r7, #8]
 80089b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	691a      	ldr	r2, [r3, #16]
 80089b8:	4b0c      	ldr	r3, [pc, #48]	@ (80089ec <FMC_SDRAM_SendCommand+0x44>)
 80089ba:	4013      	ands	r3, r2
 80089bc:	68ba      	ldr	r2, [r7, #8]
 80089be:	6811      	ldr	r1, [r2, #0]
 80089c0:	68ba      	ldr	r2, [r7, #8]
 80089c2:	6852      	ldr	r2, [r2, #4]
 80089c4:	4311      	orrs	r1, r2
 80089c6:	68ba      	ldr	r2, [r7, #8]
 80089c8:	6892      	ldr	r2, [r2, #8]
 80089ca:	3a01      	subs	r2, #1
 80089cc:	0152      	lsls	r2, r2, #5
 80089ce:	4311      	orrs	r1, r2
 80089d0:	68ba      	ldr	r2, [r7, #8]
 80089d2:	68d2      	ldr	r2, [r2, #12]
 80089d4:	0252      	lsls	r2, r2, #9
 80089d6:	430a      	orrs	r2, r1
 80089d8:	431a      	orrs	r2, r3
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 80089de:	2300      	movs	r3, #0
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3714      	adds	r7, #20
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr
 80089ec:	ffc00000 	.word	0xffc00000

080089f0 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b083      	sub	sp, #12
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	695a      	ldr	r2, [r3, #20]
 80089fe:	4b07      	ldr	r3, [pc, #28]	@ (8008a1c <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8008a00:	4013      	ands	r3, r2
 8008a02:	683a      	ldr	r2, [r7, #0]
 8008a04:	0052      	lsls	r2, r2, #1
 8008a06:	431a      	orrs	r2, r3
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8008a0c:	2300      	movs	r3, #0
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	370c      	adds	r7, #12
 8008a12:	46bd      	mov	sp, r7
 8008a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a18:	4770      	bx	lr
 8008a1a:	bf00      	nop
 8008a1c:	ffffc001 	.word	0xffffc001

08008a20 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b082      	sub	sp, #8
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	4603      	mov	r3, r0
 8008a28:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8008a2a:	20c8      	movs	r0, #200	@ 0xc8
 8008a2c:	f000 fc32 	bl	8009294 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8008a30:	f000 fa7a 	bl	8008f28 <ft5336_I2C_InitializeIfRequired>
}
 8008a34:	bf00      	nop
 8008a36:	3708      	adds	r7, #8
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}

08008a3c <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b083      	sub	sp, #12
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	4603      	mov	r3, r0
 8008a44:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8008a46:	bf00      	nop
 8008a48:	370c      	adds	r7, #12
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a50:	4770      	bx	lr

08008a52 <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 8008a52:	b580      	push	{r7, lr}
 8008a54:	b084      	sub	sp, #16
 8008a56:	af00      	add	r7, sp, #0
 8008a58:	4603      	mov	r3, r0
 8008a5a:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8008a60:	2300      	movs	r3, #0
 8008a62:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8008a64:	2300      	movs	r3, #0
 8008a66:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8008a68:	f000 fa5e 	bl	8008f28 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	73fb      	strb	r3, [r7, #15]
 8008a70:	e010      	b.n	8008a94 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 8008a72:	88fb      	ldrh	r3, [r7, #6]
 8008a74:	b2db      	uxtb	r3, r3
 8008a76:	21a8      	movs	r1, #168	@ 0xa8
 8008a78:	4618      	mov	r0, r3
 8008a7a:	f000 fbed 	bl	8009258 <TS_IO_Read>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 8008a82:	7b7b      	ldrb	r3, [r7, #13]
 8008a84:	b2db      	uxtb	r3, r3
 8008a86:	2b51      	cmp	r3, #81	@ 0x51
 8008a88:	d101      	bne.n	8008a8e <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8008a8e:	7bfb      	ldrb	r3, [r7, #15]
 8008a90:	3301      	adds	r3, #1
 8008a92:	73fb      	strb	r3, [r7, #15]
 8008a94:	7bfb      	ldrb	r3, [r7, #15]
 8008a96:	2b02      	cmp	r3, #2
 8008a98:	d802      	bhi.n	8008aa0 <ft5336_ReadID+0x4e>
 8008a9a:	7bbb      	ldrb	r3, [r7, #14]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d0e8      	beq.n	8008a72 <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8008aa0:	7b7b      	ldrb	r3, [r7, #13]
 8008aa2:	b2db      	uxtb	r3, r3
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3710      	adds	r7, #16
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b082      	sub	sp, #8
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8008ab6:	88fb      	ldrh	r3, [r7, #6]
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f000 fa45 	bl	8008f48 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 8008abe:	88fb      	ldrh	r3, [r7, #6]
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f000 f933 	bl	8008d2c <ft5336_TS_DisableIT>
}
 8008ac6:	bf00      	nop
 8008ac8:	3708      	adds	r7, #8
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}
	...

08008ad0 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b084      	sub	sp, #16
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8008ada:	2300      	movs	r3, #0
 8008adc:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 8008ade:	88fb      	ldrh	r3, [r7, #6]
 8008ae0:	b2db      	uxtb	r3, r3
 8008ae2:	2102      	movs	r1, #2
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f000 fbb7 	bl	8009258 <TS_IO_Read>
 8008aea:	4603      	mov	r3, r0
 8008aec:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 8008aee:	7bfb      	ldrb	r3, [r7, #15]
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	f003 030f 	and.w	r3, r3, #15
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8008afa:	7bfb      	ldrb	r3, [r7, #15]
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	2b05      	cmp	r3, #5
 8008b00:	d901      	bls.n	8008b06 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8008b02:	2300      	movs	r3, #0
 8008b04:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8008b06:	7bfb      	ldrb	r3, [r7, #15]
 8008b08:	b2da      	uxtb	r2, r3
 8008b0a:	4b05      	ldr	r3, [pc, #20]	@ (8008b20 <ft5336_TS_DetectTouch+0x50>)
 8008b0c:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 8008b0e:	4b04      	ldr	r3, [pc, #16]	@ (8008b20 <ft5336_TS_DetectTouch+0x50>)
 8008b10:	2200      	movs	r2, #0
 8008b12:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8008b14:	7bfb      	ldrb	r3, [r7, #15]
 8008b16:	b2db      	uxtb	r3, r3
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3710      	adds	r7, #16
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}
 8008b20:	20000860 	.word	0x20000860

08008b24 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b086      	sub	sp, #24
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	60b9      	str	r1, [r7, #8]
 8008b2e:	607a      	str	r2, [r7, #4]
 8008b30:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8008b32:	2300      	movs	r3, #0
 8008b34:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8008b36:	2300      	movs	r3, #0
 8008b38:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 8008b42:	2300      	movs	r3, #0
 8008b44:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8008b46:	4b6d      	ldr	r3, [pc, #436]	@ (8008cfc <ft5336_TS_GetXY+0x1d8>)
 8008b48:	789a      	ldrb	r2, [r3, #2]
 8008b4a:	4b6c      	ldr	r3, [pc, #432]	@ (8008cfc <ft5336_TS_GetXY+0x1d8>)
 8008b4c:	785b      	ldrb	r3, [r3, #1]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	f080 80cf 	bcs.w	8008cf2 <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8008b54:	4b69      	ldr	r3, [pc, #420]	@ (8008cfc <ft5336_TS_GetXY+0x1d8>)
 8008b56:	789b      	ldrb	r3, [r3, #2]
 8008b58:	2b09      	cmp	r3, #9
 8008b5a:	d871      	bhi.n	8008c40 <ft5336_TS_GetXY+0x11c>
 8008b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8008b64 <ft5336_TS_GetXY+0x40>)
 8008b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b62:	bf00      	nop
 8008b64:	08008b8d 	.word	0x08008b8d
 8008b68:	08008b9f 	.word	0x08008b9f
 8008b6c:	08008bb1 	.word	0x08008bb1
 8008b70:	08008bc3 	.word	0x08008bc3
 8008b74:	08008bd5 	.word	0x08008bd5
 8008b78:	08008be7 	.word	0x08008be7
 8008b7c:	08008bf9 	.word	0x08008bf9
 8008b80:	08008c0b 	.word	0x08008c0b
 8008b84:	08008c1d 	.word	0x08008c1d
 8008b88:	08008c2f 	.word	0x08008c2f
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8008b8c:	2304      	movs	r3, #4
 8008b8e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8008b90:	2303      	movs	r3, #3
 8008b92:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 8008b94:	2306      	movs	r3, #6
 8008b96:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8008b98:	2305      	movs	r3, #5
 8008b9a:	753b      	strb	r3, [r7, #20]
      break;
 8008b9c:	e051      	b.n	8008c42 <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 8008b9e:	230a      	movs	r3, #10
 8008ba0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 8008ba2:	2309      	movs	r3, #9
 8008ba4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 8008ba6:	230c      	movs	r3, #12
 8008ba8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 8008baa:	230b      	movs	r3, #11
 8008bac:	753b      	strb	r3, [r7, #20]
      break;
 8008bae:	e048      	b.n	8008c42 <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 8008bb0:	2310      	movs	r3, #16
 8008bb2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 8008bb4:	230f      	movs	r3, #15
 8008bb6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8008bb8:	2312      	movs	r3, #18
 8008bba:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 8008bbc:	2311      	movs	r3, #17
 8008bbe:	753b      	strb	r3, [r7, #20]
      break;
 8008bc0:	e03f      	b.n	8008c42 <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 8008bc2:	2316      	movs	r3, #22
 8008bc4:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 8008bc6:	2315      	movs	r3, #21
 8008bc8:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 8008bca:	2318      	movs	r3, #24
 8008bcc:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 8008bce:	2317      	movs	r3, #23
 8008bd0:	753b      	strb	r3, [r7, #20]
      break;
 8008bd2:	e036      	b.n	8008c42 <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 8008bd4:	231c      	movs	r3, #28
 8008bd6:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8008bd8:	231b      	movs	r3, #27
 8008bda:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 8008bdc:	231e      	movs	r3, #30
 8008bde:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 8008be0:	231d      	movs	r3, #29
 8008be2:	753b      	strb	r3, [r7, #20]
      break;
 8008be4:	e02d      	b.n	8008c42 <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8008be6:	2322      	movs	r3, #34	@ 0x22
 8008be8:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8008bea:	2321      	movs	r3, #33	@ 0x21
 8008bec:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 8008bee:	2324      	movs	r3, #36	@ 0x24
 8008bf0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 8008bf2:	2323      	movs	r3, #35	@ 0x23
 8008bf4:	753b      	strb	r3, [r7, #20]
      break;
 8008bf6:	e024      	b.n	8008c42 <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8008bf8:	2328      	movs	r3, #40	@ 0x28
 8008bfa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8008bfc:	2327      	movs	r3, #39	@ 0x27
 8008bfe:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8008c00:	232a      	movs	r3, #42	@ 0x2a
 8008c02:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8008c04:	2329      	movs	r3, #41	@ 0x29
 8008c06:	753b      	strb	r3, [r7, #20]
      break;
 8008c08:	e01b      	b.n	8008c42 <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8008c0a:	232e      	movs	r3, #46	@ 0x2e
 8008c0c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 8008c0e:	232d      	movs	r3, #45	@ 0x2d
 8008c10:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 8008c12:	2330      	movs	r3, #48	@ 0x30
 8008c14:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8008c16:	232f      	movs	r3, #47	@ 0x2f
 8008c18:	753b      	strb	r3, [r7, #20]
      break;
 8008c1a:	e012      	b.n	8008c42 <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8008c1c:	2334      	movs	r3, #52	@ 0x34
 8008c1e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8008c20:	2333      	movs	r3, #51	@ 0x33
 8008c22:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8008c24:	2336      	movs	r3, #54	@ 0x36
 8008c26:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8008c28:	2335      	movs	r3, #53	@ 0x35
 8008c2a:	753b      	strb	r3, [r7, #20]
      break;
 8008c2c:	e009      	b.n	8008c42 <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 8008c2e:	233a      	movs	r3, #58	@ 0x3a
 8008c30:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 8008c32:	2339      	movs	r3, #57	@ 0x39
 8008c34:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8008c36:	233c      	movs	r3, #60	@ 0x3c
 8008c38:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8008c3a:	233b      	movs	r3, #59	@ 0x3b
 8008c3c:	753b      	strb	r3, [r7, #20]
      break;
 8008c3e:	e000      	b.n	8008c42 <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8008c40:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 8008c42:	89fb      	ldrh	r3, [r7, #14]
 8008c44:	b2db      	uxtb	r3, r3
 8008c46:	7dfa      	ldrb	r2, [r7, #23]
 8008c48:	4611      	mov	r1, r2
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f000 fb04 	bl	8009258 <TS_IO_Read>
 8008c50:	4603      	mov	r3, r0
 8008c52:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8008c54:	7cfb      	ldrb	r3, [r7, #19]
 8008c56:	b2db      	uxtb	r3, r3
 8008c58:	461a      	mov	r2, r3
 8008c5a:	4b29      	ldr	r3, [pc, #164]	@ (8008d00 <ft5336_TS_GetXY+0x1dc>)
 8008c5c:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8008c5e:	89fb      	ldrh	r3, [r7, #14]
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	7dba      	ldrb	r2, [r7, #22]
 8008c64:	4611      	mov	r1, r2
 8008c66:	4618      	mov	r0, r3
 8008c68:	f000 faf6 	bl	8009258 <TS_IO_Read>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8008c70:	7cfb      	ldrb	r3, [r7, #19]
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	021b      	lsls	r3, r3, #8
 8008c76:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008c7a:	b21a      	sxth	r2, r3
 8008c7c:	4b20      	ldr	r3, [pc, #128]	@ (8008d00 <ft5336_TS_GetXY+0x1dc>)
 8008c7e:	881b      	ldrh	r3, [r3, #0]
 8008c80:	b21b      	sxth	r3, r3
 8008c82:	4313      	orrs	r3, r2
 8008c84:	b21b      	sxth	r3, r3
 8008c86:	b29a      	uxth	r2, r3
 8008c88:	4b1d      	ldr	r3, [pc, #116]	@ (8008d00 <ft5336_TS_GetXY+0x1dc>)
 8008c8a:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8008c8c:	4b1c      	ldr	r3, [pc, #112]	@ (8008d00 <ft5336_TS_GetXY+0x1dc>)
 8008c8e:	881a      	ldrh	r2, [r3, #0]
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 8008c94:	89fb      	ldrh	r3, [r7, #14]
 8008c96:	b2db      	uxtb	r3, r3
 8008c98:	7d7a      	ldrb	r2, [r7, #21]
 8008c9a:	4611      	mov	r1, r2
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f000 fadb 	bl	8009258 <TS_IO_Read>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8008ca6:	7cfb      	ldrb	r3, [r7, #19]
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	461a      	mov	r2, r3
 8008cac:	4b14      	ldr	r3, [pc, #80]	@ (8008d00 <ft5336_TS_GetXY+0x1dc>)
 8008cae:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 8008cb0:	89fb      	ldrh	r3, [r7, #14]
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	7d3a      	ldrb	r2, [r7, #20]
 8008cb6:	4611      	mov	r1, r2
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f000 facd 	bl	8009258 <TS_IO_Read>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8008cc2:	7cfb      	ldrb	r3, [r7, #19]
 8008cc4:	b2db      	uxtb	r3, r3
 8008cc6:	021b      	lsls	r3, r3, #8
 8008cc8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008ccc:	b21a      	sxth	r2, r3
 8008cce:	4b0c      	ldr	r3, [pc, #48]	@ (8008d00 <ft5336_TS_GetXY+0x1dc>)
 8008cd0:	881b      	ldrh	r3, [r3, #0]
 8008cd2:	b21b      	sxth	r3, r3
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	b21b      	sxth	r3, r3
 8008cd8:	b29a      	uxth	r2, r3
 8008cda:	4b09      	ldr	r3, [pc, #36]	@ (8008d00 <ft5336_TS_GetXY+0x1dc>)
 8008cdc:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 8008cde:	4b08      	ldr	r3, [pc, #32]	@ (8008d00 <ft5336_TS_GetXY+0x1dc>)
 8008ce0:	881a      	ldrh	r2, [r3, #0]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8008ce6:	4b05      	ldr	r3, [pc, #20]	@ (8008cfc <ft5336_TS_GetXY+0x1d8>)
 8008ce8:	789b      	ldrb	r3, [r3, #2]
 8008cea:	3301      	adds	r3, #1
 8008cec:	b2da      	uxtb	r2, r3
 8008cee:	4b03      	ldr	r3, [pc, #12]	@ (8008cfc <ft5336_TS_GetXY+0x1d8>)
 8008cf0:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 8008cf2:	bf00      	nop
 8008cf4:	3718      	adds	r7, #24
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}
 8008cfa:	bf00      	nop
 8008cfc:	20000860 	.word	0x20000860
 8008d00:	20000864 	.word	0x20000864

08008d04 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b084      	sub	sp, #16
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8008d12:	2301      	movs	r3, #1
 8008d14:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8008d16:	88fb      	ldrh	r3, [r7, #6]
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	7bfa      	ldrb	r2, [r7, #15]
 8008d1c:	21a4      	movs	r1, #164	@ 0xa4
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f000 fa80 	bl	8009224 <TS_IO_Write>
}
 8008d24:	bf00      	nop
 8008d26:	3710      	adds	r7, #16
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}

08008d2c <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b084      	sub	sp, #16
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	4603      	mov	r3, r0
 8008d34:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8008d36:	2300      	movs	r3, #0
 8008d38:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8008d3e:	88fb      	ldrh	r3, [r7, #6]
 8008d40:	b2db      	uxtb	r3, r3
 8008d42:	7bfa      	ldrb	r2, [r7, #15]
 8008d44:	21a4      	movs	r1, #164	@ 0xa4
 8008d46:	4618      	mov	r0, r3
 8008d48:	f000 fa6c 	bl	8009224 <TS_IO_Write>
}
 8008d4c:	bf00      	nop
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b083      	sub	sp, #12
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	370c      	adds	r7, #12
 8008d64:	46bd      	mov	sp, r7
 8008d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6a:	4770      	bx	lr

08008d6c <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b083      	sub	sp, #12
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	4603      	mov	r3, r0
 8008d74:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8008d76:	bf00      	nop
 8008d78:	370c      	adds	r7, #12
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr

08008d82 <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 8008d82:	b580      	push	{r7, lr}
 8008d84:	b084      	sub	sp, #16
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	4603      	mov	r3, r0
 8008d8a:	6039      	str	r1, [r7, #0]
 8008d8c:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 8008d92:	88fb      	ldrh	r3, [r7, #6]
 8008d94:	b2db      	uxtb	r3, r3
 8008d96:	2101      	movs	r1, #1
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f000 fa5d 	bl	8009258 <TS_IO_Read>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 8008da2:	7bfb      	ldrb	r3, [r7, #15]
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	461a      	mov	r2, r3
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	601a      	str	r2, [r3, #0]
}
 8008dac:	bf00      	nop
 8008dae:	3710      	adds	r7, #16
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}

08008db4 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b086      	sub	sp, #24
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	60b9      	str	r1, [r7, #8]
 8008dbc:	607a      	str	r2, [r7, #4]
 8008dbe:	603b      	str	r3, [r7, #0]
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 8008dd4:	4b4d      	ldr	r3, [pc, #308]	@ (8008f0c <ft5336_TS_GetTouchInfo+0x158>)
 8008dd6:	785b      	ldrb	r3, [r3, #1]
 8008dd8:	461a      	mov	r2, r3
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	f080 8090 	bcs.w	8008f02 <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	2b09      	cmp	r3, #9
 8008de6:	d85d      	bhi.n	8008ea4 <ft5336_TS_GetTouchInfo+0xf0>
 8008de8:	a201      	add	r2, pc, #4	@ (adr r2, 8008df0 <ft5336_TS_GetTouchInfo+0x3c>)
 8008dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dee:	bf00      	nop
 8008df0:	08008e19 	.word	0x08008e19
 8008df4:	08008e27 	.word	0x08008e27
 8008df8:	08008e35 	.word	0x08008e35
 8008dfc:	08008e43 	.word	0x08008e43
 8008e00:	08008e51 	.word	0x08008e51
 8008e04:	08008e5f 	.word	0x08008e5f
 8008e08:	08008e6d 	.word	0x08008e6d
 8008e0c:	08008e7b 	.word	0x08008e7b
 8008e10:	08008e89 	.word	0x08008e89
 8008e14:	08008e97 	.word	0x08008e97
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8008e18:	2303      	movs	r3, #3
 8008e1a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8008e1c:	2307      	movs	r3, #7
 8008e1e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 8008e20:	2308      	movs	r3, #8
 8008e22:	757b      	strb	r3, [r7, #21]
      break;
 8008e24:	e03f      	b.n	8008ea6 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8008e26:	2309      	movs	r3, #9
 8008e28:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8008e2a:	230d      	movs	r3, #13
 8008e2c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 8008e2e:	230e      	movs	r3, #14
 8008e30:	757b      	strb	r3, [r7, #21]
      break;
 8008e32:	e038      	b.n	8008ea6 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8008e34:	230f      	movs	r3, #15
 8008e36:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8008e38:	2313      	movs	r3, #19
 8008e3a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8008e3c:	2314      	movs	r3, #20
 8008e3e:	757b      	strb	r3, [r7, #21]
      break;
 8008e40:	e031      	b.n	8008ea6 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 8008e42:	2315      	movs	r3, #21
 8008e44:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8008e46:	2319      	movs	r3, #25
 8008e48:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8008e4a:	231a      	movs	r3, #26
 8008e4c:	757b      	strb	r3, [r7, #21]
      break;
 8008e4e:	e02a      	b.n	8008ea6 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 8008e50:	231b      	movs	r3, #27
 8008e52:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8008e54:	231f      	movs	r3, #31
 8008e56:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8008e58:	2320      	movs	r3, #32
 8008e5a:	757b      	strb	r3, [r7, #21]
      break;
 8008e5c:	e023      	b.n	8008ea6 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 8008e5e:	2321      	movs	r3, #33	@ 0x21
 8008e60:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 8008e62:	2325      	movs	r3, #37	@ 0x25
 8008e64:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8008e66:	2326      	movs	r3, #38	@ 0x26
 8008e68:	757b      	strb	r3, [r7, #21]
      break;
 8008e6a:	e01c      	b.n	8008ea6 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8008e6c:	2327      	movs	r3, #39	@ 0x27
 8008e6e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 8008e70:	232b      	movs	r3, #43	@ 0x2b
 8008e72:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8008e74:	232c      	movs	r3, #44	@ 0x2c
 8008e76:	757b      	strb	r3, [r7, #21]
      break;
 8008e78:	e015      	b.n	8008ea6 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8008e7a:	232d      	movs	r3, #45	@ 0x2d
 8008e7c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 8008e7e:	2331      	movs	r3, #49	@ 0x31
 8008e80:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 8008e82:	2332      	movs	r3, #50	@ 0x32
 8008e84:	757b      	strb	r3, [r7, #21]
      break;
 8008e86:	e00e      	b.n	8008ea6 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8008e88:	2333      	movs	r3, #51	@ 0x33
 8008e8a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 8008e8c:	2337      	movs	r3, #55	@ 0x37
 8008e8e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 8008e90:	2338      	movs	r3, #56	@ 0x38
 8008e92:	757b      	strb	r3, [r7, #21]
      break;
 8008e94:	e007      	b.n	8008ea6 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 8008e96:	2339      	movs	r3, #57	@ 0x39
 8008e98:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 8008e9a:	233d      	movs	r3, #61	@ 0x3d
 8008e9c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 8008e9e:	233e      	movs	r3, #62	@ 0x3e
 8008ea0:	757b      	strb	r3, [r7, #21]
      break;
 8008ea2:	e000      	b.n	8008ea6 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 8008ea4:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8008ea6:	89fb      	ldrh	r3, [r7, #14]
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	7dfa      	ldrb	r2, [r7, #23]
 8008eac:	4611      	mov	r1, r2
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f000 f9d2 	bl	8009258 <TS_IO_Read>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8008eb8:	7d3b      	ldrb	r3, [r7, #20]
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	119b      	asrs	r3, r3, #6
 8008ebe:	f003 0203 	and.w	r2, r3, #3
 8008ec2:	6a3b      	ldr	r3, [r7, #32]
 8008ec4:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 8008ec6:	89fb      	ldrh	r3, [r7, #14]
 8008ec8:	b2db      	uxtb	r3, r3
 8008eca:	7dba      	ldrb	r2, [r7, #22]
 8008ecc:	4611      	mov	r1, r2
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f000 f9c2 	bl	8009258 <TS_IO_Read>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8008ed8:	7d3b      	ldrb	r3, [r7, #20]
 8008eda:	b2db      	uxtb	r3, r3
 8008edc:	461a      	mov	r2, r3
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 8008ee2:	89fb      	ldrh	r3, [r7, #14]
 8008ee4:	b2db      	uxtb	r3, r3
 8008ee6:	7d7a      	ldrb	r2, [r7, #21]
 8008ee8:	4611      	mov	r1, r2
 8008eea:	4618      	mov	r0, r3
 8008eec:	f000 f9b4 	bl	8009258 <TS_IO_Read>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8008ef4:	7d3b      	ldrb	r3, [r7, #20]
 8008ef6:	b2db      	uxtb	r3, r3
 8008ef8:	111b      	asrs	r3, r3, #4
 8008efa:	f003 0204 	and.w	r2, r3, #4
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8008f02:	bf00      	nop
 8008f04:	3718      	adds	r7, #24
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}
 8008f0a:	bf00      	nop
 8008f0c:	20000860 	.word	0x20000860

08008f10 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8008f10:	b480      	push	{r7}
 8008f12:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8008f14:	4b03      	ldr	r3, [pc, #12]	@ (8008f24 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8008f16:	781b      	ldrb	r3, [r3, #0]
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f20:	4770      	bx	lr
 8008f22:	bf00      	nop
 8008f24:	20000860 	.word	0x20000860

08008f28 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8008f2c:	f7ff fff0 	bl	8008f10 <ft5336_Get_I2C_InitializedStatus>
 8008f30:	4603      	mov	r3, r0
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d104      	bne.n	8008f40 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8008f36:	f000 f96b 	bl	8009210 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8008f3a:	4b02      	ldr	r3, [pc, #8]	@ (8008f44 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	701a      	strb	r2, [r3, #0]
  }
}
 8008f40:	bf00      	nop
 8008f42:	bd80      	pop	{r7, pc}
 8008f44:	20000860 	.word	0x20000860

08008f48 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	4603      	mov	r3, r0
 8008f50:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8008f52:	2300      	movs	r3, #0
 8008f54:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8008f56:	68fb      	ldr	r3, [r7, #12]
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3714      	adds	r7, #20
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr

08008f64 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b08c      	sub	sp, #48	@ 0x30
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	4a51      	ldr	r2, [pc, #324]	@ (80090b4 <I2Cx_MspInit+0x150>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d14d      	bne.n	8009010 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8008f74:	4b50      	ldr	r3, [pc, #320]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8008f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f78:	4a4f      	ldr	r2, [pc, #316]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8008f7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8008f80:	4b4d      	ldr	r3, [pc, #308]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8008f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f88:	61bb      	str	r3, [r7, #24]
 8008f8a:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8008f8c:	2380      	movs	r3, #128	@ 0x80
 8008f8e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8008f90:	2312      	movs	r3, #18
 8008f92:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8008f94:	2300      	movs	r3, #0
 8008f96:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8008f98:	2302      	movs	r3, #2
 8008f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8008f9c:	2304      	movs	r3, #4
 8008f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8008fa0:	f107 031c 	add.w	r3, r7, #28
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	4845      	ldr	r0, [pc, #276]	@ (80090bc <I2Cx_MspInit+0x158>)
 8008fa8:	f7fb f99c 	bl	80042e4 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8008fac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008fb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8008fb2:	f107 031c 	add.w	r3, r7, #28
 8008fb6:	4619      	mov	r1, r3
 8008fb8:	4840      	ldr	r0, [pc, #256]	@ (80090bc <I2Cx_MspInit+0x158>)
 8008fba:	f7fb f993 	bl	80042e4 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8008fbe:	4b3e      	ldr	r3, [pc, #248]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8008fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fc2:	4a3d      	ldr	r2, [pc, #244]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8008fc4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008fc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8008fca:	4b3b      	ldr	r3, [pc, #236]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8008fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008fd2:	617b      	str	r3, [r7, #20]
 8008fd4:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8008fd6:	4b38      	ldr	r3, [pc, #224]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8008fd8:	6a1b      	ldr	r3, [r3, #32]
 8008fda:	4a37      	ldr	r2, [pc, #220]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8008fdc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008fe0:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8008fe2:	4b35      	ldr	r3, [pc, #212]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8008fe4:	6a1b      	ldr	r3, [r3, #32]
 8008fe6:	4a34      	ldr	r2, [pc, #208]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8008fe8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008fec:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8008fee:	2200      	movs	r2, #0
 8008ff0:	210f      	movs	r1, #15
 8008ff2:	2048      	movs	r0, #72	@ 0x48
 8008ff4:	f7fa fa79 	bl	80034ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8008ff8:	2048      	movs	r0, #72	@ 0x48
 8008ffa:	f7fa fa92 	bl	8003522 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8008ffe:	2200      	movs	r2, #0
 8009000:	210f      	movs	r1, #15
 8009002:	2049      	movs	r0, #73	@ 0x49
 8009004:	f7fa fa71 	bl	80034ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8009008:	2049      	movs	r0, #73	@ 0x49
 800900a:	f7fa fa8a 	bl	8003522 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 800900e:	e04d      	b.n	80090ac <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8009010:	4b29      	ldr	r3, [pc, #164]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8009012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009014:	4a28      	ldr	r2, [pc, #160]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8009016:	f043 0302 	orr.w	r3, r3, #2
 800901a:	6313      	str	r3, [r2, #48]	@ 0x30
 800901c:	4b26      	ldr	r3, [pc, #152]	@ (80090b8 <I2Cx_MspInit+0x154>)
 800901e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009020:	f003 0302 	and.w	r3, r3, #2
 8009024:	613b      	str	r3, [r7, #16]
 8009026:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8009028:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800902c:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800902e:	2312      	movs	r3, #18
 8009030:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8009032:	2300      	movs	r3, #0
 8009034:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8009036:	2302      	movs	r3, #2
 8009038:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800903a:	2304      	movs	r3, #4
 800903c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800903e:	f107 031c 	add.w	r3, r7, #28
 8009042:	4619      	mov	r1, r3
 8009044:	481e      	ldr	r0, [pc, #120]	@ (80090c0 <I2Cx_MspInit+0x15c>)
 8009046:	f7fb f94d 	bl	80042e4 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800904a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800904e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8009050:	f107 031c 	add.w	r3, r7, #28
 8009054:	4619      	mov	r1, r3
 8009056:	481a      	ldr	r0, [pc, #104]	@ (80090c0 <I2Cx_MspInit+0x15c>)
 8009058:	f7fb f944 	bl	80042e4 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 800905c:	4b16      	ldr	r3, [pc, #88]	@ (80090b8 <I2Cx_MspInit+0x154>)
 800905e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009060:	4a15      	ldr	r2, [pc, #84]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8009062:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009066:	6413      	str	r3, [r2, #64]	@ 0x40
 8009068:	4b13      	ldr	r3, [pc, #76]	@ (80090b8 <I2Cx_MspInit+0x154>)
 800906a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800906c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009070:	60fb      	str	r3, [r7, #12]
 8009072:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8009074:	4b10      	ldr	r3, [pc, #64]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8009076:	6a1b      	ldr	r3, [r3, #32]
 8009078:	4a0f      	ldr	r2, [pc, #60]	@ (80090b8 <I2Cx_MspInit+0x154>)
 800907a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800907e:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8009080:	4b0d      	ldr	r3, [pc, #52]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8009082:	6a1b      	ldr	r3, [r3, #32]
 8009084:	4a0c      	ldr	r2, [pc, #48]	@ (80090b8 <I2Cx_MspInit+0x154>)
 8009086:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800908a:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 800908c:	2200      	movs	r2, #0
 800908e:	210f      	movs	r1, #15
 8009090:	201f      	movs	r0, #31
 8009092:	f7fa fa2a 	bl	80034ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8009096:	201f      	movs	r0, #31
 8009098:	f7fa fa43 	bl	8003522 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 800909c:	2200      	movs	r2, #0
 800909e:	210f      	movs	r1, #15
 80090a0:	2020      	movs	r0, #32
 80090a2:	f7fa fa22 	bl	80034ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 80090a6:	2020      	movs	r0, #32
 80090a8:	f7fa fa3b 	bl	8003522 <HAL_NVIC_EnableIRQ>
}
 80090ac:	bf00      	nop
 80090ae:	3730      	adds	r7, #48	@ 0x30
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}
 80090b4:	20000868 	.word	0x20000868
 80090b8:	40023800 	.word	0x40023800
 80090bc:	40021c00 	.word	0x40021c00
 80090c0:	40020400 	.word	0x40020400

080090c4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b082      	sub	sp, #8
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f7fb fdf7 	bl	8004cc0 <HAL_I2C_GetState>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d125      	bne.n	8009124 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	4a14      	ldr	r2, [pc, #80]	@ (800912c <I2Cx_Init+0x68>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d103      	bne.n	80090e8 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a13      	ldr	r2, [pc, #76]	@ (8009130 <I2Cx_Init+0x6c>)
 80090e4:	601a      	str	r2, [r3, #0]
 80090e6:	e002      	b.n	80090ee <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	4a12      	ldr	r2, [pc, #72]	@ (8009134 <I2Cx_Init+0x70>)
 80090ec:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	4a11      	ldr	r2, [pc, #68]	@ (8009138 <I2Cx_Init+0x74>)
 80090f2:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2201      	movs	r2, #1
 80090fe:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2200      	movs	r2, #0
 8009104:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2200      	movs	r2, #0
 800910a:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2200      	movs	r2, #0
 8009110:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2200      	movs	r2, #0
 8009116:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f7ff ff23 	bl	8008f64 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f7fb fac0 	bl	80046a4 <HAL_I2C_Init>
  }
}
 8009124:	bf00      	nop
 8009126:	3708      	adds	r7, #8
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}
 800912c:	20000868 	.word	0x20000868
 8009130:	40005c00 	.word	0x40005c00
 8009134:	40005400 	.word	0x40005400
 8009138:	40912732 	.word	0x40912732

0800913c <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b08a      	sub	sp, #40	@ 0x28
 8009140:	af04      	add	r7, sp, #16
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	4608      	mov	r0, r1
 8009146:	4611      	mov	r1, r2
 8009148:	461a      	mov	r2, r3
 800914a:	4603      	mov	r3, r0
 800914c:	72fb      	strb	r3, [r7, #11]
 800914e:	460b      	mov	r3, r1
 8009150:	813b      	strh	r3, [r7, #8]
 8009152:	4613      	mov	r3, r2
 8009154:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8009156:	2300      	movs	r3, #0
 8009158:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800915a:	7afb      	ldrb	r3, [r7, #11]
 800915c:	b299      	uxth	r1, r3
 800915e:	88f8      	ldrh	r0, [r7, #6]
 8009160:	893a      	ldrh	r2, [r7, #8]
 8009162:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009166:	9302      	str	r3, [sp, #8]
 8009168:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800916a:	9301      	str	r3, [sp, #4]
 800916c:	6a3b      	ldr	r3, [r7, #32]
 800916e:	9300      	str	r3, [sp, #0]
 8009170:	4603      	mov	r3, r0
 8009172:	68f8      	ldr	r0, [r7, #12]
 8009174:	f7fb fc8a 	bl	8004a8c <HAL_I2C_Mem_Read>
 8009178:	4603      	mov	r3, r0
 800917a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800917c:	7dfb      	ldrb	r3, [r7, #23]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d004      	beq.n	800918c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8009182:	7afb      	ldrb	r3, [r7, #11]
 8009184:	4619      	mov	r1, r3
 8009186:	68f8      	ldr	r0, [r7, #12]
 8009188:	f000 f832 	bl	80091f0 <I2Cx_Error>
  }
  return status;    
 800918c:	7dfb      	ldrb	r3, [r7, #23]
}
 800918e:	4618      	mov	r0, r3
 8009190:	3718      	adds	r7, #24
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}

08009196 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8009196:	b580      	push	{r7, lr}
 8009198:	b08a      	sub	sp, #40	@ 0x28
 800919a:	af04      	add	r7, sp, #16
 800919c:	60f8      	str	r0, [r7, #12]
 800919e:	4608      	mov	r0, r1
 80091a0:	4611      	mov	r1, r2
 80091a2:	461a      	mov	r2, r3
 80091a4:	4603      	mov	r3, r0
 80091a6:	72fb      	strb	r3, [r7, #11]
 80091a8:	460b      	mov	r3, r1
 80091aa:	813b      	strh	r3, [r7, #8]
 80091ac:	4613      	mov	r3, r2
 80091ae:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80091b0:	2300      	movs	r3, #0
 80091b2:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80091b4:	7afb      	ldrb	r3, [r7, #11]
 80091b6:	b299      	uxth	r1, r3
 80091b8:	88f8      	ldrh	r0, [r7, #6]
 80091ba:	893a      	ldrh	r2, [r7, #8]
 80091bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80091c0:	9302      	str	r3, [sp, #8]
 80091c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80091c4:	9301      	str	r3, [sp, #4]
 80091c6:	6a3b      	ldr	r3, [r7, #32]
 80091c8:	9300      	str	r3, [sp, #0]
 80091ca:	4603      	mov	r3, r0
 80091cc:	68f8      	ldr	r0, [r7, #12]
 80091ce:	f7fb fb49 	bl	8004864 <HAL_I2C_Mem_Write>
 80091d2:	4603      	mov	r3, r0
 80091d4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80091d6:	7dfb      	ldrb	r3, [r7, #23]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d004      	beq.n	80091e6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80091dc:	7afb      	ldrb	r3, [r7, #11]
 80091de:	4619      	mov	r1, r3
 80091e0:	68f8      	ldr	r0, [r7, #12]
 80091e2:	f000 f805 	bl	80091f0 <I2Cx_Error>
  }
  return status;
 80091e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3718      	adds	r7, #24
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}

080091f0 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b082      	sub	sp, #8
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	460b      	mov	r3, r1
 80091fa:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f7fb faed 	bl	80047dc <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f7ff ff5e 	bl	80090c4 <I2Cx_Init>
}
 8009208:	bf00      	nop
 800920a:	3708      	adds	r7, #8
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}

08009210 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8009214:	4802      	ldr	r0, [pc, #8]	@ (8009220 <TS_IO_Init+0x10>)
 8009216:	f7ff ff55 	bl	80090c4 <I2Cx_Init>
}
 800921a:	bf00      	nop
 800921c:	bd80      	pop	{r7, pc}
 800921e:	bf00      	nop
 8009220:	20000868 	.word	0x20000868

08009224 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b084      	sub	sp, #16
 8009228:	af02      	add	r7, sp, #8
 800922a:	4603      	mov	r3, r0
 800922c:	71fb      	strb	r3, [r7, #7]
 800922e:	460b      	mov	r3, r1
 8009230:	71bb      	strb	r3, [r7, #6]
 8009232:	4613      	mov	r3, r2
 8009234:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8009236:	79bb      	ldrb	r3, [r7, #6]
 8009238:	b29a      	uxth	r2, r3
 800923a:	79f9      	ldrb	r1, [r7, #7]
 800923c:	2301      	movs	r3, #1
 800923e:	9301      	str	r3, [sp, #4]
 8009240:	1d7b      	adds	r3, r7, #5
 8009242:	9300      	str	r3, [sp, #0]
 8009244:	2301      	movs	r3, #1
 8009246:	4803      	ldr	r0, [pc, #12]	@ (8009254 <TS_IO_Write+0x30>)
 8009248:	f7ff ffa5 	bl	8009196 <I2Cx_WriteMultiple>
}
 800924c:	bf00      	nop
 800924e:	3708      	adds	r7, #8
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}
 8009254:	20000868 	.word	0x20000868

08009258 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b086      	sub	sp, #24
 800925c:	af02      	add	r7, sp, #8
 800925e:	4603      	mov	r3, r0
 8009260:	460a      	mov	r2, r1
 8009262:	71fb      	strb	r3, [r7, #7]
 8009264:	4613      	mov	r3, r2
 8009266:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8009268:	2300      	movs	r3, #0
 800926a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800926c:	79bb      	ldrb	r3, [r7, #6]
 800926e:	b29a      	uxth	r2, r3
 8009270:	79f9      	ldrb	r1, [r7, #7]
 8009272:	2301      	movs	r3, #1
 8009274:	9301      	str	r3, [sp, #4]
 8009276:	f107 030f 	add.w	r3, r7, #15
 800927a:	9300      	str	r3, [sp, #0]
 800927c:	2301      	movs	r3, #1
 800927e:	4804      	ldr	r0, [pc, #16]	@ (8009290 <TS_IO_Read+0x38>)
 8009280:	f7ff ff5c 	bl	800913c <I2Cx_ReadMultiple>

  return read_value;
 8009284:	7bfb      	ldrb	r3, [r7, #15]
}
 8009286:	4618      	mov	r0, r3
 8009288:	3710      	adds	r7, #16
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}
 800928e:	bf00      	nop
 8009290:	20000868 	.word	0x20000868

08009294 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b082      	sub	sp, #8
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	f7f9 fb81 	bl	80029a4 <HAL_Delay>
}
 80092a2:	bf00      	nop
 80092a4:	3708      	adds	r7, #8
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}
	...

080092ac <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 80092ac:	b580      	push	{r7, lr}
 80092ae:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 80092b0:	4b31      	ldr	r3, [pc, #196]	@ (8009378 <BSP_LCD_Init+0xcc>)
 80092b2:	2228      	movs	r2, #40	@ 0x28
 80092b4:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 80092b6:	4b30      	ldr	r3, [pc, #192]	@ (8009378 <BSP_LCD_Init+0xcc>)
 80092b8:	2209      	movs	r2, #9
 80092ba:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80092bc:	4b2e      	ldr	r3, [pc, #184]	@ (8009378 <BSP_LCD_Init+0xcc>)
 80092be:	2235      	movs	r2, #53	@ 0x35
 80092c0:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 80092c2:	4b2d      	ldr	r3, [pc, #180]	@ (8009378 <BSP_LCD_Init+0xcc>)
 80092c4:	220b      	movs	r2, #11
 80092c6:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 80092c8:	4b2b      	ldr	r3, [pc, #172]	@ (8009378 <BSP_LCD_Init+0xcc>)
 80092ca:	f240 121b 	movw	r2, #283	@ 0x11b
 80092ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80092d0:	4b29      	ldr	r3, [pc, #164]	@ (8009378 <BSP_LCD_Init+0xcc>)
 80092d2:	f240 2215 	movw	r2, #533	@ 0x215
 80092d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 80092d8:	4b27      	ldr	r3, [pc, #156]	@ (8009378 <BSP_LCD_Init+0xcc>)
 80092da:	f240 121d 	movw	r2, #285	@ 0x11d
 80092de:	631a      	str	r2, [r3, #48]	@ 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 80092e0:	4b25      	ldr	r3, [pc, #148]	@ (8009378 <BSP_LCD_Init+0xcc>)
 80092e2:	f240 2235 	movw	r2, #565	@ 0x235
 80092e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 80092e8:	2100      	movs	r1, #0
 80092ea:	4823      	ldr	r0, [pc, #140]	@ (8009378 <BSP_LCD_Init+0xcc>)
 80092ec:	f000 fc02 	bl	8009af4 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 80092f0:	4b21      	ldr	r3, [pc, #132]	@ (8009378 <BSP_LCD_Init+0xcc>)
 80092f2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80092f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 80092f8:	4b1f      	ldr	r3, [pc, #124]	@ (8009378 <BSP_LCD_Init+0xcc>)
 80092fa:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80092fe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8009300:	4b1d      	ldr	r3, [pc, #116]	@ (8009378 <BSP_LCD_Init+0xcc>)
 8009302:	2200      	movs	r2, #0
 8009304:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8009308:	4b1b      	ldr	r3, [pc, #108]	@ (8009378 <BSP_LCD_Init+0xcc>)
 800930a:	2200      	movs	r2, #0
 800930c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8009310:	4b19      	ldr	r3, [pc, #100]	@ (8009378 <BSP_LCD_Init+0xcc>)
 8009312:	2200      	movs	r2, #0
 8009314:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8009318:	4b17      	ldr	r3, [pc, #92]	@ (8009378 <BSP_LCD_Init+0xcc>)
 800931a:	2200      	movs	r2, #0
 800931c:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 800931e:	4b16      	ldr	r3, [pc, #88]	@ (8009378 <BSP_LCD_Init+0xcc>)
 8009320:	2200      	movs	r2, #0
 8009322:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8009324:	4b14      	ldr	r3, [pc, #80]	@ (8009378 <BSP_LCD_Init+0xcc>)
 8009326:	2200      	movs	r2, #0
 8009328:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800932a:	4b13      	ldr	r3, [pc, #76]	@ (8009378 <BSP_LCD_Init+0xcc>)
 800932c:	2200      	movs	r2, #0
 800932e:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8009330:	4b11      	ldr	r3, [pc, #68]	@ (8009378 <BSP_LCD_Init+0xcc>)
 8009332:	4a12      	ldr	r2, [pc, #72]	@ (800937c <BSP_LCD_Init+0xd0>)
 8009334:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8009336:	4810      	ldr	r0, [pc, #64]	@ (8009378 <BSP_LCD_Init+0xcc>)
 8009338:	f7fc f962 	bl	8005600 <HAL_LTDC_GetState>
 800933c:	4603      	mov	r3, r0
 800933e:	2b00      	cmp	r3, #0
 8009340:	d103      	bne.n	800934a <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8009342:	2100      	movs	r1, #0
 8009344:	480c      	ldr	r0, [pc, #48]	@ (8009378 <BSP_LCD_Init+0xcc>)
 8009346:	f000 fafb 	bl	8009940 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 800934a:	480b      	ldr	r0, [pc, #44]	@ (8009378 <BSP_LCD_Init+0xcc>)
 800934c:	f7fb ff88 	bl	8005260 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8009350:	2201      	movs	r2, #1
 8009352:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009356:	480a      	ldr	r0, [pc, #40]	@ (8009380 <BSP_LCD_Init+0xd4>)
 8009358:	f7fb f970 	bl	800463c <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 800935c:	2201      	movs	r2, #1
 800935e:	2108      	movs	r1, #8
 8009360:	4808      	ldr	r0, [pc, #32]	@ (8009384 <BSP_LCD_Init+0xd8>)
 8009362:	f7fb f96b 	bl	800463c <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8009366:	f000 fce5 	bl	8009d34 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800936a:	4807      	ldr	r0, [pc, #28]	@ (8009388 <BSP_LCD_Init+0xdc>)
 800936c:	f000 f8d8 	bl	8009520 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8009370:	2300      	movs	r3, #0
}
 8009372:	4618      	mov	r0, r3
 8009374:	bd80      	pop	{r7, pc}
 8009376:	bf00      	nop
 8009378:	200008bc 	.word	0x200008bc
 800937c:	40016800 	.word	0x40016800
 8009380:	40022000 	.word	0x40022000
 8009384:	40022800 	.word	0x40022800
 8009388:	2000001c 	.word	0x2000001c

0800938c <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 800938c:	b480      	push	{r7}
 800938e:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8009390:	4b06      	ldr	r3, [pc, #24]	@ (80093ac <BSP_LCD_GetXSize+0x20>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4a06      	ldr	r2, [pc, #24]	@ (80093b0 <BSP_LCD_GetXSize+0x24>)
 8009396:	2134      	movs	r1, #52	@ 0x34
 8009398:	fb01 f303 	mul.w	r3, r1, r3
 800939c:	4413      	add	r3, r2
 800939e:	3360      	adds	r3, #96	@ 0x60
 80093a0:	681b      	ldr	r3, [r3, #0]
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr
 80093ac:	200009a4 	.word	0x200009a4
 80093b0:	200008bc 	.word	0x200008bc

080093b4 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80093b4:	b480      	push	{r7}
 80093b6:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 80093b8:	4b06      	ldr	r3, [pc, #24]	@ (80093d4 <BSP_LCD_GetYSize+0x20>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a06      	ldr	r2, [pc, #24]	@ (80093d8 <BSP_LCD_GetYSize+0x24>)
 80093be:	2134      	movs	r1, #52	@ 0x34
 80093c0:	fb01 f303 	mul.w	r3, r1, r3
 80093c4:	4413      	add	r3, r2
 80093c6:	3364      	adds	r3, #100	@ 0x64
 80093c8:	681b      	ldr	r3, [r3, #0]
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr
 80093d4:	200009a4 	.word	0x200009a4
 80093d8:	200008bc 	.word	0x200008bc

080093dc <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80093dc:	b580      	push	{r7, lr}
 80093de:	b090      	sub	sp, #64	@ 0x40
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	4603      	mov	r3, r0
 80093e4:	6039      	str	r1, [r7, #0]
 80093e6:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 80093e8:	2300      	movs	r3, #0
 80093ea:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 80093ec:	f7ff ffce 	bl	800938c <BSP_LCD_GetXSize>
 80093f0:	4603      	mov	r3, r0
 80093f2:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 80093f4:	2300      	movs	r3, #0
 80093f6:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 80093f8:	f7ff ffdc 	bl	80093b4 <BSP_LCD_GetYSize>
 80093fc:	4603      	mov	r3, r0
 80093fe:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8009400:	2300      	movs	r3, #0
 8009402:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	633b      	str	r3, [r7, #48]	@ 0x30
  layer_cfg.Alpha = 255;
 8009408:	23ff      	movs	r3, #255	@ 0xff
 800940a:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 800940c:	2300      	movs	r3, #0
 800940e:	627b      	str	r3, [r7, #36]	@ 0x24
  layer_cfg.Backcolor.Blue = 0;
 8009410:	2300      	movs	r3, #0
 8009412:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  layer_cfg.Backcolor.Green = 0;
 8009416:	2300      	movs	r3, #0
 8009418:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  layer_cfg.Backcolor.Red = 0;
 800941c:	2300      	movs	r3, #0
 800941e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8009422:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8009426:	62bb      	str	r3, [r7, #40]	@ 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8009428:	2307      	movs	r3, #7
 800942a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 800942c:	f7ff ffae 	bl	800938c <BSP_LCD_GetXSize>
 8009430:	4603      	mov	r3, r0
 8009432:	637b      	str	r3, [r7, #52]	@ 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8009434:	f7ff ffbe 	bl	80093b4 <BSP_LCD_GetYSize>
 8009438:	4603      	mov	r3, r0
 800943a:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 800943c:	88fa      	ldrh	r2, [r7, #6]
 800943e:	f107 030c 	add.w	r3, r7, #12
 8009442:	4619      	mov	r1, r3
 8009444:	4812      	ldr	r0, [pc, #72]	@ (8009490 <BSP_LCD_LayerDefaultInit+0xb4>)
 8009446:	f7fc f89d 	bl	8005584 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800944a:	88fa      	ldrh	r2, [r7, #6]
 800944c:	4911      	ldr	r1, [pc, #68]	@ (8009494 <BSP_LCD_LayerDefaultInit+0xb8>)
 800944e:	4613      	mov	r3, r2
 8009450:	005b      	lsls	r3, r3, #1
 8009452:	4413      	add	r3, r2
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	440b      	add	r3, r1
 8009458:	3304      	adds	r3, #4
 800945a:	f04f 32ff 	mov.w	r2, #4294967295
 800945e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8009460:	88fa      	ldrh	r2, [r7, #6]
 8009462:	490c      	ldr	r1, [pc, #48]	@ (8009494 <BSP_LCD_LayerDefaultInit+0xb8>)
 8009464:	4613      	mov	r3, r2
 8009466:	005b      	lsls	r3, r3, #1
 8009468:	4413      	add	r3, r2
 800946a:	009b      	lsls	r3, r3, #2
 800946c:	440b      	add	r3, r1
 800946e:	3308      	adds	r3, #8
 8009470:	4a09      	ldr	r2, [pc, #36]	@ (8009498 <BSP_LCD_LayerDefaultInit+0xbc>)
 8009472:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8009474:	88fa      	ldrh	r2, [r7, #6]
 8009476:	4907      	ldr	r1, [pc, #28]	@ (8009494 <BSP_LCD_LayerDefaultInit+0xb8>)
 8009478:	4613      	mov	r3, r2
 800947a:	005b      	lsls	r3, r3, #1
 800947c:	4413      	add	r3, r2
 800947e:	009b      	lsls	r3, r3, #2
 8009480:	440b      	add	r3, r1
 8009482:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8009486:	601a      	str	r2, [r3, #0]
}
 8009488:	bf00      	nop
 800948a:	3740      	adds	r7, #64	@ 0x40
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}
 8009490:	200008bc 	.word	0x200008bc
 8009494:	200009a8 	.word	0x200009a8
 8009498:	2000001c 	.word	0x2000001c

0800949c <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 800949c:	b480      	push	{r7}
 800949e:	b083      	sub	sp, #12
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80094a4:	4a04      	ldr	r2, [pc, #16]	@ (80094b8 <BSP_LCD_SelectLayer+0x1c>)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6013      	str	r3, [r2, #0]
} 
 80094aa:	bf00      	nop
 80094ac:	370c      	adds	r7, #12
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr
 80094b6:	bf00      	nop
 80094b8:	200009a4 	.word	0x200009a4

080094bc <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80094bc:	b480      	push	{r7}
 80094be:	b083      	sub	sp, #12
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80094c4:	4b07      	ldr	r3, [pc, #28]	@ (80094e4 <BSP_LCD_SetTextColor+0x28>)
 80094c6:	681a      	ldr	r2, [r3, #0]
 80094c8:	4907      	ldr	r1, [pc, #28]	@ (80094e8 <BSP_LCD_SetTextColor+0x2c>)
 80094ca:	4613      	mov	r3, r2
 80094cc:	005b      	lsls	r3, r3, #1
 80094ce:	4413      	add	r3, r2
 80094d0:	009b      	lsls	r3, r3, #2
 80094d2:	440b      	add	r3, r1
 80094d4:	687a      	ldr	r2, [r7, #4]
 80094d6:	601a      	str	r2, [r3, #0]
}
 80094d8:	bf00      	nop
 80094da:	370c      	adds	r7, #12
 80094dc:	46bd      	mov	sp, r7
 80094de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e2:	4770      	bx	lr
 80094e4:	200009a4 	.word	0x200009a4
 80094e8:	200009a8 	.word	0x200009a8

080094ec <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80094ec:	b480      	push	{r7}
 80094ee:	b083      	sub	sp, #12
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80094f4:	4b08      	ldr	r3, [pc, #32]	@ (8009518 <BSP_LCD_SetBackColor+0x2c>)
 80094f6:	681a      	ldr	r2, [r3, #0]
 80094f8:	4908      	ldr	r1, [pc, #32]	@ (800951c <BSP_LCD_SetBackColor+0x30>)
 80094fa:	4613      	mov	r3, r2
 80094fc:	005b      	lsls	r3, r3, #1
 80094fe:	4413      	add	r3, r2
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	440b      	add	r3, r1
 8009504:	3304      	adds	r3, #4
 8009506:	687a      	ldr	r2, [r7, #4]
 8009508:	601a      	str	r2, [r3, #0]
}
 800950a:	bf00      	nop
 800950c:	370c      	adds	r7, #12
 800950e:	46bd      	mov	sp, r7
 8009510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009514:	4770      	bx	lr
 8009516:	bf00      	nop
 8009518:	200009a4 	.word	0x200009a4
 800951c:	200009a8 	.word	0x200009a8

08009520 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8009520:	b480      	push	{r7}
 8009522:	b083      	sub	sp, #12
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8009528:	4b08      	ldr	r3, [pc, #32]	@ (800954c <BSP_LCD_SetFont+0x2c>)
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	4908      	ldr	r1, [pc, #32]	@ (8009550 <BSP_LCD_SetFont+0x30>)
 800952e:	4613      	mov	r3, r2
 8009530:	005b      	lsls	r3, r3, #1
 8009532:	4413      	add	r3, r2
 8009534:	009b      	lsls	r3, r3, #2
 8009536:	440b      	add	r3, r1
 8009538:	3308      	adds	r3, #8
 800953a:	687a      	ldr	r2, [r7, #4]
 800953c:	601a      	str	r2, [r3, #0]
}
 800953e:	bf00      	nop
 8009540:	370c      	adds	r7, #12
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr
 800954a:	bf00      	nop
 800954c:	200009a4 	.word	0x200009a4
 8009550:	200009a8 	.word	0x200009a8

08009554 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8009554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009556:	b085      	sub	sp, #20
 8009558:	af02      	add	r7, sp, #8
 800955a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800955c:	4b0f      	ldr	r3, [pc, #60]	@ (800959c <BSP_LCD_Clear+0x48>)
 800955e:	681c      	ldr	r4, [r3, #0]
 8009560:	4b0e      	ldr	r3, [pc, #56]	@ (800959c <BSP_LCD_Clear+0x48>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a0e      	ldr	r2, [pc, #56]	@ (80095a0 <BSP_LCD_Clear+0x4c>)
 8009566:	2134      	movs	r1, #52	@ 0x34
 8009568:	fb01 f303 	mul.w	r3, r1, r3
 800956c:	4413      	add	r3, r2
 800956e:	335c      	adds	r3, #92	@ 0x5c
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	461e      	mov	r6, r3
 8009574:	f7ff ff0a 	bl	800938c <BSP_LCD_GetXSize>
 8009578:	4605      	mov	r5, r0
 800957a:	f7ff ff1b 	bl	80093b4 <BSP_LCD_GetYSize>
 800957e:	4602      	mov	r2, r0
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	9301      	str	r3, [sp, #4]
 8009584:	2300      	movs	r3, #0
 8009586:	9300      	str	r3, [sp, #0]
 8009588:	4613      	mov	r3, r2
 800958a:	462a      	mov	r2, r5
 800958c:	4631      	mov	r1, r6
 800958e:	4620      	mov	r0, r4
 8009590:	f000 fb84 	bl	8009c9c <LL_FillBuffer>
}
 8009594:	bf00      	nop
 8009596:	370c      	adds	r7, #12
 8009598:	46bd      	mov	sp, r7
 800959a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800959c:	200009a4 	.word	0x200009a4
 80095a0:	200008bc 	.word	0x200008bc

080095a4 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80095a4:	b590      	push	{r4, r7, lr}
 80095a6:	b083      	sub	sp, #12
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	4603      	mov	r3, r0
 80095ac:	80fb      	strh	r3, [r7, #6]
 80095ae:	460b      	mov	r3, r1
 80095b0:	80bb      	strh	r3, [r7, #4]
 80095b2:	4613      	mov	r3, r2
 80095b4:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80095b6:	4b1b      	ldr	r3, [pc, #108]	@ (8009624 <BSP_LCD_DisplayChar+0x80>)
 80095b8:	681a      	ldr	r2, [r3, #0]
 80095ba:	491b      	ldr	r1, [pc, #108]	@ (8009628 <BSP_LCD_DisplayChar+0x84>)
 80095bc:	4613      	mov	r3, r2
 80095be:	005b      	lsls	r3, r3, #1
 80095c0:	4413      	add	r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	440b      	add	r3, r1
 80095c6:	3308      	adds	r3, #8
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	6819      	ldr	r1, [r3, #0]
 80095cc:	78fb      	ldrb	r3, [r7, #3]
 80095ce:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80095d2:	4b14      	ldr	r3, [pc, #80]	@ (8009624 <BSP_LCD_DisplayChar+0x80>)
 80095d4:	681a      	ldr	r2, [r3, #0]
 80095d6:	4c14      	ldr	r4, [pc, #80]	@ (8009628 <BSP_LCD_DisplayChar+0x84>)
 80095d8:	4613      	mov	r3, r2
 80095da:	005b      	lsls	r3, r3, #1
 80095dc:	4413      	add	r3, r2
 80095de:	009b      	lsls	r3, r3, #2
 80095e0:	4423      	add	r3, r4
 80095e2:	3308      	adds	r3, #8
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80095e8:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80095ec:	4b0d      	ldr	r3, [pc, #52]	@ (8009624 <BSP_LCD_DisplayChar+0x80>)
 80095ee:	681a      	ldr	r2, [r3, #0]
 80095f0:	4c0d      	ldr	r4, [pc, #52]	@ (8009628 <BSP_LCD_DisplayChar+0x84>)
 80095f2:	4613      	mov	r3, r2
 80095f4:	005b      	lsls	r3, r3, #1
 80095f6:	4413      	add	r3, r2
 80095f8:	009b      	lsls	r3, r3, #2
 80095fa:	4423      	add	r3, r4
 80095fc:	3308      	adds	r3, #8
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	889b      	ldrh	r3, [r3, #4]
 8009602:	3307      	adds	r3, #7
 8009604:	2b00      	cmp	r3, #0
 8009606:	da00      	bge.n	800960a <BSP_LCD_DisplayChar+0x66>
 8009608:	3307      	adds	r3, #7
 800960a:	10db      	asrs	r3, r3, #3
 800960c:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8009610:	18ca      	adds	r2, r1, r3
 8009612:	88b9      	ldrh	r1, [r7, #4]
 8009614:	88fb      	ldrh	r3, [r7, #6]
 8009616:	4618      	mov	r0, r3
 8009618:	f000 fa88 	bl	8009b2c <DrawChar>
}
 800961c:	bf00      	nop
 800961e:	370c      	adds	r7, #12
 8009620:	46bd      	mov	sp, r7
 8009622:	bd90      	pop	{r4, r7, pc}
 8009624:	200009a4 	.word	0x200009a4
 8009628:	200009a8 	.word	0x200009a8

0800962c <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 800962c:	b5b0      	push	{r4, r5, r7, lr}
 800962e:	b088      	sub	sp, #32
 8009630:	af00      	add	r7, sp, #0
 8009632:	60ba      	str	r2, [r7, #8]
 8009634:	461a      	mov	r2, r3
 8009636:	4603      	mov	r3, r0
 8009638:	81fb      	strh	r3, [r7, #14]
 800963a:	460b      	mov	r3, r1
 800963c:	81bb      	strh	r3, [r7, #12]
 800963e:	4613      	mov	r3, r2
 8009640:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8009642:	2301      	movs	r3, #1
 8009644:	83fb      	strh	r3, [r7, #30]
 8009646:	2300      	movs	r3, #0
 8009648:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800964a:	2300      	movs	r3, #0
 800964c:	61bb      	str	r3, [r7, #24]
 800964e:	2300      	movs	r3, #0
 8009650:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8009656:	e002      	b.n	800965e <BSP_LCD_DisplayStringAt+0x32>
 8009658:	69bb      	ldr	r3, [r7, #24]
 800965a:	3301      	adds	r3, #1
 800965c:	61bb      	str	r3, [r7, #24]
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	1c5a      	adds	r2, r3, #1
 8009662:	617a      	str	r2, [r7, #20]
 8009664:	781b      	ldrb	r3, [r3, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d1f6      	bne.n	8009658 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800966a:	f7ff fe8f 	bl	800938c <BSP_LCD_GetXSize>
 800966e:	4601      	mov	r1, r0
 8009670:	4b50      	ldr	r3, [pc, #320]	@ (80097b4 <BSP_LCD_DisplayStringAt+0x188>)
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	4850      	ldr	r0, [pc, #320]	@ (80097b8 <BSP_LCD_DisplayStringAt+0x18c>)
 8009676:	4613      	mov	r3, r2
 8009678:	005b      	lsls	r3, r3, #1
 800967a:	4413      	add	r3, r2
 800967c:	009b      	lsls	r3, r3, #2
 800967e:	4403      	add	r3, r0
 8009680:	3308      	adds	r3, #8
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	889b      	ldrh	r3, [r3, #4]
 8009686:	fbb1 f3f3 	udiv	r3, r1, r3
 800968a:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 800968c:	79fb      	ldrb	r3, [r7, #7]
 800968e:	2b03      	cmp	r3, #3
 8009690:	d01c      	beq.n	80096cc <BSP_LCD_DisplayStringAt+0xa0>
 8009692:	2b03      	cmp	r3, #3
 8009694:	dc33      	bgt.n	80096fe <BSP_LCD_DisplayStringAt+0xd2>
 8009696:	2b01      	cmp	r3, #1
 8009698:	d002      	beq.n	80096a0 <BSP_LCD_DisplayStringAt+0x74>
 800969a:	2b02      	cmp	r3, #2
 800969c:	d019      	beq.n	80096d2 <BSP_LCD_DisplayStringAt+0xa6>
 800969e:	e02e      	b.n	80096fe <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80096a0:	693a      	ldr	r2, [r7, #16]
 80096a2:	69bb      	ldr	r3, [r7, #24]
 80096a4:	1ad1      	subs	r1, r2, r3
 80096a6:	4b43      	ldr	r3, [pc, #268]	@ (80097b4 <BSP_LCD_DisplayStringAt+0x188>)
 80096a8:	681a      	ldr	r2, [r3, #0]
 80096aa:	4843      	ldr	r0, [pc, #268]	@ (80097b8 <BSP_LCD_DisplayStringAt+0x18c>)
 80096ac:	4613      	mov	r3, r2
 80096ae:	005b      	lsls	r3, r3, #1
 80096b0:	4413      	add	r3, r2
 80096b2:	009b      	lsls	r3, r3, #2
 80096b4:	4403      	add	r3, r0
 80096b6:	3308      	adds	r3, #8
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	889b      	ldrh	r3, [r3, #4]
 80096bc:	fb01 f303 	mul.w	r3, r1, r3
 80096c0:	085b      	lsrs	r3, r3, #1
 80096c2:	b29a      	uxth	r2, r3
 80096c4:	89fb      	ldrh	r3, [r7, #14]
 80096c6:	4413      	add	r3, r2
 80096c8:	83fb      	strh	r3, [r7, #30]
      break;
 80096ca:	e01b      	b.n	8009704 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 80096cc:	89fb      	ldrh	r3, [r7, #14]
 80096ce:	83fb      	strh	r3, [r7, #30]
      break;
 80096d0:	e018      	b.n	8009704 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80096d2:	693a      	ldr	r2, [r7, #16]
 80096d4:	69bb      	ldr	r3, [r7, #24]
 80096d6:	1ad3      	subs	r3, r2, r3
 80096d8:	b299      	uxth	r1, r3
 80096da:	4b36      	ldr	r3, [pc, #216]	@ (80097b4 <BSP_LCD_DisplayStringAt+0x188>)
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	4836      	ldr	r0, [pc, #216]	@ (80097b8 <BSP_LCD_DisplayStringAt+0x18c>)
 80096e0:	4613      	mov	r3, r2
 80096e2:	005b      	lsls	r3, r3, #1
 80096e4:	4413      	add	r3, r2
 80096e6:	009b      	lsls	r3, r3, #2
 80096e8:	4403      	add	r3, r0
 80096ea:	3308      	adds	r3, #8
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	889b      	ldrh	r3, [r3, #4]
 80096f0:	fb11 f303 	smulbb	r3, r1, r3
 80096f4:	b29a      	uxth	r2, r3
 80096f6:	89fb      	ldrh	r3, [r7, #14]
 80096f8:	1ad3      	subs	r3, r2, r3
 80096fa:	83fb      	strh	r3, [r7, #30]
      break;
 80096fc:	e002      	b.n	8009704 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 80096fe:	89fb      	ldrh	r3, [r7, #14]
 8009700:	83fb      	strh	r3, [r7, #30]
      break;
 8009702:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8009704:	8bfb      	ldrh	r3, [r7, #30]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d003      	beq.n	8009712 <BSP_LCD_DisplayStringAt+0xe6>
 800970a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800970e:	2b00      	cmp	r3, #0
 8009710:	da1d      	bge.n	800974e <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8009712:	2301      	movs	r3, #1
 8009714:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8009716:	e01a      	b.n	800974e <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	781a      	ldrb	r2, [r3, #0]
 800971c:	89b9      	ldrh	r1, [r7, #12]
 800971e:	8bfb      	ldrh	r3, [r7, #30]
 8009720:	4618      	mov	r0, r3
 8009722:	f7ff ff3f 	bl	80095a4 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8009726:	4b23      	ldr	r3, [pc, #140]	@ (80097b4 <BSP_LCD_DisplayStringAt+0x188>)
 8009728:	681a      	ldr	r2, [r3, #0]
 800972a:	4923      	ldr	r1, [pc, #140]	@ (80097b8 <BSP_LCD_DisplayStringAt+0x18c>)
 800972c:	4613      	mov	r3, r2
 800972e:	005b      	lsls	r3, r3, #1
 8009730:	4413      	add	r3, r2
 8009732:	009b      	lsls	r3, r3, #2
 8009734:	440b      	add	r3, r1
 8009736:	3308      	adds	r3, #8
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	889a      	ldrh	r2, [r3, #4]
 800973c:	8bfb      	ldrh	r3, [r7, #30]
 800973e:	4413      	add	r3, r2
 8009740:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	3301      	adds	r3, #1
 8009746:	60bb      	str	r3, [r7, #8]
    i++;
 8009748:	8bbb      	ldrh	r3, [r7, #28]
 800974a:	3301      	adds	r3, #1
 800974c:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	781b      	ldrb	r3, [r3, #0]
 8009752:	2b00      	cmp	r3, #0
 8009754:	bf14      	ite	ne
 8009756:	2301      	movne	r3, #1
 8009758:	2300      	moveq	r3, #0
 800975a:	b2dc      	uxtb	r4, r3
 800975c:	f7ff fe16 	bl	800938c <BSP_LCD_GetXSize>
 8009760:	8bb9      	ldrh	r1, [r7, #28]
 8009762:	4b14      	ldr	r3, [pc, #80]	@ (80097b4 <BSP_LCD_DisplayStringAt+0x188>)
 8009764:	681a      	ldr	r2, [r3, #0]
 8009766:	4d14      	ldr	r5, [pc, #80]	@ (80097b8 <BSP_LCD_DisplayStringAt+0x18c>)
 8009768:	4613      	mov	r3, r2
 800976a:	005b      	lsls	r3, r3, #1
 800976c:	4413      	add	r3, r2
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	442b      	add	r3, r5
 8009772:	3308      	adds	r3, #8
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	889b      	ldrh	r3, [r3, #4]
 8009778:	fb01 f303 	mul.w	r3, r1, r3
 800977c:	1ac3      	subs	r3, r0, r3
 800977e:	b299      	uxth	r1, r3
 8009780:	4b0c      	ldr	r3, [pc, #48]	@ (80097b4 <BSP_LCD_DisplayStringAt+0x188>)
 8009782:	681a      	ldr	r2, [r3, #0]
 8009784:	480c      	ldr	r0, [pc, #48]	@ (80097b8 <BSP_LCD_DisplayStringAt+0x18c>)
 8009786:	4613      	mov	r3, r2
 8009788:	005b      	lsls	r3, r3, #1
 800978a:	4413      	add	r3, r2
 800978c:	009b      	lsls	r3, r3, #2
 800978e:	4403      	add	r3, r0
 8009790:	3308      	adds	r3, #8
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	889b      	ldrh	r3, [r3, #4]
 8009796:	4299      	cmp	r1, r3
 8009798:	bf2c      	ite	cs
 800979a:	2301      	movcs	r3, #1
 800979c:	2300      	movcc	r3, #0
 800979e:	b2db      	uxtb	r3, r3
 80097a0:	4023      	ands	r3, r4
 80097a2:	b2db      	uxtb	r3, r3
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d1b7      	bne.n	8009718 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 80097a8:	bf00      	nop
 80097aa:	bf00      	nop
 80097ac:	3720      	adds	r7, #32
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bdb0      	pop	{r4, r5, r7, pc}
 80097b2:	bf00      	nop
 80097b4:	200009a4 	.word	0x200009a4
 80097b8:	200009a8 	.word	0x200009a8

080097bc <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80097bc:	b5b0      	push	{r4, r5, r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	4603      	mov	r3, r0
 80097c4:	603a      	str	r2, [r7, #0]
 80097c6:	80fb      	strh	r3, [r7, #6]
 80097c8:	460b      	mov	r3, r1
 80097ca:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80097cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009844 <BSP_LCD_DrawPixel+0x88>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4a1d      	ldr	r2, [pc, #116]	@ (8009848 <BSP_LCD_DrawPixel+0x8c>)
 80097d2:	2134      	movs	r1, #52	@ 0x34
 80097d4:	fb01 f303 	mul.w	r3, r1, r3
 80097d8:	4413      	add	r3, r2
 80097da:	3348      	adds	r3, #72	@ 0x48
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	2b02      	cmp	r3, #2
 80097e0:	d116      	bne.n	8009810 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 80097e2:	4b18      	ldr	r3, [pc, #96]	@ (8009844 <BSP_LCD_DrawPixel+0x88>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a18      	ldr	r2, [pc, #96]	@ (8009848 <BSP_LCD_DrawPixel+0x8c>)
 80097e8:	2134      	movs	r1, #52	@ 0x34
 80097ea:	fb01 f303 	mul.w	r3, r1, r3
 80097ee:	4413      	add	r3, r2
 80097f0:	335c      	adds	r3, #92	@ 0x5c
 80097f2:	681c      	ldr	r4, [r3, #0]
 80097f4:	88bd      	ldrh	r5, [r7, #4]
 80097f6:	f7ff fdc9 	bl	800938c <BSP_LCD_GetXSize>
 80097fa:	4603      	mov	r3, r0
 80097fc:	fb03 f205 	mul.w	r2, r3, r5
 8009800:	88fb      	ldrh	r3, [r7, #6]
 8009802:	4413      	add	r3, r2
 8009804:	005b      	lsls	r3, r3, #1
 8009806:	4423      	add	r3, r4
 8009808:	683a      	ldr	r2, [r7, #0]
 800980a:	b292      	uxth	r2, r2
 800980c:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 800980e:	e015      	b.n	800983c <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8009810:	4b0c      	ldr	r3, [pc, #48]	@ (8009844 <BSP_LCD_DrawPixel+0x88>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4a0c      	ldr	r2, [pc, #48]	@ (8009848 <BSP_LCD_DrawPixel+0x8c>)
 8009816:	2134      	movs	r1, #52	@ 0x34
 8009818:	fb01 f303 	mul.w	r3, r1, r3
 800981c:	4413      	add	r3, r2
 800981e:	335c      	adds	r3, #92	@ 0x5c
 8009820:	681c      	ldr	r4, [r3, #0]
 8009822:	88bd      	ldrh	r5, [r7, #4]
 8009824:	f7ff fdb2 	bl	800938c <BSP_LCD_GetXSize>
 8009828:	4603      	mov	r3, r0
 800982a:	fb03 f205 	mul.w	r2, r3, r5
 800982e:	88fb      	ldrh	r3, [r7, #6]
 8009830:	4413      	add	r3, r2
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	4423      	add	r3, r4
 8009836:	461a      	mov	r2, r3
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	6013      	str	r3, [r2, #0]
}
 800983c:	bf00      	nop
 800983e:	3708      	adds	r7, #8
 8009840:	46bd      	mov	sp, r7
 8009842:	bdb0      	pop	{r4, r5, r7, pc}
 8009844:	200009a4 	.word	0x200009a4
 8009848:	200008bc 	.word	0x200008bc

0800984c <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800984c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009850:	b086      	sub	sp, #24
 8009852:	af02      	add	r7, sp, #8
 8009854:	4604      	mov	r4, r0
 8009856:	4608      	mov	r0, r1
 8009858:	4611      	mov	r1, r2
 800985a:	461a      	mov	r2, r3
 800985c:	4623      	mov	r3, r4
 800985e:	80fb      	strh	r3, [r7, #6]
 8009860:	4603      	mov	r3, r0
 8009862:	80bb      	strh	r3, [r7, #4]
 8009864:	460b      	mov	r3, r1
 8009866:	807b      	strh	r3, [r7, #2]
 8009868:	4613      	mov	r3, r2
 800986a:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 800986c:	2300      	movs	r3, #0
 800986e:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8009870:	4b30      	ldr	r3, [pc, #192]	@ (8009934 <BSP_LCD_FillRect+0xe8>)
 8009872:	681a      	ldr	r2, [r3, #0]
 8009874:	4930      	ldr	r1, [pc, #192]	@ (8009938 <BSP_LCD_FillRect+0xec>)
 8009876:	4613      	mov	r3, r2
 8009878:	005b      	lsls	r3, r3, #1
 800987a:	4413      	add	r3, r2
 800987c:	009b      	lsls	r3, r3, #2
 800987e:	440b      	add	r3, r1
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4618      	mov	r0, r3
 8009884:	f7ff fe1a 	bl	80094bc <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8009888:	4b2a      	ldr	r3, [pc, #168]	@ (8009934 <BSP_LCD_FillRect+0xe8>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a2b      	ldr	r2, [pc, #172]	@ (800993c <BSP_LCD_FillRect+0xf0>)
 800988e:	2134      	movs	r1, #52	@ 0x34
 8009890:	fb01 f303 	mul.w	r3, r1, r3
 8009894:	4413      	add	r3, r2
 8009896:	3348      	adds	r3, #72	@ 0x48
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	2b02      	cmp	r3, #2
 800989c:	d114      	bne.n	80098c8 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800989e:	4b25      	ldr	r3, [pc, #148]	@ (8009934 <BSP_LCD_FillRect+0xe8>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a26      	ldr	r2, [pc, #152]	@ (800993c <BSP_LCD_FillRect+0xf0>)
 80098a4:	2134      	movs	r1, #52	@ 0x34
 80098a6:	fb01 f303 	mul.w	r3, r1, r3
 80098aa:	4413      	add	r3, r2
 80098ac:	335c      	adds	r3, #92	@ 0x5c
 80098ae:	681c      	ldr	r4, [r3, #0]
 80098b0:	f7ff fd6c 	bl	800938c <BSP_LCD_GetXSize>
 80098b4:	4602      	mov	r2, r0
 80098b6:	88bb      	ldrh	r3, [r7, #4]
 80098b8:	fb03 f202 	mul.w	r2, r3, r2
 80098bc:	88fb      	ldrh	r3, [r7, #6]
 80098be:	4413      	add	r3, r2
 80098c0:	005b      	lsls	r3, r3, #1
 80098c2:	4423      	add	r3, r4
 80098c4:	60fb      	str	r3, [r7, #12]
 80098c6:	e013      	b.n	80098f0 <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80098c8:	4b1a      	ldr	r3, [pc, #104]	@ (8009934 <BSP_LCD_FillRect+0xe8>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a1b      	ldr	r2, [pc, #108]	@ (800993c <BSP_LCD_FillRect+0xf0>)
 80098ce:	2134      	movs	r1, #52	@ 0x34
 80098d0:	fb01 f303 	mul.w	r3, r1, r3
 80098d4:	4413      	add	r3, r2
 80098d6:	335c      	adds	r3, #92	@ 0x5c
 80098d8:	681c      	ldr	r4, [r3, #0]
 80098da:	f7ff fd57 	bl	800938c <BSP_LCD_GetXSize>
 80098de:	4602      	mov	r2, r0
 80098e0:	88bb      	ldrh	r3, [r7, #4]
 80098e2:	fb03 f202 	mul.w	r2, r3, r2
 80098e6:	88fb      	ldrh	r3, [r7, #6]
 80098e8:	4413      	add	r3, r2
 80098ea:	009b      	lsls	r3, r3, #2
 80098ec:	4423      	add	r3, r4
 80098ee:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80098f0:	4b10      	ldr	r3, [pc, #64]	@ (8009934 <BSP_LCD_FillRect+0xe8>)
 80098f2:	681c      	ldr	r4, [r3, #0]
 80098f4:	68fd      	ldr	r5, [r7, #12]
 80098f6:	887e      	ldrh	r6, [r7, #2]
 80098f8:	f8b7 8000 	ldrh.w	r8, [r7]
 80098fc:	f7ff fd46 	bl	800938c <BSP_LCD_GetXSize>
 8009900:	4602      	mov	r2, r0
 8009902:	887b      	ldrh	r3, [r7, #2]
 8009904:	1ad1      	subs	r1, r2, r3
 8009906:	4b0b      	ldr	r3, [pc, #44]	@ (8009934 <BSP_LCD_FillRect+0xe8>)
 8009908:	681a      	ldr	r2, [r3, #0]
 800990a:	480b      	ldr	r0, [pc, #44]	@ (8009938 <BSP_LCD_FillRect+0xec>)
 800990c:	4613      	mov	r3, r2
 800990e:	005b      	lsls	r3, r3, #1
 8009910:	4413      	add	r3, r2
 8009912:	009b      	lsls	r3, r3, #2
 8009914:	4403      	add	r3, r0
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	9301      	str	r3, [sp, #4]
 800991a:	9100      	str	r1, [sp, #0]
 800991c:	4643      	mov	r3, r8
 800991e:	4632      	mov	r2, r6
 8009920:	4629      	mov	r1, r5
 8009922:	4620      	mov	r0, r4
 8009924:	f000 f9ba 	bl	8009c9c <LL_FillBuffer>
}
 8009928:	bf00      	nop
 800992a:	3710      	adds	r7, #16
 800992c:	46bd      	mov	sp, r7
 800992e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009932:	bf00      	nop
 8009934:	200009a4 	.word	0x200009a4
 8009938:	200009a8 	.word	0x200009a8
 800993c:	200008bc 	.word	0x200008bc

08009940 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b090      	sub	sp, #64	@ 0x40
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
 8009948:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800994a:	4b64      	ldr	r3, [pc, #400]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 800994c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800994e:	4a63      	ldr	r2, [pc, #396]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009950:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009954:	6453      	str	r3, [r2, #68]	@ 0x44
 8009956:	4b61      	ldr	r3, [pc, #388]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800995a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800995e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8009962:	4b5e      	ldr	r3, [pc, #376]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009966:	4a5d      	ldr	r2, [pc, #372]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009968:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800996c:	6313      	str	r3, [r2, #48]	@ 0x30
 800996e:	4b5b      	ldr	r3, [pc, #364]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009972:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009976:	627b      	str	r3, [r7, #36]	@ 0x24
 8009978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800997a:	4b58      	ldr	r3, [pc, #352]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 800997c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800997e:	4a57      	ldr	r2, [pc, #348]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009980:	f043 0310 	orr.w	r3, r3, #16
 8009984:	6313      	str	r3, [r2, #48]	@ 0x30
 8009986:	4b55      	ldr	r3, [pc, #340]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800998a:	f003 0310 	and.w	r3, r3, #16
 800998e:	623b      	str	r3, [r7, #32]
 8009990:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8009992:	4b52      	ldr	r3, [pc, #328]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009996:	4a51      	ldr	r2, [pc, #324]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009998:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800999c:	6313      	str	r3, [r2, #48]	@ 0x30
 800999e:	4b4f      	ldr	r3, [pc, #316]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099a6:	61fb      	str	r3, [r7, #28]
 80099a8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80099aa:	4b4c      	ldr	r3, [pc, #304]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099ae:	4a4b      	ldr	r2, [pc, #300]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80099b6:	4b49      	ldr	r3, [pc, #292]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099be:	61bb      	str	r3, [r7, #24]
 80099c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80099c2:	4b46      	ldr	r3, [pc, #280]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099c6:	4a45      	ldr	r2, [pc, #276]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80099cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80099ce:	4b43      	ldr	r3, [pc, #268]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80099d6:	617b      	str	r3, [r7, #20]
 80099d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80099da:	4b40      	ldr	r3, [pc, #256]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099de:	4a3f      	ldr	r2, [pc, #252]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099e0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80099e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80099e6:	4b3d      	ldr	r3, [pc, #244]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80099ee:	613b      	str	r3, [r7, #16]
 80099f0:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 80099f2:	4b3a      	ldr	r3, [pc, #232]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099f6:	4a39      	ldr	r2, [pc, #228]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 80099f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80099fe:	4b37      	ldr	r3, [pc, #220]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a06:	60fb      	str	r3, [r7, #12]
 8009a08:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8009a0a:	4b34      	ldr	r3, [pc, #208]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a0e:	4a33      	ldr	r2, [pc, #204]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009a10:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8009a16:	4b31      	ldr	r3, [pc, #196]	@ (8009adc <BSP_LCD_MspInit+0x19c>)
 8009a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a1e:	60bb      	str	r3, [r7, #8]
 8009a20:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8009a22:	2310      	movs	r3, #16
 8009a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8009a26:	2302      	movs	r3, #2
 8009a28:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8009a2e:	2302      	movs	r3, #2
 8009a30:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8009a32:	230e      	movs	r3, #14
 8009a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8009a36:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	4828      	ldr	r0, [pc, #160]	@ (8009ae0 <BSP_LCD_MspInit+0x1a0>)
 8009a3e:	f7fa fc51 	bl	80042e4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8009a42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8009a48:	2302      	movs	r3, #2
 8009a4a:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8009a4c:	2309      	movs	r3, #9
 8009a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8009a50:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009a54:	4619      	mov	r1, r3
 8009a56:	4823      	ldr	r0, [pc, #140]	@ (8009ae4 <BSP_LCD_MspInit+0x1a4>)
 8009a58:	f7fa fc44 	bl	80042e4 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8009a5c:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8009a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8009a62:	2302      	movs	r3, #2
 8009a64:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8009a66:	230e      	movs	r3, #14
 8009a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8009a6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009a6e:	4619      	mov	r1, r3
 8009a70:	481d      	ldr	r0, [pc, #116]	@ (8009ae8 <BSP_LCD_MspInit+0x1a8>)
 8009a72:	f7fa fc37 	bl	80042e4 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8009a76:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8009a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8009a80:	230e      	movs	r3, #14
 8009a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8009a84:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009a88:	4619      	mov	r1, r3
 8009a8a:	4818      	ldr	r0, [pc, #96]	@ (8009aec <BSP_LCD_MspInit+0x1ac>)
 8009a8c:	f7fa fc2a 	bl	80042e4 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8009a90:	23f7      	movs	r3, #247	@ 0xf7
 8009a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8009a94:	2302      	movs	r3, #2
 8009a96:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8009a98:	230e      	movs	r3, #14
 8009a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8009a9c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009aa0:	4619      	mov	r1, r3
 8009aa2:	4813      	ldr	r0, [pc, #76]	@ (8009af0 <BSP_LCD_MspInit+0x1b0>)
 8009aa4:	f7fa fc1e 	bl	80042e4 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8009aa8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8009aae:	2301      	movs	r3, #1
 8009ab0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8009ab2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	480b      	ldr	r0, [pc, #44]	@ (8009ae8 <BSP_LCD_MspInit+0x1a8>)
 8009aba:	f7fa fc13 	bl	80042e4 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8009abe:	2308      	movs	r3, #8
 8009ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8009ac6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009aca:	4619      	mov	r1, r3
 8009acc:	4808      	ldr	r0, [pc, #32]	@ (8009af0 <BSP_LCD_MspInit+0x1b0>)
 8009ace:	f7fa fc09 	bl	80042e4 <HAL_GPIO_Init>
}
 8009ad2:	bf00      	nop
 8009ad4:	3740      	adds	r7, #64	@ 0x40
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}
 8009ada:	bf00      	nop
 8009adc:	40023800 	.word	0x40023800
 8009ae0:	40021000 	.word	0x40021000
 8009ae4:	40021800 	.word	0x40021800
 8009ae8:	40022000 	.word	0x40022000
 8009aec:	40022400 	.word	0x40022400
 8009af0:	40022800 	.word	0x40022800

08009af4 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b082      	sub	sp, #8
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8009afe:	4b0a      	ldr	r3, [pc, #40]	@ (8009b28 <BSP_LCD_ClockConfig+0x34>)
 8009b00:	2208      	movs	r2, #8
 8009b02:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8009b04:	4b08      	ldr	r3, [pc, #32]	@ (8009b28 <BSP_LCD_ClockConfig+0x34>)
 8009b06:	22c0      	movs	r2, #192	@ 0xc0
 8009b08:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8009b0a:	4b07      	ldr	r3, [pc, #28]	@ (8009b28 <BSP_LCD_ClockConfig+0x34>)
 8009b0c:	2205      	movs	r2, #5
 8009b0e:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8009b10:	4b05      	ldr	r3, [pc, #20]	@ (8009b28 <BSP_LCD_ClockConfig+0x34>)
 8009b12:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009b16:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8009b18:	4803      	ldr	r0, [pc, #12]	@ (8009b28 <BSP_LCD_ClockConfig+0x34>)
 8009b1a:	f7fc fc03 	bl	8006324 <HAL_RCCEx_PeriphCLKConfig>
}
 8009b1e:	bf00      	nop
 8009b20:	3708      	adds	r7, #8
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
 8009b26:	bf00      	nop
 8009b28:	200009c0 	.word	0x200009c0

08009b2c <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b088      	sub	sp, #32
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	4603      	mov	r3, r0
 8009b34:	603a      	str	r2, [r7, #0]
 8009b36:	80fb      	strh	r3, [r7, #6]
 8009b38:	460b      	mov	r3, r1
 8009b3a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	61fb      	str	r3, [r7, #28]
 8009b40:	2300      	movs	r3, #0
 8009b42:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8009b44:	4b53      	ldr	r3, [pc, #332]	@ (8009c94 <DrawChar+0x168>)
 8009b46:	681a      	ldr	r2, [r3, #0]
 8009b48:	4953      	ldr	r1, [pc, #332]	@ (8009c98 <DrawChar+0x16c>)
 8009b4a:	4613      	mov	r3, r2
 8009b4c:	005b      	lsls	r3, r3, #1
 8009b4e:	4413      	add	r3, r2
 8009b50:	009b      	lsls	r3, r3, #2
 8009b52:	440b      	add	r3, r1
 8009b54:	3308      	adds	r3, #8
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	88db      	ldrh	r3, [r3, #6]
 8009b5a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8009b5c:	4b4d      	ldr	r3, [pc, #308]	@ (8009c94 <DrawChar+0x168>)
 8009b5e:	681a      	ldr	r2, [r3, #0]
 8009b60:	494d      	ldr	r1, [pc, #308]	@ (8009c98 <DrawChar+0x16c>)
 8009b62:	4613      	mov	r3, r2
 8009b64:	005b      	lsls	r3, r3, #1
 8009b66:	4413      	add	r3, r2
 8009b68:	009b      	lsls	r3, r3, #2
 8009b6a:	440b      	add	r3, r1
 8009b6c:	3308      	adds	r3, #8
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	889b      	ldrh	r3, [r3, #4]
 8009b72:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8009b74:	8a3b      	ldrh	r3, [r7, #16]
 8009b76:	3307      	adds	r3, #7
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	da00      	bge.n	8009b7e <DrawChar+0x52>
 8009b7c:	3307      	adds	r3, #7
 8009b7e:	10db      	asrs	r3, r3, #3
 8009b80:	b2db      	uxtb	r3, r3
 8009b82:	00db      	lsls	r3, r3, #3
 8009b84:	b2da      	uxtb	r2, r3
 8009b86:	8a3b      	ldrh	r3, [r7, #16]
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	1ad3      	subs	r3, r2, r3
 8009b8c:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 8009b8e:	2300      	movs	r3, #0
 8009b90:	61fb      	str	r3, [r7, #28]
 8009b92:	e076      	b.n	8009c82 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8009b94:	8a3b      	ldrh	r3, [r7, #16]
 8009b96:	3307      	adds	r3, #7
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	da00      	bge.n	8009b9e <DrawChar+0x72>
 8009b9c:	3307      	adds	r3, #7
 8009b9e:	10db      	asrs	r3, r3, #3
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	69fb      	ldr	r3, [r7, #28]
 8009ba4:	fb02 f303 	mul.w	r3, r2, r3
 8009ba8:	683a      	ldr	r2, [r7, #0]
 8009baa:	4413      	add	r3, r2
 8009bac:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8009bae:	8a3b      	ldrh	r3, [r7, #16]
 8009bb0:	3307      	adds	r3, #7
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	da00      	bge.n	8009bb8 <DrawChar+0x8c>
 8009bb6:	3307      	adds	r3, #7
 8009bb8:	10db      	asrs	r3, r3, #3
 8009bba:	2b01      	cmp	r3, #1
 8009bbc:	d002      	beq.n	8009bc4 <DrawChar+0x98>
 8009bbe:	2b02      	cmp	r3, #2
 8009bc0:	d004      	beq.n	8009bcc <DrawChar+0xa0>
 8009bc2:	e00c      	b.n	8009bde <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	781b      	ldrb	r3, [r3, #0]
 8009bc8:	617b      	str	r3, [r7, #20]
      break;
 8009bca:	e016      	b.n	8009bfa <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	781b      	ldrb	r3, [r3, #0]
 8009bd0:	021b      	lsls	r3, r3, #8
 8009bd2:	68ba      	ldr	r2, [r7, #8]
 8009bd4:	3201      	adds	r2, #1
 8009bd6:	7812      	ldrb	r2, [r2, #0]
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	617b      	str	r3, [r7, #20]
      break;
 8009bdc:	e00d      	b.n	8009bfa <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	041a      	lsls	r2, r3, #16
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	3301      	adds	r3, #1
 8009be8:	781b      	ldrb	r3, [r3, #0]
 8009bea:	021b      	lsls	r3, r3, #8
 8009bec:	4313      	orrs	r3, r2
 8009bee:	68ba      	ldr	r2, [r7, #8]
 8009bf0:	3202      	adds	r2, #2
 8009bf2:	7812      	ldrb	r2, [r2, #0]
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	617b      	str	r3, [r7, #20]
      break;
 8009bf8:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	61bb      	str	r3, [r7, #24]
 8009bfe:	e036      	b.n	8009c6e <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8009c00:	8a3a      	ldrh	r2, [r7, #16]
 8009c02:	69bb      	ldr	r3, [r7, #24]
 8009c04:	1ad2      	subs	r2, r2, r3
 8009c06:	7bfb      	ldrb	r3, [r7, #15]
 8009c08:	4413      	add	r3, r2
 8009c0a:	3b01      	subs	r3, #1
 8009c0c:	2201      	movs	r2, #1
 8009c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8009c12:	461a      	mov	r2, r3
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	4013      	ands	r3, r2
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d012      	beq.n	8009c42 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8009c1c:	69bb      	ldr	r3, [r7, #24]
 8009c1e:	b29a      	uxth	r2, r3
 8009c20:	88fb      	ldrh	r3, [r7, #6]
 8009c22:	4413      	add	r3, r2
 8009c24:	b298      	uxth	r0, r3
 8009c26:	4b1b      	ldr	r3, [pc, #108]	@ (8009c94 <DrawChar+0x168>)
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	491b      	ldr	r1, [pc, #108]	@ (8009c98 <DrawChar+0x16c>)
 8009c2c:	4613      	mov	r3, r2
 8009c2e:	005b      	lsls	r3, r3, #1
 8009c30:	4413      	add	r3, r2
 8009c32:	009b      	lsls	r3, r3, #2
 8009c34:	440b      	add	r3, r1
 8009c36:	681a      	ldr	r2, [r3, #0]
 8009c38:	88bb      	ldrh	r3, [r7, #4]
 8009c3a:	4619      	mov	r1, r3
 8009c3c:	f7ff fdbe 	bl	80097bc <BSP_LCD_DrawPixel>
 8009c40:	e012      	b.n	8009c68 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	b29a      	uxth	r2, r3
 8009c46:	88fb      	ldrh	r3, [r7, #6]
 8009c48:	4413      	add	r3, r2
 8009c4a:	b298      	uxth	r0, r3
 8009c4c:	4b11      	ldr	r3, [pc, #68]	@ (8009c94 <DrawChar+0x168>)
 8009c4e:	681a      	ldr	r2, [r3, #0]
 8009c50:	4911      	ldr	r1, [pc, #68]	@ (8009c98 <DrawChar+0x16c>)
 8009c52:	4613      	mov	r3, r2
 8009c54:	005b      	lsls	r3, r3, #1
 8009c56:	4413      	add	r3, r2
 8009c58:	009b      	lsls	r3, r3, #2
 8009c5a:	440b      	add	r3, r1
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	681a      	ldr	r2, [r3, #0]
 8009c60:	88bb      	ldrh	r3, [r7, #4]
 8009c62:	4619      	mov	r1, r3
 8009c64:	f7ff fdaa 	bl	80097bc <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8009c68:	69bb      	ldr	r3, [r7, #24]
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	61bb      	str	r3, [r7, #24]
 8009c6e:	8a3b      	ldrh	r3, [r7, #16]
 8009c70:	69ba      	ldr	r2, [r7, #24]
 8009c72:	429a      	cmp	r2, r3
 8009c74:	d3c4      	bcc.n	8009c00 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 8009c76:	88bb      	ldrh	r3, [r7, #4]
 8009c78:	3301      	adds	r3, #1
 8009c7a:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8009c7c:	69fb      	ldr	r3, [r7, #28]
 8009c7e:	3301      	adds	r3, #1
 8009c80:	61fb      	str	r3, [r7, #28]
 8009c82:	8a7b      	ldrh	r3, [r7, #18]
 8009c84:	69fa      	ldr	r2, [r7, #28]
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d384      	bcc.n	8009b94 <DrawChar+0x68>
  }
}
 8009c8a:	bf00      	nop
 8009c8c:	bf00      	nop
 8009c8e:	3720      	adds	r7, #32
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}
 8009c94:	200009a4 	.word	0x200009a4
 8009c98:	200009a8 	.word	0x200009a8

08009c9c <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b086      	sub	sp, #24
 8009ca0:	af02      	add	r7, sp, #8
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	607a      	str	r2, [r7, #4]
 8009ca8:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8009caa:	4b1e      	ldr	r3, [pc, #120]	@ (8009d24 <LL_FillBuffer+0x88>)
 8009cac:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8009cb0:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8009cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8009d28 <LL_FillBuffer+0x8c>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a1d      	ldr	r2, [pc, #116]	@ (8009d2c <LL_FillBuffer+0x90>)
 8009cb8:	2134      	movs	r1, #52	@ 0x34
 8009cba:	fb01 f303 	mul.w	r3, r1, r3
 8009cbe:	4413      	add	r3, r2
 8009cc0:	3348      	adds	r3, #72	@ 0x48
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	2b02      	cmp	r3, #2
 8009cc6:	d103      	bne.n	8009cd0 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8009cc8:	4b16      	ldr	r3, [pc, #88]	@ (8009d24 <LL_FillBuffer+0x88>)
 8009cca:	2202      	movs	r2, #2
 8009ccc:	609a      	str	r2, [r3, #8]
 8009cce:	e002      	b.n	8009cd6 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8009cd0:	4b14      	ldr	r3, [pc, #80]	@ (8009d24 <LL_FillBuffer+0x88>)
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8009cd6:	4a13      	ldr	r2, [pc, #76]	@ (8009d24 <LL_FillBuffer+0x88>)
 8009cd8:	69bb      	ldr	r3, [r7, #24]
 8009cda:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8009cdc:	4b11      	ldr	r3, [pc, #68]	@ (8009d24 <LL_FillBuffer+0x88>)
 8009cde:	4a14      	ldr	r2, [pc, #80]	@ (8009d30 <LL_FillBuffer+0x94>)
 8009ce0:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8009ce2:	4810      	ldr	r0, [pc, #64]	@ (8009d24 <LL_FillBuffer+0x88>)
 8009ce4:	f7fa f872 	bl	8003dcc <HAL_DMA2D_Init>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d115      	bne.n	8009d1a <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8009cee:	68f9      	ldr	r1, [r7, #12]
 8009cf0:	480c      	ldr	r0, [pc, #48]	@ (8009d24 <LL_FillBuffer+0x88>)
 8009cf2:	f7fa f9c9 	bl	8004088 <HAL_DMA2D_ConfigLayer>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d10e      	bne.n	8009d1a <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8009cfc:	68ba      	ldr	r2, [r7, #8]
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	69f9      	ldr	r1, [r7, #28]
 8009d06:	4807      	ldr	r0, [pc, #28]	@ (8009d24 <LL_FillBuffer+0x88>)
 8009d08:	f7fa f8aa 	bl	8003e60 <HAL_DMA2D_Start>
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d103      	bne.n	8009d1a <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8009d12:	210a      	movs	r1, #10
 8009d14:	4803      	ldr	r0, [pc, #12]	@ (8009d24 <LL_FillBuffer+0x88>)
 8009d16:	f7fa f8ce 	bl	8003eb6 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8009d1a:	bf00      	nop
 8009d1c:	3710      	adds	r7, #16
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}
 8009d22:	bf00      	nop
 8009d24:	20000964 	.word	0x20000964
 8009d28:	200009a4 	.word	0x200009a4
 8009d2c:	200008bc 	.word	0x200008bc
 8009d30:	4002b000 	.word	0x4002b000

08009d34 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8009d34:	b580      	push	{r7, lr}
 8009d36:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8009d38:	4b29      	ldr	r3, [pc, #164]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009d3a:	4a2a      	ldr	r2, [pc, #168]	@ (8009de4 <BSP_SDRAM_Init+0xb0>)
 8009d3c:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8009d3e:	4b2a      	ldr	r3, [pc, #168]	@ (8009de8 <BSP_SDRAM_Init+0xb4>)
 8009d40:	2202      	movs	r2, #2
 8009d42:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8009d44:	4b28      	ldr	r3, [pc, #160]	@ (8009de8 <BSP_SDRAM_Init+0xb4>)
 8009d46:	2207      	movs	r2, #7
 8009d48:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8009d4a:	4b27      	ldr	r3, [pc, #156]	@ (8009de8 <BSP_SDRAM_Init+0xb4>)
 8009d4c:	2204      	movs	r2, #4
 8009d4e:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8009d50:	4b25      	ldr	r3, [pc, #148]	@ (8009de8 <BSP_SDRAM_Init+0xb4>)
 8009d52:	2207      	movs	r2, #7
 8009d54:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8009d56:	4b24      	ldr	r3, [pc, #144]	@ (8009de8 <BSP_SDRAM_Init+0xb4>)
 8009d58:	2202      	movs	r2, #2
 8009d5a:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8009d5c:	4b22      	ldr	r3, [pc, #136]	@ (8009de8 <BSP_SDRAM_Init+0xb4>)
 8009d5e:	2202      	movs	r2, #2
 8009d60:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8009d62:	4b21      	ldr	r3, [pc, #132]	@ (8009de8 <BSP_SDRAM_Init+0xb4>)
 8009d64:	2202      	movs	r2, #2
 8009d66:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8009d68:	4b1d      	ldr	r3, [pc, #116]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8009d6e:	4b1c      	ldr	r3, [pc, #112]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009d70:	2200      	movs	r2, #0
 8009d72:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8009d74:	4b1a      	ldr	r3, [pc, #104]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009d76:	2204      	movs	r2, #4
 8009d78:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8009d7a:	4b19      	ldr	r3, [pc, #100]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009d7c:	2210      	movs	r2, #16
 8009d7e:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8009d80:	4b17      	ldr	r3, [pc, #92]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009d82:	2240      	movs	r2, #64	@ 0x40
 8009d84:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8009d86:	4b16      	ldr	r3, [pc, #88]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009d88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009d8c:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8009d8e:	4b14      	ldr	r3, [pc, #80]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009d90:	2200      	movs	r2, #0
 8009d92:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8009d94:	4b12      	ldr	r3, [pc, #72]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009d96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009d9a:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8009d9c:	4b10      	ldr	r3, [pc, #64]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009d9e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009da2:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8009da4:	4b0e      	ldr	r3, [pc, #56]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009da6:	2200      	movs	r2, #0
 8009da8:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8009daa:	2100      	movs	r1, #0
 8009dac:	480c      	ldr	r0, [pc, #48]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009dae:	f000 f87f 	bl	8009eb0 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8009db2:	490d      	ldr	r1, [pc, #52]	@ (8009de8 <BSP_SDRAM_Init+0xb4>)
 8009db4:	480a      	ldr	r0, [pc, #40]	@ (8009de0 <BSP_SDRAM_Init+0xac>)
 8009db6:	f7fc fea5 	bl	8006b04 <HAL_SDRAM_Init>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d003      	beq.n	8009dc8 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8009dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8009dec <BSP_SDRAM_Init+0xb8>)
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	701a      	strb	r2, [r3, #0]
 8009dc6:	e002      	b.n	8009dce <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8009dc8:	4b08      	ldr	r3, [pc, #32]	@ (8009dec <BSP_SDRAM_Init+0xb8>)
 8009dca:	2200      	movs	r2, #0
 8009dcc:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8009dce:	f240 6003 	movw	r0, #1539	@ 0x603
 8009dd2:	f000 f80d 	bl	8009df0 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8009dd6:	4b05      	ldr	r3, [pc, #20]	@ (8009dec <BSP_SDRAM_Init+0xb8>)
 8009dd8:	781b      	ldrb	r3, [r3, #0]
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	bd80      	pop	{r7, pc}
 8009dde:	bf00      	nop
 8009de0:	20000a44 	.word	0x20000a44
 8009de4:	a0000140 	.word	0xa0000140
 8009de8:	20000a78 	.word	0x20000a78
 8009dec:	2000004c 	.word	0x2000004c

08009df0 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b084      	sub	sp, #16
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8009dfc:	4b2a      	ldr	r3, [pc, #168]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009dfe:	2201      	movs	r2, #1
 8009e00:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8009e02:	4b29      	ldr	r3, [pc, #164]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e04:	2210      	movs	r2, #16
 8009e06:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8009e08:	4b27      	ldr	r3, [pc, #156]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8009e0e:	4b26      	ldr	r3, [pc, #152]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e10:	2200      	movs	r2, #0
 8009e12:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8009e14:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e18:	4923      	ldr	r1, [pc, #140]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e1a:	4824      	ldr	r0, [pc, #144]	@ (8009eac <BSP_SDRAM_Initialization_sequence+0xbc>)
 8009e1c:	f7fc fea6 	bl	8006b6c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8009e20:	2001      	movs	r0, #1
 8009e22:	f7f8 fdbf 	bl	80029a4 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8009e26:	4b20      	ldr	r3, [pc, #128]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e28:	2202      	movs	r2, #2
 8009e2a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8009e2c:	4b1e      	ldr	r3, [pc, #120]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e2e:	2210      	movs	r2, #16
 8009e30:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8009e32:	4b1d      	ldr	r3, [pc, #116]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e34:	2201      	movs	r2, #1
 8009e36:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8009e38:	4b1b      	ldr	r3, [pc, #108]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8009e3e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e42:	4919      	ldr	r1, [pc, #100]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e44:	4819      	ldr	r0, [pc, #100]	@ (8009eac <BSP_SDRAM_Initialization_sequence+0xbc>)
 8009e46:	f7fc fe91 	bl	8006b6c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8009e4a:	4b17      	ldr	r3, [pc, #92]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e4c:	2203      	movs	r2, #3
 8009e4e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8009e50:	4b15      	ldr	r3, [pc, #84]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e52:	2210      	movs	r2, #16
 8009e54:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8009e56:	4b14      	ldr	r3, [pc, #80]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e58:	2208      	movs	r2, #8
 8009e5a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8009e5c:	4b12      	ldr	r3, [pc, #72]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e5e:	2200      	movs	r2, #0
 8009e60:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8009e62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e66:	4910      	ldr	r1, [pc, #64]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e68:	4810      	ldr	r0, [pc, #64]	@ (8009eac <BSP_SDRAM_Initialization_sequence+0xbc>)
 8009e6a:	f7fc fe7f 	bl	8006b6c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8009e6e:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8009e72:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8009e74:	4b0c      	ldr	r3, [pc, #48]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e76:	2204      	movs	r2, #4
 8009e78:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8009e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e7c:	2210      	movs	r2, #16
 8009e7e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8009e80:	4b09      	ldr	r3, [pc, #36]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e82:	2201      	movs	r2, #1
 8009e84:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	4a07      	ldr	r2, [pc, #28]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e8a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8009e8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e90:	4905      	ldr	r1, [pc, #20]	@ (8009ea8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8009e92:	4806      	ldr	r0, [pc, #24]	@ (8009eac <BSP_SDRAM_Initialization_sequence+0xbc>)
 8009e94:	f7fc fe6a 	bl	8006b6c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8009e98:	6879      	ldr	r1, [r7, #4]
 8009e9a:	4804      	ldr	r0, [pc, #16]	@ (8009eac <BSP_SDRAM_Initialization_sequence+0xbc>)
 8009e9c:	f7fc fe9b 	bl	8006bd6 <HAL_SDRAM_ProgramRefreshRate>
}
 8009ea0:	bf00      	nop
 8009ea2:	3710      	adds	r7, #16
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}
 8009ea8:	20000a94 	.word	0x20000a94
 8009eac:	20000a44 	.word	0x20000a44

08009eb0 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b090      	sub	sp, #64	@ 0x40
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8009eba:	4b70      	ldr	r3, [pc, #448]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ebe:	4a6f      	ldr	r2, [pc, #444]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009ec0:	f043 0301 	orr.w	r3, r3, #1
 8009ec4:	6393      	str	r3, [r2, #56]	@ 0x38
 8009ec6:	4b6d      	ldr	r3, [pc, #436]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eca:	f003 0301 	and.w	r3, r3, #1
 8009ece:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8009ed2:	4b6a      	ldr	r3, [pc, #424]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ed6:	4a69      	ldr	r2, [pc, #420]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009ed8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8009ede:	4b67      	ldr	r3, [pc, #412]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ee2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009ee6:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009eea:	4b64      	ldr	r3, [pc, #400]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eee:	4a63      	ldr	r2, [pc, #396]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009ef0:	f043 0304 	orr.w	r3, r3, #4
 8009ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8009ef6:	4b61      	ldr	r3, [pc, #388]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009efa:	f003 0304 	and.w	r3, r3, #4
 8009efe:	623b      	str	r3, [r7, #32]
 8009f00:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009f02:	4b5e      	ldr	r3, [pc, #376]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f06:	4a5d      	ldr	r2, [pc, #372]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f08:	f043 0308 	orr.w	r3, r3, #8
 8009f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f0e:	4b5b      	ldr	r3, [pc, #364]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f12:	f003 0308 	and.w	r3, r3, #8
 8009f16:	61fb      	str	r3, [r7, #28]
 8009f18:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009f1a:	4b58      	ldr	r3, [pc, #352]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f1e:	4a57      	ldr	r2, [pc, #348]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f20:	f043 0310 	orr.w	r3, r3, #16
 8009f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f26:	4b55      	ldr	r3, [pc, #340]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f2a:	f003 0310 	and.w	r3, r3, #16
 8009f2e:	61bb      	str	r3, [r7, #24]
 8009f30:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8009f32:	4b52      	ldr	r3, [pc, #328]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f36:	4a51      	ldr	r2, [pc, #324]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f38:	f043 0320 	orr.w	r3, r3, #32
 8009f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f3e:	4b4f      	ldr	r3, [pc, #316]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f42:	f003 0320 	and.w	r3, r3, #32
 8009f46:	617b      	str	r3, [r7, #20]
 8009f48:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8009f4a:	4b4c      	ldr	r3, [pc, #304]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f4e:	4a4b      	ldr	r2, [pc, #300]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f56:	4b49      	ldr	r3, [pc, #292]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f5e:	613b      	str	r3, [r7, #16]
 8009f60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009f62:	4b46      	ldr	r3, [pc, #280]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f66:	4a45      	ldr	r2, [pc, #276]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f6e:	4b43      	ldr	r3, [pc, #268]	@ (800a07c <BSP_SDRAM_MspInit+0x1cc>)
 8009f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f76:	60fb      	str	r3, [r7, #12]
 8009f78:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8009f7a:	2302      	movs	r3, #2
 8009f7c:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8009f7e:	2301      	movs	r3, #1
 8009f80:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8009f82:	2302      	movs	r3, #2
 8009f84:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8009f86:	230c      	movs	r3, #12
 8009f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8009f8a:	2308      	movs	r3, #8
 8009f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8009f8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009f92:	4619      	mov	r1, r3
 8009f94:	483a      	ldr	r0, [pc, #232]	@ (800a080 <BSP_SDRAM_MspInit+0x1d0>)
 8009f96:	f7fa f9a5 	bl	80042e4 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8009f9a:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8009f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8009fa0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009fa4:	4619      	mov	r1, r3
 8009fa6:	4837      	ldr	r0, [pc, #220]	@ (800a084 <BSP_SDRAM_MspInit+0x1d4>)
 8009fa8:	f7fa f99c 	bl	80042e4 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8009fac:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8009fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8009fb2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009fb6:	4619      	mov	r1, r3
 8009fb8:	4833      	ldr	r0, [pc, #204]	@ (800a088 <BSP_SDRAM_MspInit+0x1d8>)
 8009fba:	f7fa f993 	bl	80042e4 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8009fbe:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8009fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8009fc4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009fc8:	4619      	mov	r1, r3
 8009fca:	4830      	ldr	r0, [pc, #192]	@ (800a08c <BSP_SDRAM_MspInit+0x1dc>)
 8009fcc:	f7fa f98a 	bl	80042e4 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8009fd0:	f248 1333 	movw	r3, #33075	@ 0x8133
 8009fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8009fd6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009fda:	4619      	mov	r1, r3
 8009fdc:	482c      	ldr	r0, [pc, #176]	@ (800a090 <BSP_SDRAM_MspInit+0x1e0>)
 8009fde:	f7fa f981 	bl	80042e4 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8009fe2:	2328      	movs	r3, #40	@ 0x28
 8009fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8009fe6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009fea:	4619      	mov	r1, r3
 8009fec:	4829      	ldr	r0, [pc, #164]	@ (800a094 <BSP_SDRAM_MspInit+0x1e4>)
 8009fee:	f7fa f979 	bl	80042e4 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8009ff2:	4b29      	ldr	r3, [pc, #164]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8009ff8:	4b27      	ldr	r3, [pc, #156]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 8009ffa:	2280      	movs	r2, #128	@ 0x80
 8009ffc:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8009ffe:	4b26      	ldr	r3, [pc, #152]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a000:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a004:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800a006:	4b24      	ldr	r3, [pc, #144]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a008:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a00c:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a00e:	4b22      	ldr	r3, [pc, #136]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a010:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800a014:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800a016:	4b20      	ldr	r3, [pc, #128]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a018:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a01c:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 800a01e:	4b1e      	ldr	r3, [pc, #120]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a020:	2200      	movs	r2, #0
 800a022:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 800a024:	4b1c      	ldr	r3, [pc, #112]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a026:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800a02a:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 800a02c:	4b1a      	ldr	r3, [pc, #104]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a02e:	2200      	movs	r2, #0
 800a030:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800a032:	4b19      	ldr	r3, [pc, #100]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a034:	2203      	movs	r2, #3
 800a036:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 800a038:	4b17      	ldr	r3, [pc, #92]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a03a:	2200      	movs	r2, #0
 800a03c:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800a03e:	4b16      	ldr	r3, [pc, #88]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a040:	2200      	movs	r2, #0
 800a042:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 800a044:	4b14      	ldr	r3, [pc, #80]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a046:	4a15      	ldr	r2, [pc, #84]	@ (800a09c <BSP_SDRAM_MspInit+0x1ec>)
 800a048:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	4a12      	ldr	r2, [pc, #72]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a04e:	631a      	str	r2, [r3, #48]	@ 0x30
 800a050:	4a11      	ldr	r2, [pc, #68]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 800a056:	4810      	ldr	r0, [pc, #64]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a058:	f7f9 fc1e 	bl	8003898 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 800a05c:	480e      	ldr	r0, [pc, #56]	@ (800a098 <BSP_SDRAM_MspInit+0x1e8>)
 800a05e:	f7f9 fb6d 	bl	800373c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800a062:	2200      	movs	r2, #0
 800a064:	210f      	movs	r1, #15
 800a066:	2038      	movs	r0, #56	@ 0x38
 800a068:	f7f9 fa3f 	bl	80034ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 800a06c:	2038      	movs	r0, #56	@ 0x38
 800a06e:	f7f9 fa58 	bl	8003522 <HAL_NVIC_EnableIRQ>
}
 800a072:	bf00      	nop
 800a074:	3740      	adds	r7, #64	@ 0x40
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}
 800a07a:	bf00      	nop
 800a07c:	40023800 	.word	0x40023800
 800a080:	40020800 	.word	0x40020800
 800a084:	40020c00 	.word	0x40020c00
 800a088:	40021000 	.word	0x40021000
 800a08c:	40021400 	.word	0x40021400
 800a090:	40021800 	.word	0x40021800
 800a094:	40021c00 	.word	0x40021c00
 800a098:	20000aa4 	.word	0x20000aa4
 800a09c:	40026410 	.word	0x40026410

0800a0a0 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b084      	sub	sp, #16
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	460a      	mov	r2, r1
 800a0aa:	80fb      	strh	r3, [r7, #6]
 800a0ac:	4613      	mov	r3, r2
 800a0ae:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 800a0b4:	4a14      	ldr	r2, [pc, #80]	@ (800a108 <BSP_TS_Init+0x68>)
 800a0b6:	88fb      	ldrh	r3, [r7, #6]
 800a0b8:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 800a0ba:	4a14      	ldr	r2, [pc, #80]	@ (800a10c <BSP_TS_Init+0x6c>)
 800a0bc:	88bb      	ldrh	r3, [r7, #4]
 800a0be:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 800a0c0:	4b13      	ldr	r3, [pc, #76]	@ (800a110 <BSP_TS_Init+0x70>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	2070      	movs	r0, #112	@ 0x70
 800a0c6:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 800a0c8:	4b11      	ldr	r3, [pc, #68]	@ (800a110 <BSP_TS_Init+0x70>)
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	2070      	movs	r0, #112	@ 0x70
 800a0ce:	4798      	blx	r3
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	2b51      	cmp	r3, #81	@ 0x51
 800a0d4:	d110      	bne.n	800a0f8 <BSP_TS_Init+0x58>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 800a0d6:	4b0f      	ldr	r3, [pc, #60]	@ (800a114 <BSP_TS_Init+0x74>)
 800a0d8:	4a0d      	ldr	r2, [pc, #52]	@ (800a110 <BSP_TS_Init+0x70>)
 800a0da:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 800a0dc:	4b0e      	ldr	r3, [pc, #56]	@ (800a118 <BSP_TS_Init+0x78>)
 800a0de:	2270      	movs	r2, #112	@ 0x70
 800a0e0:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 800a0e2:	4b0e      	ldr	r3, [pc, #56]	@ (800a11c <BSP_TS_Init+0x7c>)
 800a0e4:	2208      	movs	r2, #8
 800a0e6:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 800a0e8:	4b0a      	ldr	r3, [pc, #40]	@ (800a114 <BSP_TS_Init+0x74>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	68db      	ldr	r3, [r3, #12]
 800a0ee:	4a0a      	ldr	r2, [pc, #40]	@ (800a118 <BSP_TS_Init+0x78>)
 800a0f0:	7812      	ldrb	r2, [r2, #0]
 800a0f2:	4610      	mov	r0, r2
 800a0f4:	4798      	blx	r3
 800a0f6:	e001      	b.n	800a0fc <BSP_TS_Init+0x5c>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 800a0f8:	2303      	movs	r3, #3
 800a0fa:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a0fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3710      	adds	r7, #16
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
 800a106:	bf00      	nop
 800a108:	20000b08 	.word	0x20000b08
 800a10c:	20000b0a 	.word	0x20000b0a
 800a110:	20000024 	.word	0x20000024
 800a114:	20000b04 	.word	0x20000b04
 800a118:	20000b0d 	.word	0x20000b0d
 800a11c:	20000b0c 	.word	0x20000b0c

0800a120 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 800a120:	b590      	push	{r4, r7, lr}
 800a122:	b097      	sub	sp, #92	@ 0x5c
 800a124:	af02      	add	r7, sp, #8
 800a126:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 800a128:	2300      	movs	r3, #0
 800a12a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 800a12e:	2300      	movs	r3, #0
 800a130:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 800a132:	2300      	movs	r3, #0
 800a134:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 800a136:	2300      	movs	r3, #0
 800a138:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 800a13a:	4bb8      	ldr	r3, [pc, #736]	@ (800a41c <BSP_TS_GetState+0x2fc>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	691b      	ldr	r3, [r3, #16]
 800a140:	4ab7      	ldr	r2, [pc, #732]	@ (800a420 <BSP_TS_GetState+0x300>)
 800a142:	7812      	ldrb	r2, [r2, #0]
 800a144:	4610      	mov	r0, r2
 800a146:	4798      	blx	r3
 800a148:	4603      	mov	r3, r0
 800a14a:	461a      	mov	r2, r3
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	781b      	ldrb	r3, [r3, #0]
 800a154:	2b00      	cmp	r3, #0
 800a156:	f000 8198 	beq.w	800a48a <BSP_TS_GetState+0x36a>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 800a15a:	2300      	movs	r3, #0
 800a15c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a15e:	e187      	b.n	800a470 <BSP_TS_GetState+0x350>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 800a160:	4bae      	ldr	r3, [pc, #696]	@ (800a41c <BSP_TS_GetState+0x2fc>)
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	695b      	ldr	r3, [r3, #20]
 800a166:	4aae      	ldr	r2, [pc, #696]	@ (800a420 <BSP_TS_GetState+0x300>)
 800a168:	7812      	ldrb	r2, [r2, #0]
 800a16a:	4614      	mov	r4, r2
 800a16c:	f107 0120 	add.w	r1, r7, #32
 800a170:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a172:	0052      	lsls	r2, r2, #1
 800a174:	1888      	adds	r0, r1, r2
 800a176:	f107 0114 	add.w	r1, r7, #20
 800a17a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a17c:	0052      	lsls	r2, r2, #1
 800a17e:	440a      	add	r2, r1
 800a180:	4601      	mov	r1, r0
 800a182:	4620      	mov	r0, r4
 800a184:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 800a186:	4ba7      	ldr	r3, [pc, #668]	@ (800a424 <BSP_TS_GetState+0x304>)
 800a188:	781b      	ldrb	r3, [r3, #0]
 800a18a:	2b01      	cmp	r3, #1
 800a18c:	d117      	bne.n	800a1be <BSP_TS_GetState+0x9e>
      {
        x[index] = brute_x[index];
 800a18e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a190:	005b      	lsls	r3, r3, #1
 800a192:	3350      	adds	r3, #80	@ 0x50
 800a194:	443b      	add	r3, r7
 800a196:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 800a19a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a19c:	005b      	lsls	r3, r3, #1
 800a19e:	3350      	adds	r3, #80	@ 0x50
 800a1a0:	443b      	add	r3, r7
 800a1a2:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 800a1a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1a8:	005b      	lsls	r3, r3, #1
 800a1aa:	3350      	adds	r3, #80	@ 0x50
 800a1ac:	443b      	add	r3, r7
 800a1ae:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 800a1b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1b4:	005b      	lsls	r3, r3, #1
 800a1b6:	3350      	adds	r3, #80	@ 0x50
 800a1b8:	443b      	add	r3, r7
 800a1ba:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 800a1be:	4b99      	ldr	r3, [pc, #612]	@ (800a424 <BSP_TS_GetState+0x304>)
 800a1c0:	781b      	ldrb	r3, [r3, #0]
 800a1c2:	f003 0302 	and.w	r3, r3, #2
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00e      	beq.n	800a1e8 <BSP_TS_GetState+0xc8>
      {
        x[index] = 4096 - brute_x[index];
 800a1ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1cc:	005b      	lsls	r3, r3, #1
 800a1ce:	3350      	adds	r3, #80	@ 0x50
 800a1d0:	443b      	add	r3, r7
 800a1d2:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 800a1d6:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800a1da:	b29a      	uxth	r2, r3
 800a1dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1de:	005b      	lsls	r3, r3, #1
 800a1e0:	3350      	adds	r3, #80	@ 0x50
 800a1e2:	443b      	add	r3, r7
 800a1e4:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 800a1e8:	4b8e      	ldr	r3, [pc, #568]	@ (800a424 <BSP_TS_GetState+0x304>)
 800a1ea:	781b      	ldrb	r3, [r3, #0]
 800a1ec:	f003 0304 	and.w	r3, r3, #4
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d00e      	beq.n	800a212 <BSP_TS_GetState+0xf2>
      {
        y[index] = 4096 - brute_y[index];
 800a1f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1f6:	005b      	lsls	r3, r3, #1
 800a1f8:	3350      	adds	r3, #80	@ 0x50
 800a1fa:	443b      	add	r3, r7
 800a1fc:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 800a200:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800a204:	b29a      	uxth	r2, r3
 800a206:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a208:	005b      	lsls	r3, r3, #1
 800a20a:	3350      	adds	r3, #80	@ 0x50
 800a20c:	443b      	add	r3, r7
 800a20e:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 800a212:	4b84      	ldr	r3, [pc, #528]	@ (800a424 <BSP_TS_GetState+0x304>)
 800a214:	781b      	ldrb	r3, [r3, #0]
 800a216:	f003 0308 	and.w	r3, r3, #8
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d017      	beq.n	800a24e <BSP_TS_GetState+0x12e>
      {
        y[index] = brute_x[index];
 800a21e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a220:	005b      	lsls	r3, r3, #1
 800a222:	3350      	adds	r3, #80	@ 0x50
 800a224:	443b      	add	r3, r7
 800a226:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 800a22a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a22c:	005b      	lsls	r3, r3, #1
 800a22e:	3350      	adds	r3, #80	@ 0x50
 800a230:	443b      	add	r3, r7
 800a232:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 800a236:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a238:	005b      	lsls	r3, r3, #1
 800a23a:	3350      	adds	r3, #80	@ 0x50
 800a23c:	443b      	add	r3, r7
 800a23e:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 800a242:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a244:	005b      	lsls	r3, r3, #1
 800a246:	3350      	adds	r3, #80	@ 0x50
 800a248:	443b      	add	r3, r7
 800a24a:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 800a24e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a250:	005b      	lsls	r3, r3, #1
 800a252:	3350      	adds	r3, #80	@ 0x50
 800a254:	443b      	add	r3, r7
 800a256:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800a25a:	4619      	mov	r1, r3
 800a25c:	4a72      	ldr	r2, [pc, #456]	@ (800a428 <BSP_TS_GetState+0x308>)
 800a25e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a264:	4299      	cmp	r1, r3
 800a266:	d90d      	bls.n	800a284 <BSP_TS_GetState+0x164>
 800a268:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a26a:	005b      	lsls	r3, r3, #1
 800a26c:	3350      	adds	r3, #80	@ 0x50
 800a26e:	443b      	add	r3, r7
 800a270:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 800a274:	496c      	ldr	r1, [pc, #432]	@ (800a428 <BSP_TS_GetState+0x308>)
 800a276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a278:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	1ad3      	subs	r3, r2, r3
 800a280:	b29b      	uxth	r3, r3
 800a282:	e00c      	b.n	800a29e <BSP_TS_GetState+0x17e>
 800a284:	4a68      	ldr	r2, [pc, #416]	@ (800a428 <BSP_TS_GetState+0x308>)
 800a286:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a28c:	b29a      	uxth	r2, r3
 800a28e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a290:	005b      	lsls	r3, r3, #1
 800a292:	3350      	adds	r3, #80	@ 0x50
 800a294:	443b      	add	r3, r7
 800a296:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800a29a:	1ad3      	subs	r3, r2, r3
 800a29c:	b29b      	uxth	r3, r3
 800a29e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 800a2a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2a4:	005b      	lsls	r3, r3, #1
 800a2a6:	3350      	adds	r3, #80	@ 0x50
 800a2a8:	443b      	add	r3, r7
 800a2aa:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800a2ae:	4619      	mov	r1, r3
 800a2b0:	4a5e      	ldr	r2, [pc, #376]	@ (800a42c <BSP_TS_GetState+0x30c>)
 800a2b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2b8:	4299      	cmp	r1, r3
 800a2ba:	d90d      	bls.n	800a2d8 <BSP_TS_GetState+0x1b8>
 800a2bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2be:	005b      	lsls	r3, r3, #1
 800a2c0:	3350      	adds	r3, #80	@ 0x50
 800a2c2:	443b      	add	r3, r7
 800a2c4:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 800a2c8:	4958      	ldr	r1, [pc, #352]	@ (800a42c <BSP_TS_GetState+0x30c>)
 800a2ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2cc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a2d0:	b29b      	uxth	r3, r3
 800a2d2:	1ad3      	subs	r3, r2, r3
 800a2d4:	b29b      	uxth	r3, r3
 800a2d6:	e00c      	b.n	800a2f2 <BSP_TS_GetState+0x1d2>
 800a2d8:	4a54      	ldr	r2, [pc, #336]	@ (800a42c <BSP_TS_GetState+0x30c>)
 800a2da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2e0:	b29a      	uxth	r2, r3
 800a2e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2e4:	005b      	lsls	r3, r3, #1
 800a2e6:	3350      	adds	r3, #80	@ 0x50
 800a2e8:	443b      	add	r3, r7
 800a2ea:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800a2ee:	1ad3      	subs	r3, r2, r3
 800a2f0:	b29b      	uxth	r3, r3
 800a2f2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

      if ((x_diff + y_diff) > 5)
 800a2f6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800a2fa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a2fe:	4413      	add	r3, r2
 800a300:	2b05      	cmp	r3, #5
 800a302:	dd15      	ble.n	800a330 <BSP_TS_GetState+0x210>
      {
        _x[index] = x[index];
 800a304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a306:	005b      	lsls	r3, r3, #1
 800a308:	3350      	adds	r3, #80	@ 0x50
 800a30a:	443b      	add	r3, r7
 800a30c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800a310:	4619      	mov	r1, r3
 800a312:	4a45      	ldr	r2, [pc, #276]	@ (800a428 <BSP_TS_GetState+0x308>)
 800a314:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a316:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 800a31a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a31c:	005b      	lsls	r3, r3, #1
 800a31e:	3350      	adds	r3, #80	@ 0x50
 800a320:	443b      	add	r3, r7
 800a322:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800a326:	4619      	mov	r1, r3
 800a328:	4a40      	ldr	r2, [pc, #256]	@ (800a42c <BSP_TS_GetState+0x30c>)
 800a32a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a32c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 800a330:	4b3b      	ldr	r3, [pc, #236]	@ (800a420 <BSP_TS_GetState+0x300>)
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	2b70      	cmp	r3, #112	@ 0x70
 800a336:	d119      	bne.n	800a36c <BSP_TS_GetState+0x24c>
      {
        TS_State->touchX[index] = x[index];
 800a338:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a33a:	005b      	lsls	r3, r3, #1
 800a33c:	3350      	adds	r3, #80	@ 0x50
 800a33e:	443b      	add	r3, r7
 800a340:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 800a344:	687a      	ldr	r2, [r7, #4]
 800a346:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a348:	005b      	lsls	r3, r3, #1
 800a34a:	4413      	add	r3, r2
 800a34c:	460a      	mov	r2, r1
 800a34e:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 800a350:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a352:	005b      	lsls	r3, r3, #1
 800a354:	3350      	adds	r3, #80	@ 0x50
 800a356:	443b      	add	r3, r7
 800a358:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 800a35c:	687a      	ldr	r2, [r7, #4]
 800a35e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a360:	3304      	adds	r3, #4
 800a362:	005b      	lsls	r3, r3, #1
 800a364:	4413      	add	r3, r2
 800a366:	460a      	mov	r2, r1
 800a368:	809a      	strh	r2, [r3, #4]
 800a36a:	e022      	b.n	800a3b2 <BSP_TS_GetState+0x292>
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 800a36c:	4b30      	ldr	r3, [pc, #192]	@ (800a430 <BSP_TS_GetState+0x310>)
 800a36e:	881b      	ldrh	r3, [r3, #0]
 800a370:	4619      	mov	r1, r3
 800a372:	4a2d      	ldr	r2, [pc, #180]	@ (800a428 <BSP_TS_GetState+0x308>)
 800a374:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a376:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a37a:	fb01 f303 	mul.w	r3, r1, r3
 800a37e:	0b1b      	lsrs	r3, r3, #12
 800a380:	b299      	uxth	r1, r3
 800a382:	687a      	ldr	r2, [r7, #4]
 800a384:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a386:	005b      	lsls	r3, r3, #1
 800a388:	4413      	add	r3, r2
 800a38a:	460a      	mov	r2, r1
 800a38c:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 800a38e:	4b29      	ldr	r3, [pc, #164]	@ (800a434 <BSP_TS_GetState+0x314>)
 800a390:	881b      	ldrh	r3, [r3, #0]
 800a392:	4619      	mov	r1, r3
 800a394:	4a25      	ldr	r2, [pc, #148]	@ (800a42c <BSP_TS_GetState+0x30c>)
 800a396:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a39c:	fb01 f303 	mul.w	r3, r1, r3
 800a3a0:	0b1b      	lsrs	r3, r3, #12
 800a3a2:	b299      	uxth	r1, r3
 800a3a4:	687a      	ldr	r2, [r7, #4]
 800a3a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3a8:	3304      	adds	r3, #4
 800a3aa:	005b      	lsls	r3, r3, #1
 800a3ac:	4413      	add	r3, r2
 800a3ae:	460a      	mov	r2, r1
 800a3b0:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 800a3b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a420 <BSP_TS_GetState+0x300>)
 800a3b4:	781b      	ldrb	r3, [r3, #0]
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	f107 010c 	add.w	r1, r7, #12
 800a3bc:	f107 0210 	add.w	r2, r7, #16
 800a3c0:	f107 0308 	add.w	r3, r7, #8
 800a3c4:	9300      	str	r3, [sp, #0]
 800a3c6:	460b      	mov	r3, r1
 800a3c8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a3ca:	f7fe fcf3 	bl	8008db4 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	b2d9      	uxtb	r1, r3
 800a3d2:	687a      	ldr	r2, [r7, #4]
 800a3d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3d6:	4413      	add	r3, r2
 800a3d8:	3316      	adds	r3, #22
 800a3da:	460a      	mov	r2, r1
 800a3dc:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	b2d9      	uxtb	r1, r3
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3e6:	4413      	add	r3, r2
 800a3e8:	3320      	adds	r3, #32
 800a3ea:	460a      	mov	r2, r1
 800a3ec:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	2b03      	cmp	r3, #3
 800a3f2:	d836      	bhi.n	800a462 <BSP_TS_GetState+0x342>
 800a3f4:	a201      	add	r2, pc, #4	@ (adr r2, 800a3fc <BSP_TS_GetState+0x2dc>)
 800a3f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3fa:	bf00      	nop
 800a3fc:	0800a40d 	.word	0x0800a40d
 800a400:	0800a439 	.word	0x0800a439
 800a404:	0800a447 	.word	0x0800a447
 800a408:	0800a455 	.word	0x0800a455
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 800a40c:	687a      	ldr	r2, [r7, #4]
 800a40e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a410:	4413      	add	r3, r2
 800a412:	331b      	adds	r3, #27
 800a414:	2201      	movs	r2, #1
 800a416:	701a      	strb	r2, [r3, #0]
          break;
 800a418:	e027      	b.n	800a46a <BSP_TS_GetState+0x34a>
 800a41a:	bf00      	nop
 800a41c:	20000b04 	.word	0x20000b04
 800a420:	20000b0d 	.word	0x20000b0d
 800a424:	20000b0c 	.word	0x20000b0c
 800a428:	20000b10 	.word	0x20000b10
 800a42c:	20000b24 	.word	0x20000b24
 800a430:	20000b08 	.word	0x20000b08
 800a434:	20000b0a 	.word	0x20000b0a
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 800a438:	687a      	ldr	r2, [r7, #4]
 800a43a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a43c:	4413      	add	r3, r2
 800a43e:	331b      	adds	r3, #27
 800a440:	2202      	movs	r2, #2
 800a442:	701a      	strb	r2, [r3, #0]
          break;
 800a444:	e011      	b.n	800a46a <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a44a:	4413      	add	r3, r2
 800a44c:	331b      	adds	r3, #27
 800a44e:	2203      	movs	r2, #3
 800a450:	701a      	strb	r2, [r3, #0]
          break;
 800a452:	e00a      	b.n	800a46a <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a458:	4413      	add	r3, r2
 800a45a:	331b      	adds	r3, #27
 800a45c:	2200      	movs	r2, #0
 800a45e:	701a      	strb	r2, [r3, #0]
          break;
 800a460:	e003      	b.n	800a46a <BSP_TS_GetState+0x34a>
        default :
          ts_status = TS_ERROR;
 800a462:	2301      	movs	r3, #1
 800a464:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          break;
 800a468:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 800a46a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a46c:	3301      	adds	r3, #1
 800a46e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	781b      	ldrb	r3, [r3, #0]
 800a474:	461a      	mov	r2, r3
 800a476:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a478:	4293      	cmp	r3, r2
 800a47a:	f4ff ae71 	bcc.w	800a160 <BSP_TS_GetState+0x40>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f000 f80a 	bl	800a498 <BSP_TS_Get_GestureId>
 800a484:	4603      	mov	r3, r0
 800a486:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 800a48a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3754      	adds	r7, #84	@ 0x54
 800a492:	46bd      	mov	sp, r7
 800a494:	bd90      	pop	{r4, r7, pc}
 800a496:	bf00      	nop

0800a498 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b084      	sub	sp, #16
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 800a4a8:	4b3b      	ldr	r3, [pc, #236]	@ (800a598 <BSP_TS_Get_GestureId+0x100>)
 800a4aa:	781b      	ldrb	r3, [r3, #0]
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	f107 0308 	add.w	r3, r7, #8
 800a4b2:	4619      	mov	r1, r3
 800a4b4:	4610      	mov	r0, r2
 800a4b6:	f7fe fc64 	bl	8008d82 <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	2b49      	cmp	r3, #73	@ 0x49
 800a4be:	d05e      	beq.n	800a57e <BSP_TS_Get_GestureId+0xe6>
 800a4c0:	2b49      	cmp	r3, #73	@ 0x49
 800a4c2:	d860      	bhi.n	800a586 <BSP_TS_Get_GestureId+0xee>
 800a4c4:	2b1c      	cmp	r3, #28
 800a4c6:	d83f      	bhi.n	800a548 <BSP_TS_Get_GestureId+0xb0>
 800a4c8:	2b1c      	cmp	r3, #28
 800a4ca:	d85c      	bhi.n	800a586 <BSP_TS_Get_GestureId+0xee>
 800a4cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a4d4 <BSP_TS_Get_GestureId+0x3c>)
 800a4ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4d2:	bf00      	nop
 800a4d4:	0800a54f 	.word	0x0800a54f
 800a4d8:	0800a587 	.word	0x0800a587
 800a4dc:	0800a587 	.word	0x0800a587
 800a4e0:	0800a587 	.word	0x0800a587
 800a4e4:	0800a587 	.word	0x0800a587
 800a4e8:	0800a587 	.word	0x0800a587
 800a4ec:	0800a587 	.word	0x0800a587
 800a4f0:	0800a587 	.word	0x0800a587
 800a4f4:	0800a587 	.word	0x0800a587
 800a4f8:	0800a587 	.word	0x0800a587
 800a4fc:	0800a587 	.word	0x0800a587
 800a500:	0800a587 	.word	0x0800a587
 800a504:	0800a587 	.word	0x0800a587
 800a508:	0800a587 	.word	0x0800a587
 800a50c:	0800a587 	.word	0x0800a587
 800a510:	0800a587 	.word	0x0800a587
 800a514:	0800a557 	.word	0x0800a557
 800a518:	0800a587 	.word	0x0800a587
 800a51c:	0800a587 	.word	0x0800a587
 800a520:	0800a587 	.word	0x0800a587
 800a524:	0800a55f 	.word	0x0800a55f
 800a528:	0800a587 	.word	0x0800a587
 800a52c:	0800a587 	.word	0x0800a587
 800a530:	0800a587 	.word	0x0800a587
 800a534:	0800a567 	.word	0x0800a567
 800a538:	0800a587 	.word	0x0800a587
 800a53c:	0800a587 	.word	0x0800a587
 800a540:	0800a587 	.word	0x0800a587
 800a544:	0800a56f 	.word	0x0800a56f
 800a548:	2b40      	cmp	r3, #64	@ 0x40
 800a54a:	d014      	beq.n	800a576 <BSP_TS_Get_GestureId+0xde>
 800a54c:	e01b      	b.n	800a586 <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2200      	movs	r2, #0
 800a552:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800a554:	e01a      	b.n	800a58c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2201      	movs	r2, #1
 800a55a:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800a55c:	e016      	b.n	800a58c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2202      	movs	r2, #2
 800a562:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800a564:	e012      	b.n	800a58c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2203      	movs	r2, #3
 800a56a:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800a56c:	e00e      	b.n	800a58c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2204      	movs	r2, #4
 800a572:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800a574:	e00a      	b.n	800a58c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2205      	movs	r2, #5
 800a57a:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800a57c:	e006      	b.n	800a58c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2206      	movs	r2, #6
 800a582:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800a584:	e002      	b.n	800a58c <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 800a586:	2301      	movs	r3, #1
 800a588:	73fb      	strb	r3, [r7, #15]
      break;
 800a58a:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 800a58c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a58e:	4618      	mov	r0, r3
 800a590:	3710      	adds	r7, #16
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}
 800a596:	bf00      	nop
 800a598:	20000b0d 	.word	0x20000b0d

0800a59c <__cvt>:
 800a59c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5a0:	ec57 6b10 	vmov	r6, r7, d0
 800a5a4:	2f00      	cmp	r7, #0
 800a5a6:	460c      	mov	r4, r1
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	463b      	mov	r3, r7
 800a5ac:	bfbb      	ittet	lt
 800a5ae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a5b2:	461f      	movlt	r7, r3
 800a5b4:	2300      	movge	r3, #0
 800a5b6:	232d      	movlt	r3, #45	@ 0x2d
 800a5b8:	700b      	strb	r3, [r1, #0]
 800a5ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a5bc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a5c0:	4691      	mov	r9, r2
 800a5c2:	f023 0820 	bic.w	r8, r3, #32
 800a5c6:	bfbc      	itt	lt
 800a5c8:	4632      	movlt	r2, r6
 800a5ca:	4616      	movlt	r6, r2
 800a5cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a5d0:	d005      	beq.n	800a5de <__cvt+0x42>
 800a5d2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a5d6:	d100      	bne.n	800a5da <__cvt+0x3e>
 800a5d8:	3401      	adds	r4, #1
 800a5da:	2102      	movs	r1, #2
 800a5dc:	e000      	b.n	800a5e0 <__cvt+0x44>
 800a5de:	2103      	movs	r1, #3
 800a5e0:	ab03      	add	r3, sp, #12
 800a5e2:	9301      	str	r3, [sp, #4]
 800a5e4:	ab02      	add	r3, sp, #8
 800a5e6:	9300      	str	r3, [sp, #0]
 800a5e8:	ec47 6b10 	vmov	d0, r6, r7
 800a5ec:	4653      	mov	r3, sl
 800a5ee:	4622      	mov	r2, r4
 800a5f0:	f000 fe5a 	bl	800b2a8 <_dtoa_r>
 800a5f4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a5f8:	4605      	mov	r5, r0
 800a5fa:	d119      	bne.n	800a630 <__cvt+0x94>
 800a5fc:	f019 0f01 	tst.w	r9, #1
 800a600:	d00e      	beq.n	800a620 <__cvt+0x84>
 800a602:	eb00 0904 	add.w	r9, r0, r4
 800a606:	2200      	movs	r2, #0
 800a608:	2300      	movs	r3, #0
 800a60a:	4630      	mov	r0, r6
 800a60c:	4639      	mov	r1, r7
 800a60e:	f7f6 fa7b 	bl	8000b08 <__aeabi_dcmpeq>
 800a612:	b108      	cbz	r0, 800a618 <__cvt+0x7c>
 800a614:	f8cd 900c 	str.w	r9, [sp, #12]
 800a618:	2230      	movs	r2, #48	@ 0x30
 800a61a:	9b03      	ldr	r3, [sp, #12]
 800a61c:	454b      	cmp	r3, r9
 800a61e:	d31e      	bcc.n	800a65e <__cvt+0xc2>
 800a620:	9b03      	ldr	r3, [sp, #12]
 800a622:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a624:	1b5b      	subs	r3, r3, r5
 800a626:	4628      	mov	r0, r5
 800a628:	6013      	str	r3, [r2, #0]
 800a62a:	b004      	add	sp, #16
 800a62c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a630:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a634:	eb00 0904 	add.w	r9, r0, r4
 800a638:	d1e5      	bne.n	800a606 <__cvt+0x6a>
 800a63a:	7803      	ldrb	r3, [r0, #0]
 800a63c:	2b30      	cmp	r3, #48	@ 0x30
 800a63e:	d10a      	bne.n	800a656 <__cvt+0xba>
 800a640:	2200      	movs	r2, #0
 800a642:	2300      	movs	r3, #0
 800a644:	4630      	mov	r0, r6
 800a646:	4639      	mov	r1, r7
 800a648:	f7f6 fa5e 	bl	8000b08 <__aeabi_dcmpeq>
 800a64c:	b918      	cbnz	r0, 800a656 <__cvt+0xba>
 800a64e:	f1c4 0401 	rsb	r4, r4, #1
 800a652:	f8ca 4000 	str.w	r4, [sl]
 800a656:	f8da 3000 	ldr.w	r3, [sl]
 800a65a:	4499      	add	r9, r3
 800a65c:	e7d3      	b.n	800a606 <__cvt+0x6a>
 800a65e:	1c59      	adds	r1, r3, #1
 800a660:	9103      	str	r1, [sp, #12]
 800a662:	701a      	strb	r2, [r3, #0]
 800a664:	e7d9      	b.n	800a61a <__cvt+0x7e>

0800a666 <__exponent>:
 800a666:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a668:	2900      	cmp	r1, #0
 800a66a:	bfba      	itte	lt
 800a66c:	4249      	neglt	r1, r1
 800a66e:	232d      	movlt	r3, #45	@ 0x2d
 800a670:	232b      	movge	r3, #43	@ 0x2b
 800a672:	2909      	cmp	r1, #9
 800a674:	7002      	strb	r2, [r0, #0]
 800a676:	7043      	strb	r3, [r0, #1]
 800a678:	dd29      	ble.n	800a6ce <__exponent+0x68>
 800a67a:	f10d 0307 	add.w	r3, sp, #7
 800a67e:	461d      	mov	r5, r3
 800a680:	270a      	movs	r7, #10
 800a682:	461a      	mov	r2, r3
 800a684:	fbb1 f6f7 	udiv	r6, r1, r7
 800a688:	fb07 1416 	mls	r4, r7, r6, r1
 800a68c:	3430      	adds	r4, #48	@ 0x30
 800a68e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a692:	460c      	mov	r4, r1
 800a694:	2c63      	cmp	r4, #99	@ 0x63
 800a696:	f103 33ff 	add.w	r3, r3, #4294967295
 800a69a:	4631      	mov	r1, r6
 800a69c:	dcf1      	bgt.n	800a682 <__exponent+0x1c>
 800a69e:	3130      	adds	r1, #48	@ 0x30
 800a6a0:	1e94      	subs	r4, r2, #2
 800a6a2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a6a6:	1c41      	adds	r1, r0, #1
 800a6a8:	4623      	mov	r3, r4
 800a6aa:	42ab      	cmp	r3, r5
 800a6ac:	d30a      	bcc.n	800a6c4 <__exponent+0x5e>
 800a6ae:	f10d 0309 	add.w	r3, sp, #9
 800a6b2:	1a9b      	subs	r3, r3, r2
 800a6b4:	42ac      	cmp	r4, r5
 800a6b6:	bf88      	it	hi
 800a6b8:	2300      	movhi	r3, #0
 800a6ba:	3302      	adds	r3, #2
 800a6bc:	4403      	add	r3, r0
 800a6be:	1a18      	subs	r0, r3, r0
 800a6c0:	b003      	add	sp, #12
 800a6c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6c4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a6c8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a6cc:	e7ed      	b.n	800a6aa <__exponent+0x44>
 800a6ce:	2330      	movs	r3, #48	@ 0x30
 800a6d0:	3130      	adds	r1, #48	@ 0x30
 800a6d2:	7083      	strb	r3, [r0, #2]
 800a6d4:	70c1      	strb	r1, [r0, #3]
 800a6d6:	1d03      	adds	r3, r0, #4
 800a6d8:	e7f1      	b.n	800a6be <__exponent+0x58>
	...

0800a6dc <_printf_float>:
 800a6dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6e0:	b08d      	sub	sp, #52	@ 0x34
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a6e8:	4616      	mov	r6, r2
 800a6ea:	461f      	mov	r7, r3
 800a6ec:	4605      	mov	r5, r0
 800a6ee:	f000 fcdb 	bl	800b0a8 <_localeconv_r>
 800a6f2:	6803      	ldr	r3, [r0, #0]
 800a6f4:	9304      	str	r3, [sp, #16]
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f7f5 fdda 	bl	80002b0 <strlen>
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800a700:	f8d8 3000 	ldr.w	r3, [r8]
 800a704:	9005      	str	r0, [sp, #20]
 800a706:	3307      	adds	r3, #7
 800a708:	f023 0307 	bic.w	r3, r3, #7
 800a70c:	f103 0208 	add.w	r2, r3, #8
 800a710:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a714:	f8d4 b000 	ldr.w	fp, [r4]
 800a718:	f8c8 2000 	str.w	r2, [r8]
 800a71c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a720:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a724:	9307      	str	r3, [sp, #28]
 800a726:	f8cd 8018 	str.w	r8, [sp, #24]
 800a72a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a72e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a732:	4b9c      	ldr	r3, [pc, #624]	@ (800a9a4 <_printf_float+0x2c8>)
 800a734:	f04f 32ff 	mov.w	r2, #4294967295
 800a738:	f7f6 fa18 	bl	8000b6c <__aeabi_dcmpun>
 800a73c:	bb70      	cbnz	r0, 800a79c <_printf_float+0xc0>
 800a73e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a742:	4b98      	ldr	r3, [pc, #608]	@ (800a9a4 <_printf_float+0x2c8>)
 800a744:	f04f 32ff 	mov.w	r2, #4294967295
 800a748:	f7f6 f9f2 	bl	8000b30 <__aeabi_dcmple>
 800a74c:	bb30      	cbnz	r0, 800a79c <_printf_float+0xc0>
 800a74e:	2200      	movs	r2, #0
 800a750:	2300      	movs	r3, #0
 800a752:	4640      	mov	r0, r8
 800a754:	4649      	mov	r1, r9
 800a756:	f7f6 f9e1 	bl	8000b1c <__aeabi_dcmplt>
 800a75a:	b110      	cbz	r0, 800a762 <_printf_float+0x86>
 800a75c:	232d      	movs	r3, #45	@ 0x2d
 800a75e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a762:	4a91      	ldr	r2, [pc, #580]	@ (800a9a8 <_printf_float+0x2cc>)
 800a764:	4b91      	ldr	r3, [pc, #580]	@ (800a9ac <_printf_float+0x2d0>)
 800a766:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a76a:	bf94      	ite	ls
 800a76c:	4690      	movls	r8, r2
 800a76e:	4698      	movhi	r8, r3
 800a770:	2303      	movs	r3, #3
 800a772:	6123      	str	r3, [r4, #16]
 800a774:	f02b 0304 	bic.w	r3, fp, #4
 800a778:	6023      	str	r3, [r4, #0]
 800a77a:	f04f 0900 	mov.w	r9, #0
 800a77e:	9700      	str	r7, [sp, #0]
 800a780:	4633      	mov	r3, r6
 800a782:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a784:	4621      	mov	r1, r4
 800a786:	4628      	mov	r0, r5
 800a788:	f000 f9d2 	bl	800ab30 <_printf_common>
 800a78c:	3001      	adds	r0, #1
 800a78e:	f040 808d 	bne.w	800a8ac <_printf_float+0x1d0>
 800a792:	f04f 30ff 	mov.w	r0, #4294967295
 800a796:	b00d      	add	sp, #52	@ 0x34
 800a798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a79c:	4642      	mov	r2, r8
 800a79e:	464b      	mov	r3, r9
 800a7a0:	4640      	mov	r0, r8
 800a7a2:	4649      	mov	r1, r9
 800a7a4:	f7f6 f9e2 	bl	8000b6c <__aeabi_dcmpun>
 800a7a8:	b140      	cbz	r0, 800a7bc <_printf_float+0xe0>
 800a7aa:	464b      	mov	r3, r9
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	bfbc      	itt	lt
 800a7b0:	232d      	movlt	r3, #45	@ 0x2d
 800a7b2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a7b6:	4a7e      	ldr	r2, [pc, #504]	@ (800a9b0 <_printf_float+0x2d4>)
 800a7b8:	4b7e      	ldr	r3, [pc, #504]	@ (800a9b4 <_printf_float+0x2d8>)
 800a7ba:	e7d4      	b.n	800a766 <_printf_float+0x8a>
 800a7bc:	6863      	ldr	r3, [r4, #4]
 800a7be:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a7c2:	9206      	str	r2, [sp, #24]
 800a7c4:	1c5a      	adds	r2, r3, #1
 800a7c6:	d13b      	bne.n	800a840 <_printf_float+0x164>
 800a7c8:	2306      	movs	r3, #6
 800a7ca:	6063      	str	r3, [r4, #4]
 800a7cc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	6022      	str	r2, [r4, #0]
 800a7d4:	9303      	str	r3, [sp, #12]
 800a7d6:	ab0a      	add	r3, sp, #40	@ 0x28
 800a7d8:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a7dc:	ab09      	add	r3, sp, #36	@ 0x24
 800a7de:	9300      	str	r3, [sp, #0]
 800a7e0:	6861      	ldr	r1, [r4, #4]
 800a7e2:	ec49 8b10 	vmov	d0, r8, r9
 800a7e6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a7ea:	4628      	mov	r0, r5
 800a7ec:	f7ff fed6 	bl	800a59c <__cvt>
 800a7f0:	9b06      	ldr	r3, [sp, #24]
 800a7f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a7f4:	2b47      	cmp	r3, #71	@ 0x47
 800a7f6:	4680      	mov	r8, r0
 800a7f8:	d129      	bne.n	800a84e <_printf_float+0x172>
 800a7fa:	1cc8      	adds	r0, r1, #3
 800a7fc:	db02      	blt.n	800a804 <_printf_float+0x128>
 800a7fe:	6863      	ldr	r3, [r4, #4]
 800a800:	4299      	cmp	r1, r3
 800a802:	dd41      	ble.n	800a888 <_printf_float+0x1ac>
 800a804:	f1aa 0a02 	sub.w	sl, sl, #2
 800a808:	fa5f fa8a 	uxtb.w	sl, sl
 800a80c:	3901      	subs	r1, #1
 800a80e:	4652      	mov	r2, sl
 800a810:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a814:	9109      	str	r1, [sp, #36]	@ 0x24
 800a816:	f7ff ff26 	bl	800a666 <__exponent>
 800a81a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a81c:	1813      	adds	r3, r2, r0
 800a81e:	2a01      	cmp	r2, #1
 800a820:	4681      	mov	r9, r0
 800a822:	6123      	str	r3, [r4, #16]
 800a824:	dc02      	bgt.n	800a82c <_printf_float+0x150>
 800a826:	6822      	ldr	r2, [r4, #0]
 800a828:	07d2      	lsls	r2, r2, #31
 800a82a:	d501      	bpl.n	800a830 <_printf_float+0x154>
 800a82c:	3301      	adds	r3, #1
 800a82e:	6123      	str	r3, [r4, #16]
 800a830:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a834:	2b00      	cmp	r3, #0
 800a836:	d0a2      	beq.n	800a77e <_printf_float+0xa2>
 800a838:	232d      	movs	r3, #45	@ 0x2d
 800a83a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a83e:	e79e      	b.n	800a77e <_printf_float+0xa2>
 800a840:	9a06      	ldr	r2, [sp, #24]
 800a842:	2a47      	cmp	r2, #71	@ 0x47
 800a844:	d1c2      	bne.n	800a7cc <_printf_float+0xf0>
 800a846:	2b00      	cmp	r3, #0
 800a848:	d1c0      	bne.n	800a7cc <_printf_float+0xf0>
 800a84a:	2301      	movs	r3, #1
 800a84c:	e7bd      	b.n	800a7ca <_printf_float+0xee>
 800a84e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a852:	d9db      	bls.n	800a80c <_printf_float+0x130>
 800a854:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a858:	d118      	bne.n	800a88c <_printf_float+0x1b0>
 800a85a:	2900      	cmp	r1, #0
 800a85c:	6863      	ldr	r3, [r4, #4]
 800a85e:	dd0b      	ble.n	800a878 <_printf_float+0x19c>
 800a860:	6121      	str	r1, [r4, #16]
 800a862:	b913      	cbnz	r3, 800a86a <_printf_float+0x18e>
 800a864:	6822      	ldr	r2, [r4, #0]
 800a866:	07d0      	lsls	r0, r2, #31
 800a868:	d502      	bpl.n	800a870 <_printf_float+0x194>
 800a86a:	3301      	adds	r3, #1
 800a86c:	440b      	add	r3, r1
 800a86e:	6123      	str	r3, [r4, #16]
 800a870:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a872:	f04f 0900 	mov.w	r9, #0
 800a876:	e7db      	b.n	800a830 <_printf_float+0x154>
 800a878:	b913      	cbnz	r3, 800a880 <_printf_float+0x1a4>
 800a87a:	6822      	ldr	r2, [r4, #0]
 800a87c:	07d2      	lsls	r2, r2, #31
 800a87e:	d501      	bpl.n	800a884 <_printf_float+0x1a8>
 800a880:	3302      	adds	r3, #2
 800a882:	e7f4      	b.n	800a86e <_printf_float+0x192>
 800a884:	2301      	movs	r3, #1
 800a886:	e7f2      	b.n	800a86e <_printf_float+0x192>
 800a888:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a88c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a88e:	4299      	cmp	r1, r3
 800a890:	db05      	blt.n	800a89e <_printf_float+0x1c2>
 800a892:	6823      	ldr	r3, [r4, #0]
 800a894:	6121      	str	r1, [r4, #16]
 800a896:	07d8      	lsls	r0, r3, #31
 800a898:	d5ea      	bpl.n	800a870 <_printf_float+0x194>
 800a89a:	1c4b      	adds	r3, r1, #1
 800a89c:	e7e7      	b.n	800a86e <_printf_float+0x192>
 800a89e:	2900      	cmp	r1, #0
 800a8a0:	bfd4      	ite	le
 800a8a2:	f1c1 0202 	rsble	r2, r1, #2
 800a8a6:	2201      	movgt	r2, #1
 800a8a8:	4413      	add	r3, r2
 800a8aa:	e7e0      	b.n	800a86e <_printf_float+0x192>
 800a8ac:	6823      	ldr	r3, [r4, #0]
 800a8ae:	055a      	lsls	r2, r3, #21
 800a8b0:	d407      	bmi.n	800a8c2 <_printf_float+0x1e6>
 800a8b2:	6923      	ldr	r3, [r4, #16]
 800a8b4:	4642      	mov	r2, r8
 800a8b6:	4631      	mov	r1, r6
 800a8b8:	4628      	mov	r0, r5
 800a8ba:	47b8      	blx	r7
 800a8bc:	3001      	adds	r0, #1
 800a8be:	d12b      	bne.n	800a918 <_printf_float+0x23c>
 800a8c0:	e767      	b.n	800a792 <_printf_float+0xb6>
 800a8c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a8c6:	f240 80dd 	bls.w	800aa84 <_printf_float+0x3a8>
 800a8ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	f7f6 f919 	bl	8000b08 <__aeabi_dcmpeq>
 800a8d6:	2800      	cmp	r0, #0
 800a8d8:	d033      	beq.n	800a942 <_printf_float+0x266>
 800a8da:	4a37      	ldr	r2, [pc, #220]	@ (800a9b8 <_printf_float+0x2dc>)
 800a8dc:	2301      	movs	r3, #1
 800a8de:	4631      	mov	r1, r6
 800a8e0:	4628      	mov	r0, r5
 800a8e2:	47b8      	blx	r7
 800a8e4:	3001      	adds	r0, #1
 800a8e6:	f43f af54 	beq.w	800a792 <_printf_float+0xb6>
 800a8ea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a8ee:	4543      	cmp	r3, r8
 800a8f0:	db02      	blt.n	800a8f8 <_printf_float+0x21c>
 800a8f2:	6823      	ldr	r3, [r4, #0]
 800a8f4:	07d8      	lsls	r0, r3, #31
 800a8f6:	d50f      	bpl.n	800a918 <_printf_float+0x23c>
 800a8f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8fc:	4631      	mov	r1, r6
 800a8fe:	4628      	mov	r0, r5
 800a900:	47b8      	blx	r7
 800a902:	3001      	adds	r0, #1
 800a904:	f43f af45 	beq.w	800a792 <_printf_float+0xb6>
 800a908:	f04f 0900 	mov.w	r9, #0
 800a90c:	f108 38ff 	add.w	r8, r8, #4294967295
 800a910:	f104 0a1a 	add.w	sl, r4, #26
 800a914:	45c8      	cmp	r8, r9
 800a916:	dc09      	bgt.n	800a92c <_printf_float+0x250>
 800a918:	6823      	ldr	r3, [r4, #0]
 800a91a:	079b      	lsls	r3, r3, #30
 800a91c:	f100 8103 	bmi.w	800ab26 <_printf_float+0x44a>
 800a920:	68e0      	ldr	r0, [r4, #12]
 800a922:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a924:	4298      	cmp	r0, r3
 800a926:	bfb8      	it	lt
 800a928:	4618      	movlt	r0, r3
 800a92a:	e734      	b.n	800a796 <_printf_float+0xba>
 800a92c:	2301      	movs	r3, #1
 800a92e:	4652      	mov	r2, sl
 800a930:	4631      	mov	r1, r6
 800a932:	4628      	mov	r0, r5
 800a934:	47b8      	blx	r7
 800a936:	3001      	adds	r0, #1
 800a938:	f43f af2b 	beq.w	800a792 <_printf_float+0xb6>
 800a93c:	f109 0901 	add.w	r9, r9, #1
 800a940:	e7e8      	b.n	800a914 <_printf_float+0x238>
 800a942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a944:	2b00      	cmp	r3, #0
 800a946:	dc39      	bgt.n	800a9bc <_printf_float+0x2e0>
 800a948:	4a1b      	ldr	r2, [pc, #108]	@ (800a9b8 <_printf_float+0x2dc>)
 800a94a:	2301      	movs	r3, #1
 800a94c:	4631      	mov	r1, r6
 800a94e:	4628      	mov	r0, r5
 800a950:	47b8      	blx	r7
 800a952:	3001      	adds	r0, #1
 800a954:	f43f af1d 	beq.w	800a792 <_printf_float+0xb6>
 800a958:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a95c:	ea59 0303 	orrs.w	r3, r9, r3
 800a960:	d102      	bne.n	800a968 <_printf_float+0x28c>
 800a962:	6823      	ldr	r3, [r4, #0]
 800a964:	07d9      	lsls	r1, r3, #31
 800a966:	d5d7      	bpl.n	800a918 <_printf_float+0x23c>
 800a968:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a96c:	4631      	mov	r1, r6
 800a96e:	4628      	mov	r0, r5
 800a970:	47b8      	blx	r7
 800a972:	3001      	adds	r0, #1
 800a974:	f43f af0d 	beq.w	800a792 <_printf_float+0xb6>
 800a978:	f04f 0a00 	mov.w	sl, #0
 800a97c:	f104 0b1a 	add.w	fp, r4, #26
 800a980:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a982:	425b      	negs	r3, r3
 800a984:	4553      	cmp	r3, sl
 800a986:	dc01      	bgt.n	800a98c <_printf_float+0x2b0>
 800a988:	464b      	mov	r3, r9
 800a98a:	e793      	b.n	800a8b4 <_printf_float+0x1d8>
 800a98c:	2301      	movs	r3, #1
 800a98e:	465a      	mov	r2, fp
 800a990:	4631      	mov	r1, r6
 800a992:	4628      	mov	r0, r5
 800a994:	47b8      	blx	r7
 800a996:	3001      	adds	r0, #1
 800a998:	f43f aefb 	beq.w	800a792 <_printf_float+0xb6>
 800a99c:	f10a 0a01 	add.w	sl, sl, #1
 800a9a0:	e7ee      	b.n	800a980 <_printf_float+0x2a4>
 800a9a2:	bf00      	nop
 800a9a4:	7fefffff 	.word	0x7fefffff
 800a9a8:	0800fdf8 	.word	0x0800fdf8
 800a9ac:	0800fdfc 	.word	0x0800fdfc
 800a9b0:	0800fe00 	.word	0x0800fe00
 800a9b4:	0800fe04 	.word	0x0800fe04
 800a9b8:	0800fe08 	.word	0x0800fe08
 800a9bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a9be:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a9c2:	4553      	cmp	r3, sl
 800a9c4:	bfa8      	it	ge
 800a9c6:	4653      	movge	r3, sl
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	4699      	mov	r9, r3
 800a9cc:	dc36      	bgt.n	800aa3c <_printf_float+0x360>
 800a9ce:	f04f 0b00 	mov.w	fp, #0
 800a9d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a9d6:	f104 021a 	add.w	r2, r4, #26
 800a9da:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a9dc:	9306      	str	r3, [sp, #24]
 800a9de:	eba3 0309 	sub.w	r3, r3, r9
 800a9e2:	455b      	cmp	r3, fp
 800a9e4:	dc31      	bgt.n	800aa4a <_printf_float+0x36e>
 800a9e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9e8:	459a      	cmp	sl, r3
 800a9ea:	dc3a      	bgt.n	800aa62 <_printf_float+0x386>
 800a9ec:	6823      	ldr	r3, [r4, #0]
 800a9ee:	07da      	lsls	r2, r3, #31
 800a9f0:	d437      	bmi.n	800aa62 <_printf_float+0x386>
 800a9f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9f4:	ebaa 0903 	sub.w	r9, sl, r3
 800a9f8:	9b06      	ldr	r3, [sp, #24]
 800a9fa:	ebaa 0303 	sub.w	r3, sl, r3
 800a9fe:	4599      	cmp	r9, r3
 800aa00:	bfa8      	it	ge
 800aa02:	4699      	movge	r9, r3
 800aa04:	f1b9 0f00 	cmp.w	r9, #0
 800aa08:	dc33      	bgt.n	800aa72 <_printf_float+0x396>
 800aa0a:	f04f 0800 	mov.w	r8, #0
 800aa0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa12:	f104 0b1a 	add.w	fp, r4, #26
 800aa16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa18:	ebaa 0303 	sub.w	r3, sl, r3
 800aa1c:	eba3 0309 	sub.w	r3, r3, r9
 800aa20:	4543      	cmp	r3, r8
 800aa22:	f77f af79 	ble.w	800a918 <_printf_float+0x23c>
 800aa26:	2301      	movs	r3, #1
 800aa28:	465a      	mov	r2, fp
 800aa2a:	4631      	mov	r1, r6
 800aa2c:	4628      	mov	r0, r5
 800aa2e:	47b8      	blx	r7
 800aa30:	3001      	adds	r0, #1
 800aa32:	f43f aeae 	beq.w	800a792 <_printf_float+0xb6>
 800aa36:	f108 0801 	add.w	r8, r8, #1
 800aa3a:	e7ec      	b.n	800aa16 <_printf_float+0x33a>
 800aa3c:	4642      	mov	r2, r8
 800aa3e:	4631      	mov	r1, r6
 800aa40:	4628      	mov	r0, r5
 800aa42:	47b8      	blx	r7
 800aa44:	3001      	adds	r0, #1
 800aa46:	d1c2      	bne.n	800a9ce <_printf_float+0x2f2>
 800aa48:	e6a3      	b.n	800a792 <_printf_float+0xb6>
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	4631      	mov	r1, r6
 800aa4e:	4628      	mov	r0, r5
 800aa50:	9206      	str	r2, [sp, #24]
 800aa52:	47b8      	blx	r7
 800aa54:	3001      	adds	r0, #1
 800aa56:	f43f ae9c 	beq.w	800a792 <_printf_float+0xb6>
 800aa5a:	9a06      	ldr	r2, [sp, #24]
 800aa5c:	f10b 0b01 	add.w	fp, fp, #1
 800aa60:	e7bb      	b.n	800a9da <_printf_float+0x2fe>
 800aa62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa66:	4631      	mov	r1, r6
 800aa68:	4628      	mov	r0, r5
 800aa6a:	47b8      	blx	r7
 800aa6c:	3001      	adds	r0, #1
 800aa6e:	d1c0      	bne.n	800a9f2 <_printf_float+0x316>
 800aa70:	e68f      	b.n	800a792 <_printf_float+0xb6>
 800aa72:	9a06      	ldr	r2, [sp, #24]
 800aa74:	464b      	mov	r3, r9
 800aa76:	4442      	add	r2, r8
 800aa78:	4631      	mov	r1, r6
 800aa7a:	4628      	mov	r0, r5
 800aa7c:	47b8      	blx	r7
 800aa7e:	3001      	adds	r0, #1
 800aa80:	d1c3      	bne.n	800aa0a <_printf_float+0x32e>
 800aa82:	e686      	b.n	800a792 <_printf_float+0xb6>
 800aa84:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aa88:	f1ba 0f01 	cmp.w	sl, #1
 800aa8c:	dc01      	bgt.n	800aa92 <_printf_float+0x3b6>
 800aa8e:	07db      	lsls	r3, r3, #31
 800aa90:	d536      	bpl.n	800ab00 <_printf_float+0x424>
 800aa92:	2301      	movs	r3, #1
 800aa94:	4642      	mov	r2, r8
 800aa96:	4631      	mov	r1, r6
 800aa98:	4628      	mov	r0, r5
 800aa9a:	47b8      	blx	r7
 800aa9c:	3001      	adds	r0, #1
 800aa9e:	f43f ae78 	beq.w	800a792 <_printf_float+0xb6>
 800aaa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aaa6:	4631      	mov	r1, r6
 800aaa8:	4628      	mov	r0, r5
 800aaaa:	47b8      	blx	r7
 800aaac:	3001      	adds	r0, #1
 800aaae:	f43f ae70 	beq.w	800a792 <_printf_float+0xb6>
 800aab2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aab6:	2200      	movs	r2, #0
 800aab8:	2300      	movs	r3, #0
 800aaba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aabe:	f7f6 f823 	bl	8000b08 <__aeabi_dcmpeq>
 800aac2:	b9c0      	cbnz	r0, 800aaf6 <_printf_float+0x41a>
 800aac4:	4653      	mov	r3, sl
 800aac6:	f108 0201 	add.w	r2, r8, #1
 800aaca:	4631      	mov	r1, r6
 800aacc:	4628      	mov	r0, r5
 800aace:	47b8      	blx	r7
 800aad0:	3001      	adds	r0, #1
 800aad2:	d10c      	bne.n	800aaee <_printf_float+0x412>
 800aad4:	e65d      	b.n	800a792 <_printf_float+0xb6>
 800aad6:	2301      	movs	r3, #1
 800aad8:	465a      	mov	r2, fp
 800aada:	4631      	mov	r1, r6
 800aadc:	4628      	mov	r0, r5
 800aade:	47b8      	blx	r7
 800aae0:	3001      	adds	r0, #1
 800aae2:	f43f ae56 	beq.w	800a792 <_printf_float+0xb6>
 800aae6:	f108 0801 	add.w	r8, r8, #1
 800aaea:	45d0      	cmp	r8, sl
 800aaec:	dbf3      	blt.n	800aad6 <_printf_float+0x3fa>
 800aaee:	464b      	mov	r3, r9
 800aaf0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800aaf4:	e6df      	b.n	800a8b6 <_printf_float+0x1da>
 800aaf6:	f04f 0800 	mov.w	r8, #0
 800aafa:	f104 0b1a 	add.w	fp, r4, #26
 800aafe:	e7f4      	b.n	800aaea <_printf_float+0x40e>
 800ab00:	2301      	movs	r3, #1
 800ab02:	4642      	mov	r2, r8
 800ab04:	e7e1      	b.n	800aaca <_printf_float+0x3ee>
 800ab06:	2301      	movs	r3, #1
 800ab08:	464a      	mov	r2, r9
 800ab0a:	4631      	mov	r1, r6
 800ab0c:	4628      	mov	r0, r5
 800ab0e:	47b8      	blx	r7
 800ab10:	3001      	adds	r0, #1
 800ab12:	f43f ae3e 	beq.w	800a792 <_printf_float+0xb6>
 800ab16:	f108 0801 	add.w	r8, r8, #1
 800ab1a:	68e3      	ldr	r3, [r4, #12]
 800ab1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ab1e:	1a5b      	subs	r3, r3, r1
 800ab20:	4543      	cmp	r3, r8
 800ab22:	dcf0      	bgt.n	800ab06 <_printf_float+0x42a>
 800ab24:	e6fc      	b.n	800a920 <_printf_float+0x244>
 800ab26:	f04f 0800 	mov.w	r8, #0
 800ab2a:	f104 0919 	add.w	r9, r4, #25
 800ab2e:	e7f4      	b.n	800ab1a <_printf_float+0x43e>

0800ab30 <_printf_common>:
 800ab30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab34:	4616      	mov	r6, r2
 800ab36:	4698      	mov	r8, r3
 800ab38:	688a      	ldr	r2, [r1, #8]
 800ab3a:	690b      	ldr	r3, [r1, #16]
 800ab3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ab40:	4293      	cmp	r3, r2
 800ab42:	bfb8      	it	lt
 800ab44:	4613      	movlt	r3, r2
 800ab46:	6033      	str	r3, [r6, #0]
 800ab48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ab4c:	4607      	mov	r7, r0
 800ab4e:	460c      	mov	r4, r1
 800ab50:	b10a      	cbz	r2, 800ab56 <_printf_common+0x26>
 800ab52:	3301      	adds	r3, #1
 800ab54:	6033      	str	r3, [r6, #0]
 800ab56:	6823      	ldr	r3, [r4, #0]
 800ab58:	0699      	lsls	r1, r3, #26
 800ab5a:	bf42      	ittt	mi
 800ab5c:	6833      	ldrmi	r3, [r6, #0]
 800ab5e:	3302      	addmi	r3, #2
 800ab60:	6033      	strmi	r3, [r6, #0]
 800ab62:	6825      	ldr	r5, [r4, #0]
 800ab64:	f015 0506 	ands.w	r5, r5, #6
 800ab68:	d106      	bne.n	800ab78 <_printf_common+0x48>
 800ab6a:	f104 0a19 	add.w	sl, r4, #25
 800ab6e:	68e3      	ldr	r3, [r4, #12]
 800ab70:	6832      	ldr	r2, [r6, #0]
 800ab72:	1a9b      	subs	r3, r3, r2
 800ab74:	42ab      	cmp	r3, r5
 800ab76:	dc26      	bgt.n	800abc6 <_printf_common+0x96>
 800ab78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ab7c:	6822      	ldr	r2, [r4, #0]
 800ab7e:	3b00      	subs	r3, #0
 800ab80:	bf18      	it	ne
 800ab82:	2301      	movne	r3, #1
 800ab84:	0692      	lsls	r2, r2, #26
 800ab86:	d42b      	bmi.n	800abe0 <_printf_common+0xb0>
 800ab88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ab8c:	4641      	mov	r1, r8
 800ab8e:	4638      	mov	r0, r7
 800ab90:	47c8      	blx	r9
 800ab92:	3001      	adds	r0, #1
 800ab94:	d01e      	beq.n	800abd4 <_printf_common+0xa4>
 800ab96:	6823      	ldr	r3, [r4, #0]
 800ab98:	6922      	ldr	r2, [r4, #16]
 800ab9a:	f003 0306 	and.w	r3, r3, #6
 800ab9e:	2b04      	cmp	r3, #4
 800aba0:	bf02      	ittt	eq
 800aba2:	68e5      	ldreq	r5, [r4, #12]
 800aba4:	6833      	ldreq	r3, [r6, #0]
 800aba6:	1aed      	subeq	r5, r5, r3
 800aba8:	68a3      	ldr	r3, [r4, #8]
 800abaa:	bf0c      	ite	eq
 800abac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800abb0:	2500      	movne	r5, #0
 800abb2:	4293      	cmp	r3, r2
 800abb4:	bfc4      	itt	gt
 800abb6:	1a9b      	subgt	r3, r3, r2
 800abb8:	18ed      	addgt	r5, r5, r3
 800abba:	2600      	movs	r6, #0
 800abbc:	341a      	adds	r4, #26
 800abbe:	42b5      	cmp	r5, r6
 800abc0:	d11a      	bne.n	800abf8 <_printf_common+0xc8>
 800abc2:	2000      	movs	r0, #0
 800abc4:	e008      	b.n	800abd8 <_printf_common+0xa8>
 800abc6:	2301      	movs	r3, #1
 800abc8:	4652      	mov	r2, sl
 800abca:	4641      	mov	r1, r8
 800abcc:	4638      	mov	r0, r7
 800abce:	47c8      	blx	r9
 800abd0:	3001      	adds	r0, #1
 800abd2:	d103      	bne.n	800abdc <_printf_common+0xac>
 800abd4:	f04f 30ff 	mov.w	r0, #4294967295
 800abd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abdc:	3501      	adds	r5, #1
 800abde:	e7c6      	b.n	800ab6e <_printf_common+0x3e>
 800abe0:	18e1      	adds	r1, r4, r3
 800abe2:	1c5a      	adds	r2, r3, #1
 800abe4:	2030      	movs	r0, #48	@ 0x30
 800abe6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800abea:	4422      	add	r2, r4
 800abec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800abf0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800abf4:	3302      	adds	r3, #2
 800abf6:	e7c7      	b.n	800ab88 <_printf_common+0x58>
 800abf8:	2301      	movs	r3, #1
 800abfa:	4622      	mov	r2, r4
 800abfc:	4641      	mov	r1, r8
 800abfe:	4638      	mov	r0, r7
 800ac00:	47c8      	blx	r9
 800ac02:	3001      	adds	r0, #1
 800ac04:	d0e6      	beq.n	800abd4 <_printf_common+0xa4>
 800ac06:	3601      	adds	r6, #1
 800ac08:	e7d9      	b.n	800abbe <_printf_common+0x8e>
	...

0800ac0c <_printf_i>:
 800ac0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac10:	7e0f      	ldrb	r7, [r1, #24]
 800ac12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ac14:	2f78      	cmp	r7, #120	@ 0x78
 800ac16:	4691      	mov	r9, r2
 800ac18:	4680      	mov	r8, r0
 800ac1a:	460c      	mov	r4, r1
 800ac1c:	469a      	mov	sl, r3
 800ac1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ac22:	d807      	bhi.n	800ac34 <_printf_i+0x28>
 800ac24:	2f62      	cmp	r7, #98	@ 0x62
 800ac26:	d80a      	bhi.n	800ac3e <_printf_i+0x32>
 800ac28:	2f00      	cmp	r7, #0
 800ac2a:	f000 80d2 	beq.w	800add2 <_printf_i+0x1c6>
 800ac2e:	2f58      	cmp	r7, #88	@ 0x58
 800ac30:	f000 80b9 	beq.w	800ada6 <_printf_i+0x19a>
 800ac34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ac3c:	e03a      	b.n	800acb4 <_printf_i+0xa8>
 800ac3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ac42:	2b15      	cmp	r3, #21
 800ac44:	d8f6      	bhi.n	800ac34 <_printf_i+0x28>
 800ac46:	a101      	add	r1, pc, #4	@ (adr r1, 800ac4c <_printf_i+0x40>)
 800ac48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ac4c:	0800aca5 	.word	0x0800aca5
 800ac50:	0800acb9 	.word	0x0800acb9
 800ac54:	0800ac35 	.word	0x0800ac35
 800ac58:	0800ac35 	.word	0x0800ac35
 800ac5c:	0800ac35 	.word	0x0800ac35
 800ac60:	0800ac35 	.word	0x0800ac35
 800ac64:	0800acb9 	.word	0x0800acb9
 800ac68:	0800ac35 	.word	0x0800ac35
 800ac6c:	0800ac35 	.word	0x0800ac35
 800ac70:	0800ac35 	.word	0x0800ac35
 800ac74:	0800ac35 	.word	0x0800ac35
 800ac78:	0800adb9 	.word	0x0800adb9
 800ac7c:	0800ace3 	.word	0x0800ace3
 800ac80:	0800ad73 	.word	0x0800ad73
 800ac84:	0800ac35 	.word	0x0800ac35
 800ac88:	0800ac35 	.word	0x0800ac35
 800ac8c:	0800addb 	.word	0x0800addb
 800ac90:	0800ac35 	.word	0x0800ac35
 800ac94:	0800ace3 	.word	0x0800ace3
 800ac98:	0800ac35 	.word	0x0800ac35
 800ac9c:	0800ac35 	.word	0x0800ac35
 800aca0:	0800ad7b 	.word	0x0800ad7b
 800aca4:	6833      	ldr	r3, [r6, #0]
 800aca6:	1d1a      	adds	r2, r3, #4
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	6032      	str	r2, [r6, #0]
 800acac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800acb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800acb4:	2301      	movs	r3, #1
 800acb6:	e09d      	b.n	800adf4 <_printf_i+0x1e8>
 800acb8:	6833      	ldr	r3, [r6, #0]
 800acba:	6820      	ldr	r0, [r4, #0]
 800acbc:	1d19      	adds	r1, r3, #4
 800acbe:	6031      	str	r1, [r6, #0]
 800acc0:	0606      	lsls	r6, r0, #24
 800acc2:	d501      	bpl.n	800acc8 <_printf_i+0xbc>
 800acc4:	681d      	ldr	r5, [r3, #0]
 800acc6:	e003      	b.n	800acd0 <_printf_i+0xc4>
 800acc8:	0645      	lsls	r5, r0, #25
 800acca:	d5fb      	bpl.n	800acc4 <_printf_i+0xb8>
 800accc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800acd0:	2d00      	cmp	r5, #0
 800acd2:	da03      	bge.n	800acdc <_printf_i+0xd0>
 800acd4:	232d      	movs	r3, #45	@ 0x2d
 800acd6:	426d      	negs	r5, r5
 800acd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acdc:	4859      	ldr	r0, [pc, #356]	@ (800ae44 <_printf_i+0x238>)
 800acde:	230a      	movs	r3, #10
 800ace0:	e011      	b.n	800ad06 <_printf_i+0xfa>
 800ace2:	6821      	ldr	r1, [r4, #0]
 800ace4:	6833      	ldr	r3, [r6, #0]
 800ace6:	0608      	lsls	r0, r1, #24
 800ace8:	f853 5b04 	ldr.w	r5, [r3], #4
 800acec:	d402      	bmi.n	800acf4 <_printf_i+0xe8>
 800acee:	0649      	lsls	r1, r1, #25
 800acf0:	bf48      	it	mi
 800acf2:	b2ad      	uxthmi	r5, r5
 800acf4:	2f6f      	cmp	r7, #111	@ 0x6f
 800acf6:	4853      	ldr	r0, [pc, #332]	@ (800ae44 <_printf_i+0x238>)
 800acf8:	6033      	str	r3, [r6, #0]
 800acfa:	bf14      	ite	ne
 800acfc:	230a      	movne	r3, #10
 800acfe:	2308      	moveq	r3, #8
 800ad00:	2100      	movs	r1, #0
 800ad02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ad06:	6866      	ldr	r6, [r4, #4]
 800ad08:	60a6      	str	r6, [r4, #8]
 800ad0a:	2e00      	cmp	r6, #0
 800ad0c:	bfa2      	ittt	ge
 800ad0e:	6821      	ldrge	r1, [r4, #0]
 800ad10:	f021 0104 	bicge.w	r1, r1, #4
 800ad14:	6021      	strge	r1, [r4, #0]
 800ad16:	b90d      	cbnz	r5, 800ad1c <_printf_i+0x110>
 800ad18:	2e00      	cmp	r6, #0
 800ad1a:	d04b      	beq.n	800adb4 <_printf_i+0x1a8>
 800ad1c:	4616      	mov	r6, r2
 800ad1e:	fbb5 f1f3 	udiv	r1, r5, r3
 800ad22:	fb03 5711 	mls	r7, r3, r1, r5
 800ad26:	5dc7      	ldrb	r7, [r0, r7]
 800ad28:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ad2c:	462f      	mov	r7, r5
 800ad2e:	42bb      	cmp	r3, r7
 800ad30:	460d      	mov	r5, r1
 800ad32:	d9f4      	bls.n	800ad1e <_printf_i+0x112>
 800ad34:	2b08      	cmp	r3, #8
 800ad36:	d10b      	bne.n	800ad50 <_printf_i+0x144>
 800ad38:	6823      	ldr	r3, [r4, #0]
 800ad3a:	07df      	lsls	r7, r3, #31
 800ad3c:	d508      	bpl.n	800ad50 <_printf_i+0x144>
 800ad3e:	6923      	ldr	r3, [r4, #16]
 800ad40:	6861      	ldr	r1, [r4, #4]
 800ad42:	4299      	cmp	r1, r3
 800ad44:	bfde      	ittt	le
 800ad46:	2330      	movle	r3, #48	@ 0x30
 800ad48:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ad4c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ad50:	1b92      	subs	r2, r2, r6
 800ad52:	6122      	str	r2, [r4, #16]
 800ad54:	f8cd a000 	str.w	sl, [sp]
 800ad58:	464b      	mov	r3, r9
 800ad5a:	aa03      	add	r2, sp, #12
 800ad5c:	4621      	mov	r1, r4
 800ad5e:	4640      	mov	r0, r8
 800ad60:	f7ff fee6 	bl	800ab30 <_printf_common>
 800ad64:	3001      	adds	r0, #1
 800ad66:	d14a      	bne.n	800adfe <_printf_i+0x1f2>
 800ad68:	f04f 30ff 	mov.w	r0, #4294967295
 800ad6c:	b004      	add	sp, #16
 800ad6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad72:	6823      	ldr	r3, [r4, #0]
 800ad74:	f043 0320 	orr.w	r3, r3, #32
 800ad78:	6023      	str	r3, [r4, #0]
 800ad7a:	4833      	ldr	r0, [pc, #204]	@ (800ae48 <_printf_i+0x23c>)
 800ad7c:	2778      	movs	r7, #120	@ 0x78
 800ad7e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ad82:	6823      	ldr	r3, [r4, #0]
 800ad84:	6831      	ldr	r1, [r6, #0]
 800ad86:	061f      	lsls	r7, r3, #24
 800ad88:	f851 5b04 	ldr.w	r5, [r1], #4
 800ad8c:	d402      	bmi.n	800ad94 <_printf_i+0x188>
 800ad8e:	065f      	lsls	r7, r3, #25
 800ad90:	bf48      	it	mi
 800ad92:	b2ad      	uxthmi	r5, r5
 800ad94:	6031      	str	r1, [r6, #0]
 800ad96:	07d9      	lsls	r1, r3, #31
 800ad98:	bf44      	itt	mi
 800ad9a:	f043 0320 	orrmi.w	r3, r3, #32
 800ad9e:	6023      	strmi	r3, [r4, #0]
 800ada0:	b11d      	cbz	r5, 800adaa <_printf_i+0x19e>
 800ada2:	2310      	movs	r3, #16
 800ada4:	e7ac      	b.n	800ad00 <_printf_i+0xf4>
 800ada6:	4827      	ldr	r0, [pc, #156]	@ (800ae44 <_printf_i+0x238>)
 800ada8:	e7e9      	b.n	800ad7e <_printf_i+0x172>
 800adaa:	6823      	ldr	r3, [r4, #0]
 800adac:	f023 0320 	bic.w	r3, r3, #32
 800adb0:	6023      	str	r3, [r4, #0]
 800adb2:	e7f6      	b.n	800ada2 <_printf_i+0x196>
 800adb4:	4616      	mov	r6, r2
 800adb6:	e7bd      	b.n	800ad34 <_printf_i+0x128>
 800adb8:	6833      	ldr	r3, [r6, #0]
 800adba:	6825      	ldr	r5, [r4, #0]
 800adbc:	6961      	ldr	r1, [r4, #20]
 800adbe:	1d18      	adds	r0, r3, #4
 800adc0:	6030      	str	r0, [r6, #0]
 800adc2:	062e      	lsls	r6, r5, #24
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	d501      	bpl.n	800adcc <_printf_i+0x1c0>
 800adc8:	6019      	str	r1, [r3, #0]
 800adca:	e002      	b.n	800add2 <_printf_i+0x1c6>
 800adcc:	0668      	lsls	r0, r5, #25
 800adce:	d5fb      	bpl.n	800adc8 <_printf_i+0x1bc>
 800add0:	8019      	strh	r1, [r3, #0]
 800add2:	2300      	movs	r3, #0
 800add4:	6123      	str	r3, [r4, #16]
 800add6:	4616      	mov	r6, r2
 800add8:	e7bc      	b.n	800ad54 <_printf_i+0x148>
 800adda:	6833      	ldr	r3, [r6, #0]
 800addc:	1d1a      	adds	r2, r3, #4
 800adde:	6032      	str	r2, [r6, #0]
 800ade0:	681e      	ldr	r6, [r3, #0]
 800ade2:	6862      	ldr	r2, [r4, #4]
 800ade4:	2100      	movs	r1, #0
 800ade6:	4630      	mov	r0, r6
 800ade8:	f7f5 fa12 	bl	8000210 <memchr>
 800adec:	b108      	cbz	r0, 800adf2 <_printf_i+0x1e6>
 800adee:	1b80      	subs	r0, r0, r6
 800adf0:	6060      	str	r0, [r4, #4]
 800adf2:	6863      	ldr	r3, [r4, #4]
 800adf4:	6123      	str	r3, [r4, #16]
 800adf6:	2300      	movs	r3, #0
 800adf8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800adfc:	e7aa      	b.n	800ad54 <_printf_i+0x148>
 800adfe:	6923      	ldr	r3, [r4, #16]
 800ae00:	4632      	mov	r2, r6
 800ae02:	4649      	mov	r1, r9
 800ae04:	4640      	mov	r0, r8
 800ae06:	47d0      	blx	sl
 800ae08:	3001      	adds	r0, #1
 800ae0a:	d0ad      	beq.n	800ad68 <_printf_i+0x15c>
 800ae0c:	6823      	ldr	r3, [r4, #0]
 800ae0e:	079b      	lsls	r3, r3, #30
 800ae10:	d413      	bmi.n	800ae3a <_printf_i+0x22e>
 800ae12:	68e0      	ldr	r0, [r4, #12]
 800ae14:	9b03      	ldr	r3, [sp, #12]
 800ae16:	4298      	cmp	r0, r3
 800ae18:	bfb8      	it	lt
 800ae1a:	4618      	movlt	r0, r3
 800ae1c:	e7a6      	b.n	800ad6c <_printf_i+0x160>
 800ae1e:	2301      	movs	r3, #1
 800ae20:	4632      	mov	r2, r6
 800ae22:	4649      	mov	r1, r9
 800ae24:	4640      	mov	r0, r8
 800ae26:	47d0      	blx	sl
 800ae28:	3001      	adds	r0, #1
 800ae2a:	d09d      	beq.n	800ad68 <_printf_i+0x15c>
 800ae2c:	3501      	adds	r5, #1
 800ae2e:	68e3      	ldr	r3, [r4, #12]
 800ae30:	9903      	ldr	r1, [sp, #12]
 800ae32:	1a5b      	subs	r3, r3, r1
 800ae34:	42ab      	cmp	r3, r5
 800ae36:	dcf2      	bgt.n	800ae1e <_printf_i+0x212>
 800ae38:	e7eb      	b.n	800ae12 <_printf_i+0x206>
 800ae3a:	2500      	movs	r5, #0
 800ae3c:	f104 0619 	add.w	r6, r4, #25
 800ae40:	e7f5      	b.n	800ae2e <_printf_i+0x222>
 800ae42:	bf00      	nop
 800ae44:	0800fe0a 	.word	0x0800fe0a
 800ae48:	0800fe1b 	.word	0x0800fe1b

0800ae4c <std>:
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	b510      	push	{r4, lr}
 800ae50:	4604      	mov	r4, r0
 800ae52:	e9c0 3300 	strd	r3, r3, [r0]
 800ae56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae5a:	6083      	str	r3, [r0, #8]
 800ae5c:	8181      	strh	r1, [r0, #12]
 800ae5e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ae60:	81c2      	strh	r2, [r0, #14]
 800ae62:	6183      	str	r3, [r0, #24]
 800ae64:	4619      	mov	r1, r3
 800ae66:	2208      	movs	r2, #8
 800ae68:	305c      	adds	r0, #92	@ 0x5c
 800ae6a:	f000 f914 	bl	800b096 <memset>
 800ae6e:	4b0d      	ldr	r3, [pc, #52]	@ (800aea4 <std+0x58>)
 800ae70:	6263      	str	r3, [r4, #36]	@ 0x24
 800ae72:	4b0d      	ldr	r3, [pc, #52]	@ (800aea8 <std+0x5c>)
 800ae74:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ae76:	4b0d      	ldr	r3, [pc, #52]	@ (800aeac <std+0x60>)
 800ae78:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ae7a:	4b0d      	ldr	r3, [pc, #52]	@ (800aeb0 <std+0x64>)
 800ae7c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ae7e:	4b0d      	ldr	r3, [pc, #52]	@ (800aeb4 <std+0x68>)
 800ae80:	6224      	str	r4, [r4, #32]
 800ae82:	429c      	cmp	r4, r3
 800ae84:	d006      	beq.n	800ae94 <std+0x48>
 800ae86:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ae8a:	4294      	cmp	r4, r2
 800ae8c:	d002      	beq.n	800ae94 <std+0x48>
 800ae8e:	33d0      	adds	r3, #208	@ 0xd0
 800ae90:	429c      	cmp	r4, r3
 800ae92:	d105      	bne.n	800aea0 <std+0x54>
 800ae94:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ae98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae9c:	f000 b978 	b.w	800b190 <__retarget_lock_init_recursive>
 800aea0:	bd10      	pop	{r4, pc}
 800aea2:	bf00      	nop
 800aea4:	0800b011 	.word	0x0800b011
 800aea8:	0800b033 	.word	0x0800b033
 800aeac:	0800b06b 	.word	0x0800b06b
 800aeb0:	0800b08f 	.word	0x0800b08f
 800aeb4:	20000b38 	.word	0x20000b38

0800aeb8 <stdio_exit_handler>:
 800aeb8:	4a02      	ldr	r2, [pc, #8]	@ (800aec4 <stdio_exit_handler+0xc>)
 800aeba:	4903      	ldr	r1, [pc, #12]	@ (800aec8 <stdio_exit_handler+0x10>)
 800aebc:	4803      	ldr	r0, [pc, #12]	@ (800aecc <stdio_exit_handler+0x14>)
 800aebe:	f000 b869 	b.w	800af94 <_fwalk_sglue>
 800aec2:	bf00      	nop
 800aec4:	20000050 	.word	0x20000050
 800aec8:	0800caed 	.word	0x0800caed
 800aecc:	20000060 	.word	0x20000060

0800aed0 <cleanup_stdio>:
 800aed0:	6841      	ldr	r1, [r0, #4]
 800aed2:	4b0c      	ldr	r3, [pc, #48]	@ (800af04 <cleanup_stdio+0x34>)
 800aed4:	4299      	cmp	r1, r3
 800aed6:	b510      	push	{r4, lr}
 800aed8:	4604      	mov	r4, r0
 800aeda:	d001      	beq.n	800aee0 <cleanup_stdio+0x10>
 800aedc:	f001 fe06 	bl	800caec <_fflush_r>
 800aee0:	68a1      	ldr	r1, [r4, #8]
 800aee2:	4b09      	ldr	r3, [pc, #36]	@ (800af08 <cleanup_stdio+0x38>)
 800aee4:	4299      	cmp	r1, r3
 800aee6:	d002      	beq.n	800aeee <cleanup_stdio+0x1e>
 800aee8:	4620      	mov	r0, r4
 800aeea:	f001 fdff 	bl	800caec <_fflush_r>
 800aeee:	68e1      	ldr	r1, [r4, #12]
 800aef0:	4b06      	ldr	r3, [pc, #24]	@ (800af0c <cleanup_stdio+0x3c>)
 800aef2:	4299      	cmp	r1, r3
 800aef4:	d004      	beq.n	800af00 <cleanup_stdio+0x30>
 800aef6:	4620      	mov	r0, r4
 800aef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aefc:	f001 bdf6 	b.w	800caec <_fflush_r>
 800af00:	bd10      	pop	{r4, pc}
 800af02:	bf00      	nop
 800af04:	20000b38 	.word	0x20000b38
 800af08:	20000ba0 	.word	0x20000ba0
 800af0c:	20000c08 	.word	0x20000c08

0800af10 <global_stdio_init.part.0>:
 800af10:	b510      	push	{r4, lr}
 800af12:	4b0b      	ldr	r3, [pc, #44]	@ (800af40 <global_stdio_init.part.0+0x30>)
 800af14:	4c0b      	ldr	r4, [pc, #44]	@ (800af44 <global_stdio_init.part.0+0x34>)
 800af16:	4a0c      	ldr	r2, [pc, #48]	@ (800af48 <global_stdio_init.part.0+0x38>)
 800af18:	601a      	str	r2, [r3, #0]
 800af1a:	4620      	mov	r0, r4
 800af1c:	2200      	movs	r2, #0
 800af1e:	2104      	movs	r1, #4
 800af20:	f7ff ff94 	bl	800ae4c <std>
 800af24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800af28:	2201      	movs	r2, #1
 800af2a:	2109      	movs	r1, #9
 800af2c:	f7ff ff8e 	bl	800ae4c <std>
 800af30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800af34:	2202      	movs	r2, #2
 800af36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af3a:	2112      	movs	r1, #18
 800af3c:	f7ff bf86 	b.w	800ae4c <std>
 800af40:	20000c70 	.word	0x20000c70
 800af44:	20000b38 	.word	0x20000b38
 800af48:	0800aeb9 	.word	0x0800aeb9

0800af4c <__sfp_lock_acquire>:
 800af4c:	4801      	ldr	r0, [pc, #4]	@ (800af54 <__sfp_lock_acquire+0x8>)
 800af4e:	f000 b920 	b.w	800b192 <__retarget_lock_acquire_recursive>
 800af52:	bf00      	nop
 800af54:	20000c79 	.word	0x20000c79

0800af58 <__sfp_lock_release>:
 800af58:	4801      	ldr	r0, [pc, #4]	@ (800af60 <__sfp_lock_release+0x8>)
 800af5a:	f000 b91b 	b.w	800b194 <__retarget_lock_release_recursive>
 800af5e:	bf00      	nop
 800af60:	20000c79 	.word	0x20000c79

0800af64 <__sinit>:
 800af64:	b510      	push	{r4, lr}
 800af66:	4604      	mov	r4, r0
 800af68:	f7ff fff0 	bl	800af4c <__sfp_lock_acquire>
 800af6c:	6a23      	ldr	r3, [r4, #32]
 800af6e:	b11b      	cbz	r3, 800af78 <__sinit+0x14>
 800af70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af74:	f7ff bff0 	b.w	800af58 <__sfp_lock_release>
 800af78:	4b04      	ldr	r3, [pc, #16]	@ (800af8c <__sinit+0x28>)
 800af7a:	6223      	str	r3, [r4, #32]
 800af7c:	4b04      	ldr	r3, [pc, #16]	@ (800af90 <__sinit+0x2c>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d1f5      	bne.n	800af70 <__sinit+0xc>
 800af84:	f7ff ffc4 	bl	800af10 <global_stdio_init.part.0>
 800af88:	e7f2      	b.n	800af70 <__sinit+0xc>
 800af8a:	bf00      	nop
 800af8c:	0800aed1 	.word	0x0800aed1
 800af90:	20000c70 	.word	0x20000c70

0800af94 <_fwalk_sglue>:
 800af94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af98:	4607      	mov	r7, r0
 800af9a:	4688      	mov	r8, r1
 800af9c:	4614      	mov	r4, r2
 800af9e:	2600      	movs	r6, #0
 800afa0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800afa4:	f1b9 0901 	subs.w	r9, r9, #1
 800afa8:	d505      	bpl.n	800afb6 <_fwalk_sglue+0x22>
 800afaa:	6824      	ldr	r4, [r4, #0]
 800afac:	2c00      	cmp	r4, #0
 800afae:	d1f7      	bne.n	800afa0 <_fwalk_sglue+0xc>
 800afb0:	4630      	mov	r0, r6
 800afb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afb6:	89ab      	ldrh	r3, [r5, #12]
 800afb8:	2b01      	cmp	r3, #1
 800afba:	d907      	bls.n	800afcc <_fwalk_sglue+0x38>
 800afbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800afc0:	3301      	adds	r3, #1
 800afc2:	d003      	beq.n	800afcc <_fwalk_sglue+0x38>
 800afc4:	4629      	mov	r1, r5
 800afc6:	4638      	mov	r0, r7
 800afc8:	47c0      	blx	r8
 800afca:	4306      	orrs	r6, r0
 800afcc:	3568      	adds	r5, #104	@ 0x68
 800afce:	e7e9      	b.n	800afa4 <_fwalk_sglue+0x10>

0800afd0 <siprintf>:
 800afd0:	b40e      	push	{r1, r2, r3}
 800afd2:	b500      	push	{lr}
 800afd4:	b09c      	sub	sp, #112	@ 0x70
 800afd6:	ab1d      	add	r3, sp, #116	@ 0x74
 800afd8:	9002      	str	r0, [sp, #8]
 800afda:	9006      	str	r0, [sp, #24]
 800afdc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800afe0:	4809      	ldr	r0, [pc, #36]	@ (800b008 <siprintf+0x38>)
 800afe2:	9107      	str	r1, [sp, #28]
 800afe4:	9104      	str	r1, [sp, #16]
 800afe6:	4909      	ldr	r1, [pc, #36]	@ (800b00c <siprintf+0x3c>)
 800afe8:	f853 2b04 	ldr.w	r2, [r3], #4
 800afec:	9105      	str	r1, [sp, #20]
 800afee:	6800      	ldr	r0, [r0, #0]
 800aff0:	9301      	str	r3, [sp, #4]
 800aff2:	a902      	add	r1, sp, #8
 800aff4:	f001 fbfa 	bl	800c7ec <_svfiprintf_r>
 800aff8:	9b02      	ldr	r3, [sp, #8]
 800affa:	2200      	movs	r2, #0
 800affc:	701a      	strb	r2, [r3, #0]
 800affe:	b01c      	add	sp, #112	@ 0x70
 800b000:	f85d eb04 	ldr.w	lr, [sp], #4
 800b004:	b003      	add	sp, #12
 800b006:	4770      	bx	lr
 800b008:	2000005c 	.word	0x2000005c
 800b00c:	ffff0208 	.word	0xffff0208

0800b010 <__sread>:
 800b010:	b510      	push	{r4, lr}
 800b012:	460c      	mov	r4, r1
 800b014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b018:	f000 f86c 	bl	800b0f4 <_read_r>
 800b01c:	2800      	cmp	r0, #0
 800b01e:	bfab      	itete	ge
 800b020:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b022:	89a3      	ldrhlt	r3, [r4, #12]
 800b024:	181b      	addge	r3, r3, r0
 800b026:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b02a:	bfac      	ite	ge
 800b02c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b02e:	81a3      	strhlt	r3, [r4, #12]
 800b030:	bd10      	pop	{r4, pc}

0800b032 <__swrite>:
 800b032:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b036:	461f      	mov	r7, r3
 800b038:	898b      	ldrh	r3, [r1, #12]
 800b03a:	05db      	lsls	r3, r3, #23
 800b03c:	4605      	mov	r5, r0
 800b03e:	460c      	mov	r4, r1
 800b040:	4616      	mov	r6, r2
 800b042:	d505      	bpl.n	800b050 <__swrite+0x1e>
 800b044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b048:	2302      	movs	r3, #2
 800b04a:	2200      	movs	r2, #0
 800b04c:	f000 f840 	bl	800b0d0 <_lseek_r>
 800b050:	89a3      	ldrh	r3, [r4, #12]
 800b052:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b056:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b05a:	81a3      	strh	r3, [r4, #12]
 800b05c:	4632      	mov	r2, r6
 800b05e:	463b      	mov	r3, r7
 800b060:	4628      	mov	r0, r5
 800b062:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b066:	f000 b857 	b.w	800b118 <_write_r>

0800b06a <__sseek>:
 800b06a:	b510      	push	{r4, lr}
 800b06c:	460c      	mov	r4, r1
 800b06e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b072:	f000 f82d 	bl	800b0d0 <_lseek_r>
 800b076:	1c43      	adds	r3, r0, #1
 800b078:	89a3      	ldrh	r3, [r4, #12]
 800b07a:	bf15      	itete	ne
 800b07c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b07e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b082:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b086:	81a3      	strheq	r3, [r4, #12]
 800b088:	bf18      	it	ne
 800b08a:	81a3      	strhne	r3, [r4, #12]
 800b08c:	bd10      	pop	{r4, pc}

0800b08e <__sclose>:
 800b08e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b092:	f000 b80d 	b.w	800b0b0 <_close_r>

0800b096 <memset>:
 800b096:	4402      	add	r2, r0
 800b098:	4603      	mov	r3, r0
 800b09a:	4293      	cmp	r3, r2
 800b09c:	d100      	bne.n	800b0a0 <memset+0xa>
 800b09e:	4770      	bx	lr
 800b0a0:	f803 1b01 	strb.w	r1, [r3], #1
 800b0a4:	e7f9      	b.n	800b09a <memset+0x4>
	...

0800b0a8 <_localeconv_r>:
 800b0a8:	4800      	ldr	r0, [pc, #0]	@ (800b0ac <_localeconv_r+0x4>)
 800b0aa:	4770      	bx	lr
 800b0ac:	2000019c 	.word	0x2000019c

0800b0b0 <_close_r>:
 800b0b0:	b538      	push	{r3, r4, r5, lr}
 800b0b2:	4d06      	ldr	r5, [pc, #24]	@ (800b0cc <_close_r+0x1c>)
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	4604      	mov	r4, r0
 800b0b8:	4608      	mov	r0, r1
 800b0ba:	602b      	str	r3, [r5, #0]
 800b0bc:	f7f7 fb70 	bl	80027a0 <_close>
 800b0c0:	1c43      	adds	r3, r0, #1
 800b0c2:	d102      	bne.n	800b0ca <_close_r+0x1a>
 800b0c4:	682b      	ldr	r3, [r5, #0]
 800b0c6:	b103      	cbz	r3, 800b0ca <_close_r+0x1a>
 800b0c8:	6023      	str	r3, [r4, #0]
 800b0ca:	bd38      	pop	{r3, r4, r5, pc}
 800b0cc:	20000c74 	.word	0x20000c74

0800b0d0 <_lseek_r>:
 800b0d0:	b538      	push	{r3, r4, r5, lr}
 800b0d2:	4d07      	ldr	r5, [pc, #28]	@ (800b0f0 <_lseek_r+0x20>)
 800b0d4:	4604      	mov	r4, r0
 800b0d6:	4608      	mov	r0, r1
 800b0d8:	4611      	mov	r1, r2
 800b0da:	2200      	movs	r2, #0
 800b0dc:	602a      	str	r2, [r5, #0]
 800b0de:	461a      	mov	r2, r3
 800b0e0:	f7f7 fb85 	bl	80027ee <_lseek>
 800b0e4:	1c43      	adds	r3, r0, #1
 800b0e6:	d102      	bne.n	800b0ee <_lseek_r+0x1e>
 800b0e8:	682b      	ldr	r3, [r5, #0]
 800b0ea:	b103      	cbz	r3, 800b0ee <_lseek_r+0x1e>
 800b0ec:	6023      	str	r3, [r4, #0]
 800b0ee:	bd38      	pop	{r3, r4, r5, pc}
 800b0f0:	20000c74 	.word	0x20000c74

0800b0f4 <_read_r>:
 800b0f4:	b538      	push	{r3, r4, r5, lr}
 800b0f6:	4d07      	ldr	r5, [pc, #28]	@ (800b114 <_read_r+0x20>)
 800b0f8:	4604      	mov	r4, r0
 800b0fa:	4608      	mov	r0, r1
 800b0fc:	4611      	mov	r1, r2
 800b0fe:	2200      	movs	r2, #0
 800b100:	602a      	str	r2, [r5, #0]
 800b102:	461a      	mov	r2, r3
 800b104:	f7f7 fb13 	bl	800272e <_read>
 800b108:	1c43      	adds	r3, r0, #1
 800b10a:	d102      	bne.n	800b112 <_read_r+0x1e>
 800b10c:	682b      	ldr	r3, [r5, #0]
 800b10e:	b103      	cbz	r3, 800b112 <_read_r+0x1e>
 800b110:	6023      	str	r3, [r4, #0]
 800b112:	bd38      	pop	{r3, r4, r5, pc}
 800b114:	20000c74 	.word	0x20000c74

0800b118 <_write_r>:
 800b118:	b538      	push	{r3, r4, r5, lr}
 800b11a:	4d07      	ldr	r5, [pc, #28]	@ (800b138 <_write_r+0x20>)
 800b11c:	4604      	mov	r4, r0
 800b11e:	4608      	mov	r0, r1
 800b120:	4611      	mov	r1, r2
 800b122:	2200      	movs	r2, #0
 800b124:	602a      	str	r2, [r5, #0]
 800b126:	461a      	mov	r2, r3
 800b128:	f7f7 fb1e 	bl	8002768 <_write>
 800b12c:	1c43      	adds	r3, r0, #1
 800b12e:	d102      	bne.n	800b136 <_write_r+0x1e>
 800b130:	682b      	ldr	r3, [r5, #0]
 800b132:	b103      	cbz	r3, 800b136 <_write_r+0x1e>
 800b134:	6023      	str	r3, [r4, #0]
 800b136:	bd38      	pop	{r3, r4, r5, pc}
 800b138:	20000c74 	.word	0x20000c74

0800b13c <__errno>:
 800b13c:	4b01      	ldr	r3, [pc, #4]	@ (800b144 <__errno+0x8>)
 800b13e:	6818      	ldr	r0, [r3, #0]
 800b140:	4770      	bx	lr
 800b142:	bf00      	nop
 800b144:	2000005c 	.word	0x2000005c

0800b148 <__libc_init_array>:
 800b148:	b570      	push	{r4, r5, r6, lr}
 800b14a:	4d0d      	ldr	r5, [pc, #52]	@ (800b180 <__libc_init_array+0x38>)
 800b14c:	4c0d      	ldr	r4, [pc, #52]	@ (800b184 <__libc_init_array+0x3c>)
 800b14e:	1b64      	subs	r4, r4, r5
 800b150:	10a4      	asrs	r4, r4, #2
 800b152:	2600      	movs	r6, #0
 800b154:	42a6      	cmp	r6, r4
 800b156:	d109      	bne.n	800b16c <__libc_init_array+0x24>
 800b158:	4d0b      	ldr	r5, [pc, #44]	@ (800b188 <__libc_init_array+0x40>)
 800b15a:	4c0c      	ldr	r4, [pc, #48]	@ (800b18c <__libc_init_array+0x44>)
 800b15c:	f003 f894 	bl	800e288 <_init>
 800b160:	1b64      	subs	r4, r4, r5
 800b162:	10a4      	asrs	r4, r4, #2
 800b164:	2600      	movs	r6, #0
 800b166:	42a6      	cmp	r6, r4
 800b168:	d105      	bne.n	800b176 <__libc_init_array+0x2e>
 800b16a:	bd70      	pop	{r4, r5, r6, pc}
 800b16c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b170:	4798      	blx	r3
 800b172:	3601      	adds	r6, #1
 800b174:	e7ee      	b.n	800b154 <__libc_init_array+0xc>
 800b176:	f855 3b04 	ldr.w	r3, [r5], #4
 800b17a:	4798      	blx	r3
 800b17c:	3601      	adds	r6, #1
 800b17e:	e7f2      	b.n	800b166 <__libc_init_array+0x1e>
 800b180:	08010348 	.word	0x08010348
 800b184:	08010348 	.word	0x08010348
 800b188:	08010348 	.word	0x08010348
 800b18c:	0801034c 	.word	0x0801034c

0800b190 <__retarget_lock_init_recursive>:
 800b190:	4770      	bx	lr

0800b192 <__retarget_lock_acquire_recursive>:
 800b192:	4770      	bx	lr

0800b194 <__retarget_lock_release_recursive>:
 800b194:	4770      	bx	lr

0800b196 <quorem>:
 800b196:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b19a:	6903      	ldr	r3, [r0, #16]
 800b19c:	690c      	ldr	r4, [r1, #16]
 800b19e:	42a3      	cmp	r3, r4
 800b1a0:	4607      	mov	r7, r0
 800b1a2:	db7e      	blt.n	800b2a2 <quorem+0x10c>
 800b1a4:	3c01      	subs	r4, #1
 800b1a6:	f101 0814 	add.w	r8, r1, #20
 800b1aa:	00a3      	lsls	r3, r4, #2
 800b1ac:	f100 0514 	add.w	r5, r0, #20
 800b1b0:	9300      	str	r3, [sp, #0]
 800b1b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b1b6:	9301      	str	r3, [sp, #4]
 800b1b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b1bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b1c0:	3301      	adds	r3, #1
 800b1c2:	429a      	cmp	r2, r3
 800b1c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b1c8:	fbb2 f6f3 	udiv	r6, r2, r3
 800b1cc:	d32e      	bcc.n	800b22c <quorem+0x96>
 800b1ce:	f04f 0a00 	mov.w	sl, #0
 800b1d2:	46c4      	mov	ip, r8
 800b1d4:	46ae      	mov	lr, r5
 800b1d6:	46d3      	mov	fp, sl
 800b1d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b1dc:	b298      	uxth	r0, r3
 800b1de:	fb06 a000 	mla	r0, r6, r0, sl
 800b1e2:	0c02      	lsrs	r2, r0, #16
 800b1e4:	0c1b      	lsrs	r3, r3, #16
 800b1e6:	fb06 2303 	mla	r3, r6, r3, r2
 800b1ea:	f8de 2000 	ldr.w	r2, [lr]
 800b1ee:	b280      	uxth	r0, r0
 800b1f0:	b292      	uxth	r2, r2
 800b1f2:	1a12      	subs	r2, r2, r0
 800b1f4:	445a      	add	r2, fp
 800b1f6:	f8de 0000 	ldr.w	r0, [lr]
 800b1fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1fe:	b29b      	uxth	r3, r3
 800b200:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b204:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b208:	b292      	uxth	r2, r2
 800b20a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b20e:	45e1      	cmp	r9, ip
 800b210:	f84e 2b04 	str.w	r2, [lr], #4
 800b214:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b218:	d2de      	bcs.n	800b1d8 <quorem+0x42>
 800b21a:	9b00      	ldr	r3, [sp, #0]
 800b21c:	58eb      	ldr	r3, [r5, r3]
 800b21e:	b92b      	cbnz	r3, 800b22c <quorem+0x96>
 800b220:	9b01      	ldr	r3, [sp, #4]
 800b222:	3b04      	subs	r3, #4
 800b224:	429d      	cmp	r5, r3
 800b226:	461a      	mov	r2, r3
 800b228:	d32f      	bcc.n	800b28a <quorem+0xf4>
 800b22a:	613c      	str	r4, [r7, #16]
 800b22c:	4638      	mov	r0, r7
 800b22e:	f001 f979 	bl	800c524 <__mcmp>
 800b232:	2800      	cmp	r0, #0
 800b234:	db25      	blt.n	800b282 <quorem+0xec>
 800b236:	4629      	mov	r1, r5
 800b238:	2000      	movs	r0, #0
 800b23a:	f858 2b04 	ldr.w	r2, [r8], #4
 800b23e:	f8d1 c000 	ldr.w	ip, [r1]
 800b242:	fa1f fe82 	uxth.w	lr, r2
 800b246:	fa1f f38c 	uxth.w	r3, ip
 800b24a:	eba3 030e 	sub.w	r3, r3, lr
 800b24e:	4403      	add	r3, r0
 800b250:	0c12      	lsrs	r2, r2, #16
 800b252:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b256:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b260:	45c1      	cmp	r9, r8
 800b262:	f841 3b04 	str.w	r3, [r1], #4
 800b266:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b26a:	d2e6      	bcs.n	800b23a <quorem+0xa4>
 800b26c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b270:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b274:	b922      	cbnz	r2, 800b280 <quorem+0xea>
 800b276:	3b04      	subs	r3, #4
 800b278:	429d      	cmp	r5, r3
 800b27a:	461a      	mov	r2, r3
 800b27c:	d30b      	bcc.n	800b296 <quorem+0x100>
 800b27e:	613c      	str	r4, [r7, #16]
 800b280:	3601      	adds	r6, #1
 800b282:	4630      	mov	r0, r6
 800b284:	b003      	add	sp, #12
 800b286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b28a:	6812      	ldr	r2, [r2, #0]
 800b28c:	3b04      	subs	r3, #4
 800b28e:	2a00      	cmp	r2, #0
 800b290:	d1cb      	bne.n	800b22a <quorem+0x94>
 800b292:	3c01      	subs	r4, #1
 800b294:	e7c6      	b.n	800b224 <quorem+0x8e>
 800b296:	6812      	ldr	r2, [r2, #0]
 800b298:	3b04      	subs	r3, #4
 800b29a:	2a00      	cmp	r2, #0
 800b29c:	d1ef      	bne.n	800b27e <quorem+0xe8>
 800b29e:	3c01      	subs	r4, #1
 800b2a0:	e7ea      	b.n	800b278 <quorem+0xe2>
 800b2a2:	2000      	movs	r0, #0
 800b2a4:	e7ee      	b.n	800b284 <quorem+0xee>
	...

0800b2a8 <_dtoa_r>:
 800b2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ac:	69c7      	ldr	r7, [r0, #28]
 800b2ae:	b099      	sub	sp, #100	@ 0x64
 800b2b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b2b4:	ec55 4b10 	vmov	r4, r5, d0
 800b2b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b2ba:	9109      	str	r1, [sp, #36]	@ 0x24
 800b2bc:	4683      	mov	fp, r0
 800b2be:	920e      	str	r2, [sp, #56]	@ 0x38
 800b2c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b2c2:	b97f      	cbnz	r7, 800b2e4 <_dtoa_r+0x3c>
 800b2c4:	2010      	movs	r0, #16
 800b2c6:	f000 fdfd 	bl	800bec4 <malloc>
 800b2ca:	4602      	mov	r2, r0
 800b2cc:	f8cb 001c 	str.w	r0, [fp, #28]
 800b2d0:	b920      	cbnz	r0, 800b2dc <_dtoa_r+0x34>
 800b2d2:	4ba7      	ldr	r3, [pc, #668]	@ (800b570 <_dtoa_r+0x2c8>)
 800b2d4:	21ef      	movs	r1, #239	@ 0xef
 800b2d6:	48a7      	ldr	r0, [pc, #668]	@ (800b574 <_dtoa_r+0x2cc>)
 800b2d8:	f001 fc68 	bl	800cbac <__assert_func>
 800b2dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b2e0:	6007      	str	r7, [r0, #0]
 800b2e2:	60c7      	str	r7, [r0, #12]
 800b2e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b2e8:	6819      	ldr	r1, [r3, #0]
 800b2ea:	b159      	cbz	r1, 800b304 <_dtoa_r+0x5c>
 800b2ec:	685a      	ldr	r2, [r3, #4]
 800b2ee:	604a      	str	r2, [r1, #4]
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	4093      	lsls	r3, r2
 800b2f4:	608b      	str	r3, [r1, #8]
 800b2f6:	4658      	mov	r0, fp
 800b2f8:	f000 feda 	bl	800c0b0 <_Bfree>
 800b2fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b300:	2200      	movs	r2, #0
 800b302:	601a      	str	r2, [r3, #0]
 800b304:	1e2b      	subs	r3, r5, #0
 800b306:	bfb9      	ittee	lt
 800b308:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b30c:	9303      	strlt	r3, [sp, #12]
 800b30e:	2300      	movge	r3, #0
 800b310:	6033      	strge	r3, [r6, #0]
 800b312:	9f03      	ldr	r7, [sp, #12]
 800b314:	4b98      	ldr	r3, [pc, #608]	@ (800b578 <_dtoa_r+0x2d0>)
 800b316:	bfbc      	itt	lt
 800b318:	2201      	movlt	r2, #1
 800b31a:	6032      	strlt	r2, [r6, #0]
 800b31c:	43bb      	bics	r3, r7
 800b31e:	d112      	bne.n	800b346 <_dtoa_r+0x9e>
 800b320:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b322:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b326:	6013      	str	r3, [r2, #0]
 800b328:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b32c:	4323      	orrs	r3, r4
 800b32e:	f000 854d 	beq.w	800bdcc <_dtoa_r+0xb24>
 800b332:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b334:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b58c <_dtoa_r+0x2e4>
 800b338:	2b00      	cmp	r3, #0
 800b33a:	f000 854f 	beq.w	800bddc <_dtoa_r+0xb34>
 800b33e:	f10a 0303 	add.w	r3, sl, #3
 800b342:	f000 bd49 	b.w	800bdd8 <_dtoa_r+0xb30>
 800b346:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b34a:	2200      	movs	r2, #0
 800b34c:	ec51 0b17 	vmov	r0, r1, d7
 800b350:	2300      	movs	r3, #0
 800b352:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b356:	f7f5 fbd7 	bl	8000b08 <__aeabi_dcmpeq>
 800b35a:	4680      	mov	r8, r0
 800b35c:	b158      	cbz	r0, 800b376 <_dtoa_r+0xce>
 800b35e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b360:	2301      	movs	r3, #1
 800b362:	6013      	str	r3, [r2, #0]
 800b364:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b366:	b113      	cbz	r3, 800b36e <_dtoa_r+0xc6>
 800b368:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b36a:	4b84      	ldr	r3, [pc, #528]	@ (800b57c <_dtoa_r+0x2d4>)
 800b36c:	6013      	str	r3, [r2, #0]
 800b36e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b590 <_dtoa_r+0x2e8>
 800b372:	f000 bd33 	b.w	800bddc <_dtoa_r+0xb34>
 800b376:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b37a:	aa16      	add	r2, sp, #88	@ 0x58
 800b37c:	a917      	add	r1, sp, #92	@ 0x5c
 800b37e:	4658      	mov	r0, fp
 800b380:	f001 f980 	bl	800c684 <__d2b>
 800b384:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b388:	4681      	mov	r9, r0
 800b38a:	2e00      	cmp	r6, #0
 800b38c:	d077      	beq.n	800b47e <_dtoa_r+0x1d6>
 800b38e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b390:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b394:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b398:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b39c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b3a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b3a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b3a8:	4619      	mov	r1, r3
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	4b74      	ldr	r3, [pc, #464]	@ (800b580 <_dtoa_r+0x2d8>)
 800b3ae:	f7f4 ff8b 	bl	80002c8 <__aeabi_dsub>
 800b3b2:	a369      	add	r3, pc, #420	@ (adr r3, 800b558 <_dtoa_r+0x2b0>)
 800b3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3b8:	f7f5 f93e 	bl	8000638 <__aeabi_dmul>
 800b3bc:	a368      	add	r3, pc, #416	@ (adr r3, 800b560 <_dtoa_r+0x2b8>)
 800b3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c2:	f7f4 ff83 	bl	80002cc <__adddf3>
 800b3c6:	4604      	mov	r4, r0
 800b3c8:	4630      	mov	r0, r6
 800b3ca:	460d      	mov	r5, r1
 800b3cc:	f7f5 f8ca 	bl	8000564 <__aeabi_i2d>
 800b3d0:	a365      	add	r3, pc, #404	@ (adr r3, 800b568 <_dtoa_r+0x2c0>)
 800b3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d6:	f7f5 f92f 	bl	8000638 <__aeabi_dmul>
 800b3da:	4602      	mov	r2, r0
 800b3dc:	460b      	mov	r3, r1
 800b3de:	4620      	mov	r0, r4
 800b3e0:	4629      	mov	r1, r5
 800b3e2:	f7f4 ff73 	bl	80002cc <__adddf3>
 800b3e6:	4604      	mov	r4, r0
 800b3e8:	460d      	mov	r5, r1
 800b3ea:	f7f5 fbd5 	bl	8000b98 <__aeabi_d2iz>
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	4607      	mov	r7, r0
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	4620      	mov	r0, r4
 800b3f6:	4629      	mov	r1, r5
 800b3f8:	f7f5 fb90 	bl	8000b1c <__aeabi_dcmplt>
 800b3fc:	b140      	cbz	r0, 800b410 <_dtoa_r+0x168>
 800b3fe:	4638      	mov	r0, r7
 800b400:	f7f5 f8b0 	bl	8000564 <__aeabi_i2d>
 800b404:	4622      	mov	r2, r4
 800b406:	462b      	mov	r3, r5
 800b408:	f7f5 fb7e 	bl	8000b08 <__aeabi_dcmpeq>
 800b40c:	b900      	cbnz	r0, 800b410 <_dtoa_r+0x168>
 800b40e:	3f01      	subs	r7, #1
 800b410:	2f16      	cmp	r7, #22
 800b412:	d851      	bhi.n	800b4b8 <_dtoa_r+0x210>
 800b414:	4b5b      	ldr	r3, [pc, #364]	@ (800b584 <_dtoa_r+0x2dc>)
 800b416:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b41e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b422:	f7f5 fb7b 	bl	8000b1c <__aeabi_dcmplt>
 800b426:	2800      	cmp	r0, #0
 800b428:	d048      	beq.n	800b4bc <_dtoa_r+0x214>
 800b42a:	3f01      	subs	r7, #1
 800b42c:	2300      	movs	r3, #0
 800b42e:	9312      	str	r3, [sp, #72]	@ 0x48
 800b430:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b432:	1b9b      	subs	r3, r3, r6
 800b434:	1e5a      	subs	r2, r3, #1
 800b436:	bf44      	itt	mi
 800b438:	f1c3 0801 	rsbmi	r8, r3, #1
 800b43c:	2300      	movmi	r3, #0
 800b43e:	9208      	str	r2, [sp, #32]
 800b440:	bf54      	ite	pl
 800b442:	f04f 0800 	movpl.w	r8, #0
 800b446:	9308      	strmi	r3, [sp, #32]
 800b448:	2f00      	cmp	r7, #0
 800b44a:	db39      	blt.n	800b4c0 <_dtoa_r+0x218>
 800b44c:	9b08      	ldr	r3, [sp, #32]
 800b44e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b450:	443b      	add	r3, r7
 800b452:	9308      	str	r3, [sp, #32]
 800b454:	2300      	movs	r3, #0
 800b456:	930a      	str	r3, [sp, #40]	@ 0x28
 800b458:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b45a:	2b09      	cmp	r3, #9
 800b45c:	d864      	bhi.n	800b528 <_dtoa_r+0x280>
 800b45e:	2b05      	cmp	r3, #5
 800b460:	bfc4      	itt	gt
 800b462:	3b04      	subgt	r3, #4
 800b464:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b468:	f1a3 0302 	sub.w	r3, r3, #2
 800b46c:	bfcc      	ite	gt
 800b46e:	2400      	movgt	r4, #0
 800b470:	2401      	movle	r4, #1
 800b472:	2b03      	cmp	r3, #3
 800b474:	d863      	bhi.n	800b53e <_dtoa_r+0x296>
 800b476:	e8df f003 	tbb	[pc, r3]
 800b47a:	372a      	.short	0x372a
 800b47c:	5535      	.short	0x5535
 800b47e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b482:	441e      	add	r6, r3
 800b484:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b488:	2b20      	cmp	r3, #32
 800b48a:	bfc1      	itttt	gt
 800b48c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b490:	409f      	lslgt	r7, r3
 800b492:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b496:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b49a:	bfd6      	itet	le
 800b49c:	f1c3 0320 	rsble	r3, r3, #32
 800b4a0:	ea47 0003 	orrgt.w	r0, r7, r3
 800b4a4:	fa04 f003 	lslle.w	r0, r4, r3
 800b4a8:	f7f5 f84c 	bl	8000544 <__aeabi_ui2d>
 800b4ac:	2201      	movs	r2, #1
 800b4ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b4b2:	3e01      	subs	r6, #1
 800b4b4:	9214      	str	r2, [sp, #80]	@ 0x50
 800b4b6:	e777      	b.n	800b3a8 <_dtoa_r+0x100>
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	e7b8      	b.n	800b42e <_dtoa_r+0x186>
 800b4bc:	9012      	str	r0, [sp, #72]	@ 0x48
 800b4be:	e7b7      	b.n	800b430 <_dtoa_r+0x188>
 800b4c0:	427b      	negs	r3, r7
 800b4c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	eba8 0807 	sub.w	r8, r8, r7
 800b4ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b4cc:	e7c4      	b.n	800b458 <_dtoa_r+0x1b0>
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b4d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	dc35      	bgt.n	800b544 <_dtoa_r+0x29c>
 800b4d8:	2301      	movs	r3, #1
 800b4da:	9300      	str	r3, [sp, #0]
 800b4dc:	9307      	str	r3, [sp, #28]
 800b4de:	461a      	mov	r2, r3
 800b4e0:	920e      	str	r2, [sp, #56]	@ 0x38
 800b4e2:	e00b      	b.n	800b4fc <_dtoa_r+0x254>
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	e7f3      	b.n	800b4d0 <_dtoa_r+0x228>
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b4ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4ee:	18fb      	adds	r3, r7, r3
 800b4f0:	9300      	str	r3, [sp, #0]
 800b4f2:	3301      	adds	r3, #1
 800b4f4:	2b01      	cmp	r3, #1
 800b4f6:	9307      	str	r3, [sp, #28]
 800b4f8:	bfb8      	it	lt
 800b4fa:	2301      	movlt	r3, #1
 800b4fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b500:	2100      	movs	r1, #0
 800b502:	2204      	movs	r2, #4
 800b504:	f102 0514 	add.w	r5, r2, #20
 800b508:	429d      	cmp	r5, r3
 800b50a:	d91f      	bls.n	800b54c <_dtoa_r+0x2a4>
 800b50c:	6041      	str	r1, [r0, #4]
 800b50e:	4658      	mov	r0, fp
 800b510:	f000 fd8e 	bl	800c030 <_Balloc>
 800b514:	4682      	mov	sl, r0
 800b516:	2800      	cmp	r0, #0
 800b518:	d13c      	bne.n	800b594 <_dtoa_r+0x2ec>
 800b51a:	4b1b      	ldr	r3, [pc, #108]	@ (800b588 <_dtoa_r+0x2e0>)
 800b51c:	4602      	mov	r2, r0
 800b51e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b522:	e6d8      	b.n	800b2d6 <_dtoa_r+0x2e>
 800b524:	2301      	movs	r3, #1
 800b526:	e7e0      	b.n	800b4ea <_dtoa_r+0x242>
 800b528:	2401      	movs	r4, #1
 800b52a:	2300      	movs	r3, #0
 800b52c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b52e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b530:	f04f 33ff 	mov.w	r3, #4294967295
 800b534:	9300      	str	r3, [sp, #0]
 800b536:	9307      	str	r3, [sp, #28]
 800b538:	2200      	movs	r2, #0
 800b53a:	2312      	movs	r3, #18
 800b53c:	e7d0      	b.n	800b4e0 <_dtoa_r+0x238>
 800b53e:	2301      	movs	r3, #1
 800b540:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b542:	e7f5      	b.n	800b530 <_dtoa_r+0x288>
 800b544:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b546:	9300      	str	r3, [sp, #0]
 800b548:	9307      	str	r3, [sp, #28]
 800b54a:	e7d7      	b.n	800b4fc <_dtoa_r+0x254>
 800b54c:	3101      	adds	r1, #1
 800b54e:	0052      	lsls	r2, r2, #1
 800b550:	e7d8      	b.n	800b504 <_dtoa_r+0x25c>
 800b552:	bf00      	nop
 800b554:	f3af 8000 	nop.w
 800b558:	636f4361 	.word	0x636f4361
 800b55c:	3fd287a7 	.word	0x3fd287a7
 800b560:	8b60c8b3 	.word	0x8b60c8b3
 800b564:	3fc68a28 	.word	0x3fc68a28
 800b568:	509f79fb 	.word	0x509f79fb
 800b56c:	3fd34413 	.word	0x3fd34413
 800b570:	0800fe39 	.word	0x0800fe39
 800b574:	0800fe50 	.word	0x0800fe50
 800b578:	7ff00000 	.word	0x7ff00000
 800b57c:	0800fe09 	.word	0x0800fe09
 800b580:	3ff80000 	.word	0x3ff80000
 800b584:	0800ff48 	.word	0x0800ff48
 800b588:	0800fea8 	.word	0x0800fea8
 800b58c:	0800fe35 	.word	0x0800fe35
 800b590:	0800fe08 	.word	0x0800fe08
 800b594:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b598:	6018      	str	r0, [r3, #0]
 800b59a:	9b07      	ldr	r3, [sp, #28]
 800b59c:	2b0e      	cmp	r3, #14
 800b59e:	f200 80a4 	bhi.w	800b6ea <_dtoa_r+0x442>
 800b5a2:	2c00      	cmp	r4, #0
 800b5a4:	f000 80a1 	beq.w	800b6ea <_dtoa_r+0x442>
 800b5a8:	2f00      	cmp	r7, #0
 800b5aa:	dd33      	ble.n	800b614 <_dtoa_r+0x36c>
 800b5ac:	4bad      	ldr	r3, [pc, #692]	@ (800b864 <_dtoa_r+0x5bc>)
 800b5ae:	f007 020f 	and.w	r2, r7, #15
 800b5b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b5b6:	ed93 7b00 	vldr	d7, [r3]
 800b5ba:	05f8      	lsls	r0, r7, #23
 800b5bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b5c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b5c4:	d516      	bpl.n	800b5f4 <_dtoa_r+0x34c>
 800b5c6:	4ba8      	ldr	r3, [pc, #672]	@ (800b868 <_dtoa_r+0x5c0>)
 800b5c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b5cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b5d0:	f7f5 f95c 	bl	800088c <__aeabi_ddiv>
 800b5d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5d8:	f004 040f 	and.w	r4, r4, #15
 800b5dc:	2603      	movs	r6, #3
 800b5de:	4da2      	ldr	r5, [pc, #648]	@ (800b868 <_dtoa_r+0x5c0>)
 800b5e0:	b954      	cbnz	r4, 800b5f8 <_dtoa_r+0x350>
 800b5e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5ea:	f7f5 f94f 	bl	800088c <__aeabi_ddiv>
 800b5ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5f2:	e028      	b.n	800b646 <_dtoa_r+0x39e>
 800b5f4:	2602      	movs	r6, #2
 800b5f6:	e7f2      	b.n	800b5de <_dtoa_r+0x336>
 800b5f8:	07e1      	lsls	r1, r4, #31
 800b5fa:	d508      	bpl.n	800b60e <_dtoa_r+0x366>
 800b5fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b600:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b604:	f7f5 f818 	bl	8000638 <__aeabi_dmul>
 800b608:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b60c:	3601      	adds	r6, #1
 800b60e:	1064      	asrs	r4, r4, #1
 800b610:	3508      	adds	r5, #8
 800b612:	e7e5      	b.n	800b5e0 <_dtoa_r+0x338>
 800b614:	f000 80d2 	beq.w	800b7bc <_dtoa_r+0x514>
 800b618:	427c      	negs	r4, r7
 800b61a:	4b92      	ldr	r3, [pc, #584]	@ (800b864 <_dtoa_r+0x5bc>)
 800b61c:	4d92      	ldr	r5, [pc, #584]	@ (800b868 <_dtoa_r+0x5c0>)
 800b61e:	f004 020f 	and.w	r2, r4, #15
 800b622:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b62a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b62e:	f7f5 f803 	bl	8000638 <__aeabi_dmul>
 800b632:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b636:	1124      	asrs	r4, r4, #4
 800b638:	2300      	movs	r3, #0
 800b63a:	2602      	movs	r6, #2
 800b63c:	2c00      	cmp	r4, #0
 800b63e:	f040 80b2 	bne.w	800b7a6 <_dtoa_r+0x4fe>
 800b642:	2b00      	cmp	r3, #0
 800b644:	d1d3      	bne.n	800b5ee <_dtoa_r+0x346>
 800b646:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b648:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	f000 80b7 	beq.w	800b7c0 <_dtoa_r+0x518>
 800b652:	4b86      	ldr	r3, [pc, #536]	@ (800b86c <_dtoa_r+0x5c4>)
 800b654:	2200      	movs	r2, #0
 800b656:	4620      	mov	r0, r4
 800b658:	4629      	mov	r1, r5
 800b65a:	f7f5 fa5f 	bl	8000b1c <__aeabi_dcmplt>
 800b65e:	2800      	cmp	r0, #0
 800b660:	f000 80ae 	beq.w	800b7c0 <_dtoa_r+0x518>
 800b664:	9b07      	ldr	r3, [sp, #28]
 800b666:	2b00      	cmp	r3, #0
 800b668:	f000 80aa 	beq.w	800b7c0 <_dtoa_r+0x518>
 800b66c:	9b00      	ldr	r3, [sp, #0]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	dd37      	ble.n	800b6e2 <_dtoa_r+0x43a>
 800b672:	1e7b      	subs	r3, r7, #1
 800b674:	9304      	str	r3, [sp, #16]
 800b676:	4620      	mov	r0, r4
 800b678:	4b7d      	ldr	r3, [pc, #500]	@ (800b870 <_dtoa_r+0x5c8>)
 800b67a:	2200      	movs	r2, #0
 800b67c:	4629      	mov	r1, r5
 800b67e:	f7f4 ffdb 	bl	8000638 <__aeabi_dmul>
 800b682:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b686:	9c00      	ldr	r4, [sp, #0]
 800b688:	3601      	adds	r6, #1
 800b68a:	4630      	mov	r0, r6
 800b68c:	f7f4 ff6a 	bl	8000564 <__aeabi_i2d>
 800b690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b694:	f7f4 ffd0 	bl	8000638 <__aeabi_dmul>
 800b698:	4b76      	ldr	r3, [pc, #472]	@ (800b874 <_dtoa_r+0x5cc>)
 800b69a:	2200      	movs	r2, #0
 800b69c:	f7f4 fe16 	bl	80002cc <__adddf3>
 800b6a0:	4605      	mov	r5, r0
 800b6a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b6a6:	2c00      	cmp	r4, #0
 800b6a8:	f040 808d 	bne.w	800b7c6 <_dtoa_r+0x51e>
 800b6ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6b0:	4b71      	ldr	r3, [pc, #452]	@ (800b878 <_dtoa_r+0x5d0>)
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	f7f4 fe08 	bl	80002c8 <__aeabi_dsub>
 800b6b8:	4602      	mov	r2, r0
 800b6ba:	460b      	mov	r3, r1
 800b6bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b6c0:	462a      	mov	r2, r5
 800b6c2:	4633      	mov	r3, r6
 800b6c4:	f7f5 fa48 	bl	8000b58 <__aeabi_dcmpgt>
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	f040 828b 	bne.w	800bbe4 <_dtoa_r+0x93c>
 800b6ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6d2:	462a      	mov	r2, r5
 800b6d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b6d8:	f7f5 fa20 	bl	8000b1c <__aeabi_dcmplt>
 800b6dc:	2800      	cmp	r0, #0
 800b6de:	f040 8128 	bne.w	800b932 <_dtoa_r+0x68a>
 800b6e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b6e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b6ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	f2c0 815a 	blt.w	800b9a6 <_dtoa_r+0x6fe>
 800b6f2:	2f0e      	cmp	r7, #14
 800b6f4:	f300 8157 	bgt.w	800b9a6 <_dtoa_r+0x6fe>
 800b6f8:	4b5a      	ldr	r3, [pc, #360]	@ (800b864 <_dtoa_r+0x5bc>)
 800b6fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b6fe:	ed93 7b00 	vldr	d7, [r3]
 800b702:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b704:	2b00      	cmp	r3, #0
 800b706:	ed8d 7b00 	vstr	d7, [sp]
 800b70a:	da03      	bge.n	800b714 <_dtoa_r+0x46c>
 800b70c:	9b07      	ldr	r3, [sp, #28]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	f340 8101 	ble.w	800b916 <_dtoa_r+0x66e>
 800b714:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b718:	4656      	mov	r6, sl
 800b71a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b71e:	4620      	mov	r0, r4
 800b720:	4629      	mov	r1, r5
 800b722:	f7f5 f8b3 	bl	800088c <__aeabi_ddiv>
 800b726:	f7f5 fa37 	bl	8000b98 <__aeabi_d2iz>
 800b72a:	4680      	mov	r8, r0
 800b72c:	f7f4 ff1a 	bl	8000564 <__aeabi_i2d>
 800b730:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b734:	f7f4 ff80 	bl	8000638 <__aeabi_dmul>
 800b738:	4602      	mov	r2, r0
 800b73a:	460b      	mov	r3, r1
 800b73c:	4620      	mov	r0, r4
 800b73e:	4629      	mov	r1, r5
 800b740:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b744:	f7f4 fdc0 	bl	80002c8 <__aeabi_dsub>
 800b748:	f806 4b01 	strb.w	r4, [r6], #1
 800b74c:	9d07      	ldr	r5, [sp, #28]
 800b74e:	eba6 040a 	sub.w	r4, r6, sl
 800b752:	42a5      	cmp	r5, r4
 800b754:	4602      	mov	r2, r0
 800b756:	460b      	mov	r3, r1
 800b758:	f040 8117 	bne.w	800b98a <_dtoa_r+0x6e2>
 800b75c:	f7f4 fdb6 	bl	80002cc <__adddf3>
 800b760:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b764:	4604      	mov	r4, r0
 800b766:	460d      	mov	r5, r1
 800b768:	f7f5 f9f6 	bl	8000b58 <__aeabi_dcmpgt>
 800b76c:	2800      	cmp	r0, #0
 800b76e:	f040 80f9 	bne.w	800b964 <_dtoa_r+0x6bc>
 800b772:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b776:	4620      	mov	r0, r4
 800b778:	4629      	mov	r1, r5
 800b77a:	f7f5 f9c5 	bl	8000b08 <__aeabi_dcmpeq>
 800b77e:	b118      	cbz	r0, 800b788 <_dtoa_r+0x4e0>
 800b780:	f018 0f01 	tst.w	r8, #1
 800b784:	f040 80ee 	bne.w	800b964 <_dtoa_r+0x6bc>
 800b788:	4649      	mov	r1, r9
 800b78a:	4658      	mov	r0, fp
 800b78c:	f000 fc90 	bl	800c0b0 <_Bfree>
 800b790:	2300      	movs	r3, #0
 800b792:	7033      	strb	r3, [r6, #0]
 800b794:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b796:	3701      	adds	r7, #1
 800b798:	601f      	str	r7, [r3, #0]
 800b79a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	f000 831d 	beq.w	800bddc <_dtoa_r+0xb34>
 800b7a2:	601e      	str	r6, [r3, #0]
 800b7a4:	e31a      	b.n	800bddc <_dtoa_r+0xb34>
 800b7a6:	07e2      	lsls	r2, r4, #31
 800b7a8:	d505      	bpl.n	800b7b6 <_dtoa_r+0x50e>
 800b7aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b7ae:	f7f4 ff43 	bl	8000638 <__aeabi_dmul>
 800b7b2:	3601      	adds	r6, #1
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	1064      	asrs	r4, r4, #1
 800b7b8:	3508      	adds	r5, #8
 800b7ba:	e73f      	b.n	800b63c <_dtoa_r+0x394>
 800b7bc:	2602      	movs	r6, #2
 800b7be:	e742      	b.n	800b646 <_dtoa_r+0x39e>
 800b7c0:	9c07      	ldr	r4, [sp, #28]
 800b7c2:	9704      	str	r7, [sp, #16]
 800b7c4:	e761      	b.n	800b68a <_dtoa_r+0x3e2>
 800b7c6:	4b27      	ldr	r3, [pc, #156]	@ (800b864 <_dtoa_r+0x5bc>)
 800b7c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b7ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b7ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b7d2:	4454      	add	r4, sl
 800b7d4:	2900      	cmp	r1, #0
 800b7d6:	d053      	beq.n	800b880 <_dtoa_r+0x5d8>
 800b7d8:	4928      	ldr	r1, [pc, #160]	@ (800b87c <_dtoa_r+0x5d4>)
 800b7da:	2000      	movs	r0, #0
 800b7dc:	f7f5 f856 	bl	800088c <__aeabi_ddiv>
 800b7e0:	4633      	mov	r3, r6
 800b7e2:	462a      	mov	r2, r5
 800b7e4:	f7f4 fd70 	bl	80002c8 <__aeabi_dsub>
 800b7e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b7ec:	4656      	mov	r6, sl
 800b7ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7f2:	f7f5 f9d1 	bl	8000b98 <__aeabi_d2iz>
 800b7f6:	4605      	mov	r5, r0
 800b7f8:	f7f4 feb4 	bl	8000564 <__aeabi_i2d>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	460b      	mov	r3, r1
 800b800:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b804:	f7f4 fd60 	bl	80002c8 <__aeabi_dsub>
 800b808:	3530      	adds	r5, #48	@ 0x30
 800b80a:	4602      	mov	r2, r0
 800b80c:	460b      	mov	r3, r1
 800b80e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b812:	f806 5b01 	strb.w	r5, [r6], #1
 800b816:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b81a:	f7f5 f97f 	bl	8000b1c <__aeabi_dcmplt>
 800b81e:	2800      	cmp	r0, #0
 800b820:	d171      	bne.n	800b906 <_dtoa_r+0x65e>
 800b822:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b826:	4911      	ldr	r1, [pc, #68]	@ (800b86c <_dtoa_r+0x5c4>)
 800b828:	2000      	movs	r0, #0
 800b82a:	f7f4 fd4d 	bl	80002c8 <__aeabi_dsub>
 800b82e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b832:	f7f5 f973 	bl	8000b1c <__aeabi_dcmplt>
 800b836:	2800      	cmp	r0, #0
 800b838:	f040 8095 	bne.w	800b966 <_dtoa_r+0x6be>
 800b83c:	42a6      	cmp	r6, r4
 800b83e:	f43f af50 	beq.w	800b6e2 <_dtoa_r+0x43a>
 800b842:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b846:	4b0a      	ldr	r3, [pc, #40]	@ (800b870 <_dtoa_r+0x5c8>)
 800b848:	2200      	movs	r2, #0
 800b84a:	f7f4 fef5 	bl	8000638 <__aeabi_dmul>
 800b84e:	4b08      	ldr	r3, [pc, #32]	@ (800b870 <_dtoa_r+0x5c8>)
 800b850:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b854:	2200      	movs	r2, #0
 800b856:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b85a:	f7f4 feed 	bl	8000638 <__aeabi_dmul>
 800b85e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b862:	e7c4      	b.n	800b7ee <_dtoa_r+0x546>
 800b864:	0800ff48 	.word	0x0800ff48
 800b868:	0800ff20 	.word	0x0800ff20
 800b86c:	3ff00000 	.word	0x3ff00000
 800b870:	40240000 	.word	0x40240000
 800b874:	401c0000 	.word	0x401c0000
 800b878:	40140000 	.word	0x40140000
 800b87c:	3fe00000 	.word	0x3fe00000
 800b880:	4631      	mov	r1, r6
 800b882:	4628      	mov	r0, r5
 800b884:	f7f4 fed8 	bl	8000638 <__aeabi_dmul>
 800b888:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b88c:	9415      	str	r4, [sp, #84]	@ 0x54
 800b88e:	4656      	mov	r6, sl
 800b890:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b894:	f7f5 f980 	bl	8000b98 <__aeabi_d2iz>
 800b898:	4605      	mov	r5, r0
 800b89a:	f7f4 fe63 	bl	8000564 <__aeabi_i2d>
 800b89e:	4602      	mov	r2, r0
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8a6:	f7f4 fd0f 	bl	80002c8 <__aeabi_dsub>
 800b8aa:	3530      	adds	r5, #48	@ 0x30
 800b8ac:	f806 5b01 	strb.w	r5, [r6], #1
 800b8b0:	4602      	mov	r2, r0
 800b8b2:	460b      	mov	r3, r1
 800b8b4:	42a6      	cmp	r6, r4
 800b8b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b8ba:	f04f 0200 	mov.w	r2, #0
 800b8be:	d124      	bne.n	800b90a <_dtoa_r+0x662>
 800b8c0:	4bac      	ldr	r3, [pc, #688]	@ (800bb74 <_dtoa_r+0x8cc>)
 800b8c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b8c6:	f7f4 fd01 	bl	80002cc <__adddf3>
 800b8ca:	4602      	mov	r2, r0
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8d2:	f7f5 f941 	bl	8000b58 <__aeabi_dcmpgt>
 800b8d6:	2800      	cmp	r0, #0
 800b8d8:	d145      	bne.n	800b966 <_dtoa_r+0x6be>
 800b8da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b8de:	49a5      	ldr	r1, [pc, #660]	@ (800bb74 <_dtoa_r+0x8cc>)
 800b8e0:	2000      	movs	r0, #0
 800b8e2:	f7f4 fcf1 	bl	80002c8 <__aeabi_dsub>
 800b8e6:	4602      	mov	r2, r0
 800b8e8:	460b      	mov	r3, r1
 800b8ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8ee:	f7f5 f915 	bl	8000b1c <__aeabi_dcmplt>
 800b8f2:	2800      	cmp	r0, #0
 800b8f4:	f43f aef5 	beq.w	800b6e2 <_dtoa_r+0x43a>
 800b8f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b8fa:	1e73      	subs	r3, r6, #1
 800b8fc:	9315      	str	r3, [sp, #84]	@ 0x54
 800b8fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b902:	2b30      	cmp	r3, #48	@ 0x30
 800b904:	d0f8      	beq.n	800b8f8 <_dtoa_r+0x650>
 800b906:	9f04      	ldr	r7, [sp, #16]
 800b908:	e73e      	b.n	800b788 <_dtoa_r+0x4e0>
 800b90a:	4b9b      	ldr	r3, [pc, #620]	@ (800bb78 <_dtoa_r+0x8d0>)
 800b90c:	f7f4 fe94 	bl	8000638 <__aeabi_dmul>
 800b910:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b914:	e7bc      	b.n	800b890 <_dtoa_r+0x5e8>
 800b916:	d10c      	bne.n	800b932 <_dtoa_r+0x68a>
 800b918:	4b98      	ldr	r3, [pc, #608]	@ (800bb7c <_dtoa_r+0x8d4>)
 800b91a:	2200      	movs	r2, #0
 800b91c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b920:	f7f4 fe8a 	bl	8000638 <__aeabi_dmul>
 800b924:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b928:	f7f5 f90c 	bl	8000b44 <__aeabi_dcmpge>
 800b92c:	2800      	cmp	r0, #0
 800b92e:	f000 8157 	beq.w	800bbe0 <_dtoa_r+0x938>
 800b932:	2400      	movs	r4, #0
 800b934:	4625      	mov	r5, r4
 800b936:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b938:	43db      	mvns	r3, r3
 800b93a:	9304      	str	r3, [sp, #16]
 800b93c:	4656      	mov	r6, sl
 800b93e:	2700      	movs	r7, #0
 800b940:	4621      	mov	r1, r4
 800b942:	4658      	mov	r0, fp
 800b944:	f000 fbb4 	bl	800c0b0 <_Bfree>
 800b948:	2d00      	cmp	r5, #0
 800b94a:	d0dc      	beq.n	800b906 <_dtoa_r+0x65e>
 800b94c:	b12f      	cbz	r7, 800b95a <_dtoa_r+0x6b2>
 800b94e:	42af      	cmp	r7, r5
 800b950:	d003      	beq.n	800b95a <_dtoa_r+0x6b2>
 800b952:	4639      	mov	r1, r7
 800b954:	4658      	mov	r0, fp
 800b956:	f000 fbab 	bl	800c0b0 <_Bfree>
 800b95a:	4629      	mov	r1, r5
 800b95c:	4658      	mov	r0, fp
 800b95e:	f000 fba7 	bl	800c0b0 <_Bfree>
 800b962:	e7d0      	b.n	800b906 <_dtoa_r+0x65e>
 800b964:	9704      	str	r7, [sp, #16]
 800b966:	4633      	mov	r3, r6
 800b968:	461e      	mov	r6, r3
 800b96a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b96e:	2a39      	cmp	r2, #57	@ 0x39
 800b970:	d107      	bne.n	800b982 <_dtoa_r+0x6da>
 800b972:	459a      	cmp	sl, r3
 800b974:	d1f8      	bne.n	800b968 <_dtoa_r+0x6c0>
 800b976:	9a04      	ldr	r2, [sp, #16]
 800b978:	3201      	adds	r2, #1
 800b97a:	9204      	str	r2, [sp, #16]
 800b97c:	2230      	movs	r2, #48	@ 0x30
 800b97e:	f88a 2000 	strb.w	r2, [sl]
 800b982:	781a      	ldrb	r2, [r3, #0]
 800b984:	3201      	adds	r2, #1
 800b986:	701a      	strb	r2, [r3, #0]
 800b988:	e7bd      	b.n	800b906 <_dtoa_r+0x65e>
 800b98a:	4b7b      	ldr	r3, [pc, #492]	@ (800bb78 <_dtoa_r+0x8d0>)
 800b98c:	2200      	movs	r2, #0
 800b98e:	f7f4 fe53 	bl	8000638 <__aeabi_dmul>
 800b992:	2200      	movs	r2, #0
 800b994:	2300      	movs	r3, #0
 800b996:	4604      	mov	r4, r0
 800b998:	460d      	mov	r5, r1
 800b99a:	f7f5 f8b5 	bl	8000b08 <__aeabi_dcmpeq>
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	f43f aebb 	beq.w	800b71a <_dtoa_r+0x472>
 800b9a4:	e6f0      	b.n	800b788 <_dtoa_r+0x4e0>
 800b9a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b9a8:	2a00      	cmp	r2, #0
 800b9aa:	f000 80db 	beq.w	800bb64 <_dtoa_r+0x8bc>
 800b9ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9b0:	2a01      	cmp	r2, #1
 800b9b2:	f300 80bf 	bgt.w	800bb34 <_dtoa_r+0x88c>
 800b9b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b9b8:	2a00      	cmp	r2, #0
 800b9ba:	f000 80b7 	beq.w	800bb2c <_dtoa_r+0x884>
 800b9be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b9c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b9c4:	4646      	mov	r6, r8
 800b9c6:	9a08      	ldr	r2, [sp, #32]
 800b9c8:	2101      	movs	r1, #1
 800b9ca:	441a      	add	r2, r3
 800b9cc:	4658      	mov	r0, fp
 800b9ce:	4498      	add	r8, r3
 800b9d0:	9208      	str	r2, [sp, #32]
 800b9d2:	f000 fc21 	bl	800c218 <__i2b>
 800b9d6:	4605      	mov	r5, r0
 800b9d8:	b15e      	cbz	r6, 800b9f2 <_dtoa_r+0x74a>
 800b9da:	9b08      	ldr	r3, [sp, #32]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	dd08      	ble.n	800b9f2 <_dtoa_r+0x74a>
 800b9e0:	42b3      	cmp	r3, r6
 800b9e2:	9a08      	ldr	r2, [sp, #32]
 800b9e4:	bfa8      	it	ge
 800b9e6:	4633      	movge	r3, r6
 800b9e8:	eba8 0803 	sub.w	r8, r8, r3
 800b9ec:	1af6      	subs	r6, r6, r3
 800b9ee:	1ad3      	subs	r3, r2, r3
 800b9f0:	9308      	str	r3, [sp, #32]
 800b9f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9f4:	b1f3      	cbz	r3, 800ba34 <_dtoa_r+0x78c>
 800b9f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	f000 80b7 	beq.w	800bb6c <_dtoa_r+0x8c4>
 800b9fe:	b18c      	cbz	r4, 800ba24 <_dtoa_r+0x77c>
 800ba00:	4629      	mov	r1, r5
 800ba02:	4622      	mov	r2, r4
 800ba04:	4658      	mov	r0, fp
 800ba06:	f000 fcc7 	bl	800c398 <__pow5mult>
 800ba0a:	464a      	mov	r2, r9
 800ba0c:	4601      	mov	r1, r0
 800ba0e:	4605      	mov	r5, r0
 800ba10:	4658      	mov	r0, fp
 800ba12:	f000 fc17 	bl	800c244 <__multiply>
 800ba16:	4649      	mov	r1, r9
 800ba18:	9004      	str	r0, [sp, #16]
 800ba1a:	4658      	mov	r0, fp
 800ba1c:	f000 fb48 	bl	800c0b0 <_Bfree>
 800ba20:	9b04      	ldr	r3, [sp, #16]
 800ba22:	4699      	mov	r9, r3
 800ba24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba26:	1b1a      	subs	r2, r3, r4
 800ba28:	d004      	beq.n	800ba34 <_dtoa_r+0x78c>
 800ba2a:	4649      	mov	r1, r9
 800ba2c:	4658      	mov	r0, fp
 800ba2e:	f000 fcb3 	bl	800c398 <__pow5mult>
 800ba32:	4681      	mov	r9, r0
 800ba34:	2101      	movs	r1, #1
 800ba36:	4658      	mov	r0, fp
 800ba38:	f000 fbee 	bl	800c218 <__i2b>
 800ba3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba3e:	4604      	mov	r4, r0
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	f000 81cf 	beq.w	800bde4 <_dtoa_r+0xb3c>
 800ba46:	461a      	mov	r2, r3
 800ba48:	4601      	mov	r1, r0
 800ba4a:	4658      	mov	r0, fp
 800ba4c:	f000 fca4 	bl	800c398 <__pow5mult>
 800ba50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba52:	2b01      	cmp	r3, #1
 800ba54:	4604      	mov	r4, r0
 800ba56:	f300 8095 	bgt.w	800bb84 <_dtoa_r+0x8dc>
 800ba5a:	9b02      	ldr	r3, [sp, #8]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	f040 8087 	bne.w	800bb70 <_dtoa_r+0x8c8>
 800ba62:	9b03      	ldr	r3, [sp, #12]
 800ba64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	f040 8089 	bne.w	800bb80 <_dtoa_r+0x8d8>
 800ba6e:	9b03      	ldr	r3, [sp, #12]
 800ba70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ba74:	0d1b      	lsrs	r3, r3, #20
 800ba76:	051b      	lsls	r3, r3, #20
 800ba78:	b12b      	cbz	r3, 800ba86 <_dtoa_r+0x7de>
 800ba7a:	9b08      	ldr	r3, [sp, #32]
 800ba7c:	3301      	adds	r3, #1
 800ba7e:	9308      	str	r3, [sp, #32]
 800ba80:	f108 0801 	add.w	r8, r8, #1
 800ba84:	2301      	movs	r3, #1
 800ba86:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	f000 81b0 	beq.w	800bdf0 <_dtoa_r+0xb48>
 800ba90:	6923      	ldr	r3, [r4, #16]
 800ba92:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ba96:	6918      	ldr	r0, [r3, #16]
 800ba98:	f000 fb72 	bl	800c180 <__hi0bits>
 800ba9c:	f1c0 0020 	rsb	r0, r0, #32
 800baa0:	9b08      	ldr	r3, [sp, #32]
 800baa2:	4418      	add	r0, r3
 800baa4:	f010 001f 	ands.w	r0, r0, #31
 800baa8:	d077      	beq.n	800bb9a <_dtoa_r+0x8f2>
 800baaa:	f1c0 0320 	rsb	r3, r0, #32
 800baae:	2b04      	cmp	r3, #4
 800bab0:	dd6b      	ble.n	800bb8a <_dtoa_r+0x8e2>
 800bab2:	9b08      	ldr	r3, [sp, #32]
 800bab4:	f1c0 001c 	rsb	r0, r0, #28
 800bab8:	4403      	add	r3, r0
 800baba:	4480      	add	r8, r0
 800babc:	4406      	add	r6, r0
 800babe:	9308      	str	r3, [sp, #32]
 800bac0:	f1b8 0f00 	cmp.w	r8, #0
 800bac4:	dd05      	ble.n	800bad2 <_dtoa_r+0x82a>
 800bac6:	4649      	mov	r1, r9
 800bac8:	4642      	mov	r2, r8
 800baca:	4658      	mov	r0, fp
 800bacc:	f000 fcbe 	bl	800c44c <__lshift>
 800bad0:	4681      	mov	r9, r0
 800bad2:	9b08      	ldr	r3, [sp, #32]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	dd05      	ble.n	800bae4 <_dtoa_r+0x83c>
 800bad8:	4621      	mov	r1, r4
 800bada:	461a      	mov	r2, r3
 800badc:	4658      	mov	r0, fp
 800bade:	f000 fcb5 	bl	800c44c <__lshift>
 800bae2:	4604      	mov	r4, r0
 800bae4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d059      	beq.n	800bb9e <_dtoa_r+0x8f6>
 800baea:	4621      	mov	r1, r4
 800baec:	4648      	mov	r0, r9
 800baee:	f000 fd19 	bl	800c524 <__mcmp>
 800baf2:	2800      	cmp	r0, #0
 800baf4:	da53      	bge.n	800bb9e <_dtoa_r+0x8f6>
 800baf6:	1e7b      	subs	r3, r7, #1
 800baf8:	9304      	str	r3, [sp, #16]
 800bafa:	4649      	mov	r1, r9
 800bafc:	2300      	movs	r3, #0
 800bafe:	220a      	movs	r2, #10
 800bb00:	4658      	mov	r0, fp
 800bb02:	f000 faf7 	bl	800c0f4 <__multadd>
 800bb06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb08:	4681      	mov	r9, r0
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	f000 8172 	beq.w	800bdf4 <_dtoa_r+0xb4c>
 800bb10:	2300      	movs	r3, #0
 800bb12:	4629      	mov	r1, r5
 800bb14:	220a      	movs	r2, #10
 800bb16:	4658      	mov	r0, fp
 800bb18:	f000 faec 	bl	800c0f4 <__multadd>
 800bb1c:	9b00      	ldr	r3, [sp, #0]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	4605      	mov	r5, r0
 800bb22:	dc67      	bgt.n	800bbf4 <_dtoa_r+0x94c>
 800bb24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb26:	2b02      	cmp	r3, #2
 800bb28:	dc41      	bgt.n	800bbae <_dtoa_r+0x906>
 800bb2a:	e063      	b.n	800bbf4 <_dtoa_r+0x94c>
 800bb2c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bb2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bb32:	e746      	b.n	800b9c2 <_dtoa_r+0x71a>
 800bb34:	9b07      	ldr	r3, [sp, #28]
 800bb36:	1e5c      	subs	r4, r3, #1
 800bb38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb3a:	42a3      	cmp	r3, r4
 800bb3c:	bfbf      	itttt	lt
 800bb3e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800bb40:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800bb42:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800bb44:	1ae3      	sublt	r3, r4, r3
 800bb46:	bfb4      	ite	lt
 800bb48:	18d2      	addlt	r2, r2, r3
 800bb4a:	1b1c      	subge	r4, r3, r4
 800bb4c:	9b07      	ldr	r3, [sp, #28]
 800bb4e:	bfbc      	itt	lt
 800bb50:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800bb52:	2400      	movlt	r4, #0
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	bfb5      	itete	lt
 800bb58:	eba8 0603 	sublt.w	r6, r8, r3
 800bb5c:	9b07      	ldrge	r3, [sp, #28]
 800bb5e:	2300      	movlt	r3, #0
 800bb60:	4646      	movge	r6, r8
 800bb62:	e730      	b.n	800b9c6 <_dtoa_r+0x71e>
 800bb64:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bb66:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bb68:	4646      	mov	r6, r8
 800bb6a:	e735      	b.n	800b9d8 <_dtoa_r+0x730>
 800bb6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb6e:	e75c      	b.n	800ba2a <_dtoa_r+0x782>
 800bb70:	2300      	movs	r3, #0
 800bb72:	e788      	b.n	800ba86 <_dtoa_r+0x7de>
 800bb74:	3fe00000 	.word	0x3fe00000
 800bb78:	40240000 	.word	0x40240000
 800bb7c:	40140000 	.word	0x40140000
 800bb80:	9b02      	ldr	r3, [sp, #8]
 800bb82:	e780      	b.n	800ba86 <_dtoa_r+0x7de>
 800bb84:	2300      	movs	r3, #0
 800bb86:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb88:	e782      	b.n	800ba90 <_dtoa_r+0x7e8>
 800bb8a:	d099      	beq.n	800bac0 <_dtoa_r+0x818>
 800bb8c:	9a08      	ldr	r2, [sp, #32]
 800bb8e:	331c      	adds	r3, #28
 800bb90:	441a      	add	r2, r3
 800bb92:	4498      	add	r8, r3
 800bb94:	441e      	add	r6, r3
 800bb96:	9208      	str	r2, [sp, #32]
 800bb98:	e792      	b.n	800bac0 <_dtoa_r+0x818>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	e7f6      	b.n	800bb8c <_dtoa_r+0x8e4>
 800bb9e:	9b07      	ldr	r3, [sp, #28]
 800bba0:	9704      	str	r7, [sp, #16]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	dc20      	bgt.n	800bbe8 <_dtoa_r+0x940>
 800bba6:	9300      	str	r3, [sp, #0]
 800bba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbaa:	2b02      	cmp	r3, #2
 800bbac:	dd1e      	ble.n	800bbec <_dtoa_r+0x944>
 800bbae:	9b00      	ldr	r3, [sp, #0]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	f47f aec0 	bne.w	800b936 <_dtoa_r+0x68e>
 800bbb6:	4621      	mov	r1, r4
 800bbb8:	2205      	movs	r2, #5
 800bbba:	4658      	mov	r0, fp
 800bbbc:	f000 fa9a 	bl	800c0f4 <__multadd>
 800bbc0:	4601      	mov	r1, r0
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	4648      	mov	r0, r9
 800bbc6:	f000 fcad 	bl	800c524 <__mcmp>
 800bbca:	2800      	cmp	r0, #0
 800bbcc:	f77f aeb3 	ble.w	800b936 <_dtoa_r+0x68e>
 800bbd0:	4656      	mov	r6, sl
 800bbd2:	2331      	movs	r3, #49	@ 0x31
 800bbd4:	f806 3b01 	strb.w	r3, [r6], #1
 800bbd8:	9b04      	ldr	r3, [sp, #16]
 800bbda:	3301      	adds	r3, #1
 800bbdc:	9304      	str	r3, [sp, #16]
 800bbde:	e6ae      	b.n	800b93e <_dtoa_r+0x696>
 800bbe0:	9c07      	ldr	r4, [sp, #28]
 800bbe2:	9704      	str	r7, [sp, #16]
 800bbe4:	4625      	mov	r5, r4
 800bbe6:	e7f3      	b.n	800bbd0 <_dtoa_r+0x928>
 800bbe8:	9b07      	ldr	r3, [sp, #28]
 800bbea:	9300      	str	r3, [sp, #0]
 800bbec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	f000 8104 	beq.w	800bdfc <_dtoa_r+0xb54>
 800bbf4:	2e00      	cmp	r6, #0
 800bbf6:	dd05      	ble.n	800bc04 <_dtoa_r+0x95c>
 800bbf8:	4629      	mov	r1, r5
 800bbfa:	4632      	mov	r2, r6
 800bbfc:	4658      	mov	r0, fp
 800bbfe:	f000 fc25 	bl	800c44c <__lshift>
 800bc02:	4605      	mov	r5, r0
 800bc04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d05a      	beq.n	800bcc0 <_dtoa_r+0xa18>
 800bc0a:	6869      	ldr	r1, [r5, #4]
 800bc0c:	4658      	mov	r0, fp
 800bc0e:	f000 fa0f 	bl	800c030 <_Balloc>
 800bc12:	4606      	mov	r6, r0
 800bc14:	b928      	cbnz	r0, 800bc22 <_dtoa_r+0x97a>
 800bc16:	4b84      	ldr	r3, [pc, #528]	@ (800be28 <_dtoa_r+0xb80>)
 800bc18:	4602      	mov	r2, r0
 800bc1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bc1e:	f7ff bb5a 	b.w	800b2d6 <_dtoa_r+0x2e>
 800bc22:	692a      	ldr	r2, [r5, #16]
 800bc24:	3202      	adds	r2, #2
 800bc26:	0092      	lsls	r2, r2, #2
 800bc28:	f105 010c 	add.w	r1, r5, #12
 800bc2c:	300c      	adds	r0, #12
 800bc2e:	f000 ffaf 	bl	800cb90 <memcpy>
 800bc32:	2201      	movs	r2, #1
 800bc34:	4631      	mov	r1, r6
 800bc36:	4658      	mov	r0, fp
 800bc38:	f000 fc08 	bl	800c44c <__lshift>
 800bc3c:	f10a 0301 	add.w	r3, sl, #1
 800bc40:	9307      	str	r3, [sp, #28]
 800bc42:	9b00      	ldr	r3, [sp, #0]
 800bc44:	4453      	add	r3, sl
 800bc46:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc48:	9b02      	ldr	r3, [sp, #8]
 800bc4a:	f003 0301 	and.w	r3, r3, #1
 800bc4e:	462f      	mov	r7, r5
 800bc50:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc52:	4605      	mov	r5, r0
 800bc54:	9b07      	ldr	r3, [sp, #28]
 800bc56:	4621      	mov	r1, r4
 800bc58:	3b01      	subs	r3, #1
 800bc5a:	4648      	mov	r0, r9
 800bc5c:	9300      	str	r3, [sp, #0]
 800bc5e:	f7ff fa9a 	bl	800b196 <quorem>
 800bc62:	4639      	mov	r1, r7
 800bc64:	9002      	str	r0, [sp, #8]
 800bc66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bc6a:	4648      	mov	r0, r9
 800bc6c:	f000 fc5a 	bl	800c524 <__mcmp>
 800bc70:	462a      	mov	r2, r5
 800bc72:	9008      	str	r0, [sp, #32]
 800bc74:	4621      	mov	r1, r4
 800bc76:	4658      	mov	r0, fp
 800bc78:	f000 fc70 	bl	800c55c <__mdiff>
 800bc7c:	68c2      	ldr	r2, [r0, #12]
 800bc7e:	4606      	mov	r6, r0
 800bc80:	bb02      	cbnz	r2, 800bcc4 <_dtoa_r+0xa1c>
 800bc82:	4601      	mov	r1, r0
 800bc84:	4648      	mov	r0, r9
 800bc86:	f000 fc4d 	bl	800c524 <__mcmp>
 800bc8a:	4602      	mov	r2, r0
 800bc8c:	4631      	mov	r1, r6
 800bc8e:	4658      	mov	r0, fp
 800bc90:	920e      	str	r2, [sp, #56]	@ 0x38
 800bc92:	f000 fa0d 	bl	800c0b0 <_Bfree>
 800bc96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc9a:	9e07      	ldr	r6, [sp, #28]
 800bc9c:	ea43 0102 	orr.w	r1, r3, r2
 800bca0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bca2:	4319      	orrs	r1, r3
 800bca4:	d110      	bne.n	800bcc8 <_dtoa_r+0xa20>
 800bca6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bcaa:	d029      	beq.n	800bd00 <_dtoa_r+0xa58>
 800bcac:	9b08      	ldr	r3, [sp, #32]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	dd02      	ble.n	800bcb8 <_dtoa_r+0xa10>
 800bcb2:	9b02      	ldr	r3, [sp, #8]
 800bcb4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800bcb8:	9b00      	ldr	r3, [sp, #0]
 800bcba:	f883 8000 	strb.w	r8, [r3]
 800bcbe:	e63f      	b.n	800b940 <_dtoa_r+0x698>
 800bcc0:	4628      	mov	r0, r5
 800bcc2:	e7bb      	b.n	800bc3c <_dtoa_r+0x994>
 800bcc4:	2201      	movs	r2, #1
 800bcc6:	e7e1      	b.n	800bc8c <_dtoa_r+0x9e4>
 800bcc8:	9b08      	ldr	r3, [sp, #32]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	db04      	blt.n	800bcd8 <_dtoa_r+0xa30>
 800bcce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bcd0:	430b      	orrs	r3, r1
 800bcd2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bcd4:	430b      	orrs	r3, r1
 800bcd6:	d120      	bne.n	800bd1a <_dtoa_r+0xa72>
 800bcd8:	2a00      	cmp	r2, #0
 800bcda:	dded      	ble.n	800bcb8 <_dtoa_r+0xa10>
 800bcdc:	4649      	mov	r1, r9
 800bcde:	2201      	movs	r2, #1
 800bce0:	4658      	mov	r0, fp
 800bce2:	f000 fbb3 	bl	800c44c <__lshift>
 800bce6:	4621      	mov	r1, r4
 800bce8:	4681      	mov	r9, r0
 800bcea:	f000 fc1b 	bl	800c524 <__mcmp>
 800bcee:	2800      	cmp	r0, #0
 800bcf0:	dc03      	bgt.n	800bcfa <_dtoa_r+0xa52>
 800bcf2:	d1e1      	bne.n	800bcb8 <_dtoa_r+0xa10>
 800bcf4:	f018 0f01 	tst.w	r8, #1
 800bcf8:	d0de      	beq.n	800bcb8 <_dtoa_r+0xa10>
 800bcfa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bcfe:	d1d8      	bne.n	800bcb2 <_dtoa_r+0xa0a>
 800bd00:	9a00      	ldr	r2, [sp, #0]
 800bd02:	2339      	movs	r3, #57	@ 0x39
 800bd04:	7013      	strb	r3, [r2, #0]
 800bd06:	4633      	mov	r3, r6
 800bd08:	461e      	mov	r6, r3
 800bd0a:	3b01      	subs	r3, #1
 800bd0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bd10:	2a39      	cmp	r2, #57	@ 0x39
 800bd12:	d052      	beq.n	800bdba <_dtoa_r+0xb12>
 800bd14:	3201      	adds	r2, #1
 800bd16:	701a      	strb	r2, [r3, #0]
 800bd18:	e612      	b.n	800b940 <_dtoa_r+0x698>
 800bd1a:	2a00      	cmp	r2, #0
 800bd1c:	dd07      	ble.n	800bd2e <_dtoa_r+0xa86>
 800bd1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bd22:	d0ed      	beq.n	800bd00 <_dtoa_r+0xa58>
 800bd24:	9a00      	ldr	r2, [sp, #0]
 800bd26:	f108 0301 	add.w	r3, r8, #1
 800bd2a:	7013      	strb	r3, [r2, #0]
 800bd2c:	e608      	b.n	800b940 <_dtoa_r+0x698>
 800bd2e:	9b07      	ldr	r3, [sp, #28]
 800bd30:	9a07      	ldr	r2, [sp, #28]
 800bd32:	f803 8c01 	strb.w	r8, [r3, #-1]
 800bd36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd38:	4293      	cmp	r3, r2
 800bd3a:	d028      	beq.n	800bd8e <_dtoa_r+0xae6>
 800bd3c:	4649      	mov	r1, r9
 800bd3e:	2300      	movs	r3, #0
 800bd40:	220a      	movs	r2, #10
 800bd42:	4658      	mov	r0, fp
 800bd44:	f000 f9d6 	bl	800c0f4 <__multadd>
 800bd48:	42af      	cmp	r7, r5
 800bd4a:	4681      	mov	r9, r0
 800bd4c:	f04f 0300 	mov.w	r3, #0
 800bd50:	f04f 020a 	mov.w	r2, #10
 800bd54:	4639      	mov	r1, r7
 800bd56:	4658      	mov	r0, fp
 800bd58:	d107      	bne.n	800bd6a <_dtoa_r+0xac2>
 800bd5a:	f000 f9cb 	bl	800c0f4 <__multadd>
 800bd5e:	4607      	mov	r7, r0
 800bd60:	4605      	mov	r5, r0
 800bd62:	9b07      	ldr	r3, [sp, #28]
 800bd64:	3301      	adds	r3, #1
 800bd66:	9307      	str	r3, [sp, #28]
 800bd68:	e774      	b.n	800bc54 <_dtoa_r+0x9ac>
 800bd6a:	f000 f9c3 	bl	800c0f4 <__multadd>
 800bd6e:	4629      	mov	r1, r5
 800bd70:	4607      	mov	r7, r0
 800bd72:	2300      	movs	r3, #0
 800bd74:	220a      	movs	r2, #10
 800bd76:	4658      	mov	r0, fp
 800bd78:	f000 f9bc 	bl	800c0f4 <__multadd>
 800bd7c:	4605      	mov	r5, r0
 800bd7e:	e7f0      	b.n	800bd62 <_dtoa_r+0xaba>
 800bd80:	9b00      	ldr	r3, [sp, #0]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	bfcc      	ite	gt
 800bd86:	461e      	movgt	r6, r3
 800bd88:	2601      	movle	r6, #1
 800bd8a:	4456      	add	r6, sl
 800bd8c:	2700      	movs	r7, #0
 800bd8e:	4649      	mov	r1, r9
 800bd90:	2201      	movs	r2, #1
 800bd92:	4658      	mov	r0, fp
 800bd94:	f000 fb5a 	bl	800c44c <__lshift>
 800bd98:	4621      	mov	r1, r4
 800bd9a:	4681      	mov	r9, r0
 800bd9c:	f000 fbc2 	bl	800c524 <__mcmp>
 800bda0:	2800      	cmp	r0, #0
 800bda2:	dcb0      	bgt.n	800bd06 <_dtoa_r+0xa5e>
 800bda4:	d102      	bne.n	800bdac <_dtoa_r+0xb04>
 800bda6:	f018 0f01 	tst.w	r8, #1
 800bdaa:	d1ac      	bne.n	800bd06 <_dtoa_r+0xa5e>
 800bdac:	4633      	mov	r3, r6
 800bdae:	461e      	mov	r6, r3
 800bdb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdb4:	2a30      	cmp	r2, #48	@ 0x30
 800bdb6:	d0fa      	beq.n	800bdae <_dtoa_r+0xb06>
 800bdb8:	e5c2      	b.n	800b940 <_dtoa_r+0x698>
 800bdba:	459a      	cmp	sl, r3
 800bdbc:	d1a4      	bne.n	800bd08 <_dtoa_r+0xa60>
 800bdbe:	9b04      	ldr	r3, [sp, #16]
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	9304      	str	r3, [sp, #16]
 800bdc4:	2331      	movs	r3, #49	@ 0x31
 800bdc6:	f88a 3000 	strb.w	r3, [sl]
 800bdca:	e5b9      	b.n	800b940 <_dtoa_r+0x698>
 800bdcc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bdce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800be2c <_dtoa_r+0xb84>
 800bdd2:	b11b      	cbz	r3, 800bddc <_dtoa_r+0xb34>
 800bdd4:	f10a 0308 	add.w	r3, sl, #8
 800bdd8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bdda:	6013      	str	r3, [r2, #0]
 800bddc:	4650      	mov	r0, sl
 800bdde:	b019      	add	sp, #100	@ 0x64
 800bde0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bde4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bde6:	2b01      	cmp	r3, #1
 800bde8:	f77f ae37 	ble.w	800ba5a <_dtoa_r+0x7b2>
 800bdec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdee:	930a      	str	r3, [sp, #40]	@ 0x28
 800bdf0:	2001      	movs	r0, #1
 800bdf2:	e655      	b.n	800baa0 <_dtoa_r+0x7f8>
 800bdf4:	9b00      	ldr	r3, [sp, #0]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	f77f aed6 	ble.w	800bba8 <_dtoa_r+0x900>
 800bdfc:	4656      	mov	r6, sl
 800bdfe:	4621      	mov	r1, r4
 800be00:	4648      	mov	r0, r9
 800be02:	f7ff f9c8 	bl	800b196 <quorem>
 800be06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800be0a:	f806 8b01 	strb.w	r8, [r6], #1
 800be0e:	9b00      	ldr	r3, [sp, #0]
 800be10:	eba6 020a 	sub.w	r2, r6, sl
 800be14:	4293      	cmp	r3, r2
 800be16:	ddb3      	ble.n	800bd80 <_dtoa_r+0xad8>
 800be18:	4649      	mov	r1, r9
 800be1a:	2300      	movs	r3, #0
 800be1c:	220a      	movs	r2, #10
 800be1e:	4658      	mov	r0, fp
 800be20:	f000 f968 	bl	800c0f4 <__multadd>
 800be24:	4681      	mov	r9, r0
 800be26:	e7ea      	b.n	800bdfe <_dtoa_r+0xb56>
 800be28:	0800fea8 	.word	0x0800fea8
 800be2c:	0800fe2c 	.word	0x0800fe2c

0800be30 <_free_r>:
 800be30:	b538      	push	{r3, r4, r5, lr}
 800be32:	4605      	mov	r5, r0
 800be34:	2900      	cmp	r1, #0
 800be36:	d041      	beq.n	800bebc <_free_r+0x8c>
 800be38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be3c:	1f0c      	subs	r4, r1, #4
 800be3e:	2b00      	cmp	r3, #0
 800be40:	bfb8      	it	lt
 800be42:	18e4      	addlt	r4, r4, r3
 800be44:	f000 f8e8 	bl	800c018 <__malloc_lock>
 800be48:	4a1d      	ldr	r2, [pc, #116]	@ (800bec0 <_free_r+0x90>)
 800be4a:	6813      	ldr	r3, [r2, #0]
 800be4c:	b933      	cbnz	r3, 800be5c <_free_r+0x2c>
 800be4e:	6063      	str	r3, [r4, #4]
 800be50:	6014      	str	r4, [r2, #0]
 800be52:	4628      	mov	r0, r5
 800be54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be58:	f000 b8e4 	b.w	800c024 <__malloc_unlock>
 800be5c:	42a3      	cmp	r3, r4
 800be5e:	d908      	bls.n	800be72 <_free_r+0x42>
 800be60:	6820      	ldr	r0, [r4, #0]
 800be62:	1821      	adds	r1, r4, r0
 800be64:	428b      	cmp	r3, r1
 800be66:	bf01      	itttt	eq
 800be68:	6819      	ldreq	r1, [r3, #0]
 800be6a:	685b      	ldreq	r3, [r3, #4]
 800be6c:	1809      	addeq	r1, r1, r0
 800be6e:	6021      	streq	r1, [r4, #0]
 800be70:	e7ed      	b.n	800be4e <_free_r+0x1e>
 800be72:	461a      	mov	r2, r3
 800be74:	685b      	ldr	r3, [r3, #4]
 800be76:	b10b      	cbz	r3, 800be7c <_free_r+0x4c>
 800be78:	42a3      	cmp	r3, r4
 800be7a:	d9fa      	bls.n	800be72 <_free_r+0x42>
 800be7c:	6811      	ldr	r1, [r2, #0]
 800be7e:	1850      	adds	r0, r2, r1
 800be80:	42a0      	cmp	r0, r4
 800be82:	d10b      	bne.n	800be9c <_free_r+0x6c>
 800be84:	6820      	ldr	r0, [r4, #0]
 800be86:	4401      	add	r1, r0
 800be88:	1850      	adds	r0, r2, r1
 800be8a:	4283      	cmp	r3, r0
 800be8c:	6011      	str	r1, [r2, #0]
 800be8e:	d1e0      	bne.n	800be52 <_free_r+0x22>
 800be90:	6818      	ldr	r0, [r3, #0]
 800be92:	685b      	ldr	r3, [r3, #4]
 800be94:	6053      	str	r3, [r2, #4]
 800be96:	4408      	add	r0, r1
 800be98:	6010      	str	r0, [r2, #0]
 800be9a:	e7da      	b.n	800be52 <_free_r+0x22>
 800be9c:	d902      	bls.n	800bea4 <_free_r+0x74>
 800be9e:	230c      	movs	r3, #12
 800bea0:	602b      	str	r3, [r5, #0]
 800bea2:	e7d6      	b.n	800be52 <_free_r+0x22>
 800bea4:	6820      	ldr	r0, [r4, #0]
 800bea6:	1821      	adds	r1, r4, r0
 800bea8:	428b      	cmp	r3, r1
 800beaa:	bf04      	itt	eq
 800beac:	6819      	ldreq	r1, [r3, #0]
 800beae:	685b      	ldreq	r3, [r3, #4]
 800beb0:	6063      	str	r3, [r4, #4]
 800beb2:	bf04      	itt	eq
 800beb4:	1809      	addeq	r1, r1, r0
 800beb6:	6021      	streq	r1, [r4, #0]
 800beb8:	6054      	str	r4, [r2, #4]
 800beba:	e7ca      	b.n	800be52 <_free_r+0x22>
 800bebc:	bd38      	pop	{r3, r4, r5, pc}
 800bebe:	bf00      	nop
 800bec0:	20000c80 	.word	0x20000c80

0800bec4 <malloc>:
 800bec4:	4b02      	ldr	r3, [pc, #8]	@ (800bed0 <malloc+0xc>)
 800bec6:	4601      	mov	r1, r0
 800bec8:	6818      	ldr	r0, [r3, #0]
 800beca:	f000 b825 	b.w	800bf18 <_malloc_r>
 800bece:	bf00      	nop
 800bed0:	2000005c 	.word	0x2000005c

0800bed4 <sbrk_aligned>:
 800bed4:	b570      	push	{r4, r5, r6, lr}
 800bed6:	4e0f      	ldr	r6, [pc, #60]	@ (800bf14 <sbrk_aligned+0x40>)
 800bed8:	460c      	mov	r4, r1
 800beda:	6831      	ldr	r1, [r6, #0]
 800bedc:	4605      	mov	r5, r0
 800bede:	b911      	cbnz	r1, 800bee6 <sbrk_aligned+0x12>
 800bee0:	f000 fe46 	bl	800cb70 <_sbrk_r>
 800bee4:	6030      	str	r0, [r6, #0]
 800bee6:	4621      	mov	r1, r4
 800bee8:	4628      	mov	r0, r5
 800beea:	f000 fe41 	bl	800cb70 <_sbrk_r>
 800beee:	1c43      	adds	r3, r0, #1
 800bef0:	d103      	bne.n	800befa <sbrk_aligned+0x26>
 800bef2:	f04f 34ff 	mov.w	r4, #4294967295
 800bef6:	4620      	mov	r0, r4
 800bef8:	bd70      	pop	{r4, r5, r6, pc}
 800befa:	1cc4      	adds	r4, r0, #3
 800befc:	f024 0403 	bic.w	r4, r4, #3
 800bf00:	42a0      	cmp	r0, r4
 800bf02:	d0f8      	beq.n	800bef6 <sbrk_aligned+0x22>
 800bf04:	1a21      	subs	r1, r4, r0
 800bf06:	4628      	mov	r0, r5
 800bf08:	f000 fe32 	bl	800cb70 <_sbrk_r>
 800bf0c:	3001      	adds	r0, #1
 800bf0e:	d1f2      	bne.n	800bef6 <sbrk_aligned+0x22>
 800bf10:	e7ef      	b.n	800bef2 <sbrk_aligned+0x1e>
 800bf12:	bf00      	nop
 800bf14:	20000c7c 	.word	0x20000c7c

0800bf18 <_malloc_r>:
 800bf18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf1c:	1ccd      	adds	r5, r1, #3
 800bf1e:	f025 0503 	bic.w	r5, r5, #3
 800bf22:	3508      	adds	r5, #8
 800bf24:	2d0c      	cmp	r5, #12
 800bf26:	bf38      	it	cc
 800bf28:	250c      	movcc	r5, #12
 800bf2a:	2d00      	cmp	r5, #0
 800bf2c:	4606      	mov	r6, r0
 800bf2e:	db01      	blt.n	800bf34 <_malloc_r+0x1c>
 800bf30:	42a9      	cmp	r1, r5
 800bf32:	d904      	bls.n	800bf3e <_malloc_r+0x26>
 800bf34:	230c      	movs	r3, #12
 800bf36:	6033      	str	r3, [r6, #0]
 800bf38:	2000      	movs	r0, #0
 800bf3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c014 <_malloc_r+0xfc>
 800bf42:	f000 f869 	bl	800c018 <__malloc_lock>
 800bf46:	f8d8 3000 	ldr.w	r3, [r8]
 800bf4a:	461c      	mov	r4, r3
 800bf4c:	bb44      	cbnz	r4, 800bfa0 <_malloc_r+0x88>
 800bf4e:	4629      	mov	r1, r5
 800bf50:	4630      	mov	r0, r6
 800bf52:	f7ff ffbf 	bl	800bed4 <sbrk_aligned>
 800bf56:	1c43      	adds	r3, r0, #1
 800bf58:	4604      	mov	r4, r0
 800bf5a:	d158      	bne.n	800c00e <_malloc_r+0xf6>
 800bf5c:	f8d8 4000 	ldr.w	r4, [r8]
 800bf60:	4627      	mov	r7, r4
 800bf62:	2f00      	cmp	r7, #0
 800bf64:	d143      	bne.n	800bfee <_malloc_r+0xd6>
 800bf66:	2c00      	cmp	r4, #0
 800bf68:	d04b      	beq.n	800c002 <_malloc_r+0xea>
 800bf6a:	6823      	ldr	r3, [r4, #0]
 800bf6c:	4639      	mov	r1, r7
 800bf6e:	4630      	mov	r0, r6
 800bf70:	eb04 0903 	add.w	r9, r4, r3
 800bf74:	f000 fdfc 	bl	800cb70 <_sbrk_r>
 800bf78:	4581      	cmp	r9, r0
 800bf7a:	d142      	bne.n	800c002 <_malloc_r+0xea>
 800bf7c:	6821      	ldr	r1, [r4, #0]
 800bf7e:	1a6d      	subs	r5, r5, r1
 800bf80:	4629      	mov	r1, r5
 800bf82:	4630      	mov	r0, r6
 800bf84:	f7ff ffa6 	bl	800bed4 <sbrk_aligned>
 800bf88:	3001      	adds	r0, #1
 800bf8a:	d03a      	beq.n	800c002 <_malloc_r+0xea>
 800bf8c:	6823      	ldr	r3, [r4, #0]
 800bf8e:	442b      	add	r3, r5
 800bf90:	6023      	str	r3, [r4, #0]
 800bf92:	f8d8 3000 	ldr.w	r3, [r8]
 800bf96:	685a      	ldr	r2, [r3, #4]
 800bf98:	bb62      	cbnz	r2, 800bff4 <_malloc_r+0xdc>
 800bf9a:	f8c8 7000 	str.w	r7, [r8]
 800bf9e:	e00f      	b.n	800bfc0 <_malloc_r+0xa8>
 800bfa0:	6822      	ldr	r2, [r4, #0]
 800bfa2:	1b52      	subs	r2, r2, r5
 800bfa4:	d420      	bmi.n	800bfe8 <_malloc_r+0xd0>
 800bfa6:	2a0b      	cmp	r2, #11
 800bfa8:	d917      	bls.n	800bfda <_malloc_r+0xc2>
 800bfaa:	1961      	adds	r1, r4, r5
 800bfac:	42a3      	cmp	r3, r4
 800bfae:	6025      	str	r5, [r4, #0]
 800bfb0:	bf18      	it	ne
 800bfb2:	6059      	strne	r1, [r3, #4]
 800bfb4:	6863      	ldr	r3, [r4, #4]
 800bfb6:	bf08      	it	eq
 800bfb8:	f8c8 1000 	streq.w	r1, [r8]
 800bfbc:	5162      	str	r2, [r4, r5]
 800bfbe:	604b      	str	r3, [r1, #4]
 800bfc0:	4630      	mov	r0, r6
 800bfc2:	f000 f82f 	bl	800c024 <__malloc_unlock>
 800bfc6:	f104 000b 	add.w	r0, r4, #11
 800bfca:	1d23      	adds	r3, r4, #4
 800bfcc:	f020 0007 	bic.w	r0, r0, #7
 800bfd0:	1ac2      	subs	r2, r0, r3
 800bfd2:	bf1c      	itt	ne
 800bfd4:	1a1b      	subne	r3, r3, r0
 800bfd6:	50a3      	strne	r3, [r4, r2]
 800bfd8:	e7af      	b.n	800bf3a <_malloc_r+0x22>
 800bfda:	6862      	ldr	r2, [r4, #4]
 800bfdc:	42a3      	cmp	r3, r4
 800bfde:	bf0c      	ite	eq
 800bfe0:	f8c8 2000 	streq.w	r2, [r8]
 800bfe4:	605a      	strne	r2, [r3, #4]
 800bfe6:	e7eb      	b.n	800bfc0 <_malloc_r+0xa8>
 800bfe8:	4623      	mov	r3, r4
 800bfea:	6864      	ldr	r4, [r4, #4]
 800bfec:	e7ae      	b.n	800bf4c <_malloc_r+0x34>
 800bfee:	463c      	mov	r4, r7
 800bff0:	687f      	ldr	r7, [r7, #4]
 800bff2:	e7b6      	b.n	800bf62 <_malloc_r+0x4a>
 800bff4:	461a      	mov	r2, r3
 800bff6:	685b      	ldr	r3, [r3, #4]
 800bff8:	42a3      	cmp	r3, r4
 800bffa:	d1fb      	bne.n	800bff4 <_malloc_r+0xdc>
 800bffc:	2300      	movs	r3, #0
 800bffe:	6053      	str	r3, [r2, #4]
 800c000:	e7de      	b.n	800bfc0 <_malloc_r+0xa8>
 800c002:	230c      	movs	r3, #12
 800c004:	6033      	str	r3, [r6, #0]
 800c006:	4630      	mov	r0, r6
 800c008:	f000 f80c 	bl	800c024 <__malloc_unlock>
 800c00c:	e794      	b.n	800bf38 <_malloc_r+0x20>
 800c00e:	6005      	str	r5, [r0, #0]
 800c010:	e7d6      	b.n	800bfc0 <_malloc_r+0xa8>
 800c012:	bf00      	nop
 800c014:	20000c80 	.word	0x20000c80

0800c018 <__malloc_lock>:
 800c018:	4801      	ldr	r0, [pc, #4]	@ (800c020 <__malloc_lock+0x8>)
 800c01a:	f7ff b8ba 	b.w	800b192 <__retarget_lock_acquire_recursive>
 800c01e:	bf00      	nop
 800c020:	20000c78 	.word	0x20000c78

0800c024 <__malloc_unlock>:
 800c024:	4801      	ldr	r0, [pc, #4]	@ (800c02c <__malloc_unlock+0x8>)
 800c026:	f7ff b8b5 	b.w	800b194 <__retarget_lock_release_recursive>
 800c02a:	bf00      	nop
 800c02c:	20000c78 	.word	0x20000c78

0800c030 <_Balloc>:
 800c030:	b570      	push	{r4, r5, r6, lr}
 800c032:	69c6      	ldr	r6, [r0, #28]
 800c034:	4604      	mov	r4, r0
 800c036:	460d      	mov	r5, r1
 800c038:	b976      	cbnz	r6, 800c058 <_Balloc+0x28>
 800c03a:	2010      	movs	r0, #16
 800c03c:	f7ff ff42 	bl	800bec4 <malloc>
 800c040:	4602      	mov	r2, r0
 800c042:	61e0      	str	r0, [r4, #28]
 800c044:	b920      	cbnz	r0, 800c050 <_Balloc+0x20>
 800c046:	4b18      	ldr	r3, [pc, #96]	@ (800c0a8 <_Balloc+0x78>)
 800c048:	4818      	ldr	r0, [pc, #96]	@ (800c0ac <_Balloc+0x7c>)
 800c04a:	216b      	movs	r1, #107	@ 0x6b
 800c04c:	f000 fdae 	bl	800cbac <__assert_func>
 800c050:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c054:	6006      	str	r6, [r0, #0]
 800c056:	60c6      	str	r6, [r0, #12]
 800c058:	69e6      	ldr	r6, [r4, #28]
 800c05a:	68f3      	ldr	r3, [r6, #12]
 800c05c:	b183      	cbz	r3, 800c080 <_Balloc+0x50>
 800c05e:	69e3      	ldr	r3, [r4, #28]
 800c060:	68db      	ldr	r3, [r3, #12]
 800c062:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c066:	b9b8      	cbnz	r0, 800c098 <_Balloc+0x68>
 800c068:	2101      	movs	r1, #1
 800c06a:	fa01 f605 	lsl.w	r6, r1, r5
 800c06e:	1d72      	adds	r2, r6, #5
 800c070:	0092      	lsls	r2, r2, #2
 800c072:	4620      	mov	r0, r4
 800c074:	f000 fdb8 	bl	800cbe8 <_calloc_r>
 800c078:	b160      	cbz	r0, 800c094 <_Balloc+0x64>
 800c07a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c07e:	e00e      	b.n	800c09e <_Balloc+0x6e>
 800c080:	2221      	movs	r2, #33	@ 0x21
 800c082:	2104      	movs	r1, #4
 800c084:	4620      	mov	r0, r4
 800c086:	f000 fdaf 	bl	800cbe8 <_calloc_r>
 800c08a:	69e3      	ldr	r3, [r4, #28]
 800c08c:	60f0      	str	r0, [r6, #12]
 800c08e:	68db      	ldr	r3, [r3, #12]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d1e4      	bne.n	800c05e <_Balloc+0x2e>
 800c094:	2000      	movs	r0, #0
 800c096:	bd70      	pop	{r4, r5, r6, pc}
 800c098:	6802      	ldr	r2, [r0, #0]
 800c09a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c09e:	2300      	movs	r3, #0
 800c0a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c0a4:	e7f7      	b.n	800c096 <_Balloc+0x66>
 800c0a6:	bf00      	nop
 800c0a8:	0800fe39 	.word	0x0800fe39
 800c0ac:	0800feb9 	.word	0x0800feb9

0800c0b0 <_Bfree>:
 800c0b0:	b570      	push	{r4, r5, r6, lr}
 800c0b2:	69c6      	ldr	r6, [r0, #28]
 800c0b4:	4605      	mov	r5, r0
 800c0b6:	460c      	mov	r4, r1
 800c0b8:	b976      	cbnz	r6, 800c0d8 <_Bfree+0x28>
 800c0ba:	2010      	movs	r0, #16
 800c0bc:	f7ff ff02 	bl	800bec4 <malloc>
 800c0c0:	4602      	mov	r2, r0
 800c0c2:	61e8      	str	r0, [r5, #28]
 800c0c4:	b920      	cbnz	r0, 800c0d0 <_Bfree+0x20>
 800c0c6:	4b09      	ldr	r3, [pc, #36]	@ (800c0ec <_Bfree+0x3c>)
 800c0c8:	4809      	ldr	r0, [pc, #36]	@ (800c0f0 <_Bfree+0x40>)
 800c0ca:	218f      	movs	r1, #143	@ 0x8f
 800c0cc:	f000 fd6e 	bl	800cbac <__assert_func>
 800c0d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0d4:	6006      	str	r6, [r0, #0]
 800c0d6:	60c6      	str	r6, [r0, #12]
 800c0d8:	b13c      	cbz	r4, 800c0ea <_Bfree+0x3a>
 800c0da:	69eb      	ldr	r3, [r5, #28]
 800c0dc:	6862      	ldr	r2, [r4, #4]
 800c0de:	68db      	ldr	r3, [r3, #12]
 800c0e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c0e4:	6021      	str	r1, [r4, #0]
 800c0e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c0ea:	bd70      	pop	{r4, r5, r6, pc}
 800c0ec:	0800fe39 	.word	0x0800fe39
 800c0f0:	0800feb9 	.word	0x0800feb9

0800c0f4 <__multadd>:
 800c0f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0f8:	690d      	ldr	r5, [r1, #16]
 800c0fa:	4607      	mov	r7, r0
 800c0fc:	460c      	mov	r4, r1
 800c0fe:	461e      	mov	r6, r3
 800c100:	f101 0c14 	add.w	ip, r1, #20
 800c104:	2000      	movs	r0, #0
 800c106:	f8dc 3000 	ldr.w	r3, [ip]
 800c10a:	b299      	uxth	r1, r3
 800c10c:	fb02 6101 	mla	r1, r2, r1, r6
 800c110:	0c1e      	lsrs	r6, r3, #16
 800c112:	0c0b      	lsrs	r3, r1, #16
 800c114:	fb02 3306 	mla	r3, r2, r6, r3
 800c118:	b289      	uxth	r1, r1
 800c11a:	3001      	adds	r0, #1
 800c11c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c120:	4285      	cmp	r5, r0
 800c122:	f84c 1b04 	str.w	r1, [ip], #4
 800c126:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c12a:	dcec      	bgt.n	800c106 <__multadd+0x12>
 800c12c:	b30e      	cbz	r6, 800c172 <__multadd+0x7e>
 800c12e:	68a3      	ldr	r3, [r4, #8]
 800c130:	42ab      	cmp	r3, r5
 800c132:	dc19      	bgt.n	800c168 <__multadd+0x74>
 800c134:	6861      	ldr	r1, [r4, #4]
 800c136:	4638      	mov	r0, r7
 800c138:	3101      	adds	r1, #1
 800c13a:	f7ff ff79 	bl	800c030 <_Balloc>
 800c13e:	4680      	mov	r8, r0
 800c140:	b928      	cbnz	r0, 800c14e <__multadd+0x5a>
 800c142:	4602      	mov	r2, r0
 800c144:	4b0c      	ldr	r3, [pc, #48]	@ (800c178 <__multadd+0x84>)
 800c146:	480d      	ldr	r0, [pc, #52]	@ (800c17c <__multadd+0x88>)
 800c148:	21ba      	movs	r1, #186	@ 0xba
 800c14a:	f000 fd2f 	bl	800cbac <__assert_func>
 800c14e:	6922      	ldr	r2, [r4, #16]
 800c150:	3202      	adds	r2, #2
 800c152:	f104 010c 	add.w	r1, r4, #12
 800c156:	0092      	lsls	r2, r2, #2
 800c158:	300c      	adds	r0, #12
 800c15a:	f000 fd19 	bl	800cb90 <memcpy>
 800c15e:	4621      	mov	r1, r4
 800c160:	4638      	mov	r0, r7
 800c162:	f7ff ffa5 	bl	800c0b0 <_Bfree>
 800c166:	4644      	mov	r4, r8
 800c168:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c16c:	3501      	adds	r5, #1
 800c16e:	615e      	str	r6, [r3, #20]
 800c170:	6125      	str	r5, [r4, #16]
 800c172:	4620      	mov	r0, r4
 800c174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c178:	0800fea8 	.word	0x0800fea8
 800c17c:	0800feb9 	.word	0x0800feb9

0800c180 <__hi0bits>:
 800c180:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c184:	4603      	mov	r3, r0
 800c186:	bf36      	itet	cc
 800c188:	0403      	lslcc	r3, r0, #16
 800c18a:	2000      	movcs	r0, #0
 800c18c:	2010      	movcc	r0, #16
 800c18e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c192:	bf3c      	itt	cc
 800c194:	021b      	lslcc	r3, r3, #8
 800c196:	3008      	addcc	r0, #8
 800c198:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c19c:	bf3c      	itt	cc
 800c19e:	011b      	lslcc	r3, r3, #4
 800c1a0:	3004      	addcc	r0, #4
 800c1a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c1a6:	bf3c      	itt	cc
 800c1a8:	009b      	lslcc	r3, r3, #2
 800c1aa:	3002      	addcc	r0, #2
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	db05      	blt.n	800c1bc <__hi0bits+0x3c>
 800c1b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c1b4:	f100 0001 	add.w	r0, r0, #1
 800c1b8:	bf08      	it	eq
 800c1ba:	2020      	moveq	r0, #32
 800c1bc:	4770      	bx	lr

0800c1be <__lo0bits>:
 800c1be:	6803      	ldr	r3, [r0, #0]
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	f013 0007 	ands.w	r0, r3, #7
 800c1c6:	d00b      	beq.n	800c1e0 <__lo0bits+0x22>
 800c1c8:	07d9      	lsls	r1, r3, #31
 800c1ca:	d421      	bmi.n	800c210 <__lo0bits+0x52>
 800c1cc:	0798      	lsls	r0, r3, #30
 800c1ce:	bf49      	itett	mi
 800c1d0:	085b      	lsrmi	r3, r3, #1
 800c1d2:	089b      	lsrpl	r3, r3, #2
 800c1d4:	2001      	movmi	r0, #1
 800c1d6:	6013      	strmi	r3, [r2, #0]
 800c1d8:	bf5c      	itt	pl
 800c1da:	6013      	strpl	r3, [r2, #0]
 800c1dc:	2002      	movpl	r0, #2
 800c1de:	4770      	bx	lr
 800c1e0:	b299      	uxth	r1, r3
 800c1e2:	b909      	cbnz	r1, 800c1e8 <__lo0bits+0x2a>
 800c1e4:	0c1b      	lsrs	r3, r3, #16
 800c1e6:	2010      	movs	r0, #16
 800c1e8:	b2d9      	uxtb	r1, r3
 800c1ea:	b909      	cbnz	r1, 800c1f0 <__lo0bits+0x32>
 800c1ec:	3008      	adds	r0, #8
 800c1ee:	0a1b      	lsrs	r3, r3, #8
 800c1f0:	0719      	lsls	r1, r3, #28
 800c1f2:	bf04      	itt	eq
 800c1f4:	091b      	lsreq	r3, r3, #4
 800c1f6:	3004      	addeq	r0, #4
 800c1f8:	0799      	lsls	r1, r3, #30
 800c1fa:	bf04      	itt	eq
 800c1fc:	089b      	lsreq	r3, r3, #2
 800c1fe:	3002      	addeq	r0, #2
 800c200:	07d9      	lsls	r1, r3, #31
 800c202:	d403      	bmi.n	800c20c <__lo0bits+0x4e>
 800c204:	085b      	lsrs	r3, r3, #1
 800c206:	f100 0001 	add.w	r0, r0, #1
 800c20a:	d003      	beq.n	800c214 <__lo0bits+0x56>
 800c20c:	6013      	str	r3, [r2, #0]
 800c20e:	4770      	bx	lr
 800c210:	2000      	movs	r0, #0
 800c212:	4770      	bx	lr
 800c214:	2020      	movs	r0, #32
 800c216:	4770      	bx	lr

0800c218 <__i2b>:
 800c218:	b510      	push	{r4, lr}
 800c21a:	460c      	mov	r4, r1
 800c21c:	2101      	movs	r1, #1
 800c21e:	f7ff ff07 	bl	800c030 <_Balloc>
 800c222:	4602      	mov	r2, r0
 800c224:	b928      	cbnz	r0, 800c232 <__i2b+0x1a>
 800c226:	4b05      	ldr	r3, [pc, #20]	@ (800c23c <__i2b+0x24>)
 800c228:	4805      	ldr	r0, [pc, #20]	@ (800c240 <__i2b+0x28>)
 800c22a:	f240 1145 	movw	r1, #325	@ 0x145
 800c22e:	f000 fcbd 	bl	800cbac <__assert_func>
 800c232:	2301      	movs	r3, #1
 800c234:	6144      	str	r4, [r0, #20]
 800c236:	6103      	str	r3, [r0, #16]
 800c238:	bd10      	pop	{r4, pc}
 800c23a:	bf00      	nop
 800c23c:	0800fea8 	.word	0x0800fea8
 800c240:	0800feb9 	.word	0x0800feb9

0800c244 <__multiply>:
 800c244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c248:	4614      	mov	r4, r2
 800c24a:	690a      	ldr	r2, [r1, #16]
 800c24c:	6923      	ldr	r3, [r4, #16]
 800c24e:	429a      	cmp	r2, r3
 800c250:	bfa8      	it	ge
 800c252:	4623      	movge	r3, r4
 800c254:	460f      	mov	r7, r1
 800c256:	bfa4      	itt	ge
 800c258:	460c      	movge	r4, r1
 800c25a:	461f      	movge	r7, r3
 800c25c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c260:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c264:	68a3      	ldr	r3, [r4, #8]
 800c266:	6861      	ldr	r1, [r4, #4]
 800c268:	eb0a 0609 	add.w	r6, sl, r9
 800c26c:	42b3      	cmp	r3, r6
 800c26e:	b085      	sub	sp, #20
 800c270:	bfb8      	it	lt
 800c272:	3101      	addlt	r1, #1
 800c274:	f7ff fedc 	bl	800c030 <_Balloc>
 800c278:	b930      	cbnz	r0, 800c288 <__multiply+0x44>
 800c27a:	4602      	mov	r2, r0
 800c27c:	4b44      	ldr	r3, [pc, #272]	@ (800c390 <__multiply+0x14c>)
 800c27e:	4845      	ldr	r0, [pc, #276]	@ (800c394 <__multiply+0x150>)
 800c280:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c284:	f000 fc92 	bl	800cbac <__assert_func>
 800c288:	f100 0514 	add.w	r5, r0, #20
 800c28c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c290:	462b      	mov	r3, r5
 800c292:	2200      	movs	r2, #0
 800c294:	4543      	cmp	r3, r8
 800c296:	d321      	bcc.n	800c2dc <__multiply+0x98>
 800c298:	f107 0114 	add.w	r1, r7, #20
 800c29c:	f104 0214 	add.w	r2, r4, #20
 800c2a0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c2a4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c2a8:	9302      	str	r3, [sp, #8]
 800c2aa:	1b13      	subs	r3, r2, r4
 800c2ac:	3b15      	subs	r3, #21
 800c2ae:	f023 0303 	bic.w	r3, r3, #3
 800c2b2:	3304      	adds	r3, #4
 800c2b4:	f104 0715 	add.w	r7, r4, #21
 800c2b8:	42ba      	cmp	r2, r7
 800c2ba:	bf38      	it	cc
 800c2bc:	2304      	movcc	r3, #4
 800c2be:	9301      	str	r3, [sp, #4]
 800c2c0:	9b02      	ldr	r3, [sp, #8]
 800c2c2:	9103      	str	r1, [sp, #12]
 800c2c4:	428b      	cmp	r3, r1
 800c2c6:	d80c      	bhi.n	800c2e2 <__multiply+0x9e>
 800c2c8:	2e00      	cmp	r6, #0
 800c2ca:	dd03      	ble.n	800c2d4 <__multiply+0x90>
 800c2cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d05b      	beq.n	800c38c <__multiply+0x148>
 800c2d4:	6106      	str	r6, [r0, #16]
 800c2d6:	b005      	add	sp, #20
 800c2d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2dc:	f843 2b04 	str.w	r2, [r3], #4
 800c2e0:	e7d8      	b.n	800c294 <__multiply+0x50>
 800c2e2:	f8b1 a000 	ldrh.w	sl, [r1]
 800c2e6:	f1ba 0f00 	cmp.w	sl, #0
 800c2ea:	d024      	beq.n	800c336 <__multiply+0xf2>
 800c2ec:	f104 0e14 	add.w	lr, r4, #20
 800c2f0:	46a9      	mov	r9, r5
 800c2f2:	f04f 0c00 	mov.w	ip, #0
 800c2f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c2fa:	f8d9 3000 	ldr.w	r3, [r9]
 800c2fe:	fa1f fb87 	uxth.w	fp, r7
 800c302:	b29b      	uxth	r3, r3
 800c304:	fb0a 330b 	mla	r3, sl, fp, r3
 800c308:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c30c:	f8d9 7000 	ldr.w	r7, [r9]
 800c310:	4463      	add	r3, ip
 800c312:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c316:	fb0a c70b 	mla	r7, sl, fp, ip
 800c31a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c31e:	b29b      	uxth	r3, r3
 800c320:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c324:	4572      	cmp	r2, lr
 800c326:	f849 3b04 	str.w	r3, [r9], #4
 800c32a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c32e:	d8e2      	bhi.n	800c2f6 <__multiply+0xb2>
 800c330:	9b01      	ldr	r3, [sp, #4]
 800c332:	f845 c003 	str.w	ip, [r5, r3]
 800c336:	9b03      	ldr	r3, [sp, #12]
 800c338:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c33c:	3104      	adds	r1, #4
 800c33e:	f1b9 0f00 	cmp.w	r9, #0
 800c342:	d021      	beq.n	800c388 <__multiply+0x144>
 800c344:	682b      	ldr	r3, [r5, #0]
 800c346:	f104 0c14 	add.w	ip, r4, #20
 800c34a:	46ae      	mov	lr, r5
 800c34c:	f04f 0a00 	mov.w	sl, #0
 800c350:	f8bc b000 	ldrh.w	fp, [ip]
 800c354:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c358:	fb09 770b 	mla	r7, r9, fp, r7
 800c35c:	4457      	add	r7, sl
 800c35e:	b29b      	uxth	r3, r3
 800c360:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c364:	f84e 3b04 	str.w	r3, [lr], #4
 800c368:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c36c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c370:	f8be 3000 	ldrh.w	r3, [lr]
 800c374:	fb09 330a 	mla	r3, r9, sl, r3
 800c378:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c37c:	4562      	cmp	r2, ip
 800c37e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c382:	d8e5      	bhi.n	800c350 <__multiply+0x10c>
 800c384:	9f01      	ldr	r7, [sp, #4]
 800c386:	51eb      	str	r3, [r5, r7]
 800c388:	3504      	adds	r5, #4
 800c38a:	e799      	b.n	800c2c0 <__multiply+0x7c>
 800c38c:	3e01      	subs	r6, #1
 800c38e:	e79b      	b.n	800c2c8 <__multiply+0x84>
 800c390:	0800fea8 	.word	0x0800fea8
 800c394:	0800feb9 	.word	0x0800feb9

0800c398 <__pow5mult>:
 800c398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c39c:	4615      	mov	r5, r2
 800c39e:	f012 0203 	ands.w	r2, r2, #3
 800c3a2:	4607      	mov	r7, r0
 800c3a4:	460e      	mov	r6, r1
 800c3a6:	d007      	beq.n	800c3b8 <__pow5mult+0x20>
 800c3a8:	4c25      	ldr	r4, [pc, #148]	@ (800c440 <__pow5mult+0xa8>)
 800c3aa:	3a01      	subs	r2, #1
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c3b2:	f7ff fe9f 	bl	800c0f4 <__multadd>
 800c3b6:	4606      	mov	r6, r0
 800c3b8:	10ad      	asrs	r5, r5, #2
 800c3ba:	d03d      	beq.n	800c438 <__pow5mult+0xa0>
 800c3bc:	69fc      	ldr	r4, [r7, #28]
 800c3be:	b97c      	cbnz	r4, 800c3e0 <__pow5mult+0x48>
 800c3c0:	2010      	movs	r0, #16
 800c3c2:	f7ff fd7f 	bl	800bec4 <malloc>
 800c3c6:	4602      	mov	r2, r0
 800c3c8:	61f8      	str	r0, [r7, #28]
 800c3ca:	b928      	cbnz	r0, 800c3d8 <__pow5mult+0x40>
 800c3cc:	4b1d      	ldr	r3, [pc, #116]	@ (800c444 <__pow5mult+0xac>)
 800c3ce:	481e      	ldr	r0, [pc, #120]	@ (800c448 <__pow5mult+0xb0>)
 800c3d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c3d4:	f000 fbea 	bl	800cbac <__assert_func>
 800c3d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c3dc:	6004      	str	r4, [r0, #0]
 800c3de:	60c4      	str	r4, [r0, #12]
 800c3e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c3e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c3e8:	b94c      	cbnz	r4, 800c3fe <__pow5mult+0x66>
 800c3ea:	f240 2171 	movw	r1, #625	@ 0x271
 800c3ee:	4638      	mov	r0, r7
 800c3f0:	f7ff ff12 	bl	800c218 <__i2b>
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800c3fa:	4604      	mov	r4, r0
 800c3fc:	6003      	str	r3, [r0, #0]
 800c3fe:	f04f 0900 	mov.w	r9, #0
 800c402:	07eb      	lsls	r3, r5, #31
 800c404:	d50a      	bpl.n	800c41c <__pow5mult+0x84>
 800c406:	4631      	mov	r1, r6
 800c408:	4622      	mov	r2, r4
 800c40a:	4638      	mov	r0, r7
 800c40c:	f7ff ff1a 	bl	800c244 <__multiply>
 800c410:	4631      	mov	r1, r6
 800c412:	4680      	mov	r8, r0
 800c414:	4638      	mov	r0, r7
 800c416:	f7ff fe4b 	bl	800c0b0 <_Bfree>
 800c41a:	4646      	mov	r6, r8
 800c41c:	106d      	asrs	r5, r5, #1
 800c41e:	d00b      	beq.n	800c438 <__pow5mult+0xa0>
 800c420:	6820      	ldr	r0, [r4, #0]
 800c422:	b938      	cbnz	r0, 800c434 <__pow5mult+0x9c>
 800c424:	4622      	mov	r2, r4
 800c426:	4621      	mov	r1, r4
 800c428:	4638      	mov	r0, r7
 800c42a:	f7ff ff0b 	bl	800c244 <__multiply>
 800c42e:	6020      	str	r0, [r4, #0]
 800c430:	f8c0 9000 	str.w	r9, [r0]
 800c434:	4604      	mov	r4, r0
 800c436:	e7e4      	b.n	800c402 <__pow5mult+0x6a>
 800c438:	4630      	mov	r0, r6
 800c43a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c43e:	bf00      	nop
 800c440:	0800ff14 	.word	0x0800ff14
 800c444:	0800fe39 	.word	0x0800fe39
 800c448:	0800feb9 	.word	0x0800feb9

0800c44c <__lshift>:
 800c44c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c450:	460c      	mov	r4, r1
 800c452:	6849      	ldr	r1, [r1, #4]
 800c454:	6923      	ldr	r3, [r4, #16]
 800c456:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c45a:	68a3      	ldr	r3, [r4, #8]
 800c45c:	4607      	mov	r7, r0
 800c45e:	4691      	mov	r9, r2
 800c460:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c464:	f108 0601 	add.w	r6, r8, #1
 800c468:	42b3      	cmp	r3, r6
 800c46a:	db0b      	blt.n	800c484 <__lshift+0x38>
 800c46c:	4638      	mov	r0, r7
 800c46e:	f7ff fddf 	bl	800c030 <_Balloc>
 800c472:	4605      	mov	r5, r0
 800c474:	b948      	cbnz	r0, 800c48a <__lshift+0x3e>
 800c476:	4602      	mov	r2, r0
 800c478:	4b28      	ldr	r3, [pc, #160]	@ (800c51c <__lshift+0xd0>)
 800c47a:	4829      	ldr	r0, [pc, #164]	@ (800c520 <__lshift+0xd4>)
 800c47c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c480:	f000 fb94 	bl	800cbac <__assert_func>
 800c484:	3101      	adds	r1, #1
 800c486:	005b      	lsls	r3, r3, #1
 800c488:	e7ee      	b.n	800c468 <__lshift+0x1c>
 800c48a:	2300      	movs	r3, #0
 800c48c:	f100 0114 	add.w	r1, r0, #20
 800c490:	f100 0210 	add.w	r2, r0, #16
 800c494:	4618      	mov	r0, r3
 800c496:	4553      	cmp	r3, sl
 800c498:	db33      	blt.n	800c502 <__lshift+0xb6>
 800c49a:	6920      	ldr	r0, [r4, #16]
 800c49c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c4a0:	f104 0314 	add.w	r3, r4, #20
 800c4a4:	f019 091f 	ands.w	r9, r9, #31
 800c4a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c4ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c4b0:	d02b      	beq.n	800c50a <__lshift+0xbe>
 800c4b2:	f1c9 0e20 	rsb	lr, r9, #32
 800c4b6:	468a      	mov	sl, r1
 800c4b8:	2200      	movs	r2, #0
 800c4ba:	6818      	ldr	r0, [r3, #0]
 800c4bc:	fa00 f009 	lsl.w	r0, r0, r9
 800c4c0:	4310      	orrs	r0, r2
 800c4c2:	f84a 0b04 	str.w	r0, [sl], #4
 800c4c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4ca:	459c      	cmp	ip, r3
 800c4cc:	fa22 f20e 	lsr.w	r2, r2, lr
 800c4d0:	d8f3      	bhi.n	800c4ba <__lshift+0x6e>
 800c4d2:	ebac 0304 	sub.w	r3, ip, r4
 800c4d6:	3b15      	subs	r3, #21
 800c4d8:	f023 0303 	bic.w	r3, r3, #3
 800c4dc:	3304      	adds	r3, #4
 800c4de:	f104 0015 	add.w	r0, r4, #21
 800c4e2:	4584      	cmp	ip, r0
 800c4e4:	bf38      	it	cc
 800c4e6:	2304      	movcc	r3, #4
 800c4e8:	50ca      	str	r2, [r1, r3]
 800c4ea:	b10a      	cbz	r2, 800c4f0 <__lshift+0xa4>
 800c4ec:	f108 0602 	add.w	r6, r8, #2
 800c4f0:	3e01      	subs	r6, #1
 800c4f2:	4638      	mov	r0, r7
 800c4f4:	612e      	str	r6, [r5, #16]
 800c4f6:	4621      	mov	r1, r4
 800c4f8:	f7ff fdda 	bl	800c0b0 <_Bfree>
 800c4fc:	4628      	mov	r0, r5
 800c4fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c502:	f842 0f04 	str.w	r0, [r2, #4]!
 800c506:	3301      	adds	r3, #1
 800c508:	e7c5      	b.n	800c496 <__lshift+0x4a>
 800c50a:	3904      	subs	r1, #4
 800c50c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c510:	f841 2f04 	str.w	r2, [r1, #4]!
 800c514:	459c      	cmp	ip, r3
 800c516:	d8f9      	bhi.n	800c50c <__lshift+0xc0>
 800c518:	e7ea      	b.n	800c4f0 <__lshift+0xa4>
 800c51a:	bf00      	nop
 800c51c:	0800fea8 	.word	0x0800fea8
 800c520:	0800feb9 	.word	0x0800feb9

0800c524 <__mcmp>:
 800c524:	690a      	ldr	r2, [r1, #16]
 800c526:	4603      	mov	r3, r0
 800c528:	6900      	ldr	r0, [r0, #16]
 800c52a:	1a80      	subs	r0, r0, r2
 800c52c:	b530      	push	{r4, r5, lr}
 800c52e:	d10e      	bne.n	800c54e <__mcmp+0x2a>
 800c530:	3314      	adds	r3, #20
 800c532:	3114      	adds	r1, #20
 800c534:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c538:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c53c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c540:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c544:	4295      	cmp	r5, r2
 800c546:	d003      	beq.n	800c550 <__mcmp+0x2c>
 800c548:	d205      	bcs.n	800c556 <__mcmp+0x32>
 800c54a:	f04f 30ff 	mov.w	r0, #4294967295
 800c54e:	bd30      	pop	{r4, r5, pc}
 800c550:	42a3      	cmp	r3, r4
 800c552:	d3f3      	bcc.n	800c53c <__mcmp+0x18>
 800c554:	e7fb      	b.n	800c54e <__mcmp+0x2a>
 800c556:	2001      	movs	r0, #1
 800c558:	e7f9      	b.n	800c54e <__mcmp+0x2a>
	...

0800c55c <__mdiff>:
 800c55c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c560:	4689      	mov	r9, r1
 800c562:	4606      	mov	r6, r0
 800c564:	4611      	mov	r1, r2
 800c566:	4648      	mov	r0, r9
 800c568:	4614      	mov	r4, r2
 800c56a:	f7ff ffdb 	bl	800c524 <__mcmp>
 800c56e:	1e05      	subs	r5, r0, #0
 800c570:	d112      	bne.n	800c598 <__mdiff+0x3c>
 800c572:	4629      	mov	r1, r5
 800c574:	4630      	mov	r0, r6
 800c576:	f7ff fd5b 	bl	800c030 <_Balloc>
 800c57a:	4602      	mov	r2, r0
 800c57c:	b928      	cbnz	r0, 800c58a <__mdiff+0x2e>
 800c57e:	4b3f      	ldr	r3, [pc, #252]	@ (800c67c <__mdiff+0x120>)
 800c580:	f240 2137 	movw	r1, #567	@ 0x237
 800c584:	483e      	ldr	r0, [pc, #248]	@ (800c680 <__mdiff+0x124>)
 800c586:	f000 fb11 	bl	800cbac <__assert_func>
 800c58a:	2301      	movs	r3, #1
 800c58c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c590:	4610      	mov	r0, r2
 800c592:	b003      	add	sp, #12
 800c594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c598:	bfbc      	itt	lt
 800c59a:	464b      	movlt	r3, r9
 800c59c:	46a1      	movlt	r9, r4
 800c59e:	4630      	mov	r0, r6
 800c5a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c5a4:	bfba      	itte	lt
 800c5a6:	461c      	movlt	r4, r3
 800c5a8:	2501      	movlt	r5, #1
 800c5aa:	2500      	movge	r5, #0
 800c5ac:	f7ff fd40 	bl	800c030 <_Balloc>
 800c5b0:	4602      	mov	r2, r0
 800c5b2:	b918      	cbnz	r0, 800c5bc <__mdiff+0x60>
 800c5b4:	4b31      	ldr	r3, [pc, #196]	@ (800c67c <__mdiff+0x120>)
 800c5b6:	f240 2145 	movw	r1, #581	@ 0x245
 800c5ba:	e7e3      	b.n	800c584 <__mdiff+0x28>
 800c5bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c5c0:	6926      	ldr	r6, [r4, #16]
 800c5c2:	60c5      	str	r5, [r0, #12]
 800c5c4:	f109 0310 	add.w	r3, r9, #16
 800c5c8:	f109 0514 	add.w	r5, r9, #20
 800c5cc:	f104 0e14 	add.w	lr, r4, #20
 800c5d0:	f100 0b14 	add.w	fp, r0, #20
 800c5d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c5d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c5dc:	9301      	str	r3, [sp, #4]
 800c5de:	46d9      	mov	r9, fp
 800c5e0:	f04f 0c00 	mov.w	ip, #0
 800c5e4:	9b01      	ldr	r3, [sp, #4]
 800c5e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c5ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c5ee:	9301      	str	r3, [sp, #4]
 800c5f0:	fa1f f38a 	uxth.w	r3, sl
 800c5f4:	4619      	mov	r1, r3
 800c5f6:	b283      	uxth	r3, r0
 800c5f8:	1acb      	subs	r3, r1, r3
 800c5fa:	0c00      	lsrs	r0, r0, #16
 800c5fc:	4463      	add	r3, ip
 800c5fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c602:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c606:	b29b      	uxth	r3, r3
 800c608:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c60c:	4576      	cmp	r6, lr
 800c60e:	f849 3b04 	str.w	r3, [r9], #4
 800c612:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c616:	d8e5      	bhi.n	800c5e4 <__mdiff+0x88>
 800c618:	1b33      	subs	r3, r6, r4
 800c61a:	3b15      	subs	r3, #21
 800c61c:	f023 0303 	bic.w	r3, r3, #3
 800c620:	3415      	adds	r4, #21
 800c622:	3304      	adds	r3, #4
 800c624:	42a6      	cmp	r6, r4
 800c626:	bf38      	it	cc
 800c628:	2304      	movcc	r3, #4
 800c62a:	441d      	add	r5, r3
 800c62c:	445b      	add	r3, fp
 800c62e:	461e      	mov	r6, r3
 800c630:	462c      	mov	r4, r5
 800c632:	4544      	cmp	r4, r8
 800c634:	d30e      	bcc.n	800c654 <__mdiff+0xf8>
 800c636:	f108 0103 	add.w	r1, r8, #3
 800c63a:	1b49      	subs	r1, r1, r5
 800c63c:	f021 0103 	bic.w	r1, r1, #3
 800c640:	3d03      	subs	r5, #3
 800c642:	45a8      	cmp	r8, r5
 800c644:	bf38      	it	cc
 800c646:	2100      	movcc	r1, #0
 800c648:	440b      	add	r3, r1
 800c64a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c64e:	b191      	cbz	r1, 800c676 <__mdiff+0x11a>
 800c650:	6117      	str	r7, [r2, #16]
 800c652:	e79d      	b.n	800c590 <__mdiff+0x34>
 800c654:	f854 1b04 	ldr.w	r1, [r4], #4
 800c658:	46e6      	mov	lr, ip
 800c65a:	0c08      	lsrs	r0, r1, #16
 800c65c:	fa1c fc81 	uxtah	ip, ip, r1
 800c660:	4471      	add	r1, lr
 800c662:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c666:	b289      	uxth	r1, r1
 800c668:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c66c:	f846 1b04 	str.w	r1, [r6], #4
 800c670:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c674:	e7dd      	b.n	800c632 <__mdiff+0xd6>
 800c676:	3f01      	subs	r7, #1
 800c678:	e7e7      	b.n	800c64a <__mdiff+0xee>
 800c67a:	bf00      	nop
 800c67c:	0800fea8 	.word	0x0800fea8
 800c680:	0800feb9 	.word	0x0800feb9

0800c684 <__d2b>:
 800c684:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c688:	460f      	mov	r7, r1
 800c68a:	2101      	movs	r1, #1
 800c68c:	ec59 8b10 	vmov	r8, r9, d0
 800c690:	4616      	mov	r6, r2
 800c692:	f7ff fccd 	bl	800c030 <_Balloc>
 800c696:	4604      	mov	r4, r0
 800c698:	b930      	cbnz	r0, 800c6a8 <__d2b+0x24>
 800c69a:	4602      	mov	r2, r0
 800c69c:	4b23      	ldr	r3, [pc, #140]	@ (800c72c <__d2b+0xa8>)
 800c69e:	4824      	ldr	r0, [pc, #144]	@ (800c730 <__d2b+0xac>)
 800c6a0:	f240 310f 	movw	r1, #783	@ 0x30f
 800c6a4:	f000 fa82 	bl	800cbac <__assert_func>
 800c6a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c6ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c6b0:	b10d      	cbz	r5, 800c6b6 <__d2b+0x32>
 800c6b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c6b6:	9301      	str	r3, [sp, #4]
 800c6b8:	f1b8 0300 	subs.w	r3, r8, #0
 800c6bc:	d023      	beq.n	800c706 <__d2b+0x82>
 800c6be:	4668      	mov	r0, sp
 800c6c0:	9300      	str	r3, [sp, #0]
 800c6c2:	f7ff fd7c 	bl	800c1be <__lo0bits>
 800c6c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c6ca:	b1d0      	cbz	r0, 800c702 <__d2b+0x7e>
 800c6cc:	f1c0 0320 	rsb	r3, r0, #32
 800c6d0:	fa02 f303 	lsl.w	r3, r2, r3
 800c6d4:	430b      	orrs	r3, r1
 800c6d6:	40c2      	lsrs	r2, r0
 800c6d8:	6163      	str	r3, [r4, #20]
 800c6da:	9201      	str	r2, [sp, #4]
 800c6dc:	9b01      	ldr	r3, [sp, #4]
 800c6de:	61a3      	str	r3, [r4, #24]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	bf0c      	ite	eq
 800c6e4:	2201      	moveq	r2, #1
 800c6e6:	2202      	movne	r2, #2
 800c6e8:	6122      	str	r2, [r4, #16]
 800c6ea:	b1a5      	cbz	r5, 800c716 <__d2b+0x92>
 800c6ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c6f0:	4405      	add	r5, r0
 800c6f2:	603d      	str	r5, [r7, #0]
 800c6f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c6f8:	6030      	str	r0, [r6, #0]
 800c6fa:	4620      	mov	r0, r4
 800c6fc:	b003      	add	sp, #12
 800c6fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c702:	6161      	str	r1, [r4, #20]
 800c704:	e7ea      	b.n	800c6dc <__d2b+0x58>
 800c706:	a801      	add	r0, sp, #4
 800c708:	f7ff fd59 	bl	800c1be <__lo0bits>
 800c70c:	9b01      	ldr	r3, [sp, #4]
 800c70e:	6163      	str	r3, [r4, #20]
 800c710:	3020      	adds	r0, #32
 800c712:	2201      	movs	r2, #1
 800c714:	e7e8      	b.n	800c6e8 <__d2b+0x64>
 800c716:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c71a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c71e:	6038      	str	r0, [r7, #0]
 800c720:	6918      	ldr	r0, [r3, #16]
 800c722:	f7ff fd2d 	bl	800c180 <__hi0bits>
 800c726:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c72a:	e7e5      	b.n	800c6f8 <__d2b+0x74>
 800c72c:	0800fea8 	.word	0x0800fea8
 800c730:	0800feb9 	.word	0x0800feb9

0800c734 <__ssputs_r>:
 800c734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c738:	688e      	ldr	r6, [r1, #8]
 800c73a:	461f      	mov	r7, r3
 800c73c:	42be      	cmp	r6, r7
 800c73e:	680b      	ldr	r3, [r1, #0]
 800c740:	4682      	mov	sl, r0
 800c742:	460c      	mov	r4, r1
 800c744:	4690      	mov	r8, r2
 800c746:	d82d      	bhi.n	800c7a4 <__ssputs_r+0x70>
 800c748:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c74c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c750:	d026      	beq.n	800c7a0 <__ssputs_r+0x6c>
 800c752:	6965      	ldr	r5, [r4, #20]
 800c754:	6909      	ldr	r1, [r1, #16]
 800c756:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c75a:	eba3 0901 	sub.w	r9, r3, r1
 800c75e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c762:	1c7b      	adds	r3, r7, #1
 800c764:	444b      	add	r3, r9
 800c766:	106d      	asrs	r5, r5, #1
 800c768:	429d      	cmp	r5, r3
 800c76a:	bf38      	it	cc
 800c76c:	461d      	movcc	r5, r3
 800c76e:	0553      	lsls	r3, r2, #21
 800c770:	d527      	bpl.n	800c7c2 <__ssputs_r+0x8e>
 800c772:	4629      	mov	r1, r5
 800c774:	f7ff fbd0 	bl	800bf18 <_malloc_r>
 800c778:	4606      	mov	r6, r0
 800c77a:	b360      	cbz	r0, 800c7d6 <__ssputs_r+0xa2>
 800c77c:	6921      	ldr	r1, [r4, #16]
 800c77e:	464a      	mov	r2, r9
 800c780:	f000 fa06 	bl	800cb90 <memcpy>
 800c784:	89a3      	ldrh	r3, [r4, #12]
 800c786:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c78a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c78e:	81a3      	strh	r3, [r4, #12]
 800c790:	6126      	str	r6, [r4, #16]
 800c792:	6165      	str	r5, [r4, #20]
 800c794:	444e      	add	r6, r9
 800c796:	eba5 0509 	sub.w	r5, r5, r9
 800c79a:	6026      	str	r6, [r4, #0]
 800c79c:	60a5      	str	r5, [r4, #8]
 800c79e:	463e      	mov	r6, r7
 800c7a0:	42be      	cmp	r6, r7
 800c7a2:	d900      	bls.n	800c7a6 <__ssputs_r+0x72>
 800c7a4:	463e      	mov	r6, r7
 800c7a6:	6820      	ldr	r0, [r4, #0]
 800c7a8:	4632      	mov	r2, r6
 800c7aa:	4641      	mov	r1, r8
 800c7ac:	f000 f9c6 	bl	800cb3c <memmove>
 800c7b0:	68a3      	ldr	r3, [r4, #8]
 800c7b2:	1b9b      	subs	r3, r3, r6
 800c7b4:	60a3      	str	r3, [r4, #8]
 800c7b6:	6823      	ldr	r3, [r4, #0]
 800c7b8:	4433      	add	r3, r6
 800c7ba:	6023      	str	r3, [r4, #0]
 800c7bc:	2000      	movs	r0, #0
 800c7be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7c2:	462a      	mov	r2, r5
 800c7c4:	f000 fa36 	bl	800cc34 <_realloc_r>
 800c7c8:	4606      	mov	r6, r0
 800c7ca:	2800      	cmp	r0, #0
 800c7cc:	d1e0      	bne.n	800c790 <__ssputs_r+0x5c>
 800c7ce:	6921      	ldr	r1, [r4, #16]
 800c7d0:	4650      	mov	r0, sl
 800c7d2:	f7ff fb2d 	bl	800be30 <_free_r>
 800c7d6:	230c      	movs	r3, #12
 800c7d8:	f8ca 3000 	str.w	r3, [sl]
 800c7dc:	89a3      	ldrh	r3, [r4, #12]
 800c7de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7e2:	81a3      	strh	r3, [r4, #12]
 800c7e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c7e8:	e7e9      	b.n	800c7be <__ssputs_r+0x8a>
	...

0800c7ec <_svfiprintf_r>:
 800c7ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7f0:	4698      	mov	r8, r3
 800c7f2:	898b      	ldrh	r3, [r1, #12]
 800c7f4:	061b      	lsls	r3, r3, #24
 800c7f6:	b09d      	sub	sp, #116	@ 0x74
 800c7f8:	4607      	mov	r7, r0
 800c7fa:	460d      	mov	r5, r1
 800c7fc:	4614      	mov	r4, r2
 800c7fe:	d510      	bpl.n	800c822 <_svfiprintf_r+0x36>
 800c800:	690b      	ldr	r3, [r1, #16]
 800c802:	b973      	cbnz	r3, 800c822 <_svfiprintf_r+0x36>
 800c804:	2140      	movs	r1, #64	@ 0x40
 800c806:	f7ff fb87 	bl	800bf18 <_malloc_r>
 800c80a:	6028      	str	r0, [r5, #0]
 800c80c:	6128      	str	r0, [r5, #16]
 800c80e:	b930      	cbnz	r0, 800c81e <_svfiprintf_r+0x32>
 800c810:	230c      	movs	r3, #12
 800c812:	603b      	str	r3, [r7, #0]
 800c814:	f04f 30ff 	mov.w	r0, #4294967295
 800c818:	b01d      	add	sp, #116	@ 0x74
 800c81a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c81e:	2340      	movs	r3, #64	@ 0x40
 800c820:	616b      	str	r3, [r5, #20]
 800c822:	2300      	movs	r3, #0
 800c824:	9309      	str	r3, [sp, #36]	@ 0x24
 800c826:	2320      	movs	r3, #32
 800c828:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c82c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c830:	2330      	movs	r3, #48	@ 0x30
 800c832:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c9d0 <_svfiprintf_r+0x1e4>
 800c836:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c83a:	f04f 0901 	mov.w	r9, #1
 800c83e:	4623      	mov	r3, r4
 800c840:	469a      	mov	sl, r3
 800c842:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c846:	b10a      	cbz	r2, 800c84c <_svfiprintf_r+0x60>
 800c848:	2a25      	cmp	r2, #37	@ 0x25
 800c84a:	d1f9      	bne.n	800c840 <_svfiprintf_r+0x54>
 800c84c:	ebba 0b04 	subs.w	fp, sl, r4
 800c850:	d00b      	beq.n	800c86a <_svfiprintf_r+0x7e>
 800c852:	465b      	mov	r3, fp
 800c854:	4622      	mov	r2, r4
 800c856:	4629      	mov	r1, r5
 800c858:	4638      	mov	r0, r7
 800c85a:	f7ff ff6b 	bl	800c734 <__ssputs_r>
 800c85e:	3001      	adds	r0, #1
 800c860:	f000 80a7 	beq.w	800c9b2 <_svfiprintf_r+0x1c6>
 800c864:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c866:	445a      	add	r2, fp
 800c868:	9209      	str	r2, [sp, #36]	@ 0x24
 800c86a:	f89a 3000 	ldrb.w	r3, [sl]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	f000 809f 	beq.w	800c9b2 <_svfiprintf_r+0x1c6>
 800c874:	2300      	movs	r3, #0
 800c876:	f04f 32ff 	mov.w	r2, #4294967295
 800c87a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c87e:	f10a 0a01 	add.w	sl, sl, #1
 800c882:	9304      	str	r3, [sp, #16]
 800c884:	9307      	str	r3, [sp, #28]
 800c886:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c88a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c88c:	4654      	mov	r4, sl
 800c88e:	2205      	movs	r2, #5
 800c890:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c894:	484e      	ldr	r0, [pc, #312]	@ (800c9d0 <_svfiprintf_r+0x1e4>)
 800c896:	f7f3 fcbb 	bl	8000210 <memchr>
 800c89a:	9a04      	ldr	r2, [sp, #16]
 800c89c:	b9d8      	cbnz	r0, 800c8d6 <_svfiprintf_r+0xea>
 800c89e:	06d0      	lsls	r0, r2, #27
 800c8a0:	bf44      	itt	mi
 800c8a2:	2320      	movmi	r3, #32
 800c8a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8a8:	0711      	lsls	r1, r2, #28
 800c8aa:	bf44      	itt	mi
 800c8ac:	232b      	movmi	r3, #43	@ 0x2b
 800c8ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8b2:	f89a 3000 	ldrb.w	r3, [sl]
 800c8b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8b8:	d015      	beq.n	800c8e6 <_svfiprintf_r+0xfa>
 800c8ba:	9a07      	ldr	r2, [sp, #28]
 800c8bc:	4654      	mov	r4, sl
 800c8be:	2000      	movs	r0, #0
 800c8c0:	f04f 0c0a 	mov.w	ip, #10
 800c8c4:	4621      	mov	r1, r4
 800c8c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8ca:	3b30      	subs	r3, #48	@ 0x30
 800c8cc:	2b09      	cmp	r3, #9
 800c8ce:	d94b      	bls.n	800c968 <_svfiprintf_r+0x17c>
 800c8d0:	b1b0      	cbz	r0, 800c900 <_svfiprintf_r+0x114>
 800c8d2:	9207      	str	r2, [sp, #28]
 800c8d4:	e014      	b.n	800c900 <_svfiprintf_r+0x114>
 800c8d6:	eba0 0308 	sub.w	r3, r0, r8
 800c8da:	fa09 f303 	lsl.w	r3, r9, r3
 800c8de:	4313      	orrs	r3, r2
 800c8e0:	9304      	str	r3, [sp, #16]
 800c8e2:	46a2      	mov	sl, r4
 800c8e4:	e7d2      	b.n	800c88c <_svfiprintf_r+0xa0>
 800c8e6:	9b03      	ldr	r3, [sp, #12]
 800c8e8:	1d19      	adds	r1, r3, #4
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	9103      	str	r1, [sp, #12]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	bfbb      	ittet	lt
 800c8f2:	425b      	neglt	r3, r3
 800c8f4:	f042 0202 	orrlt.w	r2, r2, #2
 800c8f8:	9307      	strge	r3, [sp, #28]
 800c8fa:	9307      	strlt	r3, [sp, #28]
 800c8fc:	bfb8      	it	lt
 800c8fe:	9204      	strlt	r2, [sp, #16]
 800c900:	7823      	ldrb	r3, [r4, #0]
 800c902:	2b2e      	cmp	r3, #46	@ 0x2e
 800c904:	d10a      	bne.n	800c91c <_svfiprintf_r+0x130>
 800c906:	7863      	ldrb	r3, [r4, #1]
 800c908:	2b2a      	cmp	r3, #42	@ 0x2a
 800c90a:	d132      	bne.n	800c972 <_svfiprintf_r+0x186>
 800c90c:	9b03      	ldr	r3, [sp, #12]
 800c90e:	1d1a      	adds	r2, r3, #4
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	9203      	str	r2, [sp, #12]
 800c914:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c918:	3402      	adds	r4, #2
 800c91a:	9305      	str	r3, [sp, #20]
 800c91c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c9e0 <_svfiprintf_r+0x1f4>
 800c920:	7821      	ldrb	r1, [r4, #0]
 800c922:	2203      	movs	r2, #3
 800c924:	4650      	mov	r0, sl
 800c926:	f7f3 fc73 	bl	8000210 <memchr>
 800c92a:	b138      	cbz	r0, 800c93c <_svfiprintf_r+0x150>
 800c92c:	9b04      	ldr	r3, [sp, #16]
 800c92e:	eba0 000a 	sub.w	r0, r0, sl
 800c932:	2240      	movs	r2, #64	@ 0x40
 800c934:	4082      	lsls	r2, r0
 800c936:	4313      	orrs	r3, r2
 800c938:	3401      	adds	r4, #1
 800c93a:	9304      	str	r3, [sp, #16]
 800c93c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c940:	4824      	ldr	r0, [pc, #144]	@ (800c9d4 <_svfiprintf_r+0x1e8>)
 800c942:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c946:	2206      	movs	r2, #6
 800c948:	f7f3 fc62 	bl	8000210 <memchr>
 800c94c:	2800      	cmp	r0, #0
 800c94e:	d036      	beq.n	800c9be <_svfiprintf_r+0x1d2>
 800c950:	4b21      	ldr	r3, [pc, #132]	@ (800c9d8 <_svfiprintf_r+0x1ec>)
 800c952:	bb1b      	cbnz	r3, 800c99c <_svfiprintf_r+0x1b0>
 800c954:	9b03      	ldr	r3, [sp, #12]
 800c956:	3307      	adds	r3, #7
 800c958:	f023 0307 	bic.w	r3, r3, #7
 800c95c:	3308      	adds	r3, #8
 800c95e:	9303      	str	r3, [sp, #12]
 800c960:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c962:	4433      	add	r3, r6
 800c964:	9309      	str	r3, [sp, #36]	@ 0x24
 800c966:	e76a      	b.n	800c83e <_svfiprintf_r+0x52>
 800c968:	fb0c 3202 	mla	r2, ip, r2, r3
 800c96c:	460c      	mov	r4, r1
 800c96e:	2001      	movs	r0, #1
 800c970:	e7a8      	b.n	800c8c4 <_svfiprintf_r+0xd8>
 800c972:	2300      	movs	r3, #0
 800c974:	3401      	adds	r4, #1
 800c976:	9305      	str	r3, [sp, #20]
 800c978:	4619      	mov	r1, r3
 800c97a:	f04f 0c0a 	mov.w	ip, #10
 800c97e:	4620      	mov	r0, r4
 800c980:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c984:	3a30      	subs	r2, #48	@ 0x30
 800c986:	2a09      	cmp	r2, #9
 800c988:	d903      	bls.n	800c992 <_svfiprintf_r+0x1a6>
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d0c6      	beq.n	800c91c <_svfiprintf_r+0x130>
 800c98e:	9105      	str	r1, [sp, #20]
 800c990:	e7c4      	b.n	800c91c <_svfiprintf_r+0x130>
 800c992:	fb0c 2101 	mla	r1, ip, r1, r2
 800c996:	4604      	mov	r4, r0
 800c998:	2301      	movs	r3, #1
 800c99a:	e7f0      	b.n	800c97e <_svfiprintf_r+0x192>
 800c99c:	ab03      	add	r3, sp, #12
 800c99e:	9300      	str	r3, [sp, #0]
 800c9a0:	462a      	mov	r2, r5
 800c9a2:	4b0e      	ldr	r3, [pc, #56]	@ (800c9dc <_svfiprintf_r+0x1f0>)
 800c9a4:	a904      	add	r1, sp, #16
 800c9a6:	4638      	mov	r0, r7
 800c9a8:	f7fd fe98 	bl	800a6dc <_printf_float>
 800c9ac:	1c42      	adds	r2, r0, #1
 800c9ae:	4606      	mov	r6, r0
 800c9b0:	d1d6      	bne.n	800c960 <_svfiprintf_r+0x174>
 800c9b2:	89ab      	ldrh	r3, [r5, #12]
 800c9b4:	065b      	lsls	r3, r3, #25
 800c9b6:	f53f af2d 	bmi.w	800c814 <_svfiprintf_r+0x28>
 800c9ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c9bc:	e72c      	b.n	800c818 <_svfiprintf_r+0x2c>
 800c9be:	ab03      	add	r3, sp, #12
 800c9c0:	9300      	str	r3, [sp, #0]
 800c9c2:	462a      	mov	r2, r5
 800c9c4:	4b05      	ldr	r3, [pc, #20]	@ (800c9dc <_svfiprintf_r+0x1f0>)
 800c9c6:	a904      	add	r1, sp, #16
 800c9c8:	4638      	mov	r0, r7
 800c9ca:	f7fe f91f 	bl	800ac0c <_printf_i>
 800c9ce:	e7ed      	b.n	800c9ac <_svfiprintf_r+0x1c0>
 800c9d0:	08010010 	.word	0x08010010
 800c9d4:	0801001a 	.word	0x0801001a
 800c9d8:	0800a6dd 	.word	0x0800a6dd
 800c9dc:	0800c735 	.word	0x0800c735
 800c9e0:	08010016 	.word	0x08010016

0800c9e4 <__sflush_r>:
 800c9e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c9e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9ec:	0716      	lsls	r6, r2, #28
 800c9ee:	4605      	mov	r5, r0
 800c9f0:	460c      	mov	r4, r1
 800c9f2:	d454      	bmi.n	800ca9e <__sflush_r+0xba>
 800c9f4:	684b      	ldr	r3, [r1, #4]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	dc02      	bgt.n	800ca00 <__sflush_r+0x1c>
 800c9fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	dd48      	ble.n	800ca92 <__sflush_r+0xae>
 800ca00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca02:	2e00      	cmp	r6, #0
 800ca04:	d045      	beq.n	800ca92 <__sflush_r+0xae>
 800ca06:	2300      	movs	r3, #0
 800ca08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ca0c:	682f      	ldr	r7, [r5, #0]
 800ca0e:	6a21      	ldr	r1, [r4, #32]
 800ca10:	602b      	str	r3, [r5, #0]
 800ca12:	d030      	beq.n	800ca76 <__sflush_r+0x92>
 800ca14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ca16:	89a3      	ldrh	r3, [r4, #12]
 800ca18:	0759      	lsls	r1, r3, #29
 800ca1a:	d505      	bpl.n	800ca28 <__sflush_r+0x44>
 800ca1c:	6863      	ldr	r3, [r4, #4]
 800ca1e:	1ad2      	subs	r2, r2, r3
 800ca20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca22:	b10b      	cbz	r3, 800ca28 <__sflush_r+0x44>
 800ca24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ca26:	1ad2      	subs	r2, r2, r3
 800ca28:	2300      	movs	r3, #0
 800ca2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca2c:	6a21      	ldr	r1, [r4, #32]
 800ca2e:	4628      	mov	r0, r5
 800ca30:	47b0      	blx	r6
 800ca32:	1c43      	adds	r3, r0, #1
 800ca34:	89a3      	ldrh	r3, [r4, #12]
 800ca36:	d106      	bne.n	800ca46 <__sflush_r+0x62>
 800ca38:	6829      	ldr	r1, [r5, #0]
 800ca3a:	291d      	cmp	r1, #29
 800ca3c:	d82b      	bhi.n	800ca96 <__sflush_r+0xb2>
 800ca3e:	4a2a      	ldr	r2, [pc, #168]	@ (800cae8 <__sflush_r+0x104>)
 800ca40:	410a      	asrs	r2, r1
 800ca42:	07d6      	lsls	r6, r2, #31
 800ca44:	d427      	bmi.n	800ca96 <__sflush_r+0xb2>
 800ca46:	2200      	movs	r2, #0
 800ca48:	6062      	str	r2, [r4, #4]
 800ca4a:	04d9      	lsls	r1, r3, #19
 800ca4c:	6922      	ldr	r2, [r4, #16]
 800ca4e:	6022      	str	r2, [r4, #0]
 800ca50:	d504      	bpl.n	800ca5c <__sflush_r+0x78>
 800ca52:	1c42      	adds	r2, r0, #1
 800ca54:	d101      	bne.n	800ca5a <__sflush_r+0x76>
 800ca56:	682b      	ldr	r3, [r5, #0]
 800ca58:	b903      	cbnz	r3, 800ca5c <__sflush_r+0x78>
 800ca5a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ca5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ca5e:	602f      	str	r7, [r5, #0]
 800ca60:	b1b9      	cbz	r1, 800ca92 <__sflush_r+0xae>
 800ca62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ca66:	4299      	cmp	r1, r3
 800ca68:	d002      	beq.n	800ca70 <__sflush_r+0x8c>
 800ca6a:	4628      	mov	r0, r5
 800ca6c:	f7ff f9e0 	bl	800be30 <_free_r>
 800ca70:	2300      	movs	r3, #0
 800ca72:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca74:	e00d      	b.n	800ca92 <__sflush_r+0xae>
 800ca76:	2301      	movs	r3, #1
 800ca78:	4628      	mov	r0, r5
 800ca7a:	47b0      	blx	r6
 800ca7c:	4602      	mov	r2, r0
 800ca7e:	1c50      	adds	r0, r2, #1
 800ca80:	d1c9      	bne.n	800ca16 <__sflush_r+0x32>
 800ca82:	682b      	ldr	r3, [r5, #0]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d0c6      	beq.n	800ca16 <__sflush_r+0x32>
 800ca88:	2b1d      	cmp	r3, #29
 800ca8a:	d001      	beq.n	800ca90 <__sflush_r+0xac>
 800ca8c:	2b16      	cmp	r3, #22
 800ca8e:	d11e      	bne.n	800cace <__sflush_r+0xea>
 800ca90:	602f      	str	r7, [r5, #0]
 800ca92:	2000      	movs	r0, #0
 800ca94:	e022      	b.n	800cadc <__sflush_r+0xf8>
 800ca96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca9a:	b21b      	sxth	r3, r3
 800ca9c:	e01b      	b.n	800cad6 <__sflush_r+0xf2>
 800ca9e:	690f      	ldr	r7, [r1, #16]
 800caa0:	2f00      	cmp	r7, #0
 800caa2:	d0f6      	beq.n	800ca92 <__sflush_r+0xae>
 800caa4:	0793      	lsls	r3, r2, #30
 800caa6:	680e      	ldr	r6, [r1, #0]
 800caa8:	bf08      	it	eq
 800caaa:	694b      	ldreq	r3, [r1, #20]
 800caac:	600f      	str	r7, [r1, #0]
 800caae:	bf18      	it	ne
 800cab0:	2300      	movne	r3, #0
 800cab2:	eba6 0807 	sub.w	r8, r6, r7
 800cab6:	608b      	str	r3, [r1, #8]
 800cab8:	f1b8 0f00 	cmp.w	r8, #0
 800cabc:	dde9      	ble.n	800ca92 <__sflush_r+0xae>
 800cabe:	6a21      	ldr	r1, [r4, #32]
 800cac0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cac2:	4643      	mov	r3, r8
 800cac4:	463a      	mov	r2, r7
 800cac6:	4628      	mov	r0, r5
 800cac8:	47b0      	blx	r6
 800caca:	2800      	cmp	r0, #0
 800cacc:	dc08      	bgt.n	800cae0 <__sflush_r+0xfc>
 800cace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cad2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cad6:	81a3      	strh	r3, [r4, #12]
 800cad8:	f04f 30ff 	mov.w	r0, #4294967295
 800cadc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cae0:	4407      	add	r7, r0
 800cae2:	eba8 0800 	sub.w	r8, r8, r0
 800cae6:	e7e7      	b.n	800cab8 <__sflush_r+0xd4>
 800cae8:	dfbffffe 	.word	0xdfbffffe

0800caec <_fflush_r>:
 800caec:	b538      	push	{r3, r4, r5, lr}
 800caee:	690b      	ldr	r3, [r1, #16]
 800caf0:	4605      	mov	r5, r0
 800caf2:	460c      	mov	r4, r1
 800caf4:	b913      	cbnz	r3, 800cafc <_fflush_r+0x10>
 800caf6:	2500      	movs	r5, #0
 800caf8:	4628      	mov	r0, r5
 800cafa:	bd38      	pop	{r3, r4, r5, pc}
 800cafc:	b118      	cbz	r0, 800cb06 <_fflush_r+0x1a>
 800cafe:	6a03      	ldr	r3, [r0, #32]
 800cb00:	b90b      	cbnz	r3, 800cb06 <_fflush_r+0x1a>
 800cb02:	f7fe fa2f 	bl	800af64 <__sinit>
 800cb06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d0f3      	beq.n	800caf6 <_fflush_r+0xa>
 800cb0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cb10:	07d0      	lsls	r0, r2, #31
 800cb12:	d404      	bmi.n	800cb1e <_fflush_r+0x32>
 800cb14:	0599      	lsls	r1, r3, #22
 800cb16:	d402      	bmi.n	800cb1e <_fflush_r+0x32>
 800cb18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb1a:	f7fe fb3a 	bl	800b192 <__retarget_lock_acquire_recursive>
 800cb1e:	4628      	mov	r0, r5
 800cb20:	4621      	mov	r1, r4
 800cb22:	f7ff ff5f 	bl	800c9e4 <__sflush_r>
 800cb26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb28:	07da      	lsls	r2, r3, #31
 800cb2a:	4605      	mov	r5, r0
 800cb2c:	d4e4      	bmi.n	800caf8 <_fflush_r+0xc>
 800cb2e:	89a3      	ldrh	r3, [r4, #12]
 800cb30:	059b      	lsls	r3, r3, #22
 800cb32:	d4e1      	bmi.n	800caf8 <_fflush_r+0xc>
 800cb34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb36:	f7fe fb2d 	bl	800b194 <__retarget_lock_release_recursive>
 800cb3a:	e7dd      	b.n	800caf8 <_fflush_r+0xc>

0800cb3c <memmove>:
 800cb3c:	4288      	cmp	r0, r1
 800cb3e:	b510      	push	{r4, lr}
 800cb40:	eb01 0402 	add.w	r4, r1, r2
 800cb44:	d902      	bls.n	800cb4c <memmove+0x10>
 800cb46:	4284      	cmp	r4, r0
 800cb48:	4623      	mov	r3, r4
 800cb4a:	d807      	bhi.n	800cb5c <memmove+0x20>
 800cb4c:	1e43      	subs	r3, r0, #1
 800cb4e:	42a1      	cmp	r1, r4
 800cb50:	d008      	beq.n	800cb64 <memmove+0x28>
 800cb52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cb5a:	e7f8      	b.n	800cb4e <memmove+0x12>
 800cb5c:	4402      	add	r2, r0
 800cb5e:	4601      	mov	r1, r0
 800cb60:	428a      	cmp	r2, r1
 800cb62:	d100      	bne.n	800cb66 <memmove+0x2a>
 800cb64:	bd10      	pop	{r4, pc}
 800cb66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cb6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cb6e:	e7f7      	b.n	800cb60 <memmove+0x24>

0800cb70 <_sbrk_r>:
 800cb70:	b538      	push	{r3, r4, r5, lr}
 800cb72:	4d06      	ldr	r5, [pc, #24]	@ (800cb8c <_sbrk_r+0x1c>)
 800cb74:	2300      	movs	r3, #0
 800cb76:	4604      	mov	r4, r0
 800cb78:	4608      	mov	r0, r1
 800cb7a:	602b      	str	r3, [r5, #0]
 800cb7c:	f7f5 fe44 	bl	8002808 <_sbrk>
 800cb80:	1c43      	adds	r3, r0, #1
 800cb82:	d102      	bne.n	800cb8a <_sbrk_r+0x1a>
 800cb84:	682b      	ldr	r3, [r5, #0]
 800cb86:	b103      	cbz	r3, 800cb8a <_sbrk_r+0x1a>
 800cb88:	6023      	str	r3, [r4, #0]
 800cb8a:	bd38      	pop	{r3, r4, r5, pc}
 800cb8c:	20000c74 	.word	0x20000c74

0800cb90 <memcpy>:
 800cb90:	440a      	add	r2, r1
 800cb92:	4291      	cmp	r1, r2
 800cb94:	f100 33ff 	add.w	r3, r0, #4294967295
 800cb98:	d100      	bne.n	800cb9c <memcpy+0xc>
 800cb9a:	4770      	bx	lr
 800cb9c:	b510      	push	{r4, lr}
 800cb9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cba2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cba6:	4291      	cmp	r1, r2
 800cba8:	d1f9      	bne.n	800cb9e <memcpy+0xe>
 800cbaa:	bd10      	pop	{r4, pc}

0800cbac <__assert_func>:
 800cbac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cbae:	4614      	mov	r4, r2
 800cbb0:	461a      	mov	r2, r3
 800cbb2:	4b09      	ldr	r3, [pc, #36]	@ (800cbd8 <__assert_func+0x2c>)
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	4605      	mov	r5, r0
 800cbb8:	68d8      	ldr	r0, [r3, #12]
 800cbba:	b954      	cbnz	r4, 800cbd2 <__assert_func+0x26>
 800cbbc:	4b07      	ldr	r3, [pc, #28]	@ (800cbdc <__assert_func+0x30>)
 800cbbe:	461c      	mov	r4, r3
 800cbc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cbc4:	9100      	str	r1, [sp, #0]
 800cbc6:	462b      	mov	r3, r5
 800cbc8:	4905      	ldr	r1, [pc, #20]	@ (800cbe0 <__assert_func+0x34>)
 800cbca:	f000 f86f 	bl	800ccac <fiprintf>
 800cbce:	f000 f87f 	bl	800ccd0 <abort>
 800cbd2:	4b04      	ldr	r3, [pc, #16]	@ (800cbe4 <__assert_func+0x38>)
 800cbd4:	e7f4      	b.n	800cbc0 <__assert_func+0x14>
 800cbd6:	bf00      	nop
 800cbd8:	2000005c 	.word	0x2000005c
 800cbdc:	08010066 	.word	0x08010066
 800cbe0:	08010038 	.word	0x08010038
 800cbe4:	0801002b 	.word	0x0801002b

0800cbe8 <_calloc_r>:
 800cbe8:	b570      	push	{r4, r5, r6, lr}
 800cbea:	fba1 5402 	umull	r5, r4, r1, r2
 800cbee:	b93c      	cbnz	r4, 800cc00 <_calloc_r+0x18>
 800cbf0:	4629      	mov	r1, r5
 800cbf2:	f7ff f991 	bl	800bf18 <_malloc_r>
 800cbf6:	4606      	mov	r6, r0
 800cbf8:	b928      	cbnz	r0, 800cc06 <_calloc_r+0x1e>
 800cbfa:	2600      	movs	r6, #0
 800cbfc:	4630      	mov	r0, r6
 800cbfe:	bd70      	pop	{r4, r5, r6, pc}
 800cc00:	220c      	movs	r2, #12
 800cc02:	6002      	str	r2, [r0, #0]
 800cc04:	e7f9      	b.n	800cbfa <_calloc_r+0x12>
 800cc06:	462a      	mov	r2, r5
 800cc08:	4621      	mov	r1, r4
 800cc0a:	f7fe fa44 	bl	800b096 <memset>
 800cc0e:	e7f5      	b.n	800cbfc <_calloc_r+0x14>

0800cc10 <__ascii_mbtowc>:
 800cc10:	b082      	sub	sp, #8
 800cc12:	b901      	cbnz	r1, 800cc16 <__ascii_mbtowc+0x6>
 800cc14:	a901      	add	r1, sp, #4
 800cc16:	b142      	cbz	r2, 800cc2a <__ascii_mbtowc+0x1a>
 800cc18:	b14b      	cbz	r3, 800cc2e <__ascii_mbtowc+0x1e>
 800cc1a:	7813      	ldrb	r3, [r2, #0]
 800cc1c:	600b      	str	r3, [r1, #0]
 800cc1e:	7812      	ldrb	r2, [r2, #0]
 800cc20:	1e10      	subs	r0, r2, #0
 800cc22:	bf18      	it	ne
 800cc24:	2001      	movne	r0, #1
 800cc26:	b002      	add	sp, #8
 800cc28:	4770      	bx	lr
 800cc2a:	4610      	mov	r0, r2
 800cc2c:	e7fb      	b.n	800cc26 <__ascii_mbtowc+0x16>
 800cc2e:	f06f 0001 	mvn.w	r0, #1
 800cc32:	e7f8      	b.n	800cc26 <__ascii_mbtowc+0x16>

0800cc34 <_realloc_r>:
 800cc34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc38:	4680      	mov	r8, r0
 800cc3a:	4615      	mov	r5, r2
 800cc3c:	460c      	mov	r4, r1
 800cc3e:	b921      	cbnz	r1, 800cc4a <_realloc_r+0x16>
 800cc40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc44:	4611      	mov	r1, r2
 800cc46:	f7ff b967 	b.w	800bf18 <_malloc_r>
 800cc4a:	b92a      	cbnz	r2, 800cc58 <_realloc_r+0x24>
 800cc4c:	f7ff f8f0 	bl	800be30 <_free_r>
 800cc50:	2400      	movs	r4, #0
 800cc52:	4620      	mov	r0, r4
 800cc54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc58:	f000 f841 	bl	800ccde <_malloc_usable_size_r>
 800cc5c:	4285      	cmp	r5, r0
 800cc5e:	4606      	mov	r6, r0
 800cc60:	d802      	bhi.n	800cc68 <_realloc_r+0x34>
 800cc62:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800cc66:	d8f4      	bhi.n	800cc52 <_realloc_r+0x1e>
 800cc68:	4629      	mov	r1, r5
 800cc6a:	4640      	mov	r0, r8
 800cc6c:	f7ff f954 	bl	800bf18 <_malloc_r>
 800cc70:	4607      	mov	r7, r0
 800cc72:	2800      	cmp	r0, #0
 800cc74:	d0ec      	beq.n	800cc50 <_realloc_r+0x1c>
 800cc76:	42b5      	cmp	r5, r6
 800cc78:	462a      	mov	r2, r5
 800cc7a:	4621      	mov	r1, r4
 800cc7c:	bf28      	it	cs
 800cc7e:	4632      	movcs	r2, r6
 800cc80:	f7ff ff86 	bl	800cb90 <memcpy>
 800cc84:	4621      	mov	r1, r4
 800cc86:	4640      	mov	r0, r8
 800cc88:	f7ff f8d2 	bl	800be30 <_free_r>
 800cc8c:	463c      	mov	r4, r7
 800cc8e:	e7e0      	b.n	800cc52 <_realloc_r+0x1e>

0800cc90 <__ascii_wctomb>:
 800cc90:	4603      	mov	r3, r0
 800cc92:	4608      	mov	r0, r1
 800cc94:	b141      	cbz	r1, 800cca8 <__ascii_wctomb+0x18>
 800cc96:	2aff      	cmp	r2, #255	@ 0xff
 800cc98:	d904      	bls.n	800cca4 <__ascii_wctomb+0x14>
 800cc9a:	228a      	movs	r2, #138	@ 0x8a
 800cc9c:	601a      	str	r2, [r3, #0]
 800cc9e:	f04f 30ff 	mov.w	r0, #4294967295
 800cca2:	4770      	bx	lr
 800cca4:	700a      	strb	r2, [r1, #0]
 800cca6:	2001      	movs	r0, #1
 800cca8:	4770      	bx	lr
	...

0800ccac <fiprintf>:
 800ccac:	b40e      	push	{r1, r2, r3}
 800ccae:	b503      	push	{r0, r1, lr}
 800ccb0:	4601      	mov	r1, r0
 800ccb2:	ab03      	add	r3, sp, #12
 800ccb4:	4805      	ldr	r0, [pc, #20]	@ (800cccc <fiprintf+0x20>)
 800ccb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccba:	6800      	ldr	r0, [r0, #0]
 800ccbc:	9301      	str	r3, [sp, #4]
 800ccbe:	f000 f83f 	bl	800cd40 <_vfiprintf_r>
 800ccc2:	b002      	add	sp, #8
 800ccc4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ccc8:	b003      	add	sp, #12
 800ccca:	4770      	bx	lr
 800cccc:	2000005c 	.word	0x2000005c

0800ccd0 <abort>:
 800ccd0:	b508      	push	{r3, lr}
 800ccd2:	2006      	movs	r0, #6
 800ccd4:	f000 fa08 	bl	800d0e8 <raise>
 800ccd8:	2001      	movs	r0, #1
 800ccda:	f7f5 fd1d 	bl	8002718 <_exit>

0800ccde <_malloc_usable_size_r>:
 800ccde:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cce2:	1f18      	subs	r0, r3, #4
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	bfbc      	itt	lt
 800cce8:	580b      	ldrlt	r3, [r1, r0]
 800ccea:	18c0      	addlt	r0, r0, r3
 800ccec:	4770      	bx	lr

0800ccee <__sfputc_r>:
 800ccee:	6893      	ldr	r3, [r2, #8]
 800ccf0:	3b01      	subs	r3, #1
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	b410      	push	{r4}
 800ccf6:	6093      	str	r3, [r2, #8]
 800ccf8:	da08      	bge.n	800cd0c <__sfputc_r+0x1e>
 800ccfa:	6994      	ldr	r4, [r2, #24]
 800ccfc:	42a3      	cmp	r3, r4
 800ccfe:	db01      	blt.n	800cd04 <__sfputc_r+0x16>
 800cd00:	290a      	cmp	r1, #10
 800cd02:	d103      	bne.n	800cd0c <__sfputc_r+0x1e>
 800cd04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd08:	f000 b932 	b.w	800cf70 <__swbuf_r>
 800cd0c:	6813      	ldr	r3, [r2, #0]
 800cd0e:	1c58      	adds	r0, r3, #1
 800cd10:	6010      	str	r0, [r2, #0]
 800cd12:	7019      	strb	r1, [r3, #0]
 800cd14:	4608      	mov	r0, r1
 800cd16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd1a:	4770      	bx	lr

0800cd1c <__sfputs_r>:
 800cd1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd1e:	4606      	mov	r6, r0
 800cd20:	460f      	mov	r7, r1
 800cd22:	4614      	mov	r4, r2
 800cd24:	18d5      	adds	r5, r2, r3
 800cd26:	42ac      	cmp	r4, r5
 800cd28:	d101      	bne.n	800cd2e <__sfputs_r+0x12>
 800cd2a:	2000      	movs	r0, #0
 800cd2c:	e007      	b.n	800cd3e <__sfputs_r+0x22>
 800cd2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd32:	463a      	mov	r2, r7
 800cd34:	4630      	mov	r0, r6
 800cd36:	f7ff ffda 	bl	800ccee <__sfputc_r>
 800cd3a:	1c43      	adds	r3, r0, #1
 800cd3c:	d1f3      	bne.n	800cd26 <__sfputs_r+0xa>
 800cd3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cd40 <_vfiprintf_r>:
 800cd40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd44:	460d      	mov	r5, r1
 800cd46:	b09d      	sub	sp, #116	@ 0x74
 800cd48:	4614      	mov	r4, r2
 800cd4a:	4698      	mov	r8, r3
 800cd4c:	4606      	mov	r6, r0
 800cd4e:	b118      	cbz	r0, 800cd58 <_vfiprintf_r+0x18>
 800cd50:	6a03      	ldr	r3, [r0, #32]
 800cd52:	b90b      	cbnz	r3, 800cd58 <_vfiprintf_r+0x18>
 800cd54:	f7fe f906 	bl	800af64 <__sinit>
 800cd58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd5a:	07d9      	lsls	r1, r3, #31
 800cd5c:	d405      	bmi.n	800cd6a <_vfiprintf_r+0x2a>
 800cd5e:	89ab      	ldrh	r3, [r5, #12]
 800cd60:	059a      	lsls	r2, r3, #22
 800cd62:	d402      	bmi.n	800cd6a <_vfiprintf_r+0x2a>
 800cd64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd66:	f7fe fa14 	bl	800b192 <__retarget_lock_acquire_recursive>
 800cd6a:	89ab      	ldrh	r3, [r5, #12]
 800cd6c:	071b      	lsls	r3, r3, #28
 800cd6e:	d501      	bpl.n	800cd74 <_vfiprintf_r+0x34>
 800cd70:	692b      	ldr	r3, [r5, #16]
 800cd72:	b99b      	cbnz	r3, 800cd9c <_vfiprintf_r+0x5c>
 800cd74:	4629      	mov	r1, r5
 800cd76:	4630      	mov	r0, r6
 800cd78:	f000 f938 	bl	800cfec <__swsetup_r>
 800cd7c:	b170      	cbz	r0, 800cd9c <_vfiprintf_r+0x5c>
 800cd7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd80:	07dc      	lsls	r4, r3, #31
 800cd82:	d504      	bpl.n	800cd8e <_vfiprintf_r+0x4e>
 800cd84:	f04f 30ff 	mov.w	r0, #4294967295
 800cd88:	b01d      	add	sp, #116	@ 0x74
 800cd8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd8e:	89ab      	ldrh	r3, [r5, #12]
 800cd90:	0598      	lsls	r0, r3, #22
 800cd92:	d4f7      	bmi.n	800cd84 <_vfiprintf_r+0x44>
 800cd94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd96:	f7fe f9fd 	bl	800b194 <__retarget_lock_release_recursive>
 800cd9a:	e7f3      	b.n	800cd84 <_vfiprintf_r+0x44>
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cda0:	2320      	movs	r3, #32
 800cda2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cda6:	f8cd 800c 	str.w	r8, [sp, #12]
 800cdaa:	2330      	movs	r3, #48	@ 0x30
 800cdac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cf5c <_vfiprintf_r+0x21c>
 800cdb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cdb4:	f04f 0901 	mov.w	r9, #1
 800cdb8:	4623      	mov	r3, r4
 800cdba:	469a      	mov	sl, r3
 800cdbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdc0:	b10a      	cbz	r2, 800cdc6 <_vfiprintf_r+0x86>
 800cdc2:	2a25      	cmp	r2, #37	@ 0x25
 800cdc4:	d1f9      	bne.n	800cdba <_vfiprintf_r+0x7a>
 800cdc6:	ebba 0b04 	subs.w	fp, sl, r4
 800cdca:	d00b      	beq.n	800cde4 <_vfiprintf_r+0xa4>
 800cdcc:	465b      	mov	r3, fp
 800cdce:	4622      	mov	r2, r4
 800cdd0:	4629      	mov	r1, r5
 800cdd2:	4630      	mov	r0, r6
 800cdd4:	f7ff ffa2 	bl	800cd1c <__sfputs_r>
 800cdd8:	3001      	adds	r0, #1
 800cdda:	f000 80a7 	beq.w	800cf2c <_vfiprintf_r+0x1ec>
 800cdde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cde0:	445a      	add	r2, fp
 800cde2:	9209      	str	r2, [sp, #36]	@ 0x24
 800cde4:	f89a 3000 	ldrb.w	r3, [sl]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	f000 809f 	beq.w	800cf2c <_vfiprintf_r+0x1ec>
 800cdee:	2300      	movs	r3, #0
 800cdf0:	f04f 32ff 	mov.w	r2, #4294967295
 800cdf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cdf8:	f10a 0a01 	add.w	sl, sl, #1
 800cdfc:	9304      	str	r3, [sp, #16]
 800cdfe:	9307      	str	r3, [sp, #28]
 800ce00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ce04:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce06:	4654      	mov	r4, sl
 800ce08:	2205      	movs	r2, #5
 800ce0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce0e:	4853      	ldr	r0, [pc, #332]	@ (800cf5c <_vfiprintf_r+0x21c>)
 800ce10:	f7f3 f9fe 	bl	8000210 <memchr>
 800ce14:	9a04      	ldr	r2, [sp, #16]
 800ce16:	b9d8      	cbnz	r0, 800ce50 <_vfiprintf_r+0x110>
 800ce18:	06d1      	lsls	r1, r2, #27
 800ce1a:	bf44      	itt	mi
 800ce1c:	2320      	movmi	r3, #32
 800ce1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce22:	0713      	lsls	r3, r2, #28
 800ce24:	bf44      	itt	mi
 800ce26:	232b      	movmi	r3, #43	@ 0x2b
 800ce28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce2c:	f89a 3000 	ldrb.w	r3, [sl]
 800ce30:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce32:	d015      	beq.n	800ce60 <_vfiprintf_r+0x120>
 800ce34:	9a07      	ldr	r2, [sp, #28]
 800ce36:	4654      	mov	r4, sl
 800ce38:	2000      	movs	r0, #0
 800ce3a:	f04f 0c0a 	mov.w	ip, #10
 800ce3e:	4621      	mov	r1, r4
 800ce40:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce44:	3b30      	subs	r3, #48	@ 0x30
 800ce46:	2b09      	cmp	r3, #9
 800ce48:	d94b      	bls.n	800cee2 <_vfiprintf_r+0x1a2>
 800ce4a:	b1b0      	cbz	r0, 800ce7a <_vfiprintf_r+0x13a>
 800ce4c:	9207      	str	r2, [sp, #28]
 800ce4e:	e014      	b.n	800ce7a <_vfiprintf_r+0x13a>
 800ce50:	eba0 0308 	sub.w	r3, r0, r8
 800ce54:	fa09 f303 	lsl.w	r3, r9, r3
 800ce58:	4313      	orrs	r3, r2
 800ce5a:	9304      	str	r3, [sp, #16]
 800ce5c:	46a2      	mov	sl, r4
 800ce5e:	e7d2      	b.n	800ce06 <_vfiprintf_r+0xc6>
 800ce60:	9b03      	ldr	r3, [sp, #12]
 800ce62:	1d19      	adds	r1, r3, #4
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	9103      	str	r1, [sp, #12]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	bfbb      	ittet	lt
 800ce6c:	425b      	neglt	r3, r3
 800ce6e:	f042 0202 	orrlt.w	r2, r2, #2
 800ce72:	9307      	strge	r3, [sp, #28]
 800ce74:	9307      	strlt	r3, [sp, #28]
 800ce76:	bfb8      	it	lt
 800ce78:	9204      	strlt	r2, [sp, #16]
 800ce7a:	7823      	ldrb	r3, [r4, #0]
 800ce7c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ce7e:	d10a      	bne.n	800ce96 <_vfiprintf_r+0x156>
 800ce80:	7863      	ldrb	r3, [r4, #1]
 800ce82:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce84:	d132      	bne.n	800ceec <_vfiprintf_r+0x1ac>
 800ce86:	9b03      	ldr	r3, [sp, #12]
 800ce88:	1d1a      	adds	r2, r3, #4
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	9203      	str	r2, [sp, #12]
 800ce8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ce92:	3402      	adds	r4, #2
 800ce94:	9305      	str	r3, [sp, #20]
 800ce96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cf6c <_vfiprintf_r+0x22c>
 800ce9a:	7821      	ldrb	r1, [r4, #0]
 800ce9c:	2203      	movs	r2, #3
 800ce9e:	4650      	mov	r0, sl
 800cea0:	f7f3 f9b6 	bl	8000210 <memchr>
 800cea4:	b138      	cbz	r0, 800ceb6 <_vfiprintf_r+0x176>
 800cea6:	9b04      	ldr	r3, [sp, #16]
 800cea8:	eba0 000a 	sub.w	r0, r0, sl
 800ceac:	2240      	movs	r2, #64	@ 0x40
 800ceae:	4082      	lsls	r2, r0
 800ceb0:	4313      	orrs	r3, r2
 800ceb2:	3401      	adds	r4, #1
 800ceb4:	9304      	str	r3, [sp, #16]
 800ceb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ceba:	4829      	ldr	r0, [pc, #164]	@ (800cf60 <_vfiprintf_r+0x220>)
 800cebc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cec0:	2206      	movs	r2, #6
 800cec2:	f7f3 f9a5 	bl	8000210 <memchr>
 800cec6:	2800      	cmp	r0, #0
 800cec8:	d03f      	beq.n	800cf4a <_vfiprintf_r+0x20a>
 800ceca:	4b26      	ldr	r3, [pc, #152]	@ (800cf64 <_vfiprintf_r+0x224>)
 800cecc:	bb1b      	cbnz	r3, 800cf16 <_vfiprintf_r+0x1d6>
 800cece:	9b03      	ldr	r3, [sp, #12]
 800ced0:	3307      	adds	r3, #7
 800ced2:	f023 0307 	bic.w	r3, r3, #7
 800ced6:	3308      	adds	r3, #8
 800ced8:	9303      	str	r3, [sp, #12]
 800ceda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cedc:	443b      	add	r3, r7
 800cede:	9309      	str	r3, [sp, #36]	@ 0x24
 800cee0:	e76a      	b.n	800cdb8 <_vfiprintf_r+0x78>
 800cee2:	fb0c 3202 	mla	r2, ip, r2, r3
 800cee6:	460c      	mov	r4, r1
 800cee8:	2001      	movs	r0, #1
 800ceea:	e7a8      	b.n	800ce3e <_vfiprintf_r+0xfe>
 800ceec:	2300      	movs	r3, #0
 800ceee:	3401      	adds	r4, #1
 800cef0:	9305      	str	r3, [sp, #20]
 800cef2:	4619      	mov	r1, r3
 800cef4:	f04f 0c0a 	mov.w	ip, #10
 800cef8:	4620      	mov	r0, r4
 800cefa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cefe:	3a30      	subs	r2, #48	@ 0x30
 800cf00:	2a09      	cmp	r2, #9
 800cf02:	d903      	bls.n	800cf0c <_vfiprintf_r+0x1cc>
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d0c6      	beq.n	800ce96 <_vfiprintf_r+0x156>
 800cf08:	9105      	str	r1, [sp, #20]
 800cf0a:	e7c4      	b.n	800ce96 <_vfiprintf_r+0x156>
 800cf0c:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf10:	4604      	mov	r4, r0
 800cf12:	2301      	movs	r3, #1
 800cf14:	e7f0      	b.n	800cef8 <_vfiprintf_r+0x1b8>
 800cf16:	ab03      	add	r3, sp, #12
 800cf18:	9300      	str	r3, [sp, #0]
 800cf1a:	462a      	mov	r2, r5
 800cf1c:	4b12      	ldr	r3, [pc, #72]	@ (800cf68 <_vfiprintf_r+0x228>)
 800cf1e:	a904      	add	r1, sp, #16
 800cf20:	4630      	mov	r0, r6
 800cf22:	f7fd fbdb 	bl	800a6dc <_printf_float>
 800cf26:	4607      	mov	r7, r0
 800cf28:	1c78      	adds	r0, r7, #1
 800cf2a:	d1d6      	bne.n	800ceda <_vfiprintf_r+0x19a>
 800cf2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf2e:	07d9      	lsls	r1, r3, #31
 800cf30:	d405      	bmi.n	800cf3e <_vfiprintf_r+0x1fe>
 800cf32:	89ab      	ldrh	r3, [r5, #12]
 800cf34:	059a      	lsls	r2, r3, #22
 800cf36:	d402      	bmi.n	800cf3e <_vfiprintf_r+0x1fe>
 800cf38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf3a:	f7fe f92b 	bl	800b194 <__retarget_lock_release_recursive>
 800cf3e:	89ab      	ldrh	r3, [r5, #12]
 800cf40:	065b      	lsls	r3, r3, #25
 800cf42:	f53f af1f 	bmi.w	800cd84 <_vfiprintf_r+0x44>
 800cf46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf48:	e71e      	b.n	800cd88 <_vfiprintf_r+0x48>
 800cf4a:	ab03      	add	r3, sp, #12
 800cf4c:	9300      	str	r3, [sp, #0]
 800cf4e:	462a      	mov	r2, r5
 800cf50:	4b05      	ldr	r3, [pc, #20]	@ (800cf68 <_vfiprintf_r+0x228>)
 800cf52:	a904      	add	r1, sp, #16
 800cf54:	4630      	mov	r0, r6
 800cf56:	f7fd fe59 	bl	800ac0c <_printf_i>
 800cf5a:	e7e4      	b.n	800cf26 <_vfiprintf_r+0x1e6>
 800cf5c:	08010010 	.word	0x08010010
 800cf60:	0801001a 	.word	0x0801001a
 800cf64:	0800a6dd 	.word	0x0800a6dd
 800cf68:	0800cd1d 	.word	0x0800cd1d
 800cf6c:	08010016 	.word	0x08010016

0800cf70 <__swbuf_r>:
 800cf70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf72:	460e      	mov	r6, r1
 800cf74:	4614      	mov	r4, r2
 800cf76:	4605      	mov	r5, r0
 800cf78:	b118      	cbz	r0, 800cf82 <__swbuf_r+0x12>
 800cf7a:	6a03      	ldr	r3, [r0, #32]
 800cf7c:	b90b      	cbnz	r3, 800cf82 <__swbuf_r+0x12>
 800cf7e:	f7fd fff1 	bl	800af64 <__sinit>
 800cf82:	69a3      	ldr	r3, [r4, #24]
 800cf84:	60a3      	str	r3, [r4, #8]
 800cf86:	89a3      	ldrh	r3, [r4, #12]
 800cf88:	071a      	lsls	r2, r3, #28
 800cf8a:	d501      	bpl.n	800cf90 <__swbuf_r+0x20>
 800cf8c:	6923      	ldr	r3, [r4, #16]
 800cf8e:	b943      	cbnz	r3, 800cfa2 <__swbuf_r+0x32>
 800cf90:	4621      	mov	r1, r4
 800cf92:	4628      	mov	r0, r5
 800cf94:	f000 f82a 	bl	800cfec <__swsetup_r>
 800cf98:	b118      	cbz	r0, 800cfa2 <__swbuf_r+0x32>
 800cf9a:	f04f 37ff 	mov.w	r7, #4294967295
 800cf9e:	4638      	mov	r0, r7
 800cfa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfa2:	6823      	ldr	r3, [r4, #0]
 800cfa4:	6922      	ldr	r2, [r4, #16]
 800cfa6:	1a98      	subs	r0, r3, r2
 800cfa8:	6963      	ldr	r3, [r4, #20]
 800cfaa:	b2f6      	uxtb	r6, r6
 800cfac:	4283      	cmp	r3, r0
 800cfae:	4637      	mov	r7, r6
 800cfb0:	dc05      	bgt.n	800cfbe <__swbuf_r+0x4e>
 800cfb2:	4621      	mov	r1, r4
 800cfb4:	4628      	mov	r0, r5
 800cfb6:	f7ff fd99 	bl	800caec <_fflush_r>
 800cfba:	2800      	cmp	r0, #0
 800cfbc:	d1ed      	bne.n	800cf9a <__swbuf_r+0x2a>
 800cfbe:	68a3      	ldr	r3, [r4, #8]
 800cfc0:	3b01      	subs	r3, #1
 800cfc2:	60a3      	str	r3, [r4, #8]
 800cfc4:	6823      	ldr	r3, [r4, #0]
 800cfc6:	1c5a      	adds	r2, r3, #1
 800cfc8:	6022      	str	r2, [r4, #0]
 800cfca:	701e      	strb	r6, [r3, #0]
 800cfcc:	6962      	ldr	r2, [r4, #20]
 800cfce:	1c43      	adds	r3, r0, #1
 800cfd0:	429a      	cmp	r2, r3
 800cfd2:	d004      	beq.n	800cfde <__swbuf_r+0x6e>
 800cfd4:	89a3      	ldrh	r3, [r4, #12]
 800cfd6:	07db      	lsls	r3, r3, #31
 800cfd8:	d5e1      	bpl.n	800cf9e <__swbuf_r+0x2e>
 800cfda:	2e0a      	cmp	r6, #10
 800cfdc:	d1df      	bne.n	800cf9e <__swbuf_r+0x2e>
 800cfde:	4621      	mov	r1, r4
 800cfe0:	4628      	mov	r0, r5
 800cfe2:	f7ff fd83 	bl	800caec <_fflush_r>
 800cfe6:	2800      	cmp	r0, #0
 800cfe8:	d0d9      	beq.n	800cf9e <__swbuf_r+0x2e>
 800cfea:	e7d6      	b.n	800cf9a <__swbuf_r+0x2a>

0800cfec <__swsetup_r>:
 800cfec:	b538      	push	{r3, r4, r5, lr}
 800cfee:	4b29      	ldr	r3, [pc, #164]	@ (800d094 <__swsetup_r+0xa8>)
 800cff0:	4605      	mov	r5, r0
 800cff2:	6818      	ldr	r0, [r3, #0]
 800cff4:	460c      	mov	r4, r1
 800cff6:	b118      	cbz	r0, 800d000 <__swsetup_r+0x14>
 800cff8:	6a03      	ldr	r3, [r0, #32]
 800cffa:	b90b      	cbnz	r3, 800d000 <__swsetup_r+0x14>
 800cffc:	f7fd ffb2 	bl	800af64 <__sinit>
 800d000:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d004:	0719      	lsls	r1, r3, #28
 800d006:	d422      	bmi.n	800d04e <__swsetup_r+0x62>
 800d008:	06da      	lsls	r2, r3, #27
 800d00a:	d407      	bmi.n	800d01c <__swsetup_r+0x30>
 800d00c:	2209      	movs	r2, #9
 800d00e:	602a      	str	r2, [r5, #0]
 800d010:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d014:	81a3      	strh	r3, [r4, #12]
 800d016:	f04f 30ff 	mov.w	r0, #4294967295
 800d01a:	e033      	b.n	800d084 <__swsetup_r+0x98>
 800d01c:	0758      	lsls	r0, r3, #29
 800d01e:	d512      	bpl.n	800d046 <__swsetup_r+0x5a>
 800d020:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d022:	b141      	cbz	r1, 800d036 <__swsetup_r+0x4a>
 800d024:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d028:	4299      	cmp	r1, r3
 800d02a:	d002      	beq.n	800d032 <__swsetup_r+0x46>
 800d02c:	4628      	mov	r0, r5
 800d02e:	f7fe feff 	bl	800be30 <_free_r>
 800d032:	2300      	movs	r3, #0
 800d034:	6363      	str	r3, [r4, #52]	@ 0x34
 800d036:	89a3      	ldrh	r3, [r4, #12]
 800d038:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d03c:	81a3      	strh	r3, [r4, #12]
 800d03e:	2300      	movs	r3, #0
 800d040:	6063      	str	r3, [r4, #4]
 800d042:	6923      	ldr	r3, [r4, #16]
 800d044:	6023      	str	r3, [r4, #0]
 800d046:	89a3      	ldrh	r3, [r4, #12]
 800d048:	f043 0308 	orr.w	r3, r3, #8
 800d04c:	81a3      	strh	r3, [r4, #12]
 800d04e:	6923      	ldr	r3, [r4, #16]
 800d050:	b94b      	cbnz	r3, 800d066 <__swsetup_r+0x7a>
 800d052:	89a3      	ldrh	r3, [r4, #12]
 800d054:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d058:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d05c:	d003      	beq.n	800d066 <__swsetup_r+0x7a>
 800d05e:	4621      	mov	r1, r4
 800d060:	4628      	mov	r0, r5
 800d062:	f000 f883 	bl	800d16c <__smakebuf_r>
 800d066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d06a:	f013 0201 	ands.w	r2, r3, #1
 800d06e:	d00a      	beq.n	800d086 <__swsetup_r+0x9a>
 800d070:	2200      	movs	r2, #0
 800d072:	60a2      	str	r2, [r4, #8]
 800d074:	6962      	ldr	r2, [r4, #20]
 800d076:	4252      	negs	r2, r2
 800d078:	61a2      	str	r2, [r4, #24]
 800d07a:	6922      	ldr	r2, [r4, #16]
 800d07c:	b942      	cbnz	r2, 800d090 <__swsetup_r+0xa4>
 800d07e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d082:	d1c5      	bne.n	800d010 <__swsetup_r+0x24>
 800d084:	bd38      	pop	{r3, r4, r5, pc}
 800d086:	0799      	lsls	r1, r3, #30
 800d088:	bf58      	it	pl
 800d08a:	6962      	ldrpl	r2, [r4, #20]
 800d08c:	60a2      	str	r2, [r4, #8]
 800d08e:	e7f4      	b.n	800d07a <__swsetup_r+0x8e>
 800d090:	2000      	movs	r0, #0
 800d092:	e7f7      	b.n	800d084 <__swsetup_r+0x98>
 800d094:	2000005c 	.word	0x2000005c

0800d098 <_raise_r>:
 800d098:	291f      	cmp	r1, #31
 800d09a:	b538      	push	{r3, r4, r5, lr}
 800d09c:	4605      	mov	r5, r0
 800d09e:	460c      	mov	r4, r1
 800d0a0:	d904      	bls.n	800d0ac <_raise_r+0x14>
 800d0a2:	2316      	movs	r3, #22
 800d0a4:	6003      	str	r3, [r0, #0]
 800d0a6:	f04f 30ff 	mov.w	r0, #4294967295
 800d0aa:	bd38      	pop	{r3, r4, r5, pc}
 800d0ac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d0ae:	b112      	cbz	r2, 800d0b6 <_raise_r+0x1e>
 800d0b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d0b4:	b94b      	cbnz	r3, 800d0ca <_raise_r+0x32>
 800d0b6:	4628      	mov	r0, r5
 800d0b8:	f000 f830 	bl	800d11c <_getpid_r>
 800d0bc:	4622      	mov	r2, r4
 800d0be:	4601      	mov	r1, r0
 800d0c0:	4628      	mov	r0, r5
 800d0c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0c6:	f000 b817 	b.w	800d0f8 <_kill_r>
 800d0ca:	2b01      	cmp	r3, #1
 800d0cc:	d00a      	beq.n	800d0e4 <_raise_r+0x4c>
 800d0ce:	1c59      	adds	r1, r3, #1
 800d0d0:	d103      	bne.n	800d0da <_raise_r+0x42>
 800d0d2:	2316      	movs	r3, #22
 800d0d4:	6003      	str	r3, [r0, #0]
 800d0d6:	2001      	movs	r0, #1
 800d0d8:	e7e7      	b.n	800d0aa <_raise_r+0x12>
 800d0da:	2100      	movs	r1, #0
 800d0dc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d0e0:	4620      	mov	r0, r4
 800d0e2:	4798      	blx	r3
 800d0e4:	2000      	movs	r0, #0
 800d0e6:	e7e0      	b.n	800d0aa <_raise_r+0x12>

0800d0e8 <raise>:
 800d0e8:	4b02      	ldr	r3, [pc, #8]	@ (800d0f4 <raise+0xc>)
 800d0ea:	4601      	mov	r1, r0
 800d0ec:	6818      	ldr	r0, [r3, #0]
 800d0ee:	f7ff bfd3 	b.w	800d098 <_raise_r>
 800d0f2:	bf00      	nop
 800d0f4:	2000005c 	.word	0x2000005c

0800d0f8 <_kill_r>:
 800d0f8:	b538      	push	{r3, r4, r5, lr}
 800d0fa:	4d07      	ldr	r5, [pc, #28]	@ (800d118 <_kill_r+0x20>)
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	4604      	mov	r4, r0
 800d100:	4608      	mov	r0, r1
 800d102:	4611      	mov	r1, r2
 800d104:	602b      	str	r3, [r5, #0]
 800d106:	f7f5 faf7 	bl	80026f8 <_kill>
 800d10a:	1c43      	adds	r3, r0, #1
 800d10c:	d102      	bne.n	800d114 <_kill_r+0x1c>
 800d10e:	682b      	ldr	r3, [r5, #0]
 800d110:	b103      	cbz	r3, 800d114 <_kill_r+0x1c>
 800d112:	6023      	str	r3, [r4, #0]
 800d114:	bd38      	pop	{r3, r4, r5, pc}
 800d116:	bf00      	nop
 800d118:	20000c74 	.word	0x20000c74

0800d11c <_getpid_r>:
 800d11c:	f7f5 bae4 	b.w	80026e8 <_getpid>

0800d120 <__swhatbuf_r>:
 800d120:	b570      	push	{r4, r5, r6, lr}
 800d122:	460c      	mov	r4, r1
 800d124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d128:	2900      	cmp	r1, #0
 800d12a:	b096      	sub	sp, #88	@ 0x58
 800d12c:	4615      	mov	r5, r2
 800d12e:	461e      	mov	r6, r3
 800d130:	da0d      	bge.n	800d14e <__swhatbuf_r+0x2e>
 800d132:	89a3      	ldrh	r3, [r4, #12]
 800d134:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d138:	f04f 0100 	mov.w	r1, #0
 800d13c:	bf14      	ite	ne
 800d13e:	2340      	movne	r3, #64	@ 0x40
 800d140:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d144:	2000      	movs	r0, #0
 800d146:	6031      	str	r1, [r6, #0]
 800d148:	602b      	str	r3, [r5, #0]
 800d14a:	b016      	add	sp, #88	@ 0x58
 800d14c:	bd70      	pop	{r4, r5, r6, pc}
 800d14e:	466a      	mov	r2, sp
 800d150:	f000 f848 	bl	800d1e4 <_fstat_r>
 800d154:	2800      	cmp	r0, #0
 800d156:	dbec      	blt.n	800d132 <__swhatbuf_r+0x12>
 800d158:	9901      	ldr	r1, [sp, #4]
 800d15a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d15e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d162:	4259      	negs	r1, r3
 800d164:	4159      	adcs	r1, r3
 800d166:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d16a:	e7eb      	b.n	800d144 <__swhatbuf_r+0x24>

0800d16c <__smakebuf_r>:
 800d16c:	898b      	ldrh	r3, [r1, #12]
 800d16e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d170:	079d      	lsls	r5, r3, #30
 800d172:	4606      	mov	r6, r0
 800d174:	460c      	mov	r4, r1
 800d176:	d507      	bpl.n	800d188 <__smakebuf_r+0x1c>
 800d178:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d17c:	6023      	str	r3, [r4, #0]
 800d17e:	6123      	str	r3, [r4, #16]
 800d180:	2301      	movs	r3, #1
 800d182:	6163      	str	r3, [r4, #20]
 800d184:	b003      	add	sp, #12
 800d186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d188:	ab01      	add	r3, sp, #4
 800d18a:	466a      	mov	r2, sp
 800d18c:	f7ff ffc8 	bl	800d120 <__swhatbuf_r>
 800d190:	9f00      	ldr	r7, [sp, #0]
 800d192:	4605      	mov	r5, r0
 800d194:	4639      	mov	r1, r7
 800d196:	4630      	mov	r0, r6
 800d198:	f7fe febe 	bl	800bf18 <_malloc_r>
 800d19c:	b948      	cbnz	r0, 800d1b2 <__smakebuf_r+0x46>
 800d19e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1a2:	059a      	lsls	r2, r3, #22
 800d1a4:	d4ee      	bmi.n	800d184 <__smakebuf_r+0x18>
 800d1a6:	f023 0303 	bic.w	r3, r3, #3
 800d1aa:	f043 0302 	orr.w	r3, r3, #2
 800d1ae:	81a3      	strh	r3, [r4, #12]
 800d1b0:	e7e2      	b.n	800d178 <__smakebuf_r+0xc>
 800d1b2:	89a3      	ldrh	r3, [r4, #12]
 800d1b4:	6020      	str	r0, [r4, #0]
 800d1b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1ba:	81a3      	strh	r3, [r4, #12]
 800d1bc:	9b01      	ldr	r3, [sp, #4]
 800d1be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d1c2:	b15b      	cbz	r3, 800d1dc <__smakebuf_r+0x70>
 800d1c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d1c8:	4630      	mov	r0, r6
 800d1ca:	f000 f81d 	bl	800d208 <_isatty_r>
 800d1ce:	b128      	cbz	r0, 800d1dc <__smakebuf_r+0x70>
 800d1d0:	89a3      	ldrh	r3, [r4, #12]
 800d1d2:	f023 0303 	bic.w	r3, r3, #3
 800d1d6:	f043 0301 	orr.w	r3, r3, #1
 800d1da:	81a3      	strh	r3, [r4, #12]
 800d1dc:	89a3      	ldrh	r3, [r4, #12]
 800d1de:	431d      	orrs	r5, r3
 800d1e0:	81a5      	strh	r5, [r4, #12]
 800d1e2:	e7cf      	b.n	800d184 <__smakebuf_r+0x18>

0800d1e4 <_fstat_r>:
 800d1e4:	b538      	push	{r3, r4, r5, lr}
 800d1e6:	4d07      	ldr	r5, [pc, #28]	@ (800d204 <_fstat_r+0x20>)
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	4604      	mov	r4, r0
 800d1ec:	4608      	mov	r0, r1
 800d1ee:	4611      	mov	r1, r2
 800d1f0:	602b      	str	r3, [r5, #0]
 800d1f2:	f7f5 fae1 	bl	80027b8 <_fstat>
 800d1f6:	1c43      	adds	r3, r0, #1
 800d1f8:	d102      	bne.n	800d200 <_fstat_r+0x1c>
 800d1fa:	682b      	ldr	r3, [r5, #0]
 800d1fc:	b103      	cbz	r3, 800d200 <_fstat_r+0x1c>
 800d1fe:	6023      	str	r3, [r4, #0]
 800d200:	bd38      	pop	{r3, r4, r5, pc}
 800d202:	bf00      	nop
 800d204:	20000c74 	.word	0x20000c74

0800d208 <_isatty_r>:
 800d208:	b538      	push	{r3, r4, r5, lr}
 800d20a:	4d06      	ldr	r5, [pc, #24]	@ (800d224 <_isatty_r+0x1c>)
 800d20c:	2300      	movs	r3, #0
 800d20e:	4604      	mov	r4, r0
 800d210:	4608      	mov	r0, r1
 800d212:	602b      	str	r3, [r5, #0]
 800d214:	f7f5 fae0 	bl	80027d8 <_isatty>
 800d218:	1c43      	adds	r3, r0, #1
 800d21a:	d102      	bne.n	800d222 <_isatty_r+0x1a>
 800d21c:	682b      	ldr	r3, [r5, #0]
 800d21e:	b103      	cbz	r3, 800d222 <_isatty_r+0x1a>
 800d220:	6023      	str	r3, [r4, #0]
 800d222:	bd38      	pop	{r3, r4, r5, pc}
 800d224:	20000c74 	.word	0x20000c74

0800d228 <sin>:
 800d228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d22a:	ec53 2b10 	vmov	r2, r3, d0
 800d22e:	4826      	ldr	r0, [pc, #152]	@ (800d2c8 <sin+0xa0>)
 800d230:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d234:	4281      	cmp	r1, r0
 800d236:	d807      	bhi.n	800d248 <sin+0x20>
 800d238:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800d2c0 <sin+0x98>
 800d23c:	2000      	movs	r0, #0
 800d23e:	b005      	add	sp, #20
 800d240:	f85d eb04 	ldr.w	lr, [sp], #4
 800d244:	f000 b90c 	b.w	800d460 <__kernel_sin>
 800d248:	4820      	ldr	r0, [pc, #128]	@ (800d2cc <sin+0xa4>)
 800d24a:	4281      	cmp	r1, r0
 800d24c:	d908      	bls.n	800d260 <sin+0x38>
 800d24e:	4610      	mov	r0, r2
 800d250:	4619      	mov	r1, r3
 800d252:	f7f3 f839 	bl	80002c8 <__aeabi_dsub>
 800d256:	ec41 0b10 	vmov	d0, r0, r1
 800d25a:	b005      	add	sp, #20
 800d25c:	f85d fb04 	ldr.w	pc, [sp], #4
 800d260:	4668      	mov	r0, sp
 800d262:	f000 f9b9 	bl	800d5d8 <__ieee754_rem_pio2>
 800d266:	f000 0003 	and.w	r0, r0, #3
 800d26a:	2801      	cmp	r0, #1
 800d26c:	d00c      	beq.n	800d288 <sin+0x60>
 800d26e:	2802      	cmp	r0, #2
 800d270:	d011      	beq.n	800d296 <sin+0x6e>
 800d272:	b9e8      	cbnz	r0, 800d2b0 <sin+0x88>
 800d274:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d278:	ed9d 0b00 	vldr	d0, [sp]
 800d27c:	2001      	movs	r0, #1
 800d27e:	f000 f8ef 	bl	800d460 <__kernel_sin>
 800d282:	ec51 0b10 	vmov	r0, r1, d0
 800d286:	e7e6      	b.n	800d256 <sin+0x2e>
 800d288:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d28c:	ed9d 0b00 	vldr	d0, [sp]
 800d290:	f000 f81e 	bl	800d2d0 <__kernel_cos>
 800d294:	e7f5      	b.n	800d282 <sin+0x5a>
 800d296:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d29a:	ed9d 0b00 	vldr	d0, [sp]
 800d29e:	2001      	movs	r0, #1
 800d2a0:	f000 f8de 	bl	800d460 <__kernel_sin>
 800d2a4:	ec53 2b10 	vmov	r2, r3, d0
 800d2a8:	4610      	mov	r0, r2
 800d2aa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800d2ae:	e7d2      	b.n	800d256 <sin+0x2e>
 800d2b0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d2b4:	ed9d 0b00 	vldr	d0, [sp]
 800d2b8:	f000 f80a 	bl	800d2d0 <__kernel_cos>
 800d2bc:	e7f2      	b.n	800d2a4 <sin+0x7c>
 800d2be:	bf00      	nop
	...
 800d2c8:	3fe921fb 	.word	0x3fe921fb
 800d2cc:	7fefffff 	.word	0x7fefffff

0800d2d0 <__kernel_cos>:
 800d2d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2d4:	ec57 6b10 	vmov	r6, r7, d0
 800d2d8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800d2dc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800d2e0:	ed8d 1b00 	vstr	d1, [sp]
 800d2e4:	d206      	bcs.n	800d2f4 <__kernel_cos+0x24>
 800d2e6:	4630      	mov	r0, r6
 800d2e8:	4639      	mov	r1, r7
 800d2ea:	f7f3 fc55 	bl	8000b98 <__aeabi_d2iz>
 800d2ee:	2800      	cmp	r0, #0
 800d2f0:	f000 8088 	beq.w	800d404 <__kernel_cos+0x134>
 800d2f4:	4632      	mov	r2, r6
 800d2f6:	463b      	mov	r3, r7
 800d2f8:	4630      	mov	r0, r6
 800d2fa:	4639      	mov	r1, r7
 800d2fc:	f7f3 f99c 	bl	8000638 <__aeabi_dmul>
 800d300:	4b51      	ldr	r3, [pc, #324]	@ (800d448 <__kernel_cos+0x178>)
 800d302:	2200      	movs	r2, #0
 800d304:	4604      	mov	r4, r0
 800d306:	460d      	mov	r5, r1
 800d308:	f7f3 f996 	bl	8000638 <__aeabi_dmul>
 800d30c:	a340      	add	r3, pc, #256	@ (adr r3, 800d410 <__kernel_cos+0x140>)
 800d30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d312:	4682      	mov	sl, r0
 800d314:	468b      	mov	fp, r1
 800d316:	4620      	mov	r0, r4
 800d318:	4629      	mov	r1, r5
 800d31a:	f7f3 f98d 	bl	8000638 <__aeabi_dmul>
 800d31e:	a33e      	add	r3, pc, #248	@ (adr r3, 800d418 <__kernel_cos+0x148>)
 800d320:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d324:	f7f2 ffd2 	bl	80002cc <__adddf3>
 800d328:	4622      	mov	r2, r4
 800d32a:	462b      	mov	r3, r5
 800d32c:	f7f3 f984 	bl	8000638 <__aeabi_dmul>
 800d330:	a33b      	add	r3, pc, #236	@ (adr r3, 800d420 <__kernel_cos+0x150>)
 800d332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d336:	f7f2 ffc7 	bl	80002c8 <__aeabi_dsub>
 800d33a:	4622      	mov	r2, r4
 800d33c:	462b      	mov	r3, r5
 800d33e:	f7f3 f97b 	bl	8000638 <__aeabi_dmul>
 800d342:	a339      	add	r3, pc, #228	@ (adr r3, 800d428 <__kernel_cos+0x158>)
 800d344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d348:	f7f2 ffc0 	bl	80002cc <__adddf3>
 800d34c:	4622      	mov	r2, r4
 800d34e:	462b      	mov	r3, r5
 800d350:	f7f3 f972 	bl	8000638 <__aeabi_dmul>
 800d354:	a336      	add	r3, pc, #216	@ (adr r3, 800d430 <__kernel_cos+0x160>)
 800d356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35a:	f7f2 ffb5 	bl	80002c8 <__aeabi_dsub>
 800d35e:	4622      	mov	r2, r4
 800d360:	462b      	mov	r3, r5
 800d362:	f7f3 f969 	bl	8000638 <__aeabi_dmul>
 800d366:	a334      	add	r3, pc, #208	@ (adr r3, 800d438 <__kernel_cos+0x168>)
 800d368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d36c:	f7f2 ffae 	bl	80002cc <__adddf3>
 800d370:	4622      	mov	r2, r4
 800d372:	462b      	mov	r3, r5
 800d374:	f7f3 f960 	bl	8000638 <__aeabi_dmul>
 800d378:	4622      	mov	r2, r4
 800d37a:	462b      	mov	r3, r5
 800d37c:	f7f3 f95c 	bl	8000638 <__aeabi_dmul>
 800d380:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d384:	4604      	mov	r4, r0
 800d386:	460d      	mov	r5, r1
 800d388:	4630      	mov	r0, r6
 800d38a:	4639      	mov	r1, r7
 800d38c:	f7f3 f954 	bl	8000638 <__aeabi_dmul>
 800d390:	460b      	mov	r3, r1
 800d392:	4602      	mov	r2, r0
 800d394:	4629      	mov	r1, r5
 800d396:	4620      	mov	r0, r4
 800d398:	f7f2 ff96 	bl	80002c8 <__aeabi_dsub>
 800d39c:	4b2b      	ldr	r3, [pc, #172]	@ (800d44c <__kernel_cos+0x17c>)
 800d39e:	4598      	cmp	r8, r3
 800d3a0:	4606      	mov	r6, r0
 800d3a2:	460f      	mov	r7, r1
 800d3a4:	d810      	bhi.n	800d3c8 <__kernel_cos+0xf8>
 800d3a6:	4602      	mov	r2, r0
 800d3a8:	460b      	mov	r3, r1
 800d3aa:	4650      	mov	r0, sl
 800d3ac:	4659      	mov	r1, fp
 800d3ae:	f7f2 ff8b 	bl	80002c8 <__aeabi_dsub>
 800d3b2:	460b      	mov	r3, r1
 800d3b4:	4926      	ldr	r1, [pc, #152]	@ (800d450 <__kernel_cos+0x180>)
 800d3b6:	4602      	mov	r2, r0
 800d3b8:	2000      	movs	r0, #0
 800d3ba:	f7f2 ff85 	bl	80002c8 <__aeabi_dsub>
 800d3be:	ec41 0b10 	vmov	d0, r0, r1
 800d3c2:	b003      	add	sp, #12
 800d3c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3c8:	4b22      	ldr	r3, [pc, #136]	@ (800d454 <__kernel_cos+0x184>)
 800d3ca:	4921      	ldr	r1, [pc, #132]	@ (800d450 <__kernel_cos+0x180>)
 800d3cc:	4598      	cmp	r8, r3
 800d3ce:	bf8c      	ite	hi
 800d3d0:	4d21      	ldrhi	r5, [pc, #132]	@ (800d458 <__kernel_cos+0x188>)
 800d3d2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800d3d6:	2400      	movs	r4, #0
 800d3d8:	4622      	mov	r2, r4
 800d3da:	462b      	mov	r3, r5
 800d3dc:	2000      	movs	r0, #0
 800d3de:	f7f2 ff73 	bl	80002c8 <__aeabi_dsub>
 800d3e2:	4622      	mov	r2, r4
 800d3e4:	4680      	mov	r8, r0
 800d3e6:	4689      	mov	r9, r1
 800d3e8:	462b      	mov	r3, r5
 800d3ea:	4650      	mov	r0, sl
 800d3ec:	4659      	mov	r1, fp
 800d3ee:	f7f2 ff6b 	bl	80002c8 <__aeabi_dsub>
 800d3f2:	4632      	mov	r2, r6
 800d3f4:	463b      	mov	r3, r7
 800d3f6:	f7f2 ff67 	bl	80002c8 <__aeabi_dsub>
 800d3fa:	4602      	mov	r2, r0
 800d3fc:	460b      	mov	r3, r1
 800d3fe:	4640      	mov	r0, r8
 800d400:	4649      	mov	r1, r9
 800d402:	e7da      	b.n	800d3ba <__kernel_cos+0xea>
 800d404:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800d440 <__kernel_cos+0x170>
 800d408:	e7db      	b.n	800d3c2 <__kernel_cos+0xf2>
 800d40a:	bf00      	nop
 800d40c:	f3af 8000 	nop.w
 800d410:	be8838d4 	.word	0xbe8838d4
 800d414:	bda8fae9 	.word	0xbda8fae9
 800d418:	bdb4b1c4 	.word	0xbdb4b1c4
 800d41c:	3e21ee9e 	.word	0x3e21ee9e
 800d420:	809c52ad 	.word	0x809c52ad
 800d424:	3e927e4f 	.word	0x3e927e4f
 800d428:	19cb1590 	.word	0x19cb1590
 800d42c:	3efa01a0 	.word	0x3efa01a0
 800d430:	16c15177 	.word	0x16c15177
 800d434:	3f56c16c 	.word	0x3f56c16c
 800d438:	5555554c 	.word	0x5555554c
 800d43c:	3fa55555 	.word	0x3fa55555
 800d440:	00000000 	.word	0x00000000
 800d444:	3ff00000 	.word	0x3ff00000
 800d448:	3fe00000 	.word	0x3fe00000
 800d44c:	3fd33332 	.word	0x3fd33332
 800d450:	3ff00000 	.word	0x3ff00000
 800d454:	3fe90000 	.word	0x3fe90000
 800d458:	3fd20000 	.word	0x3fd20000
 800d45c:	00000000 	.word	0x00000000

0800d460 <__kernel_sin>:
 800d460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d464:	ec55 4b10 	vmov	r4, r5, d0
 800d468:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800d46c:	b085      	sub	sp, #20
 800d46e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800d472:	ed8d 1b02 	vstr	d1, [sp, #8]
 800d476:	4680      	mov	r8, r0
 800d478:	d205      	bcs.n	800d486 <__kernel_sin+0x26>
 800d47a:	4620      	mov	r0, r4
 800d47c:	4629      	mov	r1, r5
 800d47e:	f7f3 fb8b 	bl	8000b98 <__aeabi_d2iz>
 800d482:	2800      	cmp	r0, #0
 800d484:	d052      	beq.n	800d52c <__kernel_sin+0xcc>
 800d486:	4622      	mov	r2, r4
 800d488:	462b      	mov	r3, r5
 800d48a:	4620      	mov	r0, r4
 800d48c:	4629      	mov	r1, r5
 800d48e:	f7f3 f8d3 	bl	8000638 <__aeabi_dmul>
 800d492:	4682      	mov	sl, r0
 800d494:	468b      	mov	fp, r1
 800d496:	4602      	mov	r2, r0
 800d498:	460b      	mov	r3, r1
 800d49a:	4620      	mov	r0, r4
 800d49c:	4629      	mov	r1, r5
 800d49e:	f7f3 f8cb 	bl	8000638 <__aeabi_dmul>
 800d4a2:	a342      	add	r3, pc, #264	@ (adr r3, 800d5ac <__kernel_sin+0x14c>)
 800d4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4a8:	e9cd 0100 	strd	r0, r1, [sp]
 800d4ac:	4650      	mov	r0, sl
 800d4ae:	4659      	mov	r1, fp
 800d4b0:	f7f3 f8c2 	bl	8000638 <__aeabi_dmul>
 800d4b4:	a33f      	add	r3, pc, #252	@ (adr r3, 800d5b4 <__kernel_sin+0x154>)
 800d4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ba:	f7f2 ff05 	bl	80002c8 <__aeabi_dsub>
 800d4be:	4652      	mov	r2, sl
 800d4c0:	465b      	mov	r3, fp
 800d4c2:	f7f3 f8b9 	bl	8000638 <__aeabi_dmul>
 800d4c6:	a33d      	add	r3, pc, #244	@ (adr r3, 800d5bc <__kernel_sin+0x15c>)
 800d4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4cc:	f7f2 fefe 	bl	80002cc <__adddf3>
 800d4d0:	4652      	mov	r2, sl
 800d4d2:	465b      	mov	r3, fp
 800d4d4:	f7f3 f8b0 	bl	8000638 <__aeabi_dmul>
 800d4d8:	a33a      	add	r3, pc, #232	@ (adr r3, 800d5c4 <__kernel_sin+0x164>)
 800d4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4de:	f7f2 fef3 	bl	80002c8 <__aeabi_dsub>
 800d4e2:	4652      	mov	r2, sl
 800d4e4:	465b      	mov	r3, fp
 800d4e6:	f7f3 f8a7 	bl	8000638 <__aeabi_dmul>
 800d4ea:	a338      	add	r3, pc, #224	@ (adr r3, 800d5cc <__kernel_sin+0x16c>)
 800d4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f0:	f7f2 feec 	bl	80002cc <__adddf3>
 800d4f4:	4606      	mov	r6, r0
 800d4f6:	460f      	mov	r7, r1
 800d4f8:	f1b8 0f00 	cmp.w	r8, #0
 800d4fc:	d11b      	bne.n	800d536 <__kernel_sin+0xd6>
 800d4fe:	4602      	mov	r2, r0
 800d500:	460b      	mov	r3, r1
 800d502:	4650      	mov	r0, sl
 800d504:	4659      	mov	r1, fp
 800d506:	f7f3 f897 	bl	8000638 <__aeabi_dmul>
 800d50a:	a325      	add	r3, pc, #148	@ (adr r3, 800d5a0 <__kernel_sin+0x140>)
 800d50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d510:	f7f2 feda 	bl	80002c8 <__aeabi_dsub>
 800d514:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d518:	f7f3 f88e 	bl	8000638 <__aeabi_dmul>
 800d51c:	4602      	mov	r2, r0
 800d51e:	460b      	mov	r3, r1
 800d520:	4620      	mov	r0, r4
 800d522:	4629      	mov	r1, r5
 800d524:	f7f2 fed2 	bl	80002cc <__adddf3>
 800d528:	4604      	mov	r4, r0
 800d52a:	460d      	mov	r5, r1
 800d52c:	ec45 4b10 	vmov	d0, r4, r5
 800d530:	b005      	add	sp, #20
 800d532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d536:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d53a:	4b1b      	ldr	r3, [pc, #108]	@ (800d5a8 <__kernel_sin+0x148>)
 800d53c:	2200      	movs	r2, #0
 800d53e:	f7f3 f87b 	bl	8000638 <__aeabi_dmul>
 800d542:	4632      	mov	r2, r6
 800d544:	4680      	mov	r8, r0
 800d546:	4689      	mov	r9, r1
 800d548:	463b      	mov	r3, r7
 800d54a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d54e:	f7f3 f873 	bl	8000638 <__aeabi_dmul>
 800d552:	4602      	mov	r2, r0
 800d554:	460b      	mov	r3, r1
 800d556:	4640      	mov	r0, r8
 800d558:	4649      	mov	r1, r9
 800d55a:	f7f2 feb5 	bl	80002c8 <__aeabi_dsub>
 800d55e:	4652      	mov	r2, sl
 800d560:	465b      	mov	r3, fp
 800d562:	f7f3 f869 	bl	8000638 <__aeabi_dmul>
 800d566:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d56a:	f7f2 fead 	bl	80002c8 <__aeabi_dsub>
 800d56e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d5a0 <__kernel_sin+0x140>)
 800d570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d574:	4606      	mov	r6, r0
 800d576:	460f      	mov	r7, r1
 800d578:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d57c:	f7f3 f85c 	bl	8000638 <__aeabi_dmul>
 800d580:	4602      	mov	r2, r0
 800d582:	460b      	mov	r3, r1
 800d584:	4630      	mov	r0, r6
 800d586:	4639      	mov	r1, r7
 800d588:	f7f2 fea0 	bl	80002cc <__adddf3>
 800d58c:	4602      	mov	r2, r0
 800d58e:	460b      	mov	r3, r1
 800d590:	4620      	mov	r0, r4
 800d592:	4629      	mov	r1, r5
 800d594:	f7f2 fe98 	bl	80002c8 <__aeabi_dsub>
 800d598:	e7c6      	b.n	800d528 <__kernel_sin+0xc8>
 800d59a:	bf00      	nop
 800d59c:	f3af 8000 	nop.w
 800d5a0:	55555549 	.word	0x55555549
 800d5a4:	3fc55555 	.word	0x3fc55555
 800d5a8:	3fe00000 	.word	0x3fe00000
 800d5ac:	5acfd57c 	.word	0x5acfd57c
 800d5b0:	3de5d93a 	.word	0x3de5d93a
 800d5b4:	8a2b9ceb 	.word	0x8a2b9ceb
 800d5b8:	3e5ae5e6 	.word	0x3e5ae5e6
 800d5bc:	57b1fe7d 	.word	0x57b1fe7d
 800d5c0:	3ec71de3 	.word	0x3ec71de3
 800d5c4:	19c161d5 	.word	0x19c161d5
 800d5c8:	3f2a01a0 	.word	0x3f2a01a0
 800d5cc:	1110f8a6 	.word	0x1110f8a6
 800d5d0:	3f811111 	.word	0x3f811111
 800d5d4:	00000000 	.word	0x00000000

0800d5d8 <__ieee754_rem_pio2>:
 800d5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5dc:	ec57 6b10 	vmov	r6, r7, d0
 800d5e0:	4bc5      	ldr	r3, [pc, #788]	@ (800d8f8 <__ieee754_rem_pio2+0x320>)
 800d5e2:	b08d      	sub	sp, #52	@ 0x34
 800d5e4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800d5e8:	4598      	cmp	r8, r3
 800d5ea:	4604      	mov	r4, r0
 800d5ec:	9704      	str	r7, [sp, #16]
 800d5ee:	d807      	bhi.n	800d600 <__ieee754_rem_pio2+0x28>
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	ed80 0b00 	vstr	d0, [r0]
 800d5f8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d5fc:	2500      	movs	r5, #0
 800d5fe:	e028      	b.n	800d652 <__ieee754_rem_pio2+0x7a>
 800d600:	4bbe      	ldr	r3, [pc, #760]	@ (800d8fc <__ieee754_rem_pio2+0x324>)
 800d602:	4598      	cmp	r8, r3
 800d604:	d878      	bhi.n	800d6f8 <__ieee754_rem_pio2+0x120>
 800d606:	9b04      	ldr	r3, [sp, #16]
 800d608:	4dbd      	ldr	r5, [pc, #756]	@ (800d900 <__ieee754_rem_pio2+0x328>)
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	4630      	mov	r0, r6
 800d60e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800d8c0 <__ieee754_rem_pio2+0x2e8>)
 800d610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d614:	4639      	mov	r1, r7
 800d616:	dd38      	ble.n	800d68a <__ieee754_rem_pio2+0xb2>
 800d618:	f7f2 fe56 	bl	80002c8 <__aeabi_dsub>
 800d61c:	45a8      	cmp	r8, r5
 800d61e:	4606      	mov	r6, r0
 800d620:	460f      	mov	r7, r1
 800d622:	d01a      	beq.n	800d65a <__ieee754_rem_pio2+0x82>
 800d624:	a3a8      	add	r3, pc, #672	@ (adr r3, 800d8c8 <__ieee754_rem_pio2+0x2f0>)
 800d626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d62a:	f7f2 fe4d 	bl	80002c8 <__aeabi_dsub>
 800d62e:	4602      	mov	r2, r0
 800d630:	460b      	mov	r3, r1
 800d632:	4680      	mov	r8, r0
 800d634:	4689      	mov	r9, r1
 800d636:	4630      	mov	r0, r6
 800d638:	4639      	mov	r1, r7
 800d63a:	f7f2 fe45 	bl	80002c8 <__aeabi_dsub>
 800d63e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800d8c8 <__ieee754_rem_pio2+0x2f0>)
 800d640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d644:	f7f2 fe40 	bl	80002c8 <__aeabi_dsub>
 800d648:	e9c4 8900 	strd	r8, r9, [r4]
 800d64c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d650:	2501      	movs	r5, #1
 800d652:	4628      	mov	r0, r5
 800d654:	b00d      	add	sp, #52	@ 0x34
 800d656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d65a:	a39d      	add	r3, pc, #628	@ (adr r3, 800d8d0 <__ieee754_rem_pio2+0x2f8>)
 800d65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d660:	f7f2 fe32 	bl	80002c8 <__aeabi_dsub>
 800d664:	a39c      	add	r3, pc, #624	@ (adr r3, 800d8d8 <__ieee754_rem_pio2+0x300>)
 800d666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d66a:	4606      	mov	r6, r0
 800d66c:	460f      	mov	r7, r1
 800d66e:	f7f2 fe2b 	bl	80002c8 <__aeabi_dsub>
 800d672:	4602      	mov	r2, r0
 800d674:	460b      	mov	r3, r1
 800d676:	4680      	mov	r8, r0
 800d678:	4689      	mov	r9, r1
 800d67a:	4630      	mov	r0, r6
 800d67c:	4639      	mov	r1, r7
 800d67e:	f7f2 fe23 	bl	80002c8 <__aeabi_dsub>
 800d682:	a395      	add	r3, pc, #596	@ (adr r3, 800d8d8 <__ieee754_rem_pio2+0x300>)
 800d684:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d688:	e7dc      	b.n	800d644 <__ieee754_rem_pio2+0x6c>
 800d68a:	f7f2 fe1f 	bl	80002cc <__adddf3>
 800d68e:	45a8      	cmp	r8, r5
 800d690:	4606      	mov	r6, r0
 800d692:	460f      	mov	r7, r1
 800d694:	d018      	beq.n	800d6c8 <__ieee754_rem_pio2+0xf0>
 800d696:	a38c      	add	r3, pc, #560	@ (adr r3, 800d8c8 <__ieee754_rem_pio2+0x2f0>)
 800d698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d69c:	f7f2 fe16 	bl	80002cc <__adddf3>
 800d6a0:	4602      	mov	r2, r0
 800d6a2:	460b      	mov	r3, r1
 800d6a4:	4680      	mov	r8, r0
 800d6a6:	4689      	mov	r9, r1
 800d6a8:	4630      	mov	r0, r6
 800d6aa:	4639      	mov	r1, r7
 800d6ac:	f7f2 fe0c 	bl	80002c8 <__aeabi_dsub>
 800d6b0:	a385      	add	r3, pc, #532	@ (adr r3, 800d8c8 <__ieee754_rem_pio2+0x2f0>)
 800d6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b6:	f7f2 fe09 	bl	80002cc <__adddf3>
 800d6ba:	f04f 35ff 	mov.w	r5, #4294967295
 800d6be:	e9c4 8900 	strd	r8, r9, [r4]
 800d6c2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d6c6:	e7c4      	b.n	800d652 <__ieee754_rem_pio2+0x7a>
 800d6c8:	a381      	add	r3, pc, #516	@ (adr r3, 800d8d0 <__ieee754_rem_pio2+0x2f8>)
 800d6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ce:	f7f2 fdfd 	bl	80002cc <__adddf3>
 800d6d2:	a381      	add	r3, pc, #516	@ (adr r3, 800d8d8 <__ieee754_rem_pio2+0x300>)
 800d6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6d8:	4606      	mov	r6, r0
 800d6da:	460f      	mov	r7, r1
 800d6dc:	f7f2 fdf6 	bl	80002cc <__adddf3>
 800d6e0:	4602      	mov	r2, r0
 800d6e2:	460b      	mov	r3, r1
 800d6e4:	4680      	mov	r8, r0
 800d6e6:	4689      	mov	r9, r1
 800d6e8:	4630      	mov	r0, r6
 800d6ea:	4639      	mov	r1, r7
 800d6ec:	f7f2 fdec 	bl	80002c8 <__aeabi_dsub>
 800d6f0:	a379      	add	r3, pc, #484	@ (adr r3, 800d8d8 <__ieee754_rem_pio2+0x300>)
 800d6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6f6:	e7de      	b.n	800d6b6 <__ieee754_rem_pio2+0xde>
 800d6f8:	4b82      	ldr	r3, [pc, #520]	@ (800d904 <__ieee754_rem_pio2+0x32c>)
 800d6fa:	4598      	cmp	r8, r3
 800d6fc:	f200 80d1 	bhi.w	800d8a2 <__ieee754_rem_pio2+0x2ca>
 800d700:	f000 f966 	bl	800d9d0 <fabs>
 800d704:	ec57 6b10 	vmov	r6, r7, d0
 800d708:	a375      	add	r3, pc, #468	@ (adr r3, 800d8e0 <__ieee754_rem_pio2+0x308>)
 800d70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d70e:	4630      	mov	r0, r6
 800d710:	4639      	mov	r1, r7
 800d712:	f7f2 ff91 	bl	8000638 <__aeabi_dmul>
 800d716:	4b7c      	ldr	r3, [pc, #496]	@ (800d908 <__ieee754_rem_pio2+0x330>)
 800d718:	2200      	movs	r2, #0
 800d71a:	f7f2 fdd7 	bl	80002cc <__adddf3>
 800d71e:	f7f3 fa3b 	bl	8000b98 <__aeabi_d2iz>
 800d722:	4605      	mov	r5, r0
 800d724:	f7f2 ff1e 	bl	8000564 <__aeabi_i2d>
 800d728:	4602      	mov	r2, r0
 800d72a:	460b      	mov	r3, r1
 800d72c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d730:	a363      	add	r3, pc, #396	@ (adr r3, 800d8c0 <__ieee754_rem_pio2+0x2e8>)
 800d732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d736:	f7f2 ff7f 	bl	8000638 <__aeabi_dmul>
 800d73a:	4602      	mov	r2, r0
 800d73c:	460b      	mov	r3, r1
 800d73e:	4630      	mov	r0, r6
 800d740:	4639      	mov	r1, r7
 800d742:	f7f2 fdc1 	bl	80002c8 <__aeabi_dsub>
 800d746:	a360      	add	r3, pc, #384	@ (adr r3, 800d8c8 <__ieee754_rem_pio2+0x2f0>)
 800d748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d74c:	4682      	mov	sl, r0
 800d74e:	468b      	mov	fp, r1
 800d750:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d754:	f7f2 ff70 	bl	8000638 <__aeabi_dmul>
 800d758:	2d1f      	cmp	r5, #31
 800d75a:	4606      	mov	r6, r0
 800d75c:	460f      	mov	r7, r1
 800d75e:	dc0c      	bgt.n	800d77a <__ieee754_rem_pio2+0x1a2>
 800d760:	4b6a      	ldr	r3, [pc, #424]	@ (800d90c <__ieee754_rem_pio2+0x334>)
 800d762:	1e6a      	subs	r2, r5, #1
 800d764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d768:	4543      	cmp	r3, r8
 800d76a:	d006      	beq.n	800d77a <__ieee754_rem_pio2+0x1a2>
 800d76c:	4632      	mov	r2, r6
 800d76e:	463b      	mov	r3, r7
 800d770:	4650      	mov	r0, sl
 800d772:	4659      	mov	r1, fp
 800d774:	f7f2 fda8 	bl	80002c8 <__aeabi_dsub>
 800d778:	e00e      	b.n	800d798 <__ieee754_rem_pio2+0x1c0>
 800d77a:	463b      	mov	r3, r7
 800d77c:	4632      	mov	r2, r6
 800d77e:	4650      	mov	r0, sl
 800d780:	4659      	mov	r1, fp
 800d782:	f7f2 fda1 	bl	80002c8 <__aeabi_dsub>
 800d786:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d78a:	9305      	str	r3, [sp, #20]
 800d78c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d790:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800d794:	2b10      	cmp	r3, #16
 800d796:	dc02      	bgt.n	800d79e <__ieee754_rem_pio2+0x1c6>
 800d798:	e9c4 0100 	strd	r0, r1, [r4]
 800d79c:	e039      	b.n	800d812 <__ieee754_rem_pio2+0x23a>
 800d79e:	a34c      	add	r3, pc, #304	@ (adr r3, 800d8d0 <__ieee754_rem_pio2+0x2f8>)
 800d7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d7a8:	f7f2 ff46 	bl	8000638 <__aeabi_dmul>
 800d7ac:	4606      	mov	r6, r0
 800d7ae:	460f      	mov	r7, r1
 800d7b0:	4602      	mov	r2, r0
 800d7b2:	460b      	mov	r3, r1
 800d7b4:	4650      	mov	r0, sl
 800d7b6:	4659      	mov	r1, fp
 800d7b8:	f7f2 fd86 	bl	80002c8 <__aeabi_dsub>
 800d7bc:	4602      	mov	r2, r0
 800d7be:	460b      	mov	r3, r1
 800d7c0:	4680      	mov	r8, r0
 800d7c2:	4689      	mov	r9, r1
 800d7c4:	4650      	mov	r0, sl
 800d7c6:	4659      	mov	r1, fp
 800d7c8:	f7f2 fd7e 	bl	80002c8 <__aeabi_dsub>
 800d7cc:	4632      	mov	r2, r6
 800d7ce:	463b      	mov	r3, r7
 800d7d0:	f7f2 fd7a 	bl	80002c8 <__aeabi_dsub>
 800d7d4:	a340      	add	r3, pc, #256	@ (adr r3, 800d8d8 <__ieee754_rem_pio2+0x300>)
 800d7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7da:	4606      	mov	r6, r0
 800d7dc:	460f      	mov	r7, r1
 800d7de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d7e2:	f7f2 ff29 	bl	8000638 <__aeabi_dmul>
 800d7e6:	4632      	mov	r2, r6
 800d7e8:	463b      	mov	r3, r7
 800d7ea:	f7f2 fd6d 	bl	80002c8 <__aeabi_dsub>
 800d7ee:	4602      	mov	r2, r0
 800d7f0:	460b      	mov	r3, r1
 800d7f2:	4606      	mov	r6, r0
 800d7f4:	460f      	mov	r7, r1
 800d7f6:	4640      	mov	r0, r8
 800d7f8:	4649      	mov	r1, r9
 800d7fa:	f7f2 fd65 	bl	80002c8 <__aeabi_dsub>
 800d7fe:	9a05      	ldr	r2, [sp, #20]
 800d800:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d804:	1ad3      	subs	r3, r2, r3
 800d806:	2b31      	cmp	r3, #49	@ 0x31
 800d808:	dc20      	bgt.n	800d84c <__ieee754_rem_pio2+0x274>
 800d80a:	e9c4 0100 	strd	r0, r1, [r4]
 800d80e:	46c2      	mov	sl, r8
 800d810:	46cb      	mov	fp, r9
 800d812:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d816:	4650      	mov	r0, sl
 800d818:	4642      	mov	r2, r8
 800d81a:	464b      	mov	r3, r9
 800d81c:	4659      	mov	r1, fp
 800d81e:	f7f2 fd53 	bl	80002c8 <__aeabi_dsub>
 800d822:	463b      	mov	r3, r7
 800d824:	4632      	mov	r2, r6
 800d826:	f7f2 fd4f 	bl	80002c8 <__aeabi_dsub>
 800d82a:	9b04      	ldr	r3, [sp, #16]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d832:	f6bf af0e 	bge.w	800d652 <__ieee754_rem_pio2+0x7a>
 800d836:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800d83a:	6063      	str	r3, [r4, #4]
 800d83c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d840:	f8c4 8000 	str.w	r8, [r4]
 800d844:	60a0      	str	r0, [r4, #8]
 800d846:	60e3      	str	r3, [r4, #12]
 800d848:	426d      	negs	r5, r5
 800d84a:	e702      	b.n	800d652 <__ieee754_rem_pio2+0x7a>
 800d84c:	a326      	add	r3, pc, #152	@ (adr r3, 800d8e8 <__ieee754_rem_pio2+0x310>)
 800d84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d852:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d856:	f7f2 feef 	bl	8000638 <__aeabi_dmul>
 800d85a:	4606      	mov	r6, r0
 800d85c:	460f      	mov	r7, r1
 800d85e:	4602      	mov	r2, r0
 800d860:	460b      	mov	r3, r1
 800d862:	4640      	mov	r0, r8
 800d864:	4649      	mov	r1, r9
 800d866:	f7f2 fd2f 	bl	80002c8 <__aeabi_dsub>
 800d86a:	4602      	mov	r2, r0
 800d86c:	460b      	mov	r3, r1
 800d86e:	4682      	mov	sl, r0
 800d870:	468b      	mov	fp, r1
 800d872:	4640      	mov	r0, r8
 800d874:	4649      	mov	r1, r9
 800d876:	f7f2 fd27 	bl	80002c8 <__aeabi_dsub>
 800d87a:	4632      	mov	r2, r6
 800d87c:	463b      	mov	r3, r7
 800d87e:	f7f2 fd23 	bl	80002c8 <__aeabi_dsub>
 800d882:	a31b      	add	r3, pc, #108	@ (adr r3, 800d8f0 <__ieee754_rem_pio2+0x318>)
 800d884:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d888:	4606      	mov	r6, r0
 800d88a:	460f      	mov	r7, r1
 800d88c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d890:	f7f2 fed2 	bl	8000638 <__aeabi_dmul>
 800d894:	4632      	mov	r2, r6
 800d896:	463b      	mov	r3, r7
 800d898:	f7f2 fd16 	bl	80002c8 <__aeabi_dsub>
 800d89c:	4606      	mov	r6, r0
 800d89e:	460f      	mov	r7, r1
 800d8a0:	e764      	b.n	800d76c <__ieee754_rem_pio2+0x194>
 800d8a2:	4b1b      	ldr	r3, [pc, #108]	@ (800d910 <__ieee754_rem_pio2+0x338>)
 800d8a4:	4598      	cmp	r8, r3
 800d8a6:	d935      	bls.n	800d914 <__ieee754_rem_pio2+0x33c>
 800d8a8:	4632      	mov	r2, r6
 800d8aa:	463b      	mov	r3, r7
 800d8ac:	4630      	mov	r0, r6
 800d8ae:	4639      	mov	r1, r7
 800d8b0:	f7f2 fd0a 	bl	80002c8 <__aeabi_dsub>
 800d8b4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d8b8:	e9c4 0100 	strd	r0, r1, [r4]
 800d8bc:	e69e      	b.n	800d5fc <__ieee754_rem_pio2+0x24>
 800d8be:	bf00      	nop
 800d8c0:	54400000 	.word	0x54400000
 800d8c4:	3ff921fb 	.word	0x3ff921fb
 800d8c8:	1a626331 	.word	0x1a626331
 800d8cc:	3dd0b461 	.word	0x3dd0b461
 800d8d0:	1a600000 	.word	0x1a600000
 800d8d4:	3dd0b461 	.word	0x3dd0b461
 800d8d8:	2e037073 	.word	0x2e037073
 800d8dc:	3ba3198a 	.word	0x3ba3198a
 800d8e0:	6dc9c883 	.word	0x6dc9c883
 800d8e4:	3fe45f30 	.word	0x3fe45f30
 800d8e8:	2e000000 	.word	0x2e000000
 800d8ec:	3ba3198a 	.word	0x3ba3198a
 800d8f0:	252049c1 	.word	0x252049c1
 800d8f4:	397b839a 	.word	0x397b839a
 800d8f8:	3fe921fb 	.word	0x3fe921fb
 800d8fc:	4002d97b 	.word	0x4002d97b
 800d900:	3ff921fb 	.word	0x3ff921fb
 800d904:	413921fb 	.word	0x413921fb
 800d908:	3fe00000 	.word	0x3fe00000
 800d90c:	08010168 	.word	0x08010168
 800d910:	7fefffff 	.word	0x7fefffff
 800d914:	ea4f 5528 	mov.w	r5, r8, asr #20
 800d918:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800d91c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800d920:	4630      	mov	r0, r6
 800d922:	460f      	mov	r7, r1
 800d924:	f7f3 f938 	bl	8000b98 <__aeabi_d2iz>
 800d928:	f7f2 fe1c 	bl	8000564 <__aeabi_i2d>
 800d92c:	4602      	mov	r2, r0
 800d92e:	460b      	mov	r3, r1
 800d930:	4630      	mov	r0, r6
 800d932:	4639      	mov	r1, r7
 800d934:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d938:	f7f2 fcc6 	bl	80002c8 <__aeabi_dsub>
 800d93c:	4b22      	ldr	r3, [pc, #136]	@ (800d9c8 <__ieee754_rem_pio2+0x3f0>)
 800d93e:	2200      	movs	r2, #0
 800d940:	f7f2 fe7a 	bl	8000638 <__aeabi_dmul>
 800d944:	460f      	mov	r7, r1
 800d946:	4606      	mov	r6, r0
 800d948:	f7f3 f926 	bl	8000b98 <__aeabi_d2iz>
 800d94c:	f7f2 fe0a 	bl	8000564 <__aeabi_i2d>
 800d950:	4602      	mov	r2, r0
 800d952:	460b      	mov	r3, r1
 800d954:	4630      	mov	r0, r6
 800d956:	4639      	mov	r1, r7
 800d958:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d95c:	f7f2 fcb4 	bl	80002c8 <__aeabi_dsub>
 800d960:	4b19      	ldr	r3, [pc, #100]	@ (800d9c8 <__ieee754_rem_pio2+0x3f0>)
 800d962:	2200      	movs	r2, #0
 800d964:	f7f2 fe68 	bl	8000638 <__aeabi_dmul>
 800d968:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800d96c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800d970:	f04f 0803 	mov.w	r8, #3
 800d974:	2600      	movs	r6, #0
 800d976:	2700      	movs	r7, #0
 800d978:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800d97c:	4632      	mov	r2, r6
 800d97e:	463b      	mov	r3, r7
 800d980:	46c2      	mov	sl, r8
 800d982:	f108 38ff 	add.w	r8, r8, #4294967295
 800d986:	f7f3 f8bf 	bl	8000b08 <__aeabi_dcmpeq>
 800d98a:	2800      	cmp	r0, #0
 800d98c:	d1f4      	bne.n	800d978 <__ieee754_rem_pio2+0x3a0>
 800d98e:	4b0f      	ldr	r3, [pc, #60]	@ (800d9cc <__ieee754_rem_pio2+0x3f4>)
 800d990:	9301      	str	r3, [sp, #4]
 800d992:	2302      	movs	r3, #2
 800d994:	9300      	str	r3, [sp, #0]
 800d996:	462a      	mov	r2, r5
 800d998:	4653      	mov	r3, sl
 800d99a:	4621      	mov	r1, r4
 800d99c:	a806      	add	r0, sp, #24
 800d99e:	f000 f81f 	bl	800d9e0 <__kernel_rem_pio2>
 800d9a2:	9b04      	ldr	r3, [sp, #16]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	4605      	mov	r5, r0
 800d9a8:	f6bf ae53 	bge.w	800d652 <__ieee754_rem_pio2+0x7a>
 800d9ac:	e9d4 2100 	ldrd	r2, r1, [r4]
 800d9b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d9b4:	e9c4 2300 	strd	r2, r3, [r4]
 800d9b8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800d9bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d9c0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800d9c4:	e740      	b.n	800d848 <__ieee754_rem_pio2+0x270>
 800d9c6:	bf00      	nop
 800d9c8:	41700000 	.word	0x41700000
 800d9cc:	080101e8 	.word	0x080101e8

0800d9d0 <fabs>:
 800d9d0:	ec51 0b10 	vmov	r0, r1, d0
 800d9d4:	4602      	mov	r2, r0
 800d9d6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d9da:	ec43 2b10 	vmov	d0, r2, r3
 800d9de:	4770      	bx	lr

0800d9e0 <__kernel_rem_pio2>:
 800d9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9e4:	ed2d 8b02 	vpush	{d8}
 800d9e8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800d9ec:	f112 0f14 	cmn.w	r2, #20
 800d9f0:	9306      	str	r3, [sp, #24]
 800d9f2:	9104      	str	r1, [sp, #16]
 800d9f4:	4bbe      	ldr	r3, [pc, #760]	@ (800dcf0 <__kernel_rem_pio2+0x310>)
 800d9f6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800d9f8:	9008      	str	r0, [sp, #32]
 800d9fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d9fe:	9300      	str	r3, [sp, #0]
 800da00:	9b06      	ldr	r3, [sp, #24]
 800da02:	f103 33ff 	add.w	r3, r3, #4294967295
 800da06:	bfa8      	it	ge
 800da08:	1ed4      	subge	r4, r2, #3
 800da0a:	9305      	str	r3, [sp, #20]
 800da0c:	bfb2      	itee	lt
 800da0e:	2400      	movlt	r4, #0
 800da10:	2318      	movge	r3, #24
 800da12:	fb94 f4f3 	sdivge	r4, r4, r3
 800da16:	f06f 0317 	mvn.w	r3, #23
 800da1a:	fb04 3303 	mla	r3, r4, r3, r3
 800da1e:	eb03 0b02 	add.w	fp, r3, r2
 800da22:	9b00      	ldr	r3, [sp, #0]
 800da24:	9a05      	ldr	r2, [sp, #20]
 800da26:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800dce0 <__kernel_rem_pio2+0x300>
 800da2a:	eb03 0802 	add.w	r8, r3, r2
 800da2e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800da30:	1aa7      	subs	r7, r4, r2
 800da32:	ae20      	add	r6, sp, #128	@ 0x80
 800da34:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800da38:	2500      	movs	r5, #0
 800da3a:	4545      	cmp	r5, r8
 800da3c:	dd13      	ble.n	800da66 <__kernel_rem_pio2+0x86>
 800da3e:	9b06      	ldr	r3, [sp, #24]
 800da40:	aa20      	add	r2, sp, #128	@ 0x80
 800da42:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800da46:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800da4a:	f04f 0800 	mov.w	r8, #0
 800da4e:	9b00      	ldr	r3, [sp, #0]
 800da50:	4598      	cmp	r8, r3
 800da52:	dc31      	bgt.n	800dab8 <__kernel_rem_pio2+0xd8>
 800da54:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800dce0 <__kernel_rem_pio2+0x300>
 800da58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800da5c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800da60:	462f      	mov	r7, r5
 800da62:	2600      	movs	r6, #0
 800da64:	e01b      	b.n	800da9e <__kernel_rem_pio2+0xbe>
 800da66:	42ef      	cmn	r7, r5
 800da68:	d407      	bmi.n	800da7a <__kernel_rem_pio2+0x9a>
 800da6a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800da6e:	f7f2 fd79 	bl	8000564 <__aeabi_i2d>
 800da72:	e8e6 0102 	strd	r0, r1, [r6], #8
 800da76:	3501      	adds	r5, #1
 800da78:	e7df      	b.n	800da3a <__kernel_rem_pio2+0x5a>
 800da7a:	ec51 0b18 	vmov	r0, r1, d8
 800da7e:	e7f8      	b.n	800da72 <__kernel_rem_pio2+0x92>
 800da80:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da84:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800da88:	f7f2 fdd6 	bl	8000638 <__aeabi_dmul>
 800da8c:	4602      	mov	r2, r0
 800da8e:	460b      	mov	r3, r1
 800da90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da94:	f7f2 fc1a 	bl	80002cc <__adddf3>
 800da98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da9c:	3601      	adds	r6, #1
 800da9e:	9b05      	ldr	r3, [sp, #20]
 800daa0:	429e      	cmp	r6, r3
 800daa2:	f1a7 0708 	sub.w	r7, r7, #8
 800daa6:	ddeb      	ble.n	800da80 <__kernel_rem_pio2+0xa0>
 800daa8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800daac:	f108 0801 	add.w	r8, r8, #1
 800dab0:	ecaa 7b02 	vstmia	sl!, {d7}
 800dab4:	3508      	adds	r5, #8
 800dab6:	e7ca      	b.n	800da4e <__kernel_rem_pio2+0x6e>
 800dab8:	9b00      	ldr	r3, [sp, #0]
 800daba:	f8dd 8000 	ldr.w	r8, [sp]
 800dabe:	aa0c      	add	r2, sp, #48	@ 0x30
 800dac0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dac4:	930a      	str	r3, [sp, #40]	@ 0x28
 800dac6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800dac8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800dacc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dace:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800dad2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dad4:	ab98      	add	r3, sp, #608	@ 0x260
 800dad6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800dada:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800dade:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dae2:	ac0c      	add	r4, sp, #48	@ 0x30
 800dae4:	ab70      	add	r3, sp, #448	@ 0x1c0
 800dae6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800daea:	46a1      	mov	r9, r4
 800daec:	46c2      	mov	sl, r8
 800daee:	f1ba 0f00 	cmp.w	sl, #0
 800daf2:	f1a5 0508 	sub.w	r5, r5, #8
 800daf6:	dc77      	bgt.n	800dbe8 <__kernel_rem_pio2+0x208>
 800daf8:	4658      	mov	r0, fp
 800dafa:	ed9d 0b02 	vldr	d0, [sp, #8]
 800dafe:	f000 fac7 	bl	800e090 <scalbn>
 800db02:	ec57 6b10 	vmov	r6, r7, d0
 800db06:	2200      	movs	r2, #0
 800db08:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800db0c:	4630      	mov	r0, r6
 800db0e:	4639      	mov	r1, r7
 800db10:	f7f2 fd92 	bl	8000638 <__aeabi_dmul>
 800db14:	ec41 0b10 	vmov	d0, r0, r1
 800db18:	f000 fb3a 	bl	800e190 <floor>
 800db1c:	4b75      	ldr	r3, [pc, #468]	@ (800dcf4 <__kernel_rem_pio2+0x314>)
 800db1e:	ec51 0b10 	vmov	r0, r1, d0
 800db22:	2200      	movs	r2, #0
 800db24:	f7f2 fd88 	bl	8000638 <__aeabi_dmul>
 800db28:	4602      	mov	r2, r0
 800db2a:	460b      	mov	r3, r1
 800db2c:	4630      	mov	r0, r6
 800db2e:	4639      	mov	r1, r7
 800db30:	f7f2 fbca 	bl	80002c8 <__aeabi_dsub>
 800db34:	460f      	mov	r7, r1
 800db36:	4606      	mov	r6, r0
 800db38:	f7f3 f82e 	bl	8000b98 <__aeabi_d2iz>
 800db3c:	9002      	str	r0, [sp, #8]
 800db3e:	f7f2 fd11 	bl	8000564 <__aeabi_i2d>
 800db42:	4602      	mov	r2, r0
 800db44:	460b      	mov	r3, r1
 800db46:	4630      	mov	r0, r6
 800db48:	4639      	mov	r1, r7
 800db4a:	f7f2 fbbd 	bl	80002c8 <__aeabi_dsub>
 800db4e:	f1bb 0f00 	cmp.w	fp, #0
 800db52:	4606      	mov	r6, r0
 800db54:	460f      	mov	r7, r1
 800db56:	dd6c      	ble.n	800dc32 <__kernel_rem_pio2+0x252>
 800db58:	f108 31ff 	add.w	r1, r8, #4294967295
 800db5c:	ab0c      	add	r3, sp, #48	@ 0x30
 800db5e:	9d02      	ldr	r5, [sp, #8]
 800db60:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800db64:	f1cb 0018 	rsb	r0, fp, #24
 800db68:	fa43 f200 	asr.w	r2, r3, r0
 800db6c:	4415      	add	r5, r2
 800db6e:	4082      	lsls	r2, r0
 800db70:	1a9b      	subs	r3, r3, r2
 800db72:	aa0c      	add	r2, sp, #48	@ 0x30
 800db74:	9502      	str	r5, [sp, #8]
 800db76:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800db7a:	f1cb 0217 	rsb	r2, fp, #23
 800db7e:	fa43 f902 	asr.w	r9, r3, r2
 800db82:	f1b9 0f00 	cmp.w	r9, #0
 800db86:	dd64      	ble.n	800dc52 <__kernel_rem_pio2+0x272>
 800db88:	9b02      	ldr	r3, [sp, #8]
 800db8a:	2200      	movs	r2, #0
 800db8c:	3301      	adds	r3, #1
 800db8e:	9302      	str	r3, [sp, #8]
 800db90:	4615      	mov	r5, r2
 800db92:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800db96:	4590      	cmp	r8, r2
 800db98:	f300 80b8 	bgt.w	800dd0c <__kernel_rem_pio2+0x32c>
 800db9c:	f1bb 0f00 	cmp.w	fp, #0
 800dba0:	dd07      	ble.n	800dbb2 <__kernel_rem_pio2+0x1d2>
 800dba2:	f1bb 0f01 	cmp.w	fp, #1
 800dba6:	f000 80bf 	beq.w	800dd28 <__kernel_rem_pio2+0x348>
 800dbaa:	f1bb 0f02 	cmp.w	fp, #2
 800dbae:	f000 80c6 	beq.w	800dd3e <__kernel_rem_pio2+0x35e>
 800dbb2:	f1b9 0f02 	cmp.w	r9, #2
 800dbb6:	d14c      	bne.n	800dc52 <__kernel_rem_pio2+0x272>
 800dbb8:	4632      	mov	r2, r6
 800dbba:	463b      	mov	r3, r7
 800dbbc:	494e      	ldr	r1, [pc, #312]	@ (800dcf8 <__kernel_rem_pio2+0x318>)
 800dbbe:	2000      	movs	r0, #0
 800dbc0:	f7f2 fb82 	bl	80002c8 <__aeabi_dsub>
 800dbc4:	4606      	mov	r6, r0
 800dbc6:	460f      	mov	r7, r1
 800dbc8:	2d00      	cmp	r5, #0
 800dbca:	d042      	beq.n	800dc52 <__kernel_rem_pio2+0x272>
 800dbcc:	4658      	mov	r0, fp
 800dbce:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800dce8 <__kernel_rem_pio2+0x308>
 800dbd2:	f000 fa5d 	bl	800e090 <scalbn>
 800dbd6:	4630      	mov	r0, r6
 800dbd8:	4639      	mov	r1, r7
 800dbda:	ec53 2b10 	vmov	r2, r3, d0
 800dbde:	f7f2 fb73 	bl	80002c8 <__aeabi_dsub>
 800dbe2:	4606      	mov	r6, r0
 800dbe4:	460f      	mov	r7, r1
 800dbe6:	e034      	b.n	800dc52 <__kernel_rem_pio2+0x272>
 800dbe8:	4b44      	ldr	r3, [pc, #272]	@ (800dcfc <__kernel_rem_pio2+0x31c>)
 800dbea:	2200      	movs	r2, #0
 800dbec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dbf0:	f7f2 fd22 	bl	8000638 <__aeabi_dmul>
 800dbf4:	f7f2 ffd0 	bl	8000b98 <__aeabi_d2iz>
 800dbf8:	f7f2 fcb4 	bl	8000564 <__aeabi_i2d>
 800dbfc:	4b40      	ldr	r3, [pc, #256]	@ (800dd00 <__kernel_rem_pio2+0x320>)
 800dbfe:	2200      	movs	r2, #0
 800dc00:	4606      	mov	r6, r0
 800dc02:	460f      	mov	r7, r1
 800dc04:	f7f2 fd18 	bl	8000638 <__aeabi_dmul>
 800dc08:	4602      	mov	r2, r0
 800dc0a:	460b      	mov	r3, r1
 800dc0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc10:	f7f2 fb5a 	bl	80002c8 <__aeabi_dsub>
 800dc14:	f7f2 ffc0 	bl	8000b98 <__aeabi_d2iz>
 800dc18:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dc1c:	f849 0b04 	str.w	r0, [r9], #4
 800dc20:	4639      	mov	r1, r7
 800dc22:	4630      	mov	r0, r6
 800dc24:	f7f2 fb52 	bl	80002cc <__adddf3>
 800dc28:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dc2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc30:	e75d      	b.n	800daee <__kernel_rem_pio2+0x10e>
 800dc32:	d107      	bne.n	800dc44 <__kernel_rem_pio2+0x264>
 800dc34:	f108 33ff 	add.w	r3, r8, #4294967295
 800dc38:	aa0c      	add	r2, sp, #48	@ 0x30
 800dc3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc3e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800dc42:	e79e      	b.n	800db82 <__kernel_rem_pio2+0x1a2>
 800dc44:	4b2f      	ldr	r3, [pc, #188]	@ (800dd04 <__kernel_rem_pio2+0x324>)
 800dc46:	2200      	movs	r2, #0
 800dc48:	f7f2 ff7c 	bl	8000b44 <__aeabi_dcmpge>
 800dc4c:	2800      	cmp	r0, #0
 800dc4e:	d143      	bne.n	800dcd8 <__kernel_rem_pio2+0x2f8>
 800dc50:	4681      	mov	r9, r0
 800dc52:	2200      	movs	r2, #0
 800dc54:	2300      	movs	r3, #0
 800dc56:	4630      	mov	r0, r6
 800dc58:	4639      	mov	r1, r7
 800dc5a:	f7f2 ff55 	bl	8000b08 <__aeabi_dcmpeq>
 800dc5e:	2800      	cmp	r0, #0
 800dc60:	f000 80bf 	beq.w	800dde2 <__kernel_rem_pio2+0x402>
 800dc64:	f108 33ff 	add.w	r3, r8, #4294967295
 800dc68:	2200      	movs	r2, #0
 800dc6a:	9900      	ldr	r1, [sp, #0]
 800dc6c:	428b      	cmp	r3, r1
 800dc6e:	da6e      	bge.n	800dd4e <__kernel_rem_pio2+0x36e>
 800dc70:	2a00      	cmp	r2, #0
 800dc72:	f000 8089 	beq.w	800dd88 <__kernel_rem_pio2+0x3a8>
 800dc76:	f108 38ff 	add.w	r8, r8, #4294967295
 800dc7a:	ab0c      	add	r3, sp, #48	@ 0x30
 800dc7c:	f1ab 0b18 	sub.w	fp, fp, #24
 800dc80:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d0f6      	beq.n	800dc76 <__kernel_rem_pio2+0x296>
 800dc88:	4658      	mov	r0, fp
 800dc8a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800dce8 <__kernel_rem_pio2+0x308>
 800dc8e:	f000 f9ff 	bl	800e090 <scalbn>
 800dc92:	f108 0301 	add.w	r3, r8, #1
 800dc96:	00da      	lsls	r2, r3, #3
 800dc98:	9205      	str	r2, [sp, #20]
 800dc9a:	ec55 4b10 	vmov	r4, r5, d0
 800dc9e:	aa70      	add	r2, sp, #448	@ 0x1c0
 800dca0:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800dcfc <__kernel_rem_pio2+0x31c>
 800dca4:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800dca8:	4646      	mov	r6, r8
 800dcaa:	f04f 0a00 	mov.w	sl, #0
 800dcae:	2e00      	cmp	r6, #0
 800dcb0:	f280 80cf 	bge.w	800de52 <__kernel_rem_pio2+0x472>
 800dcb4:	4644      	mov	r4, r8
 800dcb6:	2c00      	cmp	r4, #0
 800dcb8:	f2c0 80fd 	blt.w	800deb6 <__kernel_rem_pio2+0x4d6>
 800dcbc:	4b12      	ldr	r3, [pc, #72]	@ (800dd08 <__kernel_rem_pio2+0x328>)
 800dcbe:	461f      	mov	r7, r3
 800dcc0:	ab70      	add	r3, sp, #448	@ 0x1c0
 800dcc2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dcc6:	9306      	str	r3, [sp, #24]
 800dcc8:	f04f 0a00 	mov.w	sl, #0
 800dccc:	f04f 0b00 	mov.w	fp, #0
 800dcd0:	2600      	movs	r6, #0
 800dcd2:	eba8 0504 	sub.w	r5, r8, r4
 800dcd6:	e0e2      	b.n	800de9e <__kernel_rem_pio2+0x4be>
 800dcd8:	f04f 0902 	mov.w	r9, #2
 800dcdc:	e754      	b.n	800db88 <__kernel_rem_pio2+0x1a8>
 800dcde:	bf00      	nop
	...
 800dcec:	3ff00000 	.word	0x3ff00000
 800dcf0:	08010330 	.word	0x08010330
 800dcf4:	40200000 	.word	0x40200000
 800dcf8:	3ff00000 	.word	0x3ff00000
 800dcfc:	3e700000 	.word	0x3e700000
 800dd00:	41700000 	.word	0x41700000
 800dd04:	3fe00000 	.word	0x3fe00000
 800dd08:	080102f0 	.word	0x080102f0
 800dd0c:	f854 3b04 	ldr.w	r3, [r4], #4
 800dd10:	b945      	cbnz	r5, 800dd24 <__kernel_rem_pio2+0x344>
 800dd12:	b123      	cbz	r3, 800dd1e <__kernel_rem_pio2+0x33e>
 800dd14:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800dd18:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd1c:	2301      	movs	r3, #1
 800dd1e:	3201      	adds	r2, #1
 800dd20:	461d      	mov	r5, r3
 800dd22:	e738      	b.n	800db96 <__kernel_rem_pio2+0x1b6>
 800dd24:	1acb      	subs	r3, r1, r3
 800dd26:	e7f7      	b.n	800dd18 <__kernel_rem_pio2+0x338>
 800dd28:	f108 32ff 	add.w	r2, r8, #4294967295
 800dd2c:	ab0c      	add	r3, sp, #48	@ 0x30
 800dd2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd32:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800dd36:	a90c      	add	r1, sp, #48	@ 0x30
 800dd38:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800dd3c:	e739      	b.n	800dbb2 <__kernel_rem_pio2+0x1d2>
 800dd3e:	f108 32ff 	add.w	r2, r8, #4294967295
 800dd42:	ab0c      	add	r3, sp, #48	@ 0x30
 800dd44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd48:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800dd4c:	e7f3      	b.n	800dd36 <__kernel_rem_pio2+0x356>
 800dd4e:	a90c      	add	r1, sp, #48	@ 0x30
 800dd50:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800dd54:	3b01      	subs	r3, #1
 800dd56:	430a      	orrs	r2, r1
 800dd58:	e787      	b.n	800dc6a <__kernel_rem_pio2+0x28a>
 800dd5a:	3401      	adds	r4, #1
 800dd5c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800dd60:	2a00      	cmp	r2, #0
 800dd62:	d0fa      	beq.n	800dd5a <__kernel_rem_pio2+0x37a>
 800dd64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd66:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800dd6a:	eb0d 0503 	add.w	r5, sp, r3
 800dd6e:	9b06      	ldr	r3, [sp, #24]
 800dd70:	aa20      	add	r2, sp, #128	@ 0x80
 800dd72:	4443      	add	r3, r8
 800dd74:	f108 0701 	add.w	r7, r8, #1
 800dd78:	3d98      	subs	r5, #152	@ 0x98
 800dd7a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800dd7e:	4444      	add	r4, r8
 800dd80:	42bc      	cmp	r4, r7
 800dd82:	da04      	bge.n	800dd8e <__kernel_rem_pio2+0x3ae>
 800dd84:	46a0      	mov	r8, r4
 800dd86:	e6a2      	b.n	800dace <__kernel_rem_pio2+0xee>
 800dd88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd8a:	2401      	movs	r4, #1
 800dd8c:	e7e6      	b.n	800dd5c <__kernel_rem_pio2+0x37c>
 800dd8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd90:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800dd94:	f7f2 fbe6 	bl	8000564 <__aeabi_i2d>
 800dd98:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800e060 <__kernel_rem_pio2+0x680>
 800dd9c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800dda0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dda4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dda8:	46b2      	mov	sl, r6
 800ddaa:	f04f 0800 	mov.w	r8, #0
 800ddae:	9b05      	ldr	r3, [sp, #20]
 800ddb0:	4598      	cmp	r8, r3
 800ddb2:	dd05      	ble.n	800ddc0 <__kernel_rem_pio2+0x3e0>
 800ddb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ddb8:	3701      	adds	r7, #1
 800ddba:	eca5 7b02 	vstmia	r5!, {d7}
 800ddbe:	e7df      	b.n	800dd80 <__kernel_rem_pio2+0x3a0>
 800ddc0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800ddc4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ddc8:	f7f2 fc36 	bl	8000638 <__aeabi_dmul>
 800ddcc:	4602      	mov	r2, r0
 800ddce:	460b      	mov	r3, r1
 800ddd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ddd4:	f7f2 fa7a 	bl	80002cc <__adddf3>
 800ddd8:	f108 0801 	add.w	r8, r8, #1
 800dddc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dde0:	e7e5      	b.n	800ddae <__kernel_rem_pio2+0x3ce>
 800dde2:	f1cb 0000 	rsb	r0, fp, #0
 800dde6:	ec47 6b10 	vmov	d0, r6, r7
 800ddea:	f000 f951 	bl	800e090 <scalbn>
 800ddee:	ec55 4b10 	vmov	r4, r5, d0
 800ddf2:	4b9d      	ldr	r3, [pc, #628]	@ (800e068 <__kernel_rem_pio2+0x688>)
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	4620      	mov	r0, r4
 800ddf8:	4629      	mov	r1, r5
 800ddfa:	f7f2 fea3 	bl	8000b44 <__aeabi_dcmpge>
 800ddfe:	b300      	cbz	r0, 800de42 <__kernel_rem_pio2+0x462>
 800de00:	4b9a      	ldr	r3, [pc, #616]	@ (800e06c <__kernel_rem_pio2+0x68c>)
 800de02:	2200      	movs	r2, #0
 800de04:	4620      	mov	r0, r4
 800de06:	4629      	mov	r1, r5
 800de08:	f7f2 fc16 	bl	8000638 <__aeabi_dmul>
 800de0c:	f7f2 fec4 	bl	8000b98 <__aeabi_d2iz>
 800de10:	4606      	mov	r6, r0
 800de12:	f7f2 fba7 	bl	8000564 <__aeabi_i2d>
 800de16:	4b94      	ldr	r3, [pc, #592]	@ (800e068 <__kernel_rem_pio2+0x688>)
 800de18:	2200      	movs	r2, #0
 800de1a:	f7f2 fc0d 	bl	8000638 <__aeabi_dmul>
 800de1e:	460b      	mov	r3, r1
 800de20:	4602      	mov	r2, r0
 800de22:	4629      	mov	r1, r5
 800de24:	4620      	mov	r0, r4
 800de26:	f7f2 fa4f 	bl	80002c8 <__aeabi_dsub>
 800de2a:	f7f2 feb5 	bl	8000b98 <__aeabi_d2iz>
 800de2e:	ab0c      	add	r3, sp, #48	@ 0x30
 800de30:	f10b 0b18 	add.w	fp, fp, #24
 800de34:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800de38:	f108 0801 	add.w	r8, r8, #1
 800de3c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800de40:	e722      	b.n	800dc88 <__kernel_rem_pio2+0x2a8>
 800de42:	4620      	mov	r0, r4
 800de44:	4629      	mov	r1, r5
 800de46:	f7f2 fea7 	bl	8000b98 <__aeabi_d2iz>
 800de4a:	ab0c      	add	r3, sp, #48	@ 0x30
 800de4c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800de50:	e71a      	b.n	800dc88 <__kernel_rem_pio2+0x2a8>
 800de52:	ab0c      	add	r3, sp, #48	@ 0x30
 800de54:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800de58:	f7f2 fb84 	bl	8000564 <__aeabi_i2d>
 800de5c:	4622      	mov	r2, r4
 800de5e:	462b      	mov	r3, r5
 800de60:	f7f2 fbea 	bl	8000638 <__aeabi_dmul>
 800de64:	4652      	mov	r2, sl
 800de66:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800de6a:	465b      	mov	r3, fp
 800de6c:	4620      	mov	r0, r4
 800de6e:	4629      	mov	r1, r5
 800de70:	f7f2 fbe2 	bl	8000638 <__aeabi_dmul>
 800de74:	3e01      	subs	r6, #1
 800de76:	4604      	mov	r4, r0
 800de78:	460d      	mov	r5, r1
 800de7a:	e718      	b.n	800dcae <__kernel_rem_pio2+0x2ce>
 800de7c:	9906      	ldr	r1, [sp, #24]
 800de7e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800de82:	9106      	str	r1, [sp, #24]
 800de84:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800de88:	f7f2 fbd6 	bl	8000638 <__aeabi_dmul>
 800de8c:	4602      	mov	r2, r0
 800de8e:	460b      	mov	r3, r1
 800de90:	4650      	mov	r0, sl
 800de92:	4659      	mov	r1, fp
 800de94:	f7f2 fa1a 	bl	80002cc <__adddf3>
 800de98:	3601      	adds	r6, #1
 800de9a:	4682      	mov	sl, r0
 800de9c:	468b      	mov	fp, r1
 800de9e:	9b00      	ldr	r3, [sp, #0]
 800dea0:	429e      	cmp	r6, r3
 800dea2:	dc01      	bgt.n	800dea8 <__kernel_rem_pio2+0x4c8>
 800dea4:	42b5      	cmp	r5, r6
 800dea6:	dae9      	bge.n	800de7c <__kernel_rem_pio2+0x49c>
 800dea8:	ab48      	add	r3, sp, #288	@ 0x120
 800deaa:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800deae:	e9c5 ab00 	strd	sl, fp, [r5]
 800deb2:	3c01      	subs	r4, #1
 800deb4:	e6ff      	b.n	800dcb6 <__kernel_rem_pio2+0x2d6>
 800deb6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800deb8:	2b02      	cmp	r3, #2
 800deba:	dc0b      	bgt.n	800ded4 <__kernel_rem_pio2+0x4f4>
 800debc:	2b00      	cmp	r3, #0
 800debe:	dc39      	bgt.n	800df34 <__kernel_rem_pio2+0x554>
 800dec0:	d05d      	beq.n	800df7e <__kernel_rem_pio2+0x59e>
 800dec2:	9b02      	ldr	r3, [sp, #8]
 800dec4:	f003 0007 	and.w	r0, r3, #7
 800dec8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800decc:	ecbd 8b02 	vpop	{d8}
 800ded0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ded4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800ded6:	2b03      	cmp	r3, #3
 800ded8:	d1f3      	bne.n	800dec2 <__kernel_rem_pio2+0x4e2>
 800deda:	9b05      	ldr	r3, [sp, #20]
 800dedc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800dee0:	eb0d 0403 	add.w	r4, sp, r3
 800dee4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800dee8:	4625      	mov	r5, r4
 800deea:	46c2      	mov	sl, r8
 800deec:	f1ba 0f00 	cmp.w	sl, #0
 800def0:	f1a5 0508 	sub.w	r5, r5, #8
 800def4:	dc6b      	bgt.n	800dfce <__kernel_rem_pio2+0x5ee>
 800def6:	4645      	mov	r5, r8
 800def8:	2d01      	cmp	r5, #1
 800defa:	f1a4 0408 	sub.w	r4, r4, #8
 800defe:	f300 8087 	bgt.w	800e010 <__kernel_rem_pio2+0x630>
 800df02:	9c05      	ldr	r4, [sp, #20]
 800df04:	ab48      	add	r3, sp, #288	@ 0x120
 800df06:	441c      	add	r4, r3
 800df08:	2000      	movs	r0, #0
 800df0a:	2100      	movs	r1, #0
 800df0c:	f1b8 0f01 	cmp.w	r8, #1
 800df10:	f300 809c 	bgt.w	800e04c <__kernel_rem_pio2+0x66c>
 800df14:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800df18:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800df1c:	f1b9 0f00 	cmp.w	r9, #0
 800df20:	f040 80a6 	bne.w	800e070 <__kernel_rem_pio2+0x690>
 800df24:	9b04      	ldr	r3, [sp, #16]
 800df26:	e9c3 7800 	strd	r7, r8, [r3]
 800df2a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800df2e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800df32:	e7c6      	b.n	800dec2 <__kernel_rem_pio2+0x4e2>
 800df34:	9d05      	ldr	r5, [sp, #20]
 800df36:	ab48      	add	r3, sp, #288	@ 0x120
 800df38:	441d      	add	r5, r3
 800df3a:	4644      	mov	r4, r8
 800df3c:	2000      	movs	r0, #0
 800df3e:	2100      	movs	r1, #0
 800df40:	2c00      	cmp	r4, #0
 800df42:	da35      	bge.n	800dfb0 <__kernel_rem_pio2+0x5d0>
 800df44:	f1b9 0f00 	cmp.w	r9, #0
 800df48:	d038      	beq.n	800dfbc <__kernel_rem_pio2+0x5dc>
 800df4a:	4602      	mov	r2, r0
 800df4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800df50:	9c04      	ldr	r4, [sp, #16]
 800df52:	e9c4 2300 	strd	r2, r3, [r4]
 800df56:	4602      	mov	r2, r0
 800df58:	460b      	mov	r3, r1
 800df5a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800df5e:	f7f2 f9b3 	bl	80002c8 <__aeabi_dsub>
 800df62:	ad4a      	add	r5, sp, #296	@ 0x128
 800df64:	2401      	movs	r4, #1
 800df66:	45a0      	cmp	r8, r4
 800df68:	da2b      	bge.n	800dfc2 <__kernel_rem_pio2+0x5e2>
 800df6a:	f1b9 0f00 	cmp.w	r9, #0
 800df6e:	d002      	beq.n	800df76 <__kernel_rem_pio2+0x596>
 800df70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800df74:	4619      	mov	r1, r3
 800df76:	9b04      	ldr	r3, [sp, #16]
 800df78:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800df7c:	e7a1      	b.n	800dec2 <__kernel_rem_pio2+0x4e2>
 800df7e:	9c05      	ldr	r4, [sp, #20]
 800df80:	ab48      	add	r3, sp, #288	@ 0x120
 800df82:	441c      	add	r4, r3
 800df84:	2000      	movs	r0, #0
 800df86:	2100      	movs	r1, #0
 800df88:	f1b8 0f00 	cmp.w	r8, #0
 800df8c:	da09      	bge.n	800dfa2 <__kernel_rem_pio2+0x5c2>
 800df8e:	f1b9 0f00 	cmp.w	r9, #0
 800df92:	d002      	beq.n	800df9a <__kernel_rem_pio2+0x5ba>
 800df94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800df98:	4619      	mov	r1, r3
 800df9a:	9b04      	ldr	r3, [sp, #16]
 800df9c:	e9c3 0100 	strd	r0, r1, [r3]
 800dfa0:	e78f      	b.n	800dec2 <__kernel_rem_pio2+0x4e2>
 800dfa2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dfa6:	f7f2 f991 	bl	80002cc <__adddf3>
 800dfaa:	f108 38ff 	add.w	r8, r8, #4294967295
 800dfae:	e7eb      	b.n	800df88 <__kernel_rem_pio2+0x5a8>
 800dfb0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800dfb4:	f7f2 f98a 	bl	80002cc <__adddf3>
 800dfb8:	3c01      	subs	r4, #1
 800dfba:	e7c1      	b.n	800df40 <__kernel_rem_pio2+0x560>
 800dfbc:	4602      	mov	r2, r0
 800dfbe:	460b      	mov	r3, r1
 800dfc0:	e7c6      	b.n	800df50 <__kernel_rem_pio2+0x570>
 800dfc2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800dfc6:	f7f2 f981 	bl	80002cc <__adddf3>
 800dfca:	3401      	adds	r4, #1
 800dfcc:	e7cb      	b.n	800df66 <__kernel_rem_pio2+0x586>
 800dfce:	ed95 7b00 	vldr	d7, [r5]
 800dfd2:	ed8d 7b00 	vstr	d7, [sp]
 800dfd6:	ed95 7b02 	vldr	d7, [r5, #8]
 800dfda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dfde:	ec53 2b17 	vmov	r2, r3, d7
 800dfe2:	ed8d 7b06 	vstr	d7, [sp, #24]
 800dfe6:	f7f2 f971 	bl	80002cc <__adddf3>
 800dfea:	4602      	mov	r2, r0
 800dfec:	460b      	mov	r3, r1
 800dfee:	4606      	mov	r6, r0
 800dff0:	460f      	mov	r7, r1
 800dff2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dff6:	f7f2 f967 	bl	80002c8 <__aeabi_dsub>
 800dffa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dffe:	f7f2 f965 	bl	80002cc <__adddf3>
 800e002:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e006:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800e00a:	e9c5 6700 	strd	r6, r7, [r5]
 800e00e:	e76d      	b.n	800deec <__kernel_rem_pio2+0x50c>
 800e010:	ed94 7b00 	vldr	d7, [r4]
 800e014:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800e018:	ec51 0b17 	vmov	r0, r1, d7
 800e01c:	4652      	mov	r2, sl
 800e01e:	465b      	mov	r3, fp
 800e020:	ed8d 7b00 	vstr	d7, [sp]
 800e024:	f7f2 f952 	bl	80002cc <__adddf3>
 800e028:	4602      	mov	r2, r0
 800e02a:	460b      	mov	r3, r1
 800e02c:	4606      	mov	r6, r0
 800e02e:	460f      	mov	r7, r1
 800e030:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e034:	f7f2 f948 	bl	80002c8 <__aeabi_dsub>
 800e038:	4652      	mov	r2, sl
 800e03a:	465b      	mov	r3, fp
 800e03c:	f7f2 f946 	bl	80002cc <__adddf3>
 800e040:	3d01      	subs	r5, #1
 800e042:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e046:	e9c4 6700 	strd	r6, r7, [r4]
 800e04a:	e755      	b.n	800def8 <__kernel_rem_pio2+0x518>
 800e04c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e050:	f7f2 f93c 	bl	80002cc <__adddf3>
 800e054:	f108 38ff 	add.w	r8, r8, #4294967295
 800e058:	e758      	b.n	800df0c <__kernel_rem_pio2+0x52c>
 800e05a:	bf00      	nop
 800e05c:	f3af 8000 	nop.w
	...
 800e068:	41700000 	.word	0x41700000
 800e06c:	3e700000 	.word	0x3e700000
 800e070:	9b04      	ldr	r3, [sp, #16]
 800e072:	9a04      	ldr	r2, [sp, #16]
 800e074:	601f      	str	r7, [r3, #0]
 800e076:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800e07a:	605c      	str	r4, [r3, #4]
 800e07c:	609d      	str	r5, [r3, #8]
 800e07e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e082:	60d3      	str	r3, [r2, #12]
 800e084:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e088:	6110      	str	r0, [r2, #16]
 800e08a:	6153      	str	r3, [r2, #20]
 800e08c:	e719      	b.n	800dec2 <__kernel_rem_pio2+0x4e2>
 800e08e:	bf00      	nop

0800e090 <scalbn>:
 800e090:	b570      	push	{r4, r5, r6, lr}
 800e092:	ec55 4b10 	vmov	r4, r5, d0
 800e096:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800e09a:	4606      	mov	r6, r0
 800e09c:	462b      	mov	r3, r5
 800e09e:	b991      	cbnz	r1, 800e0c6 <scalbn+0x36>
 800e0a0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e0a4:	4323      	orrs	r3, r4
 800e0a6:	d03d      	beq.n	800e124 <scalbn+0x94>
 800e0a8:	4b35      	ldr	r3, [pc, #212]	@ (800e180 <scalbn+0xf0>)
 800e0aa:	4620      	mov	r0, r4
 800e0ac:	4629      	mov	r1, r5
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	f7f2 fac2 	bl	8000638 <__aeabi_dmul>
 800e0b4:	4b33      	ldr	r3, [pc, #204]	@ (800e184 <scalbn+0xf4>)
 800e0b6:	429e      	cmp	r6, r3
 800e0b8:	4604      	mov	r4, r0
 800e0ba:	460d      	mov	r5, r1
 800e0bc:	da0f      	bge.n	800e0de <scalbn+0x4e>
 800e0be:	a328      	add	r3, pc, #160	@ (adr r3, 800e160 <scalbn+0xd0>)
 800e0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0c4:	e01e      	b.n	800e104 <scalbn+0x74>
 800e0c6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800e0ca:	4291      	cmp	r1, r2
 800e0cc:	d10b      	bne.n	800e0e6 <scalbn+0x56>
 800e0ce:	4622      	mov	r2, r4
 800e0d0:	4620      	mov	r0, r4
 800e0d2:	4629      	mov	r1, r5
 800e0d4:	f7f2 f8fa 	bl	80002cc <__adddf3>
 800e0d8:	4604      	mov	r4, r0
 800e0da:	460d      	mov	r5, r1
 800e0dc:	e022      	b.n	800e124 <scalbn+0x94>
 800e0de:	460b      	mov	r3, r1
 800e0e0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800e0e4:	3936      	subs	r1, #54	@ 0x36
 800e0e6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800e0ea:	4296      	cmp	r6, r2
 800e0ec:	dd0d      	ble.n	800e10a <scalbn+0x7a>
 800e0ee:	2d00      	cmp	r5, #0
 800e0f0:	a11d      	add	r1, pc, #116	@ (adr r1, 800e168 <scalbn+0xd8>)
 800e0f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0f6:	da02      	bge.n	800e0fe <scalbn+0x6e>
 800e0f8:	a11d      	add	r1, pc, #116	@ (adr r1, 800e170 <scalbn+0xe0>)
 800e0fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0fe:	a31a      	add	r3, pc, #104	@ (adr r3, 800e168 <scalbn+0xd8>)
 800e100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e104:	f7f2 fa98 	bl	8000638 <__aeabi_dmul>
 800e108:	e7e6      	b.n	800e0d8 <scalbn+0x48>
 800e10a:	1872      	adds	r2, r6, r1
 800e10c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800e110:	428a      	cmp	r2, r1
 800e112:	dcec      	bgt.n	800e0ee <scalbn+0x5e>
 800e114:	2a00      	cmp	r2, #0
 800e116:	dd08      	ble.n	800e12a <scalbn+0x9a>
 800e118:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e11c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800e120:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e124:	ec45 4b10 	vmov	d0, r4, r5
 800e128:	bd70      	pop	{r4, r5, r6, pc}
 800e12a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800e12e:	da08      	bge.n	800e142 <scalbn+0xb2>
 800e130:	2d00      	cmp	r5, #0
 800e132:	a10b      	add	r1, pc, #44	@ (adr r1, 800e160 <scalbn+0xd0>)
 800e134:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e138:	dac1      	bge.n	800e0be <scalbn+0x2e>
 800e13a:	a10f      	add	r1, pc, #60	@ (adr r1, 800e178 <scalbn+0xe8>)
 800e13c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e140:	e7bd      	b.n	800e0be <scalbn+0x2e>
 800e142:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e146:	3236      	adds	r2, #54	@ 0x36
 800e148:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800e14c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e150:	4620      	mov	r0, r4
 800e152:	4b0d      	ldr	r3, [pc, #52]	@ (800e188 <scalbn+0xf8>)
 800e154:	4629      	mov	r1, r5
 800e156:	2200      	movs	r2, #0
 800e158:	e7d4      	b.n	800e104 <scalbn+0x74>
 800e15a:	bf00      	nop
 800e15c:	f3af 8000 	nop.w
 800e160:	c2f8f359 	.word	0xc2f8f359
 800e164:	01a56e1f 	.word	0x01a56e1f
 800e168:	8800759c 	.word	0x8800759c
 800e16c:	7e37e43c 	.word	0x7e37e43c
 800e170:	8800759c 	.word	0x8800759c
 800e174:	fe37e43c 	.word	0xfe37e43c
 800e178:	c2f8f359 	.word	0xc2f8f359
 800e17c:	81a56e1f 	.word	0x81a56e1f
 800e180:	43500000 	.word	0x43500000
 800e184:	ffff3cb0 	.word	0xffff3cb0
 800e188:	3c900000 	.word	0x3c900000
 800e18c:	00000000 	.word	0x00000000

0800e190 <floor>:
 800e190:	ec51 0b10 	vmov	r0, r1, d0
 800e194:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e19c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800e1a0:	2e13      	cmp	r6, #19
 800e1a2:	460c      	mov	r4, r1
 800e1a4:	4605      	mov	r5, r0
 800e1a6:	4680      	mov	r8, r0
 800e1a8:	dc34      	bgt.n	800e214 <floor+0x84>
 800e1aa:	2e00      	cmp	r6, #0
 800e1ac:	da17      	bge.n	800e1de <floor+0x4e>
 800e1ae:	a332      	add	r3, pc, #200	@ (adr r3, 800e278 <floor+0xe8>)
 800e1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1b4:	f7f2 f88a 	bl	80002cc <__adddf3>
 800e1b8:	2200      	movs	r2, #0
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	f7f2 fccc 	bl	8000b58 <__aeabi_dcmpgt>
 800e1c0:	b150      	cbz	r0, 800e1d8 <floor+0x48>
 800e1c2:	2c00      	cmp	r4, #0
 800e1c4:	da55      	bge.n	800e272 <floor+0xe2>
 800e1c6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800e1ca:	432c      	orrs	r4, r5
 800e1cc:	2500      	movs	r5, #0
 800e1ce:	42ac      	cmp	r4, r5
 800e1d0:	4c2b      	ldr	r4, [pc, #172]	@ (800e280 <floor+0xf0>)
 800e1d2:	bf08      	it	eq
 800e1d4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800e1d8:	4621      	mov	r1, r4
 800e1da:	4628      	mov	r0, r5
 800e1dc:	e023      	b.n	800e226 <floor+0x96>
 800e1de:	4f29      	ldr	r7, [pc, #164]	@ (800e284 <floor+0xf4>)
 800e1e0:	4137      	asrs	r7, r6
 800e1e2:	ea01 0307 	and.w	r3, r1, r7
 800e1e6:	4303      	orrs	r3, r0
 800e1e8:	d01d      	beq.n	800e226 <floor+0x96>
 800e1ea:	a323      	add	r3, pc, #140	@ (adr r3, 800e278 <floor+0xe8>)
 800e1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1f0:	f7f2 f86c 	bl	80002cc <__adddf3>
 800e1f4:	2200      	movs	r2, #0
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	f7f2 fcae 	bl	8000b58 <__aeabi_dcmpgt>
 800e1fc:	2800      	cmp	r0, #0
 800e1fe:	d0eb      	beq.n	800e1d8 <floor+0x48>
 800e200:	2c00      	cmp	r4, #0
 800e202:	bfbe      	ittt	lt
 800e204:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800e208:	4133      	asrlt	r3, r6
 800e20a:	18e4      	addlt	r4, r4, r3
 800e20c:	ea24 0407 	bic.w	r4, r4, r7
 800e210:	2500      	movs	r5, #0
 800e212:	e7e1      	b.n	800e1d8 <floor+0x48>
 800e214:	2e33      	cmp	r6, #51	@ 0x33
 800e216:	dd0a      	ble.n	800e22e <floor+0x9e>
 800e218:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800e21c:	d103      	bne.n	800e226 <floor+0x96>
 800e21e:	4602      	mov	r2, r0
 800e220:	460b      	mov	r3, r1
 800e222:	f7f2 f853 	bl	80002cc <__adddf3>
 800e226:	ec41 0b10 	vmov	d0, r0, r1
 800e22a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e22e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800e232:	f04f 37ff 	mov.w	r7, #4294967295
 800e236:	40df      	lsrs	r7, r3
 800e238:	4207      	tst	r7, r0
 800e23a:	d0f4      	beq.n	800e226 <floor+0x96>
 800e23c:	a30e      	add	r3, pc, #56	@ (adr r3, 800e278 <floor+0xe8>)
 800e23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e242:	f7f2 f843 	bl	80002cc <__adddf3>
 800e246:	2200      	movs	r2, #0
 800e248:	2300      	movs	r3, #0
 800e24a:	f7f2 fc85 	bl	8000b58 <__aeabi_dcmpgt>
 800e24e:	2800      	cmp	r0, #0
 800e250:	d0c2      	beq.n	800e1d8 <floor+0x48>
 800e252:	2c00      	cmp	r4, #0
 800e254:	da0a      	bge.n	800e26c <floor+0xdc>
 800e256:	2e14      	cmp	r6, #20
 800e258:	d101      	bne.n	800e25e <floor+0xce>
 800e25a:	3401      	adds	r4, #1
 800e25c:	e006      	b.n	800e26c <floor+0xdc>
 800e25e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800e262:	2301      	movs	r3, #1
 800e264:	40b3      	lsls	r3, r6
 800e266:	441d      	add	r5, r3
 800e268:	4545      	cmp	r5, r8
 800e26a:	d3f6      	bcc.n	800e25a <floor+0xca>
 800e26c:	ea25 0507 	bic.w	r5, r5, r7
 800e270:	e7b2      	b.n	800e1d8 <floor+0x48>
 800e272:	2500      	movs	r5, #0
 800e274:	462c      	mov	r4, r5
 800e276:	e7af      	b.n	800e1d8 <floor+0x48>
 800e278:	8800759c 	.word	0x8800759c
 800e27c:	7e37e43c 	.word	0x7e37e43c
 800e280:	bff00000 	.word	0xbff00000
 800e284:	000fffff 	.word	0x000fffff

0800e288 <_init>:
 800e288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e28a:	bf00      	nop
 800e28c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e28e:	bc08      	pop	{r3}
 800e290:	469e      	mov	lr, r3
 800e292:	4770      	bx	lr

0800e294 <_fini>:
 800e294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e296:	bf00      	nop
 800e298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e29a:	bc08      	pop	{r3}
 800e29c:	469e      	mov	lr, r3
 800e29e:	4770      	bx	lr
