

================================================================
== Vitis HLS Report for 'max_pooling2d'
================================================================
* Date:           Sat Dec 23 21:26:28 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1623|     1623|  16.230 us|  16.230 us|  1623|  1623|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_1_VITIS_LOOP_135_2_VITIS_LOOP_138_3  |     1621|     1621|        24|          2|          1|   800|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 2, D = 24, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 26 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 2 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%br_ln132 = br void" [../src/hls/cnn.cpp:132]   --->   Operation 27 'br' 'br_ln132' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.55>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i10 0, void %.lr.ph15, i10 %add_ln132, void %.split4158650" [../src/hls/cnn.cpp:132]   --->   Operation 28 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %.lr.ph15, i4 %select_ln132, void %.split4158650" [../src/hls/cnn.cpp:132]   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 0, void %.lr.ph15, i9 %select_ln135_15, void %.split4158650" [../src/hls/cnn.cpp:135]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ii = phi i4 0, void %.lr.ph15, i4 %select_ln135_14, void %.split4158650" [../src/hls/cnn.cpp:135]   --->   Operation 31 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph15, i6 %add_ln138, void %.split4158650" [../src/hls/cnn.cpp:138]   --->   Operation 32 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_cast2 = zext i4 %i" [../src/hls/cnn.cpp:132]   --->   Operation 33 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i, i32 1, i32 3" [../src/hls/cnn.cpp:132]   --->   Operation 34 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i3 %tmp_37" [../src/hls/cnn.cpp:132]   --->   Operation 35 'zext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i, i1 0" [../src/hls/cnn.cpp:132]   --->   Operation 36 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.36ns)   --->   "%empty = mul i7 %i_cast2, i7 11" [../src/hls/cnn.cpp:132]   --->   Operation 37 'mul' 'empty' <Predicate = true> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i4 %ii" [../src/hls/cnn.cpp:135]   --->   Operation 38 'zext' 'zext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %ii, i32 1, i32 3" [../src/hls/cnn.cpp:135]   --->   Operation 39 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i3 %tmp_38" [../src/hls/cnn.cpp:135]   --->   Operation 40 'zext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.74ns)   --->   "%tmp = add i4 %tmp_41_cast, i4 %tmp_42_cast" [../src/hls/cnn.cpp:132]   --->   Operation 41 'add' 'tmp' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %tmp" [../src/hls/cnn.cpp:132]   --->   Operation 42 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.87ns)   --->   "%mul2212 = add i5 %tmp_cast, i5 %p_shl" [../src/hls/cnn.cpp:132]   --->   Operation 43 'add' 'mul2212' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.89ns)   --->   "%add_ln147 = add i7 %empty, i7 %zext_ln135_1" [../src/hls/cnn.cpp:147]   --->   Operation 44 'add' 'add_ln147' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.85ns)   --->   "%icmp_ln132 = icmp_eq  i10 %indvar_flatten59, i10 800" [../src/hls/cnn.cpp:132]   --->   Operation 45 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %._crit_edge11, void %._crit_edge16" [../src/hls/cnn.cpp:132]   --->   Operation 46 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln135 = icmp_eq  i9 %indvar_flatten, i9 160" [../src/hls/cnn.cpp:135]   --->   Operation 47 'icmp' 'icmp_ln135' <Predicate = (!icmp_ln132)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.45ns)   --->   "%ii_mid211 = select i1 %icmp_ln135, i4 0, i4 %ii" [../src/hls/cnn.cpp:135]   --->   Operation 48 'select' 'ii_mid211' <Predicate = (!icmp_ln132)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.86ns)   --->   "%add_ln132_3 = add i4 %i, i4 2" [../src/hls/cnn.cpp:132]   --->   Operation 49 'add' 'add_ln132_3' <Predicate = (!icmp_ln132)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_cast2_mid1 = zext i4 %add_ln132_3" [../src/hls/cnn.cpp:132]   --->   Operation 50 'zext' 'i_cast2_mid1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_mid = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln132_3, i32 1, i32 3" [../src/hls/cnn.cpp:132]   --->   Operation 51 'partselect' 'p_mid' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid214 = select i1 %icmp_ln135, i3 %p_mid, i3 %tmp_37" [../src/hls/cnn.cpp:135]   --->   Operation 52 'select' 'p_mid214' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid214_cast = zext i3 %p_mid214" [../src/hls/cnn.cpp:135]   --->   Operation 53 'zext' 'p_mid214_cast' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln132_3, i1 0" [../src/hls/cnn.cpp:132]   --->   Operation 54 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node mul2212_mid1)   --->   "%p_shl_mid2 = select i1 %icmp_ln135, i5 %p_shl_mid1, i5 %p_shl" [../src/hls/cnn.cpp:135]   --->   Operation 55 'select' 'p_shl_mid2' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.36ns)   --->   "%p_mid115 = mul i7 %i_cast2_mid1, i7 11" [../src/hls/cnn.cpp:132]   --->   Operation 56 'mul' 'p_mid115' <Predicate = (!icmp_ln132)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln147_13)   --->   "%p_mid216 = select i1 %icmp_ln135, i7 %p_mid115, i7 %empty" [../src/hls/cnn.cpp:135]   --->   Operation 57 'select' 'p_mid216' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_cast_mid129 = zext i3 %p_mid" [../src/hls/cnn.cpp:132]   --->   Operation 58 'zext' 'tmp_cast_mid129' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.87ns)   --->   "%mul2212_mid131 = add i5 %tmp_cast_mid129, i5 %p_shl_mid1" [../src/hls/cnn.cpp:132]   --->   Operation 59 'add' 'mul2212_mid131' <Predicate = (!icmp_ln132)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_12)   --->   "%add_ln147_mid238 = select i1 %icmp_ln135, i7 %p_mid115, i7 %add_ln147" [../src/hls/cnn.cpp:135]   --->   Operation 60 'select' 'add_ln147_mid238' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138_mid258)   --->   "%not_exitcond_flatten = xor i1 %icmp_ln135, i1 1" [../src/hls/cnn.cpp:135]   --->   Operation 61 'xor' 'not_exitcond_flatten' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.87ns)   --->   "%icmp_ln138 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:138]   --->   Operation 62 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln132)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.33ns) (out node of the LUT)   --->   "%icmp_ln138_mid258 = and i1 %icmp_ln138, i1 %not_exitcond_flatten" [../src/hls/cnn.cpp:138]   --->   Operation 63 'and' 'icmp_ln138_mid258' <Predicate = (!icmp_ln132)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.86ns)   --->   "%add_ln135 = add i4 %ii_mid211, i4 2" [../src/hls/cnn.cpp:135]   --->   Operation 64 'add' 'add_ln135' <Predicate = (!icmp_ln132)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln135)   --->   "%or_ln135 = or i1 %icmp_ln138_mid258, i1 %icmp_ln135" [../src/hls/cnn.cpp:135]   --->   Operation 65 'or' 'or_ln135' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln135 = select i1 %or_ln135, i6 0, i6 %iii" [../src/hls/cnn.cpp:135]   --->   Operation 66 'select' 'select_ln135' <Predicate = (!icmp_ln132)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln147_13)   --->   "%zext_ln135_4 = zext i4 %add_ln135" [../src/hls/cnn.cpp:135]   --->   Operation 67 'zext' 'zext_ln135_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln135, i32 1, i32 3" [../src/hls/cnn.cpp:135]   --->   Operation 68 'partselect' 'p_mid1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid1_cast = zext i3 %p_mid1" [../src/hls/cnn.cpp:135]   --->   Operation 69 'zext' 'p_mid1_cast' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.74ns) (out node of the LUT)   --->   "%tmp_mid1 = add i4 %p_mid214_cast, i4 %p_mid1_cast" [../src/hls/cnn.cpp:135]   --->   Operation 70 'add' 'tmp_mid1' <Predicate = (!icmp_ln132)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node mul2212_mid1)   --->   "%tmp_cast_mid1 = zext i4 %tmp_mid1" [../src/hls/cnn.cpp:135]   --->   Operation 71 'zext' 'tmp_cast_mid1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.87ns) (out node of the LUT)   --->   "%mul2212_mid1 = add i5 %tmp_cast_mid1, i5 %p_shl_mid2" [../src/hls/cnn.cpp:135]   --->   Operation 72 'add' 'mul2212_mid1' <Predicate = (!icmp_ln132)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_11)   --->   "%empty_55 = select i1 %icmp_ln135, i5 %mul2212_mid131, i5 %mul2212" [../src/hls/cnn.cpp:135]   --->   Operation 73 'select' 'empty_55' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln135_11 = select i1 %icmp_ln138_mid258, i5 %mul2212_mid1, i5 %empty_55" [../src/hls/cnn.cpp:135]   --->   Operation 74 'select' 'select_ln135_11' <Predicate = (!icmp_ln132)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%add26_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln135_11, i5 0" [../src/hls/cnn.cpp:135]   --->   Operation 75 'bitconcatenate' 'add26_mid2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln147_13 = add i7 %p_mid216, i7 %zext_ln135_4" [../src/hls/cnn.cpp:147]   --->   Operation 76 'add' 'add_ln147_13' <Predicate = (!icmp_ln132)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln135_12 = select i1 %icmp_ln138_mid258, i7 %add_ln147_13, i7 %add_ln147_mid238" [../src/hls/cnn.cpp:135]   --->   Operation 77 'select' 'select_ln135_12' <Predicate = (!icmp_ln132)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln135_4 = or i7 %select_ln135_12, i7 1" [../src/hls/cnn.cpp:135]   --->   Operation 78 'or' 'or_ln135_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln147_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %or_ln135_4, i5 0" [../src/hls/cnn.cpp:135]   --->   Operation 79 'bitconcatenate' 'shl_ln147_mid2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.45ns)   --->   "%select_ln135_14 = select i1 %icmp_ln138_mid258, i4 %add_ln135, i4 %ii_mid211" [../src/hls/cnn.cpp:135]   --->   Operation 80 'select' 'select_ln135_14' <Predicate = (!icmp_ln132)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%iii_cast9 = zext i6 %select_ln135" [../src/hls/cnn.cpp:135]   --->   Operation 81 'zext' 'iii_cast9' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln135" [../src/hls/cnn.cpp:135]   --->   Operation 82 'zext' 'iii_cast' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln135_12, i32 1, i32 6" [../src/hls/cnn.cpp:147]   --->   Operation 83 'partselect' 'tmp_s' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%add_ln147_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %tmp_s, i6 %select_ln135" [../src/hls/cnn.cpp:147]   --->   Operation 84 'bitconcatenate' 'add_ln147_s' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 85 [16/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 85 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.96ns)   --->   "%add_ln147_14 = add i12 %shl_ln147_mid2, i12 %iii_cast" [../src/hls/cnn.cpp:147]   --->   Operation 86 'add' 'add_ln147_14' <Predicate = (!icmp_ln132)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [16/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 87 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.93ns)   --->   "%add_ln154 = add i10 %iii_cast9, i10 %add26_mid2" [../src/hls/cnn.cpp:154]   --->   Operation 88 'add' 'add_ln154' <Predicate = (!icmp_ln132)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [14/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 89 'urem' 'urem_ln154' <Predicate = (!icmp_ln132)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.92ns)   --->   "%add_ln135_5 = add i9 %indvar_flatten, i9 1" [../src/hls/cnn.cpp:135]   --->   Operation 90 'add' 'add_ln135_5' <Predicate = (!icmp_ln132)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.14>
ST_3 : Operation 91 [1/1] (0.93ns)   --->   "%add_ln132 = add i10 %indvar_flatten59, i10 1" [../src/hls/cnn.cpp:132]   --->   Operation 91 'add' 'add_ln132' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%empty_52 = or i4 %i, i4 1" [../src/hls/cnn.cpp:132]   --->   Operation 92 'or' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_cast3 = zext i4 %empty_52" [../src/hls/cnn.cpp:132]   --->   Operation 93 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.36ns)   --->   "%empty_53 = mul i8 %p_cast3, i8 11" [../src/hls/cnn.cpp:132]   --->   Operation 94 'mul' 'empty_53' <Predicate = true> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i4 %ii" [../src/hls/cnn.cpp:135]   --->   Operation 95 'zext' 'zext_ln135' <Predicate = (!icmp_ln135 & !icmp_ln138_mid258)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.90ns)   --->   "%add_ln147_12 = add i8 %empty_53, i8 %zext_ln135" [../src/hls/cnn.cpp:147]   --->   Operation 96 'add' 'add_ln147_12' <Predicate = (!icmp_ln135 & !icmp_ln138_mid258)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_mid117 = or i4 %add_ln132_3, i4 1" [../src/hls/cnn.cpp:132]   --->   Operation 98 'or' 'p_mid117' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast3_mid1 = zext i4 %p_mid117" [../src/hls/cnn.cpp:132]   --->   Operation 99 'zext' 'p_cast3_mid1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.36ns)   --->   "%p_mid119 = mul i8 %p_cast3_mid1, i8 11" [../src/hls/cnn.cpp:132]   --->   Operation 100 'mul' 'p_mid119' <Predicate = (!icmp_ln132)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln147_15)   --->   "%p_mid220 = select i1 %icmp_ln135, i8 %p_mid119, i8 %empty_53" [../src/hls/cnn.cpp:135]   --->   Operation 101 'select' 'p_mid220' <Predicate = (!icmp_ln132 & icmp_ln138_mid258)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_13)   --->   "%shl_ln147_4_mid250_v_v = select i1 %icmp_ln135, i8 %p_mid119, i8 %add_ln147_12" [../src/hls/cnn.cpp:135]   --->   Operation 102 'select' 'shl_ln147_4_mid250_v_v' <Predicate = (!icmp_ln132 & !icmp_ln138_mid258)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.45ns)   --->   "%select_ln132 = select i1 %icmp_ln135, i4 %add_ln132_3, i4 %i" [../src/hls/cnn.cpp:132]   --->   Operation 103 'select' 'select_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln147_15)   --->   "%zext_ln135_3 = zext i4 %add_ln135" [../src/hls/cnn.cpp:135]   --->   Operation 104 'zext' 'zext_ln135_3' <Predicate = (!icmp_ln132 & icmp_ln138_mid258)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.90ns) (out node of the LUT)   --->   "%add_ln147_15 = add i8 %p_mid220, i8 %zext_ln135_3" [../src/hls/cnn.cpp:147]   --->   Operation 105 'add' 'add_ln147_15' <Predicate = (!icmp_ln132 & icmp_ln138_mid258)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln135_13 = select i1 %icmp_ln138_mid258, i8 %add_ln147_15, i8 %shl_ln147_4_mid250_v_v" [../src/hls/cnn.cpp:135]   --->   Operation 106 'select' 'select_ln135_13' <Predicate = (!icmp_ln132)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln147_4_mid2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln135_13, i5 0" [../src/hls/cnn.cpp:135]   --->   Operation 107 'bitconcatenate' 'shl_ln147_4_mid2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.90ns)   --->   "%add_ln135_4 = add i8 %select_ln135_13, i8 1" [../src/hls/cnn.cpp:135]   --->   Operation 108 'add' 'add_ln135_4' <Predicate = (!icmp_ln132)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln147_5_mid2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln135_4, i5 0" [../src/hls/cnn.cpp:135]   --->   Operation 109 'bitconcatenate' 'shl_ln147_5_mid2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%iii_cast8 = zext i6 %select_ln135" [../src/hls/cnn.cpp:135]   --->   Operation 110 'zext' 'iii_cast8' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 111 [15/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 111 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [15/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 112 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.97ns)   --->   "%add_ln147_16 = add i13 %shl_ln147_4_mid2, i13 %iii_cast8" [../src/hls/cnn.cpp:147]   --->   Operation 113 'add' 'add_ln147_16' <Predicate = (!icmp_ln132)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [17/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 114 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.97ns)   --->   "%add_ln147_17 = add i13 %shl_ln147_5_mid2, i13 %iii_cast8" [../src/hls/cnn.cpp:147]   --->   Operation 115 'add' 'add_ln147_17' <Predicate = (!icmp_ln132)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [17/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 116 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [13/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 117 'urem' 'urem_ln154' <Predicate = (!icmp_ln132)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.88ns)   --->   "%add_ln138 = add i6 %select_ln135, i6 1" [../src/hls/cnn.cpp:138]   --->   Operation 118 'add' 'add_ln138' <Predicate = (!icmp_ln132)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.45ns)   --->   "%select_ln135_15 = select i1 %icmp_ln135, i9 1, i9 %add_ln135_5" [../src/hls/cnn.cpp:135]   --->   Operation 119 'select' 'select_ln135_15' <Predicate = (!icmp_ln132)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 120 'br' 'br_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 121 [14/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 121 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [14/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 122 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [16/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 123 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [16/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 124 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [12/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 125 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.55>
ST_5 : Operation 126 [13/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 126 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [13/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 127 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [15/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 128 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [15/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 129 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [11/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 130 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.55>
ST_6 : Operation 131 [12/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 131 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [12/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 132 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [14/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 133 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [14/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 134 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [10/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 135 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.55>
ST_7 : Operation 136 [11/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 136 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [11/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 137 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [13/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 138 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [13/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 139 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [9/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 140 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.55>
ST_8 : Operation 141 [10/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 141 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [10/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 142 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [12/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 143 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [12/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 144 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [8/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 145 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.55>
ST_9 : Operation 146 [9/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 146 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [9/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 147 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [11/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 148 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [11/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 149 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [7/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 150 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.55>
ST_10 : Operation 151 [8/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 151 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [8/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 152 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [10/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 153 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [10/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 154 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [6/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 155 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.55>
ST_11 : Operation 156 [7/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 156 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [7/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 157 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [9/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 158 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [9/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 159 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [5/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 160 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.55>
ST_12 : Operation 161 [6/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 161 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [6/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 162 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [8/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 163 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [8/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 164 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [4/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 165 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.55>
ST_13 : Operation 166 [5/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 166 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [5/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 167 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [7/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 168 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [7/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 169 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [3/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 170 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.55>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i12 %add_ln147_s" [../src/hls/cnn.cpp:147]   --->   Operation 171 'zext' 'zext_ln147' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_14 : Operation 172 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147 = mul i25 %zext_ln147, i25 4298" [../src/hls/cnn.cpp:147]   --->   Operation 172 'mul' 'mul_ln147' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 173 [4/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 173 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln147_22 = zext i12 %add_ln147_14" [../src/hls/cnn.cpp:147]   --->   Operation 174 'zext' 'zext_ln147_22' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_14 : Operation 175 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147_7 = mul i25 %zext_ln147_22, i25 4298" [../src/hls/cnn.cpp:147]   --->   Operation 175 'mul' 'mul_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 176 [4/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 176 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [6/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 177 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [6/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 178 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [2/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 179 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.55>
ST_15 : Operation 180 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147 = mul i25 %zext_ln147, i25 4298" [../src/hls/cnn.cpp:147]   --->   Operation 180 'mul' 'mul_ln147' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 181 [3/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 181 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147_7 = mul i25 %zext_ln147_22, i25 4298" [../src/hls/cnn.cpp:147]   --->   Operation 182 'mul' 'mul_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 183 [3/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 183 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [5/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 184 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [5/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 185 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/14] (1.34ns)   --->   "%urem_ln154 = urem i10 %add_ln154, i10 25" [../src/hls/cnn.cpp:154]   --->   Operation 186 'urem' 'urem_ln154' <Predicate = true> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.55>
ST_16 : Operation 187 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147 = mul i25 %zext_ln147, i25 4298" [../src/hls/cnn.cpp:147]   --->   Operation 187 'mul' 'mul_ln147' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 188 [2/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 188 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147_7 = mul i25 %zext_ln147_22, i25 4298" [../src/hls/cnn.cpp:147]   --->   Operation 189 'mul' 'mul_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 190 [2/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 190 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [4/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 191 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [4/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 192 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.83>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_132_1_VITIS_LOOP_135_2_VITIS_LOOP_138_3_str"   --->   Operation 193 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 194 'speclooptripcount' 'empty_54' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 195 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_135_2_VITIS_LOOP_138_3_str"   --->   Operation 196 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/hls/cnn.cpp:138]   --->   Operation 198 'specloopname' 'specloopname_ln138' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 199 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln147 = mul i25 %zext_ln147, i25 4298" [../src/hls/cnn.cpp:147]   --->   Operation 199 'mul' 'mul_ln147' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i25.i32.i32, i25 %mul_ln147, i32 18, i32 23" [../src/hls/cnn.cpp:147]   --->   Operation 200 'partselect' 'trunc_ln' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 201 [1/16] (1.48ns)   --->   "%urem_ln147 = urem i12 %add_ln147_s, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 201 'urem' 'urem_ln147' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln147_18 = zext i12 %urem_ln147" [../src/hls/cnn.cpp:147]   --->   Operation 202 'zext' 'zext_ln147_18' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 203 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 204 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i32 %input_2, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 205 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i32 %input_3, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 206 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr i32 %input_4, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 207 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr i32 %input_5, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 208 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr i32 %input_6, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 209 'getelementptr' 'input_6_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr i32 %input_7, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 210 'getelementptr' 'input_7_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr i32 %input_8, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 211 'getelementptr' 'input_8_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr i32 %input_9, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 212 'getelementptr' 'input_9_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr i32 %input_10, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 213 'getelementptr' 'input_10_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr i32 %input_11, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 214 'getelementptr' 'input_11_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr i32 %input_12, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 215 'getelementptr' 'input_12_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr i32 %input_13, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 216 'getelementptr' 'input_13_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr i32 %input_14, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 217 'getelementptr' 'input_14_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr i32 %input_15, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 218 'getelementptr' 'input_15_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%input_16_addr = getelementptr i32 %input_16, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 219 'getelementptr' 'input_16_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%input_17_addr = getelementptr i32 %input_17, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 220 'getelementptr' 'input_17_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%input_18_addr = getelementptr i32 %input_18, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 221 'getelementptr' 'input_18_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%input_19_addr = getelementptr i32 %input_19, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 222 'getelementptr' 'input_19_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%input_20_addr = getelementptr i32 %input_20, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 223 'getelementptr' 'input_20_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%input_21_addr = getelementptr i32 %input_21, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 224 'getelementptr' 'input_21_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%input_22_addr = getelementptr i32 %input_22, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 225 'getelementptr' 'input_22_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%input_23_addr = getelementptr i32 %input_23, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 226 'getelementptr' 'input_23_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%input_24_addr = getelementptr i32 %input_24, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 227 'getelementptr' 'input_24_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%input_25_addr = getelementptr i32 %input_25, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 228 'getelementptr' 'input_25_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%input_26_addr = getelementptr i32 %input_26, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 229 'getelementptr' 'input_26_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%input_27_addr = getelementptr i32 %input_27, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 230 'getelementptr' 'input_27_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%input_28_addr = getelementptr i32 %input_28, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 231 'getelementptr' 'input_28_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%input_29_addr = getelementptr i32 %input_29, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 232 'getelementptr' 'input_29_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%input_30_addr = getelementptr i32 %input_30, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 233 'getelementptr' 'input_30_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%input_31_addr = getelementptr i32 %input_31, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 234 'getelementptr' 'input_31_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%input_32_addr = getelementptr i32 %input_32, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 235 'getelementptr' 'input_32_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%input_33_addr = getelementptr i32 %input_33, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 236 'getelementptr' 'input_33_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%input_34_addr = getelementptr i32 %input_34, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 237 'getelementptr' 'input_34_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%input_35_addr = getelementptr i32 %input_35, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 238 'getelementptr' 'input_35_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%input_36_addr = getelementptr i32 %input_36, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 239 'getelementptr' 'input_36_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%input_37_addr = getelementptr i32 %input_37, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 240 'getelementptr' 'input_37_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%input_38_addr = getelementptr i32 %input_38, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 241 'getelementptr' 'input_38_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%input_39_addr = getelementptr i32 %input_39, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 242 'getelementptr' 'input_39_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%input_40_addr = getelementptr i32 %input_40, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 243 'getelementptr' 'input_40_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%input_41_addr = getelementptr i32 %input_41, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 244 'getelementptr' 'input_41_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%input_42_addr = getelementptr i32 %input_42, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 245 'getelementptr' 'input_42_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%input_43_addr = getelementptr i32 %input_43, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 246 'getelementptr' 'input_43_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%input_44_addr = getelementptr i32 %input_44, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 247 'getelementptr' 'input_44_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%input_45_addr = getelementptr i32 %input_45, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 248 'getelementptr' 'input_45_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%input_46_addr = getelementptr i32 %input_46, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 249 'getelementptr' 'input_46_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%input_47_addr = getelementptr i32 %input_47, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 250 'getelementptr' 'input_47_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%input_48_addr = getelementptr i32 %input_48, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 251 'getelementptr' 'input_48_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%input_49_addr = getelementptr i32 %input_49, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 252 'getelementptr' 'input_49_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%input_50_addr = getelementptr i32 %input_50, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 253 'getelementptr' 'input_50_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%input_51_addr = getelementptr i32 %input_51, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 254 'getelementptr' 'input_51_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%input_52_addr = getelementptr i32 %input_52, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 255 'getelementptr' 'input_52_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%input_53_addr = getelementptr i32 %input_53, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 256 'getelementptr' 'input_53_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%input_54_addr = getelementptr i32 %input_54, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 257 'getelementptr' 'input_54_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%input_55_addr = getelementptr i32 %input_55, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 258 'getelementptr' 'input_55_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%input_56_addr = getelementptr i32 %input_56, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 259 'getelementptr' 'input_56_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%input_57_addr = getelementptr i32 %input_57, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 260 'getelementptr' 'input_57_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%input_58_addr = getelementptr i32 %input_58, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 261 'getelementptr' 'input_58_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%input_59_addr = getelementptr i32 %input_59, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 262 'getelementptr' 'input_59_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%input_60_addr = getelementptr i32 %input_60, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 263 'getelementptr' 'input_60_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%input_61_addr = getelementptr i32 %input_61, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 264 'getelementptr' 'input_61_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%input_62_addr = getelementptr i32 %input_62, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 265 'getelementptr' 'input_62_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%input_63_addr = getelementptr i32 %input_63, i64 0, i64 %zext_ln147_18" [../src/hls/cnn.cpp:147]   --->   Operation 266 'getelementptr' 'input_63_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.85ns)   --->   "%switch_ln147 = switch i6 %trunc_ln, void %branch255, i6 0, void %branch192, i6 1, void %branch193, i6 2, void %branch194, i6 3, void %branch195, i6 4, void %branch196, i6 5, void %branch197, i6 6, void %branch198, i6 7, void %branch199, i6 8, void %branch200, i6 9, void %branch201, i6 10, void %branch202, i6 11, void %branch203, i6 12, void %branch204, i6 13, void %branch205, i6 14, void %branch206, i6 15, void %branch207, i6 16, void %branch208, i6 17, void %branch209, i6 18, void %branch210, i6 19, void %branch211, i6 20, void %branch212, i6 21, void %branch213, i6 22, void %branch214, i6 23, void %branch215, i6 24, void %branch216, i6 25, void %branch217, i6 26, void %branch218, i6 27, void %branch219, i6 28, void %branch220, i6 29, void %branch221, i6 30, void %branch222, i6 31, void %branch223, i6 32, void %branch224, i6 33, void %branch225, i6 34, void %branch226, i6 35, void %branch227, i6 36, void %branch228, i6 37, void %branch229, i6 38, void %branch230, i6 39, void %branch231, i6 40, void %branch232, i6 41, void %branch233, i6 42, void %branch234, i6 43, void %branch235, i6 44, void %branch236, i6 45, void %branch237, i6 46, void %branch238, i6 47, void %branch239, i6 48, void %branch240, i6 49, void %branch241, i6 50, void %branch242, i6 51, void %branch243, i6 52, void %branch244, i6 53, void %branch245, i6 54, void %branch246, i6 55, void %branch247, i6 56, void %branch248, i6 57, void %branch249, i6 58, void %branch250, i6 59, void %branch251, i6 60, void %branch252, i6 61, void %branch253, i6 62, void %branch254" [../src/hls/cnn.cpp:147]   --->   Operation 267 'switch' 'switch_ln147' <Predicate = (!icmp_ln132)> <Delay = 0.85>
ST_17 : Operation 268 [2/2] (1.35ns)   --->   "%input_62_load = load i6 %input_62_addr" [../src/hls/cnn.cpp:147]   --->   Operation 268 'load' 'input_62_load' <Predicate = (!icmp_ln132 & trunc_ln == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 269 [2/2] (1.35ns)   --->   "%input_61_load = load i6 %input_61_addr" [../src/hls/cnn.cpp:147]   --->   Operation 269 'load' 'input_61_load' <Predicate = (!icmp_ln132 & trunc_ln == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 270 [2/2] (1.35ns)   --->   "%input_60_load = load i6 %input_60_addr" [../src/hls/cnn.cpp:147]   --->   Operation 270 'load' 'input_60_load' <Predicate = (!icmp_ln132 & trunc_ln == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 271 [2/2] (1.35ns)   --->   "%input_59_load = load i6 %input_59_addr" [../src/hls/cnn.cpp:147]   --->   Operation 271 'load' 'input_59_load' <Predicate = (!icmp_ln132 & trunc_ln == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 272 [2/2] (1.35ns)   --->   "%input_58_load = load i6 %input_58_addr" [../src/hls/cnn.cpp:147]   --->   Operation 272 'load' 'input_58_load' <Predicate = (!icmp_ln132 & trunc_ln == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 273 [2/2] (1.35ns)   --->   "%input_57_load = load i6 %input_57_addr" [../src/hls/cnn.cpp:147]   --->   Operation 273 'load' 'input_57_load' <Predicate = (!icmp_ln132 & trunc_ln == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 274 [2/2] (1.35ns)   --->   "%input_56_load = load i6 %input_56_addr" [../src/hls/cnn.cpp:147]   --->   Operation 274 'load' 'input_56_load' <Predicate = (!icmp_ln132 & trunc_ln == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 275 [2/2] (1.35ns)   --->   "%input_55_load = load i6 %input_55_addr" [../src/hls/cnn.cpp:147]   --->   Operation 275 'load' 'input_55_load' <Predicate = (!icmp_ln132 & trunc_ln == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 276 [2/2] (1.35ns)   --->   "%input_54_load = load i6 %input_54_addr" [../src/hls/cnn.cpp:147]   --->   Operation 276 'load' 'input_54_load' <Predicate = (!icmp_ln132 & trunc_ln == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 277 [2/2] (1.35ns)   --->   "%input_53_load = load i6 %input_53_addr" [../src/hls/cnn.cpp:147]   --->   Operation 277 'load' 'input_53_load' <Predicate = (!icmp_ln132 & trunc_ln == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 278 [2/2] (1.35ns)   --->   "%input_52_load = load i6 %input_52_addr" [../src/hls/cnn.cpp:147]   --->   Operation 278 'load' 'input_52_load' <Predicate = (!icmp_ln132 & trunc_ln == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 279 [2/2] (1.35ns)   --->   "%input_51_load = load i6 %input_51_addr" [../src/hls/cnn.cpp:147]   --->   Operation 279 'load' 'input_51_load' <Predicate = (!icmp_ln132 & trunc_ln == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 280 [2/2] (1.35ns)   --->   "%input_50_load = load i6 %input_50_addr" [../src/hls/cnn.cpp:147]   --->   Operation 280 'load' 'input_50_load' <Predicate = (!icmp_ln132 & trunc_ln == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 281 [2/2] (1.35ns)   --->   "%input_49_load = load i6 %input_49_addr" [../src/hls/cnn.cpp:147]   --->   Operation 281 'load' 'input_49_load' <Predicate = (!icmp_ln132 & trunc_ln == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 282 [2/2] (1.35ns)   --->   "%input_48_load = load i6 %input_48_addr" [../src/hls/cnn.cpp:147]   --->   Operation 282 'load' 'input_48_load' <Predicate = (!icmp_ln132 & trunc_ln == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 283 [2/2] (1.35ns)   --->   "%input_47_load = load i6 %input_47_addr" [../src/hls/cnn.cpp:147]   --->   Operation 283 'load' 'input_47_load' <Predicate = (!icmp_ln132 & trunc_ln == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 284 [2/2] (1.35ns)   --->   "%input_46_load = load i6 %input_46_addr" [../src/hls/cnn.cpp:147]   --->   Operation 284 'load' 'input_46_load' <Predicate = (!icmp_ln132 & trunc_ln == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 285 [2/2] (1.35ns)   --->   "%input_45_load = load i6 %input_45_addr" [../src/hls/cnn.cpp:147]   --->   Operation 285 'load' 'input_45_load' <Predicate = (!icmp_ln132 & trunc_ln == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 286 [2/2] (1.35ns)   --->   "%input_44_load = load i6 %input_44_addr" [../src/hls/cnn.cpp:147]   --->   Operation 286 'load' 'input_44_load' <Predicate = (!icmp_ln132 & trunc_ln == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 287 [2/2] (1.35ns)   --->   "%input_43_load = load i6 %input_43_addr" [../src/hls/cnn.cpp:147]   --->   Operation 287 'load' 'input_43_load' <Predicate = (!icmp_ln132 & trunc_ln == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 288 [2/2] (1.35ns)   --->   "%input_42_load = load i6 %input_42_addr" [../src/hls/cnn.cpp:147]   --->   Operation 288 'load' 'input_42_load' <Predicate = (!icmp_ln132 & trunc_ln == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 289 [2/2] (1.35ns)   --->   "%input_41_load = load i6 %input_41_addr" [../src/hls/cnn.cpp:147]   --->   Operation 289 'load' 'input_41_load' <Predicate = (!icmp_ln132 & trunc_ln == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 290 [2/2] (1.35ns)   --->   "%input_40_load = load i6 %input_40_addr" [../src/hls/cnn.cpp:147]   --->   Operation 290 'load' 'input_40_load' <Predicate = (!icmp_ln132 & trunc_ln == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 291 [2/2] (1.35ns)   --->   "%input_39_load = load i6 %input_39_addr" [../src/hls/cnn.cpp:147]   --->   Operation 291 'load' 'input_39_load' <Predicate = (!icmp_ln132 & trunc_ln == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 292 [2/2] (1.35ns)   --->   "%input_38_load = load i6 %input_38_addr" [../src/hls/cnn.cpp:147]   --->   Operation 292 'load' 'input_38_load' <Predicate = (!icmp_ln132 & trunc_ln == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 293 [2/2] (1.35ns)   --->   "%input_37_load = load i6 %input_37_addr" [../src/hls/cnn.cpp:147]   --->   Operation 293 'load' 'input_37_load' <Predicate = (!icmp_ln132 & trunc_ln == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 294 [2/2] (1.35ns)   --->   "%input_36_load = load i6 %input_36_addr" [../src/hls/cnn.cpp:147]   --->   Operation 294 'load' 'input_36_load' <Predicate = (!icmp_ln132 & trunc_ln == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 295 [2/2] (1.35ns)   --->   "%input_35_load = load i6 %input_35_addr" [../src/hls/cnn.cpp:147]   --->   Operation 295 'load' 'input_35_load' <Predicate = (!icmp_ln132 & trunc_ln == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 296 [2/2] (1.35ns)   --->   "%input_34_load = load i6 %input_34_addr" [../src/hls/cnn.cpp:147]   --->   Operation 296 'load' 'input_34_load' <Predicate = (!icmp_ln132 & trunc_ln == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 297 [2/2] (1.35ns)   --->   "%input_33_load = load i6 %input_33_addr" [../src/hls/cnn.cpp:147]   --->   Operation 297 'load' 'input_33_load' <Predicate = (!icmp_ln132 & trunc_ln == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 298 [2/2] (1.35ns)   --->   "%input_32_load = load i6 %input_32_addr" [../src/hls/cnn.cpp:147]   --->   Operation 298 'load' 'input_32_load' <Predicate = (!icmp_ln132 & trunc_ln == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 299 [2/2] (1.35ns)   --->   "%input_31_load = load i6 %input_31_addr" [../src/hls/cnn.cpp:147]   --->   Operation 299 'load' 'input_31_load' <Predicate = (!icmp_ln132 & trunc_ln == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 300 [2/2] (1.35ns)   --->   "%input_30_load = load i6 %input_30_addr" [../src/hls/cnn.cpp:147]   --->   Operation 300 'load' 'input_30_load' <Predicate = (!icmp_ln132 & trunc_ln == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 301 [2/2] (1.35ns)   --->   "%input_29_load = load i6 %input_29_addr" [../src/hls/cnn.cpp:147]   --->   Operation 301 'load' 'input_29_load' <Predicate = (!icmp_ln132 & trunc_ln == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 302 [2/2] (1.35ns)   --->   "%input_28_load = load i6 %input_28_addr" [../src/hls/cnn.cpp:147]   --->   Operation 302 'load' 'input_28_load' <Predicate = (!icmp_ln132 & trunc_ln == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 303 [2/2] (1.35ns)   --->   "%input_27_load = load i6 %input_27_addr" [../src/hls/cnn.cpp:147]   --->   Operation 303 'load' 'input_27_load' <Predicate = (!icmp_ln132 & trunc_ln == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 304 [2/2] (1.35ns)   --->   "%input_26_load = load i6 %input_26_addr" [../src/hls/cnn.cpp:147]   --->   Operation 304 'load' 'input_26_load' <Predicate = (!icmp_ln132 & trunc_ln == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 305 [2/2] (1.35ns)   --->   "%input_25_load = load i6 %input_25_addr" [../src/hls/cnn.cpp:147]   --->   Operation 305 'load' 'input_25_load' <Predicate = (!icmp_ln132 & trunc_ln == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 306 [2/2] (1.35ns)   --->   "%input_24_load = load i6 %input_24_addr" [../src/hls/cnn.cpp:147]   --->   Operation 306 'load' 'input_24_load' <Predicate = (!icmp_ln132 & trunc_ln == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 307 [2/2] (1.35ns)   --->   "%input_23_load = load i6 %input_23_addr" [../src/hls/cnn.cpp:147]   --->   Operation 307 'load' 'input_23_load' <Predicate = (!icmp_ln132 & trunc_ln == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 308 [2/2] (1.35ns)   --->   "%input_22_load = load i6 %input_22_addr" [../src/hls/cnn.cpp:147]   --->   Operation 308 'load' 'input_22_load' <Predicate = (!icmp_ln132 & trunc_ln == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 309 [2/2] (1.35ns)   --->   "%input_21_load = load i6 %input_21_addr" [../src/hls/cnn.cpp:147]   --->   Operation 309 'load' 'input_21_load' <Predicate = (!icmp_ln132 & trunc_ln == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 310 [2/2] (1.35ns)   --->   "%input_20_load = load i6 %input_20_addr" [../src/hls/cnn.cpp:147]   --->   Operation 310 'load' 'input_20_load' <Predicate = (!icmp_ln132 & trunc_ln == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 311 [2/2] (1.35ns)   --->   "%input_19_load = load i6 %input_19_addr" [../src/hls/cnn.cpp:147]   --->   Operation 311 'load' 'input_19_load' <Predicate = (!icmp_ln132 & trunc_ln == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 312 [2/2] (1.35ns)   --->   "%input_18_load = load i6 %input_18_addr" [../src/hls/cnn.cpp:147]   --->   Operation 312 'load' 'input_18_load' <Predicate = (!icmp_ln132 & trunc_ln == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 313 [2/2] (1.35ns)   --->   "%input_17_load = load i6 %input_17_addr" [../src/hls/cnn.cpp:147]   --->   Operation 313 'load' 'input_17_load' <Predicate = (!icmp_ln132 & trunc_ln == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 314 [2/2] (1.35ns)   --->   "%input_16_load = load i6 %input_16_addr" [../src/hls/cnn.cpp:147]   --->   Operation 314 'load' 'input_16_load' <Predicate = (!icmp_ln132 & trunc_ln == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 315 [2/2] (1.35ns)   --->   "%input_15_load = load i6 %input_15_addr" [../src/hls/cnn.cpp:147]   --->   Operation 315 'load' 'input_15_load' <Predicate = (!icmp_ln132 & trunc_ln == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 316 [2/2] (1.35ns)   --->   "%input_14_load = load i6 %input_14_addr" [../src/hls/cnn.cpp:147]   --->   Operation 316 'load' 'input_14_load' <Predicate = (!icmp_ln132 & trunc_ln == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 317 [2/2] (1.35ns)   --->   "%input_13_load = load i6 %input_13_addr" [../src/hls/cnn.cpp:147]   --->   Operation 317 'load' 'input_13_load' <Predicate = (!icmp_ln132 & trunc_ln == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 318 [2/2] (1.35ns)   --->   "%input_12_load = load i6 %input_12_addr" [../src/hls/cnn.cpp:147]   --->   Operation 318 'load' 'input_12_load' <Predicate = (!icmp_ln132 & trunc_ln == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 319 [2/2] (1.35ns)   --->   "%input_11_load = load i6 %input_11_addr" [../src/hls/cnn.cpp:147]   --->   Operation 319 'load' 'input_11_load' <Predicate = (!icmp_ln132 & trunc_ln == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 320 [2/2] (1.35ns)   --->   "%input_10_load = load i6 %input_10_addr" [../src/hls/cnn.cpp:147]   --->   Operation 320 'load' 'input_10_load' <Predicate = (!icmp_ln132 & trunc_ln == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 321 [2/2] (1.35ns)   --->   "%input_9_load = load i6 %input_9_addr" [../src/hls/cnn.cpp:147]   --->   Operation 321 'load' 'input_9_load' <Predicate = (!icmp_ln132 & trunc_ln == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 322 [2/2] (1.35ns)   --->   "%input_8_load = load i6 %input_8_addr" [../src/hls/cnn.cpp:147]   --->   Operation 322 'load' 'input_8_load' <Predicate = (!icmp_ln132 & trunc_ln == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 323 [2/2] (1.35ns)   --->   "%input_7_load = load i6 %input_7_addr" [../src/hls/cnn.cpp:147]   --->   Operation 323 'load' 'input_7_load' <Predicate = (!icmp_ln132 & trunc_ln == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 324 [2/2] (1.35ns)   --->   "%input_6_load = load i6 %input_6_addr" [../src/hls/cnn.cpp:147]   --->   Operation 324 'load' 'input_6_load' <Predicate = (!icmp_ln132 & trunc_ln == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 325 [2/2] (1.35ns)   --->   "%input_5_load = load i6 %input_5_addr" [../src/hls/cnn.cpp:147]   --->   Operation 325 'load' 'input_5_load' <Predicate = (!icmp_ln132 & trunc_ln == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 326 [2/2] (1.35ns)   --->   "%input_4_load = load i6 %input_4_addr" [../src/hls/cnn.cpp:147]   --->   Operation 326 'load' 'input_4_load' <Predicate = (!icmp_ln132 & trunc_ln == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 327 [2/2] (1.35ns)   --->   "%input_3_load = load i6 %input_3_addr" [../src/hls/cnn.cpp:147]   --->   Operation 327 'load' 'input_3_load' <Predicate = (!icmp_ln132 & trunc_ln == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 328 [2/2] (1.35ns)   --->   "%input_2_load = load i6 %input_2_addr" [../src/hls/cnn.cpp:147]   --->   Operation 328 'load' 'input_2_load' <Predicate = (!icmp_ln132 & trunc_ln == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 329 [2/2] (1.35ns)   --->   "%input_1_load = load i6 %input_1_addr" [../src/hls/cnn.cpp:147]   --->   Operation 329 'load' 'input_1_load' <Predicate = (!icmp_ln132 & trunc_ln == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 330 [2/2] (1.35ns)   --->   "%input_0_load = load i6 %input_0_addr" [../src/hls/cnn.cpp:147]   --->   Operation 330 'load' 'input_0_load' <Predicate = (!icmp_ln132 & trunc_ln == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 331 [2/2] (0.79ns)   --->   "%input_63_load = load i5 %input_63_addr" [../src/hls/cnn.cpp:147]   --->   Operation 331 'load' 'input_63_load' <Predicate = (!icmp_ln132 & trunc_ln == 63)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 29> <RAM>
ST_17 : Operation 332 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln147_7 = mul i25 %zext_ln147_22, i25 4298" [../src/hls/cnn.cpp:147]   --->   Operation 332 'mul' 'mul_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln147_4 = partselect i7 @_ssdm_op_PartSelect.i7.i25.i32.i32, i25 %mul_ln147_7, i32 18, i32 24" [../src/hls/cnn.cpp:147]   --->   Operation 333 'partselect' 'trunc_ln147_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 334 [1/16] (1.48ns)   --->   "%urem_ln147_7 = urem i12 %add_ln147_14, i12 61" [../src/hls/cnn.cpp:147]   --->   Operation 334 'urem' 'urem_ln147_7' <Predicate = (!icmp_ln132)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln147_19 = zext i12 %urem_ln147_7" [../src/hls/cnn.cpp:147]   --->   Operation 335 'zext' 'zext_ln147_19' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr i32 %input_0, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 336 'getelementptr' 'input_0_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%input_1_addr_4 = getelementptr i32 %input_1, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 337 'getelementptr' 'input_1_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%input_2_addr_4 = getelementptr i32 %input_2, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 338 'getelementptr' 'input_2_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (0.00ns)   --->   "%input_3_addr_4 = getelementptr i32 %input_3, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 339 'getelementptr' 'input_3_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 340 [1/1] (0.00ns)   --->   "%input_4_addr_4 = getelementptr i32 %input_4, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 340 'getelementptr' 'input_4_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 341 [1/1] (0.00ns)   --->   "%input_5_addr_4 = getelementptr i32 %input_5, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 341 'getelementptr' 'input_5_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%input_6_addr_4 = getelementptr i32 %input_6, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 342 'getelementptr' 'input_6_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (0.00ns)   --->   "%input_7_addr_4 = getelementptr i32 %input_7, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 343 'getelementptr' 'input_7_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%input_8_addr_4 = getelementptr i32 %input_8, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 344 'getelementptr' 'input_8_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (0.00ns)   --->   "%input_9_addr_4 = getelementptr i32 %input_9, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 345 'getelementptr' 'input_9_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%input_10_addr_4 = getelementptr i32 %input_10, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 346 'getelementptr' 'input_10_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 347 [1/1] (0.00ns)   --->   "%input_11_addr_4 = getelementptr i32 %input_11, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 347 'getelementptr' 'input_11_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 348 [1/1] (0.00ns)   --->   "%input_12_addr_4 = getelementptr i32 %input_12, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 348 'getelementptr' 'input_12_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 349 [1/1] (0.00ns)   --->   "%input_13_addr_4 = getelementptr i32 %input_13, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 349 'getelementptr' 'input_13_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%input_14_addr_4 = getelementptr i32 %input_14, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 350 'getelementptr' 'input_14_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%input_15_addr_4 = getelementptr i32 %input_15, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 351 'getelementptr' 'input_15_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%input_16_addr_4 = getelementptr i32 %input_16, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 352 'getelementptr' 'input_16_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 353 [1/1] (0.00ns)   --->   "%input_17_addr_4 = getelementptr i32 %input_17, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 353 'getelementptr' 'input_17_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 354 [1/1] (0.00ns)   --->   "%input_18_addr_4 = getelementptr i32 %input_18, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 354 'getelementptr' 'input_18_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 355 [1/1] (0.00ns)   --->   "%input_19_addr_4 = getelementptr i32 %input_19, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 355 'getelementptr' 'input_19_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%input_20_addr_4 = getelementptr i32 %input_20, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 356 'getelementptr' 'input_20_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (0.00ns)   --->   "%input_21_addr_4 = getelementptr i32 %input_21, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 357 'getelementptr' 'input_21_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 358 [1/1] (0.00ns)   --->   "%input_22_addr_4 = getelementptr i32 %input_22, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 358 'getelementptr' 'input_22_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 359 [1/1] (0.00ns)   --->   "%input_23_addr_4 = getelementptr i32 %input_23, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 359 'getelementptr' 'input_23_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 360 [1/1] (0.00ns)   --->   "%input_24_addr_4 = getelementptr i32 %input_24, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 360 'getelementptr' 'input_24_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 361 [1/1] (0.00ns)   --->   "%input_25_addr_4 = getelementptr i32 %input_25, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 361 'getelementptr' 'input_25_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%input_26_addr_4 = getelementptr i32 %input_26, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 362 'getelementptr' 'input_26_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "%input_27_addr_4 = getelementptr i32 %input_27, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 363 'getelementptr' 'input_27_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 364 [1/1] (0.00ns)   --->   "%input_28_addr_4 = getelementptr i32 %input_28, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 364 'getelementptr' 'input_28_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 365 [1/1] (0.00ns)   --->   "%input_29_addr_4 = getelementptr i32 %input_29, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 365 'getelementptr' 'input_29_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 366 [1/1] (0.00ns)   --->   "%input_30_addr_4 = getelementptr i32 %input_30, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 366 'getelementptr' 'input_30_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%input_31_addr_4 = getelementptr i32 %input_31, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 367 'getelementptr' 'input_31_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%input_32_addr_4 = getelementptr i32 %input_32, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 368 'getelementptr' 'input_32_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%input_33_addr_4 = getelementptr i32 %input_33, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 369 'getelementptr' 'input_33_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%input_34_addr_4 = getelementptr i32 %input_34, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 370 'getelementptr' 'input_34_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 371 [1/1] (0.00ns)   --->   "%input_35_addr_4 = getelementptr i32 %input_35, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 371 'getelementptr' 'input_35_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 372 [1/1] (0.00ns)   --->   "%input_36_addr_4 = getelementptr i32 %input_36, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 372 'getelementptr' 'input_36_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 373 [1/1] (0.00ns)   --->   "%input_37_addr_4 = getelementptr i32 %input_37, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 373 'getelementptr' 'input_37_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 374 [1/1] (0.00ns)   --->   "%input_38_addr_4 = getelementptr i32 %input_38, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 374 'getelementptr' 'input_38_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%input_39_addr_4 = getelementptr i32 %input_39, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 375 'getelementptr' 'input_39_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 376 [1/1] (0.00ns)   --->   "%input_40_addr_4 = getelementptr i32 %input_40, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 376 'getelementptr' 'input_40_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 377 [1/1] (0.00ns)   --->   "%input_41_addr_4 = getelementptr i32 %input_41, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 377 'getelementptr' 'input_41_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 378 [1/1] (0.00ns)   --->   "%input_42_addr_4 = getelementptr i32 %input_42, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 378 'getelementptr' 'input_42_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 379 [1/1] (0.00ns)   --->   "%input_43_addr_4 = getelementptr i32 %input_43, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 379 'getelementptr' 'input_43_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 380 [1/1] (0.00ns)   --->   "%input_44_addr_4 = getelementptr i32 %input_44, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 380 'getelementptr' 'input_44_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 381 [1/1] (0.00ns)   --->   "%input_45_addr_4 = getelementptr i32 %input_45, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 381 'getelementptr' 'input_45_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 382 [1/1] (0.00ns)   --->   "%input_46_addr_4 = getelementptr i32 %input_46, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 382 'getelementptr' 'input_46_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 383 [1/1] (0.00ns)   --->   "%input_47_addr_4 = getelementptr i32 %input_47, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 383 'getelementptr' 'input_47_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 384 [1/1] (0.00ns)   --->   "%input_48_addr_4 = getelementptr i32 %input_48, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 384 'getelementptr' 'input_48_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%input_49_addr_4 = getelementptr i32 %input_49, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 385 'getelementptr' 'input_49_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 386 [1/1] (0.00ns)   --->   "%input_50_addr_4 = getelementptr i32 %input_50, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 386 'getelementptr' 'input_50_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 387 [1/1] (0.00ns)   --->   "%input_51_addr_4 = getelementptr i32 %input_51, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 387 'getelementptr' 'input_51_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "%input_52_addr_4 = getelementptr i32 %input_52, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 388 'getelementptr' 'input_52_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 389 [1/1] (0.00ns)   --->   "%input_53_addr_4 = getelementptr i32 %input_53, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 389 'getelementptr' 'input_53_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%input_54_addr_4 = getelementptr i32 %input_54, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 390 'getelementptr' 'input_54_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 391 [1/1] (0.00ns)   --->   "%input_55_addr_4 = getelementptr i32 %input_55, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 391 'getelementptr' 'input_55_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%input_56_addr_4 = getelementptr i32 %input_56, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 392 'getelementptr' 'input_56_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%input_57_addr_4 = getelementptr i32 %input_57, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 393 'getelementptr' 'input_57_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%input_58_addr_4 = getelementptr i32 %input_58, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 394 'getelementptr' 'input_58_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%input_59_addr_4 = getelementptr i32 %input_59, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 395 'getelementptr' 'input_59_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (0.00ns)   --->   "%input_60_addr_4 = getelementptr i32 %input_60, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 396 'getelementptr' 'input_60_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 397 [1/1] (0.00ns)   --->   "%input_61_addr_4 = getelementptr i32 %input_61, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 397 'getelementptr' 'input_61_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 398 [1/1] (0.00ns)   --->   "%input_62_addr_4 = getelementptr i32 %input_62, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 398 'getelementptr' 'input_62_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 399 [1/1] (0.00ns)   --->   "%input_63_addr_4 = getelementptr i32 %input_63, i64 0, i64 %zext_ln147_19" [../src/hls/cnn.cpp:147]   --->   Operation 399 'getelementptr' 'input_63_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 400 [1/1] (0.85ns)   --->   "%switch_ln147 = switch i7 %trunc_ln147_4, void %branch191, i7 0, void %branch128, i7 1, void %branch129, i7 2, void %branch130, i7 3, void %branch131, i7 4, void %branch132, i7 5, void %branch133, i7 6, void %branch134, i7 7, void %branch135, i7 8, void %branch136, i7 9, void %branch137, i7 10, void %branch138, i7 11, void %branch139, i7 12, void %branch140, i7 13, void %branch141, i7 14, void %branch142, i7 15, void %branch143, i7 16, void %branch144, i7 17, void %branch145, i7 18, void %branch146, i7 19, void %branch147, i7 20, void %branch148, i7 21, void %branch149, i7 22, void %branch150, i7 23, void %branch151, i7 24, void %branch152, i7 25, void %branch153, i7 26, void %branch154, i7 27, void %branch155, i7 28, void %branch156, i7 29, void %branch157, i7 30, void %branch158, i7 31, void %branch159, i7 32, void %branch160, i7 33, void %branch161, i7 34, void %branch162, i7 35, void %branch163, i7 36, void %branch164, i7 37, void %branch165, i7 38, void %branch166, i7 39, void %branch167, i7 40, void %branch168, i7 41, void %branch169, i7 42, void %branch170, i7 43, void %branch171, i7 44, void %branch172, i7 45, void %branch173, i7 46, void %branch174, i7 47, void %branch175, i7 48, void %branch176, i7 49, void %branch177, i7 50, void %branch178, i7 51, void %branch179, i7 52, void %branch180, i7 53, void %branch181, i7 54, void %branch182, i7 55, void %branch183, i7 56, void %branch184, i7 57, void %branch185, i7 58, void %branch186, i7 59, void %branch187, i7 60, void %branch188, i7 61, void %branch189, i7 62, void %branch190" [../src/hls/cnn.cpp:147]   --->   Operation 400 'switch' 'switch_ln147' <Predicate = (!icmp_ln132)> <Delay = 0.85>
ST_17 : Operation 401 [2/2] (1.35ns)   --->   "%input_62_load_4 = load i6 %input_62_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 401 'load' 'input_62_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 402 [2/2] (1.35ns)   --->   "%input_61_load_4 = load i6 %input_61_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 402 'load' 'input_61_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 403 [2/2] (1.35ns)   --->   "%input_60_load_4 = load i6 %input_60_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 403 'load' 'input_60_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 404 [2/2] (1.35ns)   --->   "%input_59_load_4 = load i6 %input_59_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 404 'load' 'input_59_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 405 [2/2] (1.35ns)   --->   "%input_58_load_4 = load i6 %input_58_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 405 'load' 'input_58_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 406 [2/2] (1.35ns)   --->   "%input_57_load_4 = load i6 %input_57_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 406 'load' 'input_57_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 407 [2/2] (1.35ns)   --->   "%input_56_load_4 = load i6 %input_56_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 407 'load' 'input_56_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 408 [2/2] (1.35ns)   --->   "%input_55_load_4 = load i6 %input_55_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 408 'load' 'input_55_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 409 [2/2] (1.35ns)   --->   "%input_54_load_4 = load i6 %input_54_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 409 'load' 'input_54_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 410 [2/2] (1.35ns)   --->   "%input_53_load_4 = load i6 %input_53_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 410 'load' 'input_53_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 411 [2/2] (1.35ns)   --->   "%input_52_load_4 = load i6 %input_52_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 411 'load' 'input_52_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 412 [2/2] (1.35ns)   --->   "%input_51_load_4 = load i6 %input_51_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 412 'load' 'input_51_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 413 [2/2] (1.35ns)   --->   "%input_50_load_4 = load i6 %input_50_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 413 'load' 'input_50_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 414 [2/2] (1.35ns)   --->   "%input_49_load_4 = load i6 %input_49_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 414 'load' 'input_49_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 415 [2/2] (1.35ns)   --->   "%input_48_load_4 = load i6 %input_48_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 415 'load' 'input_48_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 416 [2/2] (1.35ns)   --->   "%input_47_load_4 = load i6 %input_47_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 416 'load' 'input_47_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 417 [2/2] (1.35ns)   --->   "%input_46_load_4 = load i6 %input_46_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 417 'load' 'input_46_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 418 [2/2] (1.35ns)   --->   "%input_45_load_4 = load i6 %input_45_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 418 'load' 'input_45_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 419 [2/2] (1.35ns)   --->   "%input_44_load_4 = load i6 %input_44_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 419 'load' 'input_44_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 420 [2/2] (1.35ns)   --->   "%input_43_load_4 = load i6 %input_43_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 420 'load' 'input_43_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 421 [2/2] (1.35ns)   --->   "%input_42_load_4 = load i6 %input_42_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 421 'load' 'input_42_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 422 [2/2] (1.35ns)   --->   "%input_41_load_4 = load i6 %input_41_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 422 'load' 'input_41_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 423 [2/2] (1.35ns)   --->   "%input_40_load_4 = load i6 %input_40_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 423 'load' 'input_40_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 424 [2/2] (1.35ns)   --->   "%input_39_load_4 = load i6 %input_39_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 424 'load' 'input_39_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 425 [2/2] (1.35ns)   --->   "%input_38_load_4 = load i6 %input_38_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 425 'load' 'input_38_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 426 [2/2] (1.35ns)   --->   "%input_37_load_4 = load i6 %input_37_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 426 'load' 'input_37_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 427 [2/2] (1.35ns)   --->   "%input_36_load_4 = load i6 %input_36_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 427 'load' 'input_36_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 428 [2/2] (1.35ns)   --->   "%input_35_load_4 = load i6 %input_35_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 428 'load' 'input_35_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 429 [2/2] (1.35ns)   --->   "%input_34_load_4 = load i6 %input_34_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 429 'load' 'input_34_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 430 [2/2] (1.35ns)   --->   "%input_33_load_4 = load i6 %input_33_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 430 'load' 'input_33_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 431 [2/2] (1.35ns)   --->   "%input_32_load_4 = load i6 %input_32_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 431 'load' 'input_32_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 432 [2/2] (1.35ns)   --->   "%input_31_load_4 = load i6 %input_31_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 432 'load' 'input_31_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 433 [2/2] (1.35ns)   --->   "%input_30_load_4 = load i6 %input_30_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 433 'load' 'input_30_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 434 [2/2] (1.35ns)   --->   "%input_29_load_4 = load i6 %input_29_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 434 'load' 'input_29_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 435 [2/2] (1.35ns)   --->   "%input_28_load_4 = load i6 %input_28_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 435 'load' 'input_28_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 436 [2/2] (1.35ns)   --->   "%input_27_load_4 = load i6 %input_27_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 436 'load' 'input_27_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 437 [2/2] (1.35ns)   --->   "%input_26_load_4 = load i6 %input_26_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 437 'load' 'input_26_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 438 [2/2] (1.35ns)   --->   "%input_25_load_4 = load i6 %input_25_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 438 'load' 'input_25_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 439 [2/2] (1.35ns)   --->   "%input_24_load_4 = load i6 %input_24_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 439 'load' 'input_24_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 440 [2/2] (1.35ns)   --->   "%input_23_load_4 = load i6 %input_23_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 440 'load' 'input_23_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 441 [2/2] (1.35ns)   --->   "%input_22_load_4 = load i6 %input_22_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 441 'load' 'input_22_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 442 [2/2] (1.35ns)   --->   "%input_21_load_4 = load i6 %input_21_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 442 'load' 'input_21_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 443 [2/2] (1.35ns)   --->   "%input_20_load_4 = load i6 %input_20_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 443 'load' 'input_20_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 444 [2/2] (1.35ns)   --->   "%input_19_load_4 = load i6 %input_19_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 444 'load' 'input_19_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 445 [2/2] (1.35ns)   --->   "%input_18_load_4 = load i6 %input_18_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 445 'load' 'input_18_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 446 [2/2] (1.35ns)   --->   "%input_17_load_4 = load i6 %input_17_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 446 'load' 'input_17_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 447 [2/2] (1.35ns)   --->   "%input_16_load_4 = load i6 %input_16_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 447 'load' 'input_16_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 448 [2/2] (1.35ns)   --->   "%input_15_load_4 = load i6 %input_15_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 448 'load' 'input_15_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 449 [2/2] (1.35ns)   --->   "%input_14_load_4 = load i6 %input_14_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 449 'load' 'input_14_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 450 [2/2] (1.35ns)   --->   "%input_13_load_4 = load i6 %input_13_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 450 'load' 'input_13_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 451 [2/2] (1.35ns)   --->   "%input_12_load_4 = load i6 %input_12_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 451 'load' 'input_12_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 452 [2/2] (1.35ns)   --->   "%input_11_load_4 = load i6 %input_11_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 452 'load' 'input_11_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 453 [2/2] (1.35ns)   --->   "%input_10_load_4 = load i6 %input_10_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 453 'load' 'input_10_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 454 [2/2] (1.35ns)   --->   "%input_9_load_4 = load i6 %input_9_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 454 'load' 'input_9_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 455 [2/2] (1.35ns)   --->   "%input_8_load_4 = load i6 %input_8_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 455 'load' 'input_8_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 456 [2/2] (1.35ns)   --->   "%input_7_load_4 = load i6 %input_7_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 456 'load' 'input_7_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 457 [2/2] (1.35ns)   --->   "%input_6_load_4 = load i6 %input_6_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 457 'load' 'input_6_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 458 [2/2] (1.35ns)   --->   "%input_5_load_4 = load i6 %input_5_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 458 'load' 'input_5_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 459 [2/2] (1.35ns)   --->   "%input_4_load_4 = load i6 %input_4_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 459 'load' 'input_4_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 460 [2/2] (1.35ns)   --->   "%input_3_load_4 = load i6 %input_3_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 460 'load' 'input_3_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 461 [2/2] (1.35ns)   --->   "%input_2_load_4 = load i6 %input_2_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 461 'load' 'input_2_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 462 [2/2] (1.35ns)   --->   "%input_1_load_4 = load i6 %input_1_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 462 'load' 'input_1_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 463 [2/2] (1.35ns)   --->   "%input_0_load_4 = load i6 %input_0_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 463 'load' 'input_0_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_17 : Operation 464 [2/2] (0.79ns)   --->   "%input_63_load_4 = load i5 %input_63_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 464 'load' 'input_63_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 != 0 & trunc_ln147_4 != 1 & trunc_ln147_4 != 2 & trunc_ln147_4 != 3 & trunc_ln147_4 != 4 & trunc_ln147_4 != 5 & trunc_ln147_4 != 6 & trunc_ln147_4 != 7 & trunc_ln147_4 != 8 & trunc_ln147_4 != 9 & trunc_ln147_4 != 10 & trunc_ln147_4 != 11 & trunc_ln147_4 != 12 & trunc_ln147_4 != 13 & trunc_ln147_4 != 14 & trunc_ln147_4 != 15 & trunc_ln147_4 != 16 & trunc_ln147_4 != 17 & trunc_ln147_4 != 18 & trunc_ln147_4 != 19 & trunc_ln147_4 != 20 & trunc_ln147_4 != 21 & trunc_ln147_4 != 22 & trunc_ln147_4 != 23 & trunc_ln147_4 != 24 & trunc_ln147_4 != 25 & trunc_ln147_4 != 26 & trunc_ln147_4 != 27 & trunc_ln147_4 != 28 & trunc_ln147_4 != 29 & trunc_ln147_4 != 30 & trunc_ln147_4 != 31 & trunc_ln147_4 != 32 & trunc_ln147_4 != 33 & trunc_ln147_4 != 34 & trunc_ln147_4 != 35 & trunc_ln147_4 != 36 & trunc_ln147_4 != 37 & trunc_ln147_4 != 38 & trunc_ln147_4 != 39 & trunc_ln147_4 != 40 & trunc_ln147_4 != 41 & trunc_ln147_4 != 42 & trunc_ln147_4 != 43 & trunc_ln147_4 != 44 & trunc_ln147_4 != 45 & trunc_ln147_4 != 46 & trunc_ln147_4 != 47 & trunc_ln147_4 != 48 & trunc_ln147_4 != 49 & trunc_ln147_4 != 50 & trunc_ln147_4 != 51 & trunc_ln147_4 != 52 & trunc_ln147_4 != 53 & trunc_ln147_4 != 54 & trunc_ln147_4 != 55 & trunc_ln147_4 != 56 & trunc_ln147_4 != 57 & trunc_ln147_4 != 58 & trunc_ln147_4 != 59 & trunc_ln147_4 != 60 & trunc_ln147_4 != 61 & trunc_ln147_4 != 62)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 29> <RAM>
ST_17 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln147_23 = zext i13 %add_ln147_16" [../src/hls/cnn.cpp:147]   --->   Operation 465 'zext' 'zext_ln147_23' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_17 : Operation 466 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147_8 = mul i27 %zext_ln147_23, i27 8595" [../src/hls/cnn.cpp:147]   --->   Operation 466 'mul' 'mul_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 467 [3/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 467 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 468 [3/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 468 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.67>
ST_18 : Operation 469 [1/2] (1.35ns)   --->   "%input_62_load = load i6 %input_62_addr" [../src/hls/cnn.cpp:147]   --->   Operation 469 'load' 'input_62_load' <Predicate = (!icmp_ln132 & trunc_ln == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 470 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 470 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 62)> <Delay = 0.97>
ST_18 : Operation 471 [1/2] (1.35ns)   --->   "%input_61_load = load i6 %input_61_addr" [../src/hls/cnn.cpp:147]   --->   Operation 471 'load' 'input_61_load' <Predicate = (!icmp_ln132 & trunc_ln == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 472 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 472 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 61)> <Delay = 0.97>
ST_18 : Operation 473 [1/2] (1.35ns)   --->   "%input_60_load = load i6 %input_60_addr" [../src/hls/cnn.cpp:147]   --->   Operation 473 'load' 'input_60_load' <Predicate = (!icmp_ln132 & trunc_ln == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 474 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 474 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 60)> <Delay = 0.97>
ST_18 : Operation 475 [1/2] (1.35ns)   --->   "%input_59_load = load i6 %input_59_addr" [../src/hls/cnn.cpp:147]   --->   Operation 475 'load' 'input_59_load' <Predicate = (!icmp_ln132 & trunc_ln == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 476 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 476 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 59)> <Delay = 0.97>
ST_18 : Operation 477 [1/2] (1.35ns)   --->   "%input_58_load = load i6 %input_58_addr" [../src/hls/cnn.cpp:147]   --->   Operation 477 'load' 'input_58_load' <Predicate = (!icmp_ln132 & trunc_ln == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 478 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 478 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 58)> <Delay = 0.97>
ST_18 : Operation 479 [1/2] (1.35ns)   --->   "%input_57_load = load i6 %input_57_addr" [../src/hls/cnn.cpp:147]   --->   Operation 479 'load' 'input_57_load' <Predicate = (!icmp_ln132 & trunc_ln == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 480 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 480 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 57)> <Delay = 0.97>
ST_18 : Operation 481 [1/2] (1.35ns)   --->   "%input_56_load = load i6 %input_56_addr" [../src/hls/cnn.cpp:147]   --->   Operation 481 'load' 'input_56_load' <Predicate = (!icmp_ln132 & trunc_ln == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 482 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 482 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 56)> <Delay = 0.97>
ST_18 : Operation 483 [1/2] (1.35ns)   --->   "%input_55_load = load i6 %input_55_addr" [../src/hls/cnn.cpp:147]   --->   Operation 483 'load' 'input_55_load' <Predicate = (!icmp_ln132 & trunc_ln == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 484 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 484 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 55)> <Delay = 0.97>
ST_18 : Operation 485 [1/2] (1.35ns)   --->   "%input_54_load = load i6 %input_54_addr" [../src/hls/cnn.cpp:147]   --->   Operation 485 'load' 'input_54_load' <Predicate = (!icmp_ln132 & trunc_ln == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 486 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 486 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 54)> <Delay = 0.97>
ST_18 : Operation 487 [1/2] (1.35ns)   --->   "%input_53_load = load i6 %input_53_addr" [../src/hls/cnn.cpp:147]   --->   Operation 487 'load' 'input_53_load' <Predicate = (!icmp_ln132 & trunc_ln == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 488 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 488 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 53)> <Delay = 0.97>
ST_18 : Operation 489 [1/2] (1.35ns)   --->   "%input_52_load = load i6 %input_52_addr" [../src/hls/cnn.cpp:147]   --->   Operation 489 'load' 'input_52_load' <Predicate = (!icmp_ln132 & trunc_ln == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 490 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 490 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 52)> <Delay = 0.97>
ST_18 : Operation 491 [1/2] (1.35ns)   --->   "%input_51_load = load i6 %input_51_addr" [../src/hls/cnn.cpp:147]   --->   Operation 491 'load' 'input_51_load' <Predicate = (!icmp_ln132 & trunc_ln == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 492 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 492 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 51)> <Delay = 0.97>
ST_18 : Operation 493 [1/2] (1.35ns)   --->   "%input_50_load = load i6 %input_50_addr" [../src/hls/cnn.cpp:147]   --->   Operation 493 'load' 'input_50_load' <Predicate = (!icmp_ln132 & trunc_ln == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 494 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 494 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 50)> <Delay = 0.97>
ST_18 : Operation 495 [1/2] (1.35ns)   --->   "%input_49_load = load i6 %input_49_addr" [../src/hls/cnn.cpp:147]   --->   Operation 495 'load' 'input_49_load' <Predicate = (!icmp_ln132 & trunc_ln == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 496 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 496 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 49)> <Delay = 0.97>
ST_18 : Operation 497 [1/2] (1.35ns)   --->   "%input_48_load = load i6 %input_48_addr" [../src/hls/cnn.cpp:147]   --->   Operation 497 'load' 'input_48_load' <Predicate = (!icmp_ln132 & trunc_ln == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 498 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 498 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 48)> <Delay = 0.97>
ST_18 : Operation 499 [1/2] (1.35ns)   --->   "%input_47_load = load i6 %input_47_addr" [../src/hls/cnn.cpp:147]   --->   Operation 499 'load' 'input_47_load' <Predicate = (!icmp_ln132 & trunc_ln == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 500 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 500 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 47)> <Delay = 0.97>
ST_18 : Operation 501 [1/2] (1.35ns)   --->   "%input_46_load = load i6 %input_46_addr" [../src/hls/cnn.cpp:147]   --->   Operation 501 'load' 'input_46_load' <Predicate = (!icmp_ln132 & trunc_ln == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 502 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 502 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 46)> <Delay = 0.97>
ST_18 : Operation 503 [1/2] (1.35ns)   --->   "%input_45_load = load i6 %input_45_addr" [../src/hls/cnn.cpp:147]   --->   Operation 503 'load' 'input_45_load' <Predicate = (!icmp_ln132 & trunc_ln == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 504 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 504 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 45)> <Delay = 0.97>
ST_18 : Operation 505 [1/2] (1.35ns)   --->   "%input_44_load = load i6 %input_44_addr" [../src/hls/cnn.cpp:147]   --->   Operation 505 'load' 'input_44_load' <Predicate = (!icmp_ln132 & trunc_ln == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 506 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 506 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 44)> <Delay = 0.97>
ST_18 : Operation 507 [1/2] (1.35ns)   --->   "%input_43_load = load i6 %input_43_addr" [../src/hls/cnn.cpp:147]   --->   Operation 507 'load' 'input_43_load' <Predicate = (!icmp_ln132 & trunc_ln == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 508 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 508 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 43)> <Delay = 0.97>
ST_18 : Operation 509 [1/2] (1.35ns)   --->   "%input_42_load = load i6 %input_42_addr" [../src/hls/cnn.cpp:147]   --->   Operation 509 'load' 'input_42_load' <Predicate = (!icmp_ln132 & trunc_ln == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 510 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 510 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 42)> <Delay = 0.97>
ST_18 : Operation 511 [1/2] (1.35ns)   --->   "%input_41_load = load i6 %input_41_addr" [../src/hls/cnn.cpp:147]   --->   Operation 511 'load' 'input_41_load' <Predicate = (!icmp_ln132 & trunc_ln == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 512 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 512 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 41)> <Delay = 0.97>
ST_18 : Operation 513 [1/2] (1.35ns)   --->   "%input_40_load = load i6 %input_40_addr" [../src/hls/cnn.cpp:147]   --->   Operation 513 'load' 'input_40_load' <Predicate = (!icmp_ln132 & trunc_ln == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 514 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 514 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 40)> <Delay = 0.97>
ST_18 : Operation 515 [1/2] (1.35ns)   --->   "%input_39_load = load i6 %input_39_addr" [../src/hls/cnn.cpp:147]   --->   Operation 515 'load' 'input_39_load' <Predicate = (!icmp_ln132 & trunc_ln == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 516 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 516 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 39)> <Delay = 0.97>
ST_18 : Operation 517 [1/2] (1.35ns)   --->   "%input_38_load = load i6 %input_38_addr" [../src/hls/cnn.cpp:147]   --->   Operation 517 'load' 'input_38_load' <Predicate = (!icmp_ln132 & trunc_ln == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 518 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 518 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 38)> <Delay = 0.97>
ST_18 : Operation 519 [1/2] (1.35ns)   --->   "%input_37_load = load i6 %input_37_addr" [../src/hls/cnn.cpp:147]   --->   Operation 519 'load' 'input_37_load' <Predicate = (!icmp_ln132 & trunc_ln == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 520 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 520 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 37)> <Delay = 0.97>
ST_18 : Operation 521 [1/2] (1.35ns)   --->   "%input_36_load = load i6 %input_36_addr" [../src/hls/cnn.cpp:147]   --->   Operation 521 'load' 'input_36_load' <Predicate = (!icmp_ln132 & trunc_ln == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 522 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 522 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 36)> <Delay = 0.97>
ST_18 : Operation 523 [1/2] (1.35ns)   --->   "%input_35_load = load i6 %input_35_addr" [../src/hls/cnn.cpp:147]   --->   Operation 523 'load' 'input_35_load' <Predicate = (!icmp_ln132 & trunc_ln == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 524 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 524 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 35)> <Delay = 0.97>
ST_18 : Operation 525 [1/2] (1.35ns)   --->   "%input_34_load = load i6 %input_34_addr" [../src/hls/cnn.cpp:147]   --->   Operation 525 'load' 'input_34_load' <Predicate = (!icmp_ln132 & trunc_ln == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 526 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 526 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 34)> <Delay = 0.97>
ST_18 : Operation 527 [1/2] (1.35ns)   --->   "%input_33_load = load i6 %input_33_addr" [../src/hls/cnn.cpp:147]   --->   Operation 527 'load' 'input_33_load' <Predicate = (!icmp_ln132 & trunc_ln == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 528 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 528 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 33)> <Delay = 0.97>
ST_18 : Operation 529 [1/2] (1.35ns)   --->   "%input_32_load = load i6 %input_32_addr" [../src/hls/cnn.cpp:147]   --->   Operation 529 'load' 'input_32_load' <Predicate = (!icmp_ln132 & trunc_ln == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 530 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 530 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 32)> <Delay = 0.97>
ST_18 : Operation 531 [1/2] (1.35ns)   --->   "%input_31_load = load i6 %input_31_addr" [../src/hls/cnn.cpp:147]   --->   Operation 531 'load' 'input_31_load' <Predicate = (!icmp_ln132 & trunc_ln == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 532 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 532 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 31)> <Delay = 0.97>
ST_18 : Operation 533 [1/2] (1.35ns)   --->   "%input_30_load = load i6 %input_30_addr" [../src/hls/cnn.cpp:147]   --->   Operation 533 'load' 'input_30_load' <Predicate = (!icmp_ln132 & trunc_ln == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 534 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 534 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 30)> <Delay = 0.97>
ST_18 : Operation 535 [1/2] (1.35ns)   --->   "%input_29_load = load i6 %input_29_addr" [../src/hls/cnn.cpp:147]   --->   Operation 535 'load' 'input_29_load' <Predicate = (!icmp_ln132 & trunc_ln == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 536 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 536 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 29)> <Delay = 0.97>
ST_18 : Operation 537 [1/2] (1.35ns)   --->   "%input_28_load = load i6 %input_28_addr" [../src/hls/cnn.cpp:147]   --->   Operation 537 'load' 'input_28_load' <Predicate = (!icmp_ln132 & trunc_ln == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 538 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 538 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 28)> <Delay = 0.97>
ST_18 : Operation 539 [1/2] (1.35ns)   --->   "%input_27_load = load i6 %input_27_addr" [../src/hls/cnn.cpp:147]   --->   Operation 539 'load' 'input_27_load' <Predicate = (!icmp_ln132 & trunc_ln == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 540 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 540 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 27)> <Delay = 0.97>
ST_18 : Operation 541 [1/2] (1.35ns)   --->   "%input_26_load = load i6 %input_26_addr" [../src/hls/cnn.cpp:147]   --->   Operation 541 'load' 'input_26_load' <Predicate = (!icmp_ln132 & trunc_ln == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 542 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 542 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 26)> <Delay = 0.97>
ST_18 : Operation 543 [1/2] (1.35ns)   --->   "%input_25_load = load i6 %input_25_addr" [../src/hls/cnn.cpp:147]   --->   Operation 543 'load' 'input_25_load' <Predicate = (!icmp_ln132 & trunc_ln == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 544 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 544 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 25)> <Delay = 0.97>
ST_18 : Operation 545 [1/2] (1.35ns)   --->   "%input_24_load = load i6 %input_24_addr" [../src/hls/cnn.cpp:147]   --->   Operation 545 'load' 'input_24_load' <Predicate = (!icmp_ln132 & trunc_ln == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 546 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 546 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 24)> <Delay = 0.97>
ST_18 : Operation 547 [1/2] (1.35ns)   --->   "%input_23_load = load i6 %input_23_addr" [../src/hls/cnn.cpp:147]   --->   Operation 547 'load' 'input_23_load' <Predicate = (!icmp_ln132 & trunc_ln == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 548 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 548 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 23)> <Delay = 0.97>
ST_18 : Operation 549 [1/2] (1.35ns)   --->   "%input_22_load = load i6 %input_22_addr" [../src/hls/cnn.cpp:147]   --->   Operation 549 'load' 'input_22_load' <Predicate = (!icmp_ln132 & trunc_ln == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 550 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 550 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 22)> <Delay = 0.97>
ST_18 : Operation 551 [1/2] (1.35ns)   --->   "%input_21_load = load i6 %input_21_addr" [../src/hls/cnn.cpp:147]   --->   Operation 551 'load' 'input_21_load' <Predicate = (!icmp_ln132 & trunc_ln == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 552 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 552 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 21)> <Delay = 0.97>
ST_18 : Operation 553 [1/2] (1.35ns)   --->   "%input_20_load = load i6 %input_20_addr" [../src/hls/cnn.cpp:147]   --->   Operation 553 'load' 'input_20_load' <Predicate = (!icmp_ln132 & trunc_ln == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 554 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 554 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 20)> <Delay = 0.97>
ST_18 : Operation 555 [1/2] (1.35ns)   --->   "%input_19_load = load i6 %input_19_addr" [../src/hls/cnn.cpp:147]   --->   Operation 555 'load' 'input_19_load' <Predicate = (!icmp_ln132 & trunc_ln == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 556 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 556 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 19)> <Delay = 0.97>
ST_18 : Operation 557 [1/2] (1.35ns)   --->   "%input_18_load = load i6 %input_18_addr" [../src/hls/cnn.cpp:147]   --->   Operation 557 'load' 'input_18_load' <Predicate = (!icmp_ln132 & trunc_ln == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 558 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 558 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 18)> <Delay = 0.97>
ST_18 : Operation 559 [1/2] (1.35ns)   --->   "%input_17_load = load i6 %input_17_addr" [../src/hls/cnn.cpp:147]   --->   Operation 559 'load' 'input_17_load' <Predicate = (!icmp_ln132 & trunc_ln == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 560 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 560 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 17)> <Delay = 0.97>
ST_18 : Operation 561 [1/2] (1.35ns)   --->   "%input_16_load = load i6 %input_16_addr" [../src/hls/cnn.cpp:147]   --->   Operation 561 'load' 'input_16_load' <Predicate = (!icmp_ln132 & trunc_ln == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 562 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 562 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 16)> <Delay = 0.97>
ST_18 : Operation 563 [1/2] (1.35ns)   --->   "%input_15_load = load i6 %input_15_addr" [../src/hls/cnn.cpp:147]   --->   Operation 563 'load' 'input_15_load' <Predicate = (!icmp_ln132 & trunc_ln == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 564 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 564 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 15)> <Delay = 0.97>
ST_18 : Operation 565 [1/2] (1.35ns)   --->   "%input_14_load = load i6 %input_14_addr" [../src/hls/cnn.cpp:147]   --->   Operation 565 'load' 'input_14_load' <Predicate = (!icmp_ln132 & trunc_ln == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 566 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 566 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 14)> <Delay = 0.97>
ST_18 : Operation 567 [1/2] (1.35ns)   --->   "%input_13_load = load i6 %input_13_addr" [../src/hls/cnn.cpp:147]   --->   Operation 567 'load' 'input_13_load' <Predicate = (!icmp_ln132 & trunc_ln == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 568 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 568 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 13)> <Delay = 0.97>
ST_18 : Operation 569 [1/2] (1.35ns)   --->   "%input_12_load = load i6 %input_12_addr" [../src/hls/cnn.cpp:147]   --->   Operation 569 'load' 'input_12_load' <Predicate = (!icmp_ln132 & trunc_ln == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 570 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 570 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 12)> <Delay = 0.97>
ST_18 : Operation 571 [1/2] (1.35ns)   --->   "%input_11_load = load i6 %input_11_addr" [../src/hls/cnn.cpp:147]   --->   Operation 571 'load' 'input_11_load' <Predicate = (!icmp_ln132 & trunc_ln == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 572 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 572 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 11)> <Delay = 0.97>
ST_18 : Operation 573 [1/2] (1.35ns)   --->   "%input_10_load = load i6 %input_10_addr" [../src/hls/cnn.cpp:147]   --->   Operation 573 'load' 'input_10_load' <Predicate = (!icmp_ln132 & trunc_ln == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 574 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 574 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 10)> <Delay = 0.97>
ST_18 : Operation 575 [1/2] (1.35ns)   --->   "%input_9_load = load i6 %input_9_addr" [../src/hls/cnn.cpp:147]   --->   Operation 575 'load' 'input_9_load' <Predicate = (!icmp_ln132 & trunc_ln == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 576 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 576 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 9)> <Delay = 0.97>
ST_18 : Operation 577 [1/2] (1.35ns)   --->   "%input_8_load = load i6 %input_8_addr" [../src/hls/cnn.cpp:147]   --->   Operation 577 'load' 'input_8_load' <Predicate = (!icmp_ln132 & trunc_ln == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 578 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 578 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 8)> <Delay = 0.97>
ST_18 : Operation 579 [1/2] (1.35ns)   --->   "%input_7_load = load i6 %input_7_addr" [../src/hls/cnn.cpp:147]   --->   Operation 579 'load' 'input_7_load' <Predicate = (!icmp_ln132 & trunc_ln == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 580 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 580 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 7)> <Delay = 0.97>
ST_18 : Operation 581 [1/2] (1.35ns)   --->   "%input_6_load = load i6 %input_6_addr" [../src/hls/cnn.cpp:147]   --->   Operation 581 'load' 'input_6_load' <Predicate = (!icmp_ln132 & trunc_ln == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 582 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 582 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 6)> <Delay = 0.97>
ST_18 : Operation 583 [1/2] (1.35ns)   --->   "%input_5_load = load i6 %input_5_addr" [../src/hls/cnn.cpp:147]   --->   Operation 583 'load' 'input_5_load' <Predicate = (!icmp_ln132 & trunc_ln == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 584 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 584 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 5)> <Delay = 0.97>
ST_18 : Operation 585 [1/2] (1.35ns)   --->   "%input_4_load = load i6 %input_4_addr" [../src/hls/cnn.cpp:147]   --->   Operation 585 'load' 'input_4_load' <Predicate = (!icmp_ln132 & trunc_ln == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 586 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 586 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 4)> <Delay = 0.97>
ST_18 : Operation 587 [1/2] (1.35ns)   --->   "%input_3_load = load i6 %input_3_addr" [../src/hls/cnn.cpp:147]   --->   Operation 587 'load' 'input_3_load' <Predicate = (!icmp_ln132 & trunc_ln == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 588 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 588 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 3)> <Delay = 0.97>
ST_18 : Operation 589 [1/2] (1.35ns)   --->   "%input_2_load = load i6 %input_2_addr" [../src/hls/cnn.cpp:147]   --->   Operation 589 'load' 'input_2_load' <Predicate = (!icmp_ln132 & trunc_ln == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 590 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 590 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 2)> <Delay = 0.97>
ST_18 : Operation 591 [1/2] (1.35ns)   --->   "%input_1_load = load i6 %input_1_addr" [../src/hls/cnn.cpp:147]   --->   Operation 591 'load' 'input_1_load' <Predicate = (!icmp_ln132 & trunc_ln == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 592 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 592 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 1)> <Delay = 0.97>
ST_18 : Operation 593 [1/2] (1.35ns)   --->   "%input_0_load = load i6 %input_0_addr" [../src/hls/cnn.cpp:147]   --->   Operation 593 'load' 'input_0_load' <Predicate = (!icmp_ln132 & trunc_ln == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 594 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 594 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 0)> <Delay = 0.97>
ST_18 : Operation 595 [1/2] (0.79ns)   --->   "%input_63_load = load i5 %input_63_addr" [../src/hls/cnn.cpp:147]   --->   Operation 595 'load' 'input_63_load' <Predicate = (!icmp_ln132 & trunc_ln == 63)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 29> <RAM>
ST_18 : Operation 596 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4551" [../src/hls/cnn.cpp:147]   --->   Operation 596 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln == 63)> <Delay = 0.97>
ST_18 : Operation 597 [1/1] (0.00ns)   --->   "%phi_ln147 = phi i32 %input_0_load, void %branch192, i32 %input_1_load, void %branch193, i32 %input_2_load, void %branch194, i32 %input_3_load, void %branch195, i32 %input_4_load, void %branch196, i32 %input_5_load, void %branch197, i32 %input_6_load, void %branch198, i32 %input_7_load, void %branch199, i32 %input_8_load, void %branch200, i32 %input_9_load, void %branch201, i32 %input_10_load, void %branch202, i32 %input_11_load, void %branch203, i32 %input_12_load, void %branch204, i32 %input_13_load, void %branch205, i32 %input_14_load, void %branch206, i32 %input_15_load, void %branch207, i32 %input_16_load, void %branch208, i32 %input_17_load, void %branch209, i32 %input_18_load, void %branch210, i32 %input_19_load, void %branch211, i32 %input_20_load, void %branch212, i32 %input_21_load, void %branch213, i32 %input_22_load, void %branch214, i32 %input_23_load, void %branch215, i32 %input_24_load, void %branch216, i32 %input_25_load, void %branch217, i32 %input_26_load, void %branch218, i32 %input_27_load, void %branch219, i32 %input_28_load, void %branch220, i32 %input_29_load, void %branch221, i32 %input_30_load, void %branch222, i32 %input_31_load, void %branch223, i32 %input_32_load, void %branch224, i32 %input_33_load, void %branch225, i32 %input_34_load, void %branch226, i32 %input_35_load, void %branch227, i32 %input_36_load, void %branch228, i32 %input_37_load, void %branch229, i32 %input_38_load, void %branch230, i32 %input_39_load, void %branch231, i32 %input_40_load, void %branch232, i32 %input_41_load, void %branch233, i32 %input_42_load, void %branch234, i32 %input_43_load, void %branch235, i32 %input_44_load, void %branch236, i32 %input_45_load, void %branch237, i32 %input_46_load, void %branch238, i32 %input_47_load, void %branch239, i32 %input_48_load, void %branch240, i32 %input_49_load, void %branch241, i32 %input_50_load, void %branch242, i32 %input_51_load, void %branch243, i32 %input_52_load, void %branch244, i32 %input_53_load, void %branch245, i32 %input_54_load, void %branch246, i32 %input_55_load, void %branch247, i32 %input_56_load, void %branch248, i32 %input_57_load, void %branch249, i32 %input_58_load, void %branch250, i32 %input_59_load, void %branch251, i32 %input_60_load, void %branch252, i32 %input_61_load, void %branch253, i32 %input_62_load, void %branch254, i32 %input_63_load, void %branch255" [../src/hls/cnn.cpp:147]   --->   Operation 597 'phi' 'phi_ln147' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_18 : Operation 598 [2/2] (3.34ns)   --->   "%tmp_27 = fcmp_ogt  i32 %phi_ln147, i32 0" [../src/hls/cnn.cpp:148]   --->   Operation 598 'fcmp' 'tmp_27' <Predicate = (!icmp_ln132)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 599 [1/2] (1.35ns)   --->   "%input_62_load_4 = load i6 %input_62_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 599 'load' 'input_62_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 600 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 600 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 62)> <Delay = 0.97>
ST_18 : Operation 601 [1/2] (1.35ns)   --->   "%input_61_load_4 = load i6 %input_61_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 601 'load' 'input_61_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 602 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 602 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 61)> <Delay = 0.97>
ST_18 : Operation 603 [1/2] (1.35ns)   --->   "%input_60_load_4 = load i6 %input_60_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 603 'load' 'input_60_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 604 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 604 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 60)> <Delay = 0.97>
ST_18 : Operation 605 [1/2] (1.35ns)   --->   "%input_59_load_4 = load i6 %input_59_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 605 'load' 'input_59_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 606 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 606 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 59)> <Delay = 0.97>
ST_18 : Operation 607 [1/2] (1.35ns)   --->   "%input_58_load_4 = load i6 %input_58_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 607 'load' 'input_58_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 608 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 608 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 58)> <Delay = 0.97>
ST_18 : Operation 609 [1/2] (1.35ns)   --->   "%input_57_load_4 = load i6 %input_57_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 609 'load' 'input_57_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 610 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 610 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 57)> <Delay = 0.97>
ST_18 : Operation 611 [1/2] (1.35ns)   --->   "%input_56_load_4 = load i6 %input_56_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 611 'load' 'input_56_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 612 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 612 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 56)> <Delay = 0.97>
ST_18 : Operation 613 [1/2] (1.35ns)   --->   "%input_55_load_4 = load i6 %input_55_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 613 'load' 'input_55_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 614 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 614 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 55)> <Delay = 0.97>
ST_18 : Operation 615 [1/2] (1.35ns)   --->   "%input_54_load_4 = load i6 %input_54_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 615 'load' 'input_54_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 616 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 616 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 54)> <Delay = 0.97>
ST_18 : Operation 617 [1/2] (1.35ns)   --->   "%input_53_load_4 = load i6 %input_53_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 617 'load' 'input_53_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 618 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 618 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 53)> <Delay = 0.97>
ST_18 : Operation 619 [1/2] (1.35ns)   --->   "%input_52_load_4 = load i6 %input_52_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 619 'load' 'input_52_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 620 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 620 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 52)> <Delay = 0.97>
ST_18 : Operation 621 [1/2] (1.35ns)   --->   "%input_51_load_4 = load i6 %input_51_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 621 'load' 'input_51_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 622 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 622 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 51)> <Delay = 0.97>
ST_18 : Operation 623 [1/2] (1.35ns)   --->   "%input_50_load_4 = load i6 %input_50_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 623 'load' 'input_50_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 624 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 624 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 50)> <Delay = 0.97>
ST_18 : Operation 625 [1/2] (1.35ns)   --->   "%input_49_load_4 = load i6 %input_49_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 625 'load' 'input_49_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 626 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 626 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 49)> <Delay = 0.97>
ST_18 : Operation 627 [1/2] (1.35ns)   --->   "%input_48_load_4 = load i6 %input_48_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 627 'load' 'input_48_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 628 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 628 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 48)> <Delay = 0.97>
ST_18 : Operation 629 [1/2] (1.35ns)   --->   "%input_47_load_4 = load i6 %input_47_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 629 'load' 'input_47_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 630 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 630 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 47)> <Delay = 0.97>
ST_18 : Operation 631 [1/2] (1.35ns)   --->   "%input_46_load_4 = load i6 %input_46_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 631 'load' 'input_46_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 632 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 632 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 46)> <Delay = 0.97>
ST_18 : Operation 633 [1/2] (1.35ns)   --->   "%input_45_load_4 = load i6 %input_45_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 633 'load' 'input_45_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 634 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 634 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 45)> <Delay = 0.97>
ST_18 : Operation 635 [1/2] (1.35ns)   --->   "%input_44_load_4 = load i6 %input_44_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 635 'load' 'input_44_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 636 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 636 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 44)> <Delay = 0.97>
ST_18 : Operation 637 [1/2] (1.35ns)   --->   "%input_43_load_4 = load i6 %input_43_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 637 'load' 'input_43_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 638 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 638 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 43)> <Delay = 0.97>
ST_18 : Operation 639 [1/2] (1.35ns)   --->   "%input_42_load_4 = load i6 %input_42_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 639 'load' 'input_42_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 640 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 640 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 42)> <Delay = 0.97>
ST_18 : Operation 641 [1/2] (1.35ns)   --->   "%input_41_load_4 = load i6 %input_41_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 641 'load' 'input_41_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 642 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 642 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 41)> <Delay = 0.97>
ST_18 : Operation 643 [1/2] (1.35ns)   --->   "%input_40_load_4 = load i6 %input_40_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 643 'load' 'input_40_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 644 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 644 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 40)> <Delay = 0.97>
ST_18 : Operation 645 [1/2] (1.35ns)   --->   "%input_39_load_4 = load i6 %input_39_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 645 'load' 'input_39_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 646 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 646 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 39)> <Delay = 0.97>
ST_18 : Operation 647 [1/2] (1.35ns)   --->   "%input_38_load_4 = load i6 %input_38_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 647 'load' 'input_38_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 648 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 648 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 38)> <Delay = 0.97>
ST_18 : Operation 649 [1/2] (1.35ns)   --->   "%input_37_load_4 = load i6 %input_37_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 649 'load' 'input_37_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 650 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 650 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 37)> <Delay = 0.97>
ST_18 : Operation 651 [1/2] (1.35ns)   --->   "%input_36_load_4 = load i6 %input_36_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 651 'load' 'input_36_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 652 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 652 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 36)> <Delay = 0.97>
ST_18 : Operation 653 [1/2] (1.35ns)   --->   "%input_35_load_4 = load i6 %input_35_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 653 'load' 'input_35_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 654 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 654 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 35)> <Delay = 0.97>
ST_18 : Operation 655 [1/2] (1.35ns)   --->   "%input_34_load_4 = load i6 %input_34_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 655 'load' 'input_34_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 656 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 656 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 34)> <Delay = 0.97>
ST_18 : Operation 657 [1/2] (1.35ns)   --->   "%input_33_load_4 = load i6 %input_33_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 657 'load' 'input_33_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 658 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 658 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 33)> <Delay = 0.97>
ST_18 : Operation 659 [1/2] (1.35ns)   --->   "%input_32_load_4 = load i6 %input_32_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 659 'load' 'input_32_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 660 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 660 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 32)> <Delay = 0.97>
ST_18 : Operation 661 [1/2] (1.35ns)   --->   "%input_31_load_4 = load i6 %input_31_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 661 'load' 'input_31_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 662 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 662 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 31)> <Delay = 0.97>
ST_18 : Operation 663 [1/2] (1.35ns)   --->   "%input_30_load_4 = load i6 %input_30_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 663 'load' 'input_30_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 664 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 664 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 30)> <Delay = 0.97>
ST_18 : Operation 665 [1/2] (1.35ns)   --->   "%input_29_load_4 = load i6 %input_29_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 665 'load' 'input_29_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 666 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 666 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 29)> <Delay = 0.97>
ST_18 : Operation 667 [1/2] (1.35ns)   --->   "%input_28_load_4 = load i6 %input_28_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 667 'load' 'input_28_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 668 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 668 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 28)> <Delay = 0.97>
ST_18 : Operation 669 [1/2] (1.35ns)   --->   "%input_27_load_4 = load i6 %input_27_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 669 'load' 'input_27_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 670 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 670 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 27)> <Delay = 0.97>
ST_18 : Operation 671 [1/2] (1.35ns)   --->   "%input_26_load_4 = load i6 %input_26_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 671 'load' 'input_26_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 672 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 672 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 26)> <Delay = 0.97>
ST_18 : Operation 673 [1/2] (1.35ns)   --->   "%input_25_load_4 = load i6 %input_25_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 673 'load' 'input_25_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 674 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 674 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 25)> <Delay = 0.97>
ST_18 : Operation 675 [1/2] (1.35ns)   --->   "%input_24_load_4 = load i6 %input_24_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 675 'load' 'input_24_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 676 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 676 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 24)> <Delay = 0.97>
ST_18 : Operation 677 [1/2] (1.35ns)   --->   "%input_23_load_4 = load i6 %input_23_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 677 'load' 'input_23_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 678 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 678 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 23)> <Delay = 0.97>
ST_18 : Operation 679 [1/2] (1.35ns)   --->   "%input_22_load_4 = load i6 %input_22_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 679 'load' 'input_22_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 680 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 680 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 22)> <Delay = 0.97>
ST_18 : Operation 681 [1/2] (1.35ns)   --->   "%input_21_load_4 = load i6 %input_21_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 681 'load' 'input_21_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 682 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 682 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 21)> <Delay = 0.97>
ST_18 : Operation 683 [1/2] (1.35ns)   --->   "%input_20_load_4 = load i6 %input_20_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 683 'load' 'input_20_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 684 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 684 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 20)> <Delay = 0.97>
ST_18 : Operation 685 [1/2] (1.35ns)   --->   "%input_19_load_4 = load i6 %input_19_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 685 'load' 'input_19_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 686 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 686 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 19)> <Delay = 0.97>
ST_18 : Operation 687 [1/2] (1.35ns)   --->   "%input_18_load_4 = load i6 %input_18_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 687 'load' 'input_18_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 688 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 688 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 18)> <Delay = 0.97>
ST_18 : Operation 689 [1/2] (1.35ns)   --->   "%input_17_load_4 = load i6 %input_17_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 689 'load' 'input_17_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 690 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 690 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 17)> <Delay = 0.97>
ST_18 : Operation 691 [1/2] (1.35ns)   --->   "%input_16_load_4 = load i6 %input_16_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 691 'load' 'input_16_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 692 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 692 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 16)> <Delay = 0.97>
ST_18 : Operation 693 [1/2] (1.35ns)   --->   "%input_15_load_4 = load i6 %input_15_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 693 'load' 'input_15_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 694 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 694 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 15)> <Delay = 0.97>
ST_18 : Operation 695 [1/2] (1.35ns)   --->   "%input_14_load_4 = load i6 %input_14_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 695 'load' 'input_14_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 696 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 696 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 14)> <Delay = 0.97>
ST_18 : Operation 697 [1/2] (1.35ns)   --->   "%input_13_load_4 = load i6 %input_13_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 697 'load' 'input_13_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 698 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 698 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 13)> <Delay = 0.97>
ST_18 : Operation 699 [1/2] (1.35ns)   --->   "%input_12_load_4 = load i6 %input_12_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 699 'load' 'input_12_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 700 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 700 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 12)> <Delay = 0.97>
ST_18 : Operation 701 [1/2] (1.35ns)   --->   "%input_11_load_4 = load i6 %input_11_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 701 'load' 'input_11_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 702 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 702 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 11)> <Delay = 0.97>
ST_18 : Operation 703 [1/2] (1.35ns)   --->   "%input_10_load_4 = load i6 %input_10_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 703 'load' 'input_10_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 704 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 704 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 10)> <Delay = 0.97>
ST_18 : Operation 705 [1/2] (1.35ns)   --->   "%input_9_load_4 = load i6 %input_9_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 705 'load' 'input_9_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 706 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 706 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 9)> <Delay = 0.97>
ST_18 : Operation 707 [1/2] (1.35ns)   --->   "%input_8_load_4 = load i6 %input_8_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 707 'load' 'input_8_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 708 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 708 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 8)> <Delay = 0.97>
ST_18 : Operation 709 [1/2] (1.35ns)   --->   "%input_7_load_4 = load i6 %input_7_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 709 'load' 'input_7_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 710 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 710 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 7)> <Delay = 0.97>
ST_18 : Operation 711 [1/2] (1.35ns)   --->   "%input_6_load_4 = load i6 %input_6_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 711 'load' 'input_6_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 712 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 712 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 6)> <Delay = 0.97>
ST_18 : Operation 713 [1/2] (1.35ns)   --->   "%input_5_load_4 = load i6 %input_5_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 713 'load' 'input_5_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 714 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 714 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 5)> <Delay = 0.97>
ST_18 : Operation 715 [1/2] (1.35ns)   --->   "%input_4_load_4 = load i6 %input_4_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 715 'load' 'input_4_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 716 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 716 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 4)> <Delay = 0.97>
ST_18 : Operation 717 [1/2] (1.35ns)   --->   "%input_3_load_4 = load i6 %input_3_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 717 'load' 'input_3_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 718 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 718 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 3)> <Delay = 0.97>
ST_18 : Operation 719 [1/2] (1.35ns)   --->   "%input_2_load_4 = load i6 %input_2_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 719 'load' 'input_2_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 720 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 720 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 2)> <Delay = 0.97>
ST_18 : Operation 721 [1/2] (1.35ns)   --->   "%input_1_load_4 = load i6 %input_1_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 721 'load' 'input_1_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 722 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 722 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 1)> <Delay = 0.97>
ST_18 : Operation 723 [1/2] (1.35ns)   --->   "%input_0_load_4 = load i6 %input_0_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 723 'load' 'input_0_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_18 : Operation 724 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 724 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 == 0)> <Delay = 0.97>
ST_18 : Operation 725 [1/2] (0.79ns)   --->   "%input_63_load_4 = load i5 %input_63_addr_4" [../src/hls/cnn.cpp:147]   --->   Operation 725 'load' 'input_63_load_4' <Predicate = (!icmp_ln132 & trunc_ln147_4 != 0 & trunc_ln147_4 != 1 & trunc_ln147_4 != 2 & trunc_ln147_4 != 3 & trunc_ln147_4 != 4 & trunc_ln147_4 != 5 & trunc_ln147_4 != 6 & trunc_ln147_4 != 7 & trunc_ln147_4 != 8 & trunc_ln147_4 != 9 & trunc_ln147_4 != 10 & trunc_ln147_4 != 11 & trunc_ln147_4 != 12 & trunc_ln147_4 != 13 & trunc_ln147_4 != 14 & trunc_ln147_4 != 15 & trunc_ln147_4 != 16 & trunc_ln147_4 != 17 & trunc_ln147_4 != 18 & trunc_ln147_4 != 19 & trunc_ln147_4 != 20 & trunc_ln147_4 != 21 & trunc_ln147_4 != 22 & trunc_ln147_4 != 23 & trunc_ln147_4 != 24 & trunc_ln147_4 != 25 & trunc_ln147_4 != 26 & trunc_ln147_4 != 27 & trunc_ln147_4 != 28 & trunc_ln147_4 != 29 & trunc_ln147_4 != 30 & trunc_ln147_4 != 31 & trunc_ln147_4 != 32 & trunc_ln147_4 != 33 & trunc_ln147_4 != 34 & trunc_ln147_4 != 35 & trunc_ln147_4 != 36 & trunc_ln147_4 != 37 & trunc_ln147_4 != 38 & trunc_ln147_4 != 39 & trunc_ln147_4 != 40 & trunc_ln147_4 != 41 & trunc_ln147_4 != 42 & trunc_ln147_4 != 43 & trunc_ln147_4 != 44 & trunc_ln147_4 != 45 & trunc_ln147_4 != 46 & trunc_ln147_4 != 47 & trunc_ln147_4 != 48 & trunc_ln147_4 != 49 & trunc_ln147_4 != 50 & trunc_ln147_4 != 51 & trunc_ln147_4 != 52 & trunc_ln147_4 != 53 & trunc_ln147_4 != 54 & trunc_ln147_4 != 55 & trunc_ln147_4 != 56 & trunc_ln147_4 != 57 & trunc_ln147_4 != 58 & trunc_ln147_4 != 59 & trunc_ln147_4 != 60 & trunc_ln147_4 != 61 & trunc_ln147_4 != 62)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 29> <RAM>
ST_18 : Operation 726 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4420" [../src/hls/cnn.cpp:147]   --->   Operation 726 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_4 != 0 & trunc_ln147_4 != 1 & trunc_ln147_4 != 2 & trunc_ln147_4 != 3 & trunc_ln147_4 != 4 & trunc_ln147_4 != 5 & trunc_ln147_4 != 6 & trunc_ln147_4 != 7 & trunc_ln147_4 != 8 & trunc_ln147_4 != 9 & trunc_ln147_4 != 10 & trunc_ln147_4 != 11 & trunc_ln147_4 != 12 & trunc_ln147_4 != 13 & trunc_ln147_4 != 14 & trunc_ln147_4 != 15 & trunc_ln147_4 != 16 & trunc_ln147_4 != 17 & trunc_ln147_4 != 18 & trunc_ln147_4 != 19 & trunc_ln147_4 != 20 & trunc_ln147_4 != 21 & trunc_ln147_4 != 22 & trunc_ln147_4 != 23 & trunc_ln147_4 != 24 & trunc_ln147_4 != 25 & trunc_ln147_4 != 26 & trunc_ln147_4 != 27 & trunc_ln147_4 != 28 & trunc_ln147_4 != 29 & trunc_ln147_4 != 30 & trunc_ln147_4 != 31 & trunc_ln147_4 != 32 & trunc_ln147_4 != 33 & trunc_ln147_4 != 34 & trunc_ln147_4 != 35 & trunc_ln147_4 != 36 & trunc_ln147_4 != 37 & trunc_ln147_4 != 38 & trunc_ln147_4 != 39 & trunc_ln147_4 != 40 & trunc_ln147_4 != 41 & trunc_ln147_4 != 42 & trunc_ln147_4 != 43 & trunc_ln147_4 != 44 & trunc_ln147_4 != 45 & trunc_ln147_4 != 46 & trunc_ln147_4 != 47 & trunc_ln147_4 != 48 & trunc_ln147_4 != 49 & trunc_ln147_4 != 50 & trunc_ln147_4 != 51 & trunc_ln147_4 != 52 & trunc_ln147_4 != 53 & trunc_ln147_4 != 54 & trunc_ln147_4 != 55 & trunc_ln147_4 != 56 & trunc_ln147_4 != 57 & trunc_ln147_4 != 58 & trunc_ln147_4 != 59 & trunc_ln147_4 != 60 & trunc_ln147_4 != 61 & trunc_ln147_4 != 62)> <Delay = 0.97>
ST_18 : Operation 727 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147_8 = mul i27 %zext_ln147_23, i27 8595" [../src/hls/cnn.cpp:147]   --->   Operation 727 'mul' 'mul_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 728 [2/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 728 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 729 [2/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 729 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.22>
ST_19 : Operation 730 [1/1] (0.00ns)   --->   "%bitcast_ln148 = bitcast i32 %phi_ln147" [../src/hls/cnn.cpp:148]   --->   Operation 730 'bitcast' 'bitcast_ln148' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_19 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln148, i32 23, i32 30" [../src/hls/cnn.cpp:148]   --->   Operation 731 'partselect' 'tmp_26' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_19 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i32 %bitcast_ln148" [../src/hls/cnn.cpp:148]   --->   Operation 732 'trunc' 'trunc_ln148' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_19 : Operation 733 [1/1] (0.85ns)   --->   "%icmp_ln148 = icmp_ne  i8 %tmp_26, i8 255" [../src/hls/cnn.cpp:148]   --->   Operation 733 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln132)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 734 [1/1] (0.97ns)   --->   "%icmp_ln148_27 = icmp_eq  i23 %trunc_ln148, i23 0" [../src/hls/cnn.cpp:148]   --->   Operation 734 'icmp' 'icmp_ln148_27' <Predicate = (!icmp_ln132)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln148)   --->   "%or_ln148 = or i1 %icmp_ln148_27, i1 %icmp_ln148" [../src/hls/cnn.cpp:148]   --->   Operation 735 'or' 'or_ln148' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 736 [1/2] (3.34ns)   --->   "%tmp_27 = fcmp_ogt  i32 %phi_ln147, i32 0" [../src/hls/cnn.cpp:148]   --->   Operation 736 'fcmp' 'tmp_27' <Predicate = (!icmp_ln132)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln148)   --->   "%and_ln148 = and i1 %or_ln148, i1 %tmp_27" [../src/hls/cnn.cpp:148]   --->   Operation 737 'and' 'and_ln148' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 738 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln148 = select i1 %and_ln148, i32 %phi_ln147, i32 0" [../src/hls/cnn.cpp:148]   --->   Operation 738 'select' 'select_ln148' <Predicate = (!icmp_ln132)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 739 [1/1] (0.00ns)   --->   "%phi_ln147_4 = phi i32 %input_0_load_4, void %branch128, i32 %input_1_load_4, void %branch129, i32 %input_2_load_4, void %branch130, i32 %input_3_load_4, void %branch131, i32 %input_4_load_4, void %branch132, i32 %input_5_load_4, void %branch133, i32 %input_6_load_4, void %branch134, i32 %input_7_load_4, void %branch135, i32 %input_8_load_4, void %branch136, i32 %input_9_load_4, void %branch137, i32 %input_10_load_4, void %branch138, i32 %input_11_load_4, void %branch139, i32 %input_12_load_4, void %branch140, i32 %input_13_load_4, void %branch141, i32 %input_14_load_4, void %branch142, i32 %input_15_load_4, void %branch143, i32 %input_16_load_4, void %branch144, i32 %input_17_load_4, void %branch145, i32 %input_18_load_4, void %branch146, i32 %input_19_load_4, void %branch147, i32 %input_20_load_4, void %branch148, i32 %input_21_load_4, void %branch149, i32 %input_22_load_4, void %branch150, i32 %input_23_load_4, void %branch151, i32 %input_24_load_4, void %branch152, i32 %input_25_load_4, void %branch153, i32 %input_26_load_4, void %branch154, i32 %input_27_load_4, void %branch155, i32 %input_28_load_4, void %branch156, i32 %input_29_load_4, void %branch157, i32 %input_30_load_4, void %branch158, i32 %input_31_load_4, void %branch159, i32 %input_32_load_4, void %branch160, i32 %input_33_load_4, void %branch161, i32 %input_34_load_4, void %branch162, i32 %input_35_load_4, void %branch163, i32 %input_36_load_4, void %branch164, i32 %input_37_load_4, void %branch165, i32 %input_38_load_4, void %branch166, i32 %input_39_load_4, void %branch167, i32 %input_40_load_4, void %branch168, i32 %input_41_load_4, void %branch169, i32 %input_42_load_4, void %branch170, i32 %input_43_load_4, void %branch171, i32 %input_44_load_4, void %branch172, i32 %input_45_load_4, void %branch173, i32 %input_46_load_4, void %branch174, i32 %input_47_load_4, void %branch175, i32 %input_48_load_4, void %branch176, i32 %input_49_load_4, void %branch177, i32 %input_50_load_4, void %branch178, i32 %input_51_load_4, void %branch179, i32 %input_52_load_4, void %branch180, i32 %input_53_load_4, void %branch181, i32 %input_54_load_4, void %branch182, i32 %input_55_load_4, void %branch183, i32 %input_56_load_4, void %branch184, i32 %input_57_load_4, void %branch185, i32 %input_58_load_4, void %branch186, i32 %input_59_load_4, void %branch187, i32 %input_60_load_4, void %branch188, i32 %input_61_load_4, void %branch189, i32 %input_62_load_4, void %branch190, i32 %input_63_load_4, void %branch191" [../src/hls/cnn.cpp:147]   --->   Operation 739 'phi' 'phi_ln147_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_19 : Operation 740 [2/2] (3.34ns)   --->   "%tmp_30 = fcmp_ogt  i32 %phi_ln147_4, i32 %select_ln148" [../src/hls/cnn.cpp:148]   --->   Operation 740 'fcmp' 'tmp_30' <Predicate = (!icmp_ln132)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 741 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147_8 = mul i27 %zext_ln147_23, i27 8595" [../src/hls/cnn.cpp:147]   --->   Operation 741 'mul' 'mul_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 742 [1/17] (1.55ns)   --->   "%urem_ln147_8 = urem i13 %add_ln147_16, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 742 'urem' 'urem_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln147_24 = zext i13 %add_ln147_17" [../src/hls/cnn.cpp:147]   --->   Operation 743 'zext' 'zext_ln147_24' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_19 : Operation 744 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147_9 = mul i27 %zext_ln147_24, i27 8595" [../src/hls/cnn.cpp:147]   --->   Operation 744 'mul' 'mul_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 745 [1/17] (1.55ns)   --->   "%urem_ln147_9 = urem i13 %add_ln147_17, i13 61" [../src/hls/cnn.cpp:147]   --->   Operation 745 'urem' 'urem_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln148_13 = bitcast i32 %phi_ln147_4" [../src/hls/cnn.cpp:148]   --->   Operation 746 'bitcast' 'bitcast_ln148_13' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln148_13, i32 23, i32 30" [../src/hls/cnn.cpp:148]   --->   Operation 747 'partselect' 'tmp_28' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln148_13 = trunc i32 %bitcast_ln148_13" [../src/hls/cnn.cpp:148]   --->   Operation 748 'trunc' 'trunc_ln148_13' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 749 [1/1] (0.00ns)   --->   "%bitcast_ln148_14 = bitcast i32 %select_ln148" [../src/hls/cnn.cpp:148]   --->   Operation 749 'bitcast' 'bitcast_ln148_14' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln148_14, i32 23, i32 30" [../src/hls/cnn.cpp:148]   --->   Operation 750 'partselect' 'tmp_29' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln148_14 = trunc i32 %bitcast_ln148_14" [../src/hls/cnn.cpp:148]   --->   Operation 751 'trunc' 'trunc_ln148_14' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 752 [1/1] (0.85ns)   --->   "%icmp_ln148_28 = icmp_ne  i8 %tmp_28, i8 255" [../src/hls/cnn.cpp:148]   --->   Operation 752 'icmp' 'icmp_ln148_28' <Predicate = (!icmp_ln132)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 753 [1/1] (0.97ns)   --->   "%icmp_ln148_29 = icmp_eq  i23 %trunc_ln148_13, i23 0" [../src/hls/cnn.cpp:148]   --->   Operation 753 'icmp' 'icmp_ln148_29' <Predicate = (!icmp_ln132)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_14)   --->   "%or_ln148_13 = or i1 %icmp_ln148_29, i1 %icmp_ln148_28" [../src/hls/cnn.cpp:148]   --->   Operation 754 'or' 'or_ln148_13' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 755 [1/1] (0.85ns)   --->   "%icmp_ln148_30 = icmp_ne  i8 %tmp_29, i8 255" [../src/hls/cnn.cpp:148]   --->   Operation 755 'icmp' 'icmp_ln148_30' <Predicate = (!icmp_ln132)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 756 [1/1] (0.97ns)   --->   "%icmp_ln148_31 = icmp_eq  i23 %trunc_ln148_14, i23 0" [../src/hls/cnn.cpp:148]   --->   Operation 756 'icmp' 'icmp_ln148_31' <Predicate = (!icmp_ln132)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_14)   --->   "%or_ln148_14 = or i1 %icmp_ln148_31, i1 %icmp_ln148_30" [../src/hls/cnn.cpp:148]   --->   Operation 757 'or' 'or_ln148_14' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_14)   --->   "%and_ln148_13 = and i1 %or_ln148_13, i1 %or_ln148_14" [../src/hls/cnn.cpp:148]   --->   Operation 758 'and' 'and_ln148_13' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 759 [1/2] (3.34ns)   --->   "%tmp_30 = fcmp_ogt  i32 %phi_ln147_4, i32 %select_ln148" [../src/hls/cnn.cpp:148]   --->   Operation 759 'fcmp' 'tmp_30' <Predicate = (!icmp_ln132)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 760 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln148_14 = and i1 %and_ln148_13, i1 %tmp_30" [../src/hls/cnn.cpp:148]   --->   Operation 760 'and' 'and_ln148_14' <Predicate = (!icmp_ln132)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 761 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln148_7 = select i1 %and_ln148_14, i32 %phi_ln147_4, i32 %select_ln148" [../src/hls/cnn.cpp:148]   --->   Operation 761 'select' 'select_ln148_7' <Predicate = (!icmp_ln132)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 762 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln147_8 = mul i27 %zext_ln147_23, i27 8595" [../src/hls/cnn.cpp:147]   --->   Operation 762 'mul' 'mul_ln147_8' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln147_5 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %mul_ln147_8, i32 19, i32 25" [../src/hls/cnn.cpp:147]   --->   Operation 763 'partselect' 'trunc_ln147_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln147_20 = zext i13 %urem_ln147_8" [../src/hls/cnn.cpp:147]   --->   Operation 764 'zext' 'zext_ln147_20' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 765 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr i32 %input_0, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 765 'getelementptr' 'input_0_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 766 [1/1] (0.00ns)   --->   "%input_1_addr_5 = getelementptr i32 %input_1, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 766 'getelementptr' 'input_1_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 767 [1/1] (0.00ns)   --->   "%input_2_addr_5 = getelementptr i32 %input_2, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 767 'getelementptr' 'input_2_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 768 [1/1] (0.00ns)   --->   "%input_3_addr_5 = getelementptr i32 %input_3, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 768 'getelementptr' 'input_3_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 769 [1/1] (0.00ns)   --->   "%input_4_addr_5 = getelementptr i32 %input_4, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 769 'getelementptr' 'input_4_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 770 [1/1] (0.00ns)   --->   "%input_5_addr_5 = getelementptr i32 %input_5, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 770 'getelementptr' 'input_5_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 771 [1/1] (0.00ns)   --->   "%input_6_addr_5 = getelementptr i32 %input_6, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 771 'getelementptr' 'input_6_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 772 [1/1] (0.00ns)   --->   "%input_7_addr_5 = getelementptr i32 %input_7, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 772 'getelementptr' 'input_7_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 773 [1/1] (0.00ns)   --->   "%input_8_addr_5 = getelementptr i32 %input_8, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 773 'getelementptr' 'input_8_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 774 [1/1] (0.00ns)   --->   "%input_9_addr_5 = getelementptr i32 %input_9, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 774 'getelementptr' 'input_9_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 775 [1/1] (0.00ns)   --->   "%input_10_addr_5 = getelementptr i32 %input_10, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 775 'getelementptr' 'input_10_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 776 [1/1] (0.00ns)   --->   "%input_11_addr_5 = getelementptr i32 %input_11, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 776 'getelementptr' 'input_11_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 777 [1/1] (0.00ns)   --->   "%input_12_addr_5 = getelementptr i32 %input_12, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 777 'getelementptr' 'input_12_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 778 [1/1] (0.00ns)   --->   "%input_13_addr_5 = getelementptr i32 %input_13, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 778 'getelementptr' 'input_13_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 779 [1/1] (0.00ns)   --->   "%input_14_addr_5 = getelementptr i32 %input_14, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 779 'getelementptr' 'input_14_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 780 [1/1] (0.00ns)   --->   "%input_15_addr_5 = getelementptr i32 %input_15, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 780 'getelementptr' 'input_15_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 781 [1/1] (0.00ns)   --->   "%input_16_addr_5 = getelementptr i32 %input_16, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 781 'getelementptr' 'input_16_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 782 [1/1] (0.00ns)   --->   "%input_17_addr_5 = getelementptr i32 %input_17, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 782 'getelementptr' 'input_17_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 783 [1/1] (0.00ns)   --->   "%input_18_addr_5 = getelementptr i32 %input_18, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 783 'getelementptr' 'input_18_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 784 [1/1] (0.00ns)   --->   "%input_19_addr_5 = getelementptr i32 %input_19, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 784 'getelementptr' 'input_19_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 785 [1/1] (0.00ns)   --->   "%input_20_addr_5 = getelementptr i32 %input_20, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 785 'getelementptr' 'input_20_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 786 [1/1] (0.00ns)   --->   "%input_21_addr_5 = getelementptr i32 %input_21, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 786 'getelementptr' 'input_21_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 787 [1/1] (0.00ns)   --->   "%input_22_addr_5 = getelementptr i32 %input_22, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 787 'getelementptr' 'input_22_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 788 [1/1] (0.00ns)   --->   "%input_23_addr_5 = getelementptr i32 %input_23, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 788 'getelementptr' 'input_23_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 789 [1/1] (0.00ns)   --->   "%input_24_addr_5 = getelementptr i32 %input_24, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 789 'getelementptr' 'input_24_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 790 [1/1] (0.00ns)   --->   "%input_25_addr_5 = getelementptr i32 %input_25, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 790 'getelementptr' 'input_25_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 791 [1/1] (0.00ns)   --->   "%input_26_addr_5 = getelementptr i32 %input_26, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 791 'getelementptr' 'input_26_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 792 [1/1] (0.00ns)   --->   "%input_27_addr_5 = getelementptr i32 %input_27, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 792 'getelementptr' 'input_27_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 793 [1/1] (0.00ns)   --->   "%input_28_addr_5 = getelementptr i32 %input_28, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 793 'getelementptr' 'input_28_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 794 [1/1] (0.00ns)   --->   "%input_29_addr_5 = getelementptr i32 %input_29, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 794 'getelementptr' 'input_29_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 795 [1/1] (0.00ns)   --->   "%input_30_addr_5 = getelementptr i32 %input_30, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 795 'getelementptr' 'input_30_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 796 [1/1] (0.00ns)   --->   "%input_31_addr_5 = getelementptr i32 %input_31, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 796 'getelementptr' 'input_31_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 797 [1/1] (0.00ns)   --->   "%input_32_addr_5 = getelementptr i32 %input_32, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 797 'getelementptr' 'input_32_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 798 [1/1] (0.00ns)   --->   "%input_33_addr_5 = getelementptr i32 %input_33, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 798 'getelementptr' 'input_33_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 799 [1/1] (0.00ns)   --->   "%input_34_addr_5 = getelementptr i32 %input_34, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 799 'getelementptr' 'input_34_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 800 [1/1] (0.00ns)   --->   "%input_35_addr_5 = getelementptr i32 %input_35, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 800 'getelementptr' 'input_35_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 801 [1/1] (0.00ns)   --->   "%input_36_addr_5 = getelementptr i32 %input_36, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 801 'getelementptr' 'input_36_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 802 [1/1] (0.00ns)   --->   "%input_37_addr_5 = getelementptr i32 %input_37, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 802 'getelementptr' 'input_37_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 803 [1/1] (0.00ns)   --->   "%input_38_addr_5 = getelementptr i32 %input_38, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 803 'getelementptr' 'input_38_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 804 [1/1] (0.00ns)   --->   "%input_39_addr_5 = getelementptr i32 %input_39, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 804 'getelementptr' 'input_39_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 805 [1/1] (0.00ns)   --->   "%input_40_addr_5 = getelementptr i32 %input_40, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 805 'getelementptr' 'input_40_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 806 [1/1] (0.00ns)   --->   "%input_41_addr_5 = getelementptr i32 %input_41, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 806 'getelementptr' 'input_41_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 807 [1/1] (0.00ns)   --->   "%input_42_addr_5 = getelementptr i32 %input_42, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 807 'getelementptr' 'input_42_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 808 [1/1] (0.00ns)   --->   "%input_43_addr_5 = getelementptr i32 %input_43, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 808 'getelementptr' 'input_43_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 809 [1/1] (0.00ns)   --->   "%input_44_addr_5 = getelementptr i32 %input_44, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 809 'getelementptr' 'input_44_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 810 [1/1] (0.00ns)   --->   "%input_45_addr_5 = getelementptr i32 %input_45, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 810 'getelementptr' 'input_45_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 811 [1/1] (0.00ns)   --->   "%input_46_addr_5 = getelementptr i32 %input_46, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 811 'getelementptr' 'input_46_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 812 [1/1] (0.00ns)   --->   "%input_47_addr_5 = getelementptr i32 %input_47, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 812 'getelementptr' 'input_47_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 813 [1/1] (0.00ns)   --->   "%input_48_addr_5 = getelementptr i32 %input_48, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 813 'getelementptr' 'input_48_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 814 [1/1] (0.00ns)   --->   "%input_49_addr_5 = getelementptr i32 %input_49, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 814 'getelementptr' 'input_49_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 815 [1/1] (0.00ns)   --->   "%input_50_addr_5 = getelementptr i32 %input_50, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 815 'getelementptr' 'input_50_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 816 [1/1] (0.00ns)   --->   "%input_51_addr_5 = getelementptr i32 %input_51, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 816 'getelementptr' 'input_51_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 817 [1/1] (0.00ns)   --->   "%input_52_addr_5 = getelementptr i32 %input_52, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 817 'getelementptr' 'input_52_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 818 [1/1] (0.00ns)   --->   "%input_53_addr_5 = getelementptr i32 %input_53, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 818 'getelementptr' 'input_53_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 819 [1/1] (0.00ns)   --->   "%input_54_addr_5 = getelementptr i32 %input_54, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 819 'getelementptr' 'input_54_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 820 [1/1] (0.00ns)   --->   "%input_55_addr_5 = getelementptr i32 %input_55, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 820 'getelementptr' 'input_55_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 821 [1/1] (0.00ns)   --->   "%input_56_addr_5 = getelementptr i32 %input_56, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 821 'getelementptr' 'input_56_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 822 [1/1] (0.00ns)   --->   "%input_57_addr_5 = getelementptr i32 %input_57, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 822 'getelementptr' 'input_57_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 823 [1/1] (0.00ns)   --->   "%input_58_addr_5 = getelementptr i32 %input_58, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 823 'getelementptr' 'input_58_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 824 [1/1] (0.00ns)   --->   "%input_59_addr_5 = getelementptr i32 %input_59, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 824 'getelementptr' 'input_59_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 825 [1/1] (0.00ns)   --->   "%input_60_addr_5 = getelementptr i32 %input_60, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 825 'getelementptr' 'input_60_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 826 [1/1] (0.00ns)   --->   "%input_61_addr_5 = getelementptr i32 %input_61, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 826 'getelementptr' 'input_61_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 827 [1/1] (0.00ns)   --->   "%input_62_addr_5 = getelementptr i32 %input_62, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 827 'getelementptr' 'input_62_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 828 [1/1] (0.00ns)   --->   "%input_63_addr_5 = getelementptr i32 %input_63, i64 0, i64 %zext_ln147_20" [../src/hls/cnn.cpp:147]   --->   Operation 828 'getelementptr' 'input_63_addr_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_20 : Operation 829 [1/1] (0.85ns)   --->   "%switch_ln147 = switch i7 %trunc_ln147_5, void %branch127, i7 0, void %branch64, i7 1, void %branch65, i7 2, void %branch66, i7 3, void %branch67, i7 4, void %branch68, i7 5, void %branch69, i7 6, void %branch70, i7 7, void %branch71, i7 8, void %branch72, i7 9, void %branch73, i7 10, void %branch74, i7 11, void %branch75, i7 12, void %branch76, i7 13, void %branch77, i7 14, void %branch78, i7 15, void %branch79, i7 16, void %branch80, i7 17, void %branch81, i7 18, void %branch82, i7 19, void %branch83, i7 20, void %branch84, i7 21, void %branch85, i7 22, void %branch86, i7 23, void %branch87, i7 24, void %branch88, i7 25, void %branch89, i7 26, void %branch90, i7 27, void %branch91, i7 28, void %branch92, i7 29, void %branch93, i7 30, void %branch94, i7 31, void %branch95, i7 32, void %branch96, i7 33, void %branch97, i7 34, void %branch98, i7 35, void %branch99, i7 36, void %branch100, i7 37, void %branch101, i7 38, void %branch102, i7 39, void %branch103, i7 40, void %branch104, i7 41, void %branch105, i7 42, void %branch106, i7 43, void %branch107, i7 44, void %branch108, i7 45, void %branch109, i7 46, void %branch110, i7 47, void %branch111, i7 48, void %branch112, i7 49, void %branch113, i7 50, void %branch114, i7 51, void %branch115, i7 52, void %branch116, i7 53, void %branch117, i7 54, void %branch118, i7 55, void %branch119, i7 56, void %branch120, i7 57, void %branch121, i7 58, void %branch122, i7 59, void %branch123, i7 60, void %branch124, i7 61, void %branch125, i7 62, void %branch126" [../src/hls/cnn.cpp:147]   --->   Operation 829 'switch' 'switch_ln147' <Predicate = (!icmp_ln132)> <Delay = 0.85>
ST_20 : Operation 830 [2/2] (1.35ns)   --->   "%input_62_load_5 = load i6 %input_62_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 830 'load' 'input_62_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 831 [2/2] (1.35ns)   --->   "%input_61_load_5 = load i6 %input_61_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 831 'load' 'input_61_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 832 [2/2] (1.35ns)   --->   "%input_60_load_5 = load i6 %input_60_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 832 'load' 'input_60_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 833 [2/2] (1.35ns)   --->   "%input_59_load_5 = load i6 %input_59_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 833 'load' 'input_59_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 834 [2/2] (1.35ns)   --->   "%input_58_load_5 = load i6 %input_58_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 834 'load' 'input_58_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 835 [2/2] (1.35ns)   --->   "%input_57_load_5 = load i6 %input_57_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 835 'load' 'input_57_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 836 [2/2] (1.35ns)   --->   "%input_56_load_5 = load i6 %input_56_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 836 'load' 'input_56_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 837 [2/2] (1.35ns)   --->   "%input_55_load_5 = load i6 %input_55_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 837 'load' 'input_55_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 838 [2/2] (1.35ns)   --->   "%input_54_load_5 = load i6 %input_54_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 838 'load' 'input_54_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 839 [2/2] (1.35ns)   --->   "%input_53_load_5 = load i6 %input_53_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 839 'load' 'input_53_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 840 [2/2] (1.35ns)   --->   "%input_52_load_5 = load i6 %input_52_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 840 'load' 'input_52_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 841 [2/2] (1.35ns)   --->   "%input_51_load_5 = load i6 %input_51_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 841 'load' 'input_51_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 842 [2/2] (1.35ns)   --->   "%input_50_load_5 = load i6 %input_50_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 842 'load' 'input_50_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 843 [2/2] (1.35ns)   --->   "%input_49_load_5 = load i6 %input_49_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 843 'load' 'input_49_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 844 [2/2] (1.35ns)   --->   "%input_48_load_5 = load i6 %input_48_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 844 'load' 'input_48_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 845 [2/2] (1.35ns)   --->   "%input_47_load_5 = load i6 %input_47_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 845 'load' 'input_47_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 846 [2/2] (1.35ns)   --->   "%input_46_load_5 = load i6 %input_46_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 846 'load' 'input_46_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 847 [2/2] (1.35ns)   --->   "%input_45_load_5 = load i6 %input_45_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 847 'load' 'input_45_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 848 [2/2] (1.35ns)   --->   "%input_44_load_5 = load i6 %input_44_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 848 'load' 'input_44_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 849 [2/2] (1.35ns)   --->   "%input_43_load_5 = load i6 %input_43_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 849 'load' 'input_43_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 850 [2/2] (1.35ns)   --->   "%input_42_load_5 = load i6 %input_42_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 850 'load' 'input_42_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 851 [2/2] (1.35ns)   --->   "%input_41_load_5 = load i6 %input_41_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 851 'load' 'input_41_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 852 [2/2] (1.35ns)   --->   "%input_40_load_5 = load i6 %input_40_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 852 'load' 'input_40_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 853 [2/2] (1.35ns)   --->   "%input_39_load_5 = load i6 %input_39_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 853 'load' 'input_39_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 854 [2/2] (1.35ns)   --->   "%input_38_load_5 = load i6 %input_38_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 854 'load' 'input_38_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 855 [2/2] (1.35ns)   --->   "%input_37_load_5 = load i6 %input_37_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 855 'load' 'input_37_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 856 [2/2] (1.35ns)   --->   "%input_36_load_5 = load i6 %input_36_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 856 'load' 'input_36_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 857 [2/2] (1.35ns)   --->   "%input_35_load_5 = load i6 %input_35_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 857 'load' 'input_35_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 858 [2/2] (1.35ns)   --->   "%input_34_load_5 = load i6 %input_34_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 858 'load' 'input_34_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 859 [2/2] (1.35ns)   --->   "%input_33_load_5 = load i6 %input_33_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 859 'load' 'input_33_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 860 [2/2] (1.35ns)   --->   "%input_32_load_5 = load i6 %input_32_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 860 'load' 'input_32_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 861 [2/2] (1.35ns)   --->   "%input_31_load_5 = load i6 %input_31_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 861 'load' 'input_31_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 862 [2/2] (1.35ns)   --->   "%input_30_load_5 = load i6 %input_30_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 862 'load' 'input_30_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 863 [2/2] (1.35ns)   --->   "%input_29_load_5 = load i6 %input_29_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 863 'load' 'input_29_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 864 [2/2] (1.35ns)   --->   "%input_28_load_5 = load i6 %input_28_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 864 'load' 'input_28_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 865 [2/2] (1.35ns)   --->   "%input_27_load_5 = load i6 %input_27_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 865 'load' 'input_27_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 866 [2/2] (1.35ns)   --->   "%input_26_load_5 = load i6 %input_26_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 866 'load' 'input_26_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 867 [2/2] (1.35ns)   --->   "%input_25_load_5 = load i6 %input_25_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 867 'load' 'input_25_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 868 [2/2] (1.35ns)   --->   "%input_24_load_5 = load i6 %input_24_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 868 'load' 'input_24_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 869 [2/2] (1.35ns)   --->   "%input_23_load_5 = load i6 %input_23_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 869 'load' 'input_23_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 870 [2/2] (1.35ns)   --->   "%input_22_load_5 = load i6 %input_22_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 870 'load' 'input_22_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 871 [2/2] (1.35ns)   --->   "%input_21_load_5 = load i6 %input_21_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 871 'load' 'input_21_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 872 [2/2] (1.35ns)   --->   "%input_20_load_5 = load i6 %input_20_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 872 'load' 'input_20_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 873 [2/2] (1.35ns)   --->   "%input_19_load_5 = load i6 %input_19_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 873 'load' 'input_19_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 874 [2/2] (1.35ns)   --->   "%input_18_load_5 = load i6 %input_18_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 874 'load' 'input_18_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 875 [2/2] (1.35ns)   --->   "%input_17_load_5 = load i6 %input_17_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 875 'load' 'input_17_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 876 [2/2] (1.35ns)   --->   "%input_16_load_5 = load i6 %input_16_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 876 'load' 'input_16_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 877 [2/2] (1.35ns)   --->   "%input_15_load_5 = load i6 %input_15_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 877 'load' 'input_15_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 878 [2/2] (1.35ns)   --->   "%input_14_load_5 = load i6 %input_14_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 878 'load' 'input_14_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 879 [2/2] (1.35ns)   --->   "%input_13_load_5 = load i6 %input_13_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 879 'load' 'input_13_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 880 [2/2] (1.35ns)   --->   "%input_12_load_5 = load i6 %input_12_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 880 'load' 'input_12_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 881 [2/2] (1.35ns)   --->   "%input_11_load_5 = load i6 %input_11_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 881 'load' 'input_11_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 882 [2/2] (1.35ns)   --->   "%input_10_load_5 = load i6 %input_10_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 882 'load' 'input_10_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 883 [2/2] (1.35ns)   --->   "%input_9_load_5 = load i6 %input_9_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 883 'load' 'input_9_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 884 [2/2] (1.35ns)   --->   "%input_8_load_5 = load i6 %input_8_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 884 'load' 'input_8_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 885 [2/2] (1.35ns)   --->   "%input_7_load_5 = load i6 %input_7_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 885 'load' 'input_7_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 886 [2/2] (1.35ns)   --->   "%input_6_load_5 = load i6 %input_6_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 886 'load' 'input_6_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 887 [2/2] (1.35ns)   --->   "%input_5_load_5 = load i6 %input_5_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 887 'load' 'input_5_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 888 [2/2] (1.35ns)   --->   "%input_4_load_5 = load i6 %input_4_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 888 'load' 'input_4_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 889 [2/2] (1.35ns)   --->   "%input_3_load_5 = load i6 %input_3_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 889 'load' 'input_3_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 890 [2/2] (1.35ns)   --->   "%input_2_load_5 = load i6 %input_2_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 890 'load' 'input_2_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 891 [2/2] (1.35ns)   --->   "%input_1_load_5 = load i6 %input_1_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 891 'load' 'input_1_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 892 [2/2] (1.35ns)   --->   "%input_0_load_5 = load i6 %input_0_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 892 'load' 'input_0_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_20 : Operation 893 [2/2] (0.79ns)   --->   "%input_63_load_5 = load i5 %input_63_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 893 'load' 'input_63_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 != 0 & trunc_ln147_5 != 1 & trunc_ln147_5 != 2 & trunc_ln147_5 != 3 & trunc_ln147_5 != 4 & trunc_ln147_5 != 5 & trunc_ln147_5 != 6 & trunc_ln147_5 != 7 & trunc_ln147_5 != 8 & trunc_ln147_5 != 9 & trunc_ln147_5 != 10 & trunc_ln147_5 != 11 & trunc_ln147_5 != 12 & trunc_ln147_5 != 13 & trunc_ln147_5 != 14 & trunc_ln147_5 != 15 & trunc_ln147_5 != 16 & trunc_ln147_5 != 17 & trunc_ln147_5 != 18 & trunc_ln147_5 != 19 & trunc_ln147_5 != 20 & trunc_ln147_5 != 21 & trunc_ln147_5 != 22 & trunc_ln147_5 != 23 & trunc_ln147_5 != 24 & trunc_ln147_5 != 25 & trunc_ln147_5 != 26 & trunc_ln147_5 != 27 & trunc_ln147_5 != 28 & trunc_ln147_5 != 29 & trunc_ln147_5 != 30 & trunc_ln147_5 != 31 & trunc_ln147_5 != 32 & trunc_ln147_5 != 33 & trunc_ln147_5 != 34 & trunc_ln147_5 != 35 & trunc_ln147_5 != 36 & trunc_ln147_5 != 37 & trunc_ln147_5 != 38 & trunc_ln147_5 != 39 & trunc_ln147_5 != 40 & trunc_ln147_5 != 41 & trunc_ln147_5 != 42 & trunc_ln147_5 != 43 & trunc_ln147_5 != 44 & trunc_ln147_5 != 45 & trunc_ln147_5 != 46 & trunc_ln147_5 != 47 & trunc_ln147_5 != 48 & trunc_ln147_5 != 49 & trunc_ln147_5 != 50 & trunc_ln147_5 != 51 & trunc_ln147_5 != 52 & trunc_ln147_5 != 53 & trunc_ln147_5 != 54 & trunc_ln147_5 != 55 & trunc_ln147_5 != 56 & trunc_ln147_5 != 57 & trunc_ln147_5 != 58 & trunc_ln147_5 != 59 & trunc_ln147_5 != 60 & trunc_ln147_5 != 61 & trunc_ln147_5 != 62)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 29> <RAM>
ST_20 : Operation 894 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147_9 = mul i27 %zext_ln147_24, i27 8595" [../src/hls/cnn.cpp:147]   --->   Operation 894 'mul' 'mul_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 5.67>
ST_21 : Operation 895 [1/2] (1.35ns)   --->   "%input_62_load_5 = load i6 %input_62_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 895 'load' 'input_62_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 896 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 896 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 62)> <Delay = 0.97>
ST_21 : Operation 897 [1/2] (1.35ns)   --->   "%input_61_load_5 = load i6 %input_61_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 897 'load' 'input_61_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 898 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 898 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 61)> <Delay = 0.97>
ST_21 : Operation 899 [1/2] (1.35ns)   --->   "%input_60_load_5 = load i6 %input_60_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 899 'load' 'input_60_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 900 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 900 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 60)> <Delay = 0.97>
ST_21 : Operation 901 [1/2] (1.35ns)   --->   "%input_59_load_5 = load i6 %input_59_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 901 'load' 'input_59_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 902 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 902 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 59)> <Delay = 0.97>
ST_21 : Operation 903 [1/2] (1.35ns)   --->   "%input_58_load_5 = load i6 %input_58_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 903 'load' 'input_58_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 904 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 904 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 58)> <Delay = 0.97>
ST_21 : Operation 905 [1/2] (1.35ns)   --->   "%input_57_load_5 = load i6 %input_57_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 905 'load' 'input_57_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 906 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 906 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 57)> <Delay = 0.97>
ST_21 : Operation 907 [1/2] (1.35ns)   --->   "%input_56_load_5 = load i6 %input_56_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 907 'load' 'input_56_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 908 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 908 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 56)> <Delay = 0.97>
ST_21 : Operation 909 [1/2] (1.35ns)   --->   "%input_55_load_5 = load i6 %input_55_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 909 'load' 'input_55_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 910 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 910 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 55)> <Delay = 0.97>
ST_21 : Operation 911 [1/2] (1.35ns)   --->   "%input_54_load_5 = load i6 %input_54_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 911 'load' 'input_54_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 912 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 912 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 54)> <Delay = 0.97>
ST_21 : Operation 913 [1/2] (1.35ns)   --->   "%input_53_load_5 = load i6 %input_53_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 913 'load' 'input_53_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 914 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 914 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 53)> <Delay = 0.97>
ST_21 : Operation 915 [1/2] (1.35ns)   --->   "%input_52_load_5 = load i6 %input_52_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 915 'load' 'input_52_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 916 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 916 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 52)> <Delay = 0.97>
ST_21 : Operation 917 [1/2] (1.35ns)   --->   "%input_51_load_5 = load i6 %input_51_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 917 'load' 'input_51_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 918 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 918 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 51)> <Delay = 0.97>
ST_21 : Operation 919 [1/2] (1.35ns)   --->   "%input_50_load_5 = load i6 %input_50_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 919 'load' 'input_50_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 920 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 920 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 50)> <Delay = 0.97>
ST_21 : Operation 921 [1/2] (1.35ns)   --->   "%input_49_load_5 = load i6 %input_49_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 921 'load' 'input_49_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 922 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 922 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 49)> <Delay = 0.97>
ST_21 : Operation 923 [1/2] (1.35ns)   --->   "%input_48_load_5 = load i6 %input_48_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 923 'load' 'input_48_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 924 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 924 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 48)> <Delay = 0.97>
ST_21 : Operation 925 [1/2] (1.35ns)   --->   "%input_47_load_5 = load i6 %input_47_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 925 'load' 'input_47_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 926 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 926 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 47)> <Delay = 0.97>
ST_21 : Operation 927 [1/2] (1.35ns)   --->   "%input_46_load_5 = load i6 %input_46_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 927 'load' 'input_46_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 928 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 928 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 46)> <Delay = 0.97>
ST_21 : Operation 929 [1/2] (1.35ns)   --->   "%input_45_load_5 = load i6 %input_45_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 929 'load' 'input_45_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 930 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 930 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 45)> <Delay = 0.97>
ST_21 : Operation 931 [1/2] (1.35ns)   --->   "%input_44_load_5 = load i6 %input_44_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 931 'load' 'input_44_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 932 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 932 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 44)> <Delay = 0.97>
ST_21 : Operation 933 [1/2] (1.35ns)   --->   "%input_43_load_5 = load i6 %input_43_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 933 'load' 'input_43_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 934 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 934 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 43)> <Delay = 0.97>
ST_21 : Operation 935 [1/2] (1.35ns)   --->   "%input_42_load_5 = load i6 %input_42_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 935 'load' 'input_42_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 936 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 936 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 42)> <Delay = 0.97>
ST_21 : Operation 937 [1/2] (1.35ns)   --->   "%input_41_load_5 = load i6 %input_41_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 937 'load' 'input_41_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 938 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 938 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 41)> <Delay = 0.97>
ST_21 : Operation 939 [1/2] (1.35ns)   --->   "%input_40_load_5 = load i6 %input_40_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 939 'load' 'input_40_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 940 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 940 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 40)> <Delay = 0.97>
ST_21 : Operation 941 [1/2] (1.35ns)   --->   "%input_39_load_5 = load i6 %input_39_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 941 'load' 'input_39_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 942 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 942 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 39)> <Delay = 0.97>
ST_21 : Operation 943 [1/2] (1.35ns)   --->   "%input_38_load_5 = load i6 %input_38_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 943 'load' 'input_38_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 944 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 944 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 38)> <Delay = 0.97>
ST_21 : Operation 945 [1/2] (1.35ns)   --->   "%input_37_load_5 = load i6 %input_37_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 945 'load' 'input_37_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 946 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 946 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 37)> <Delay = 0.97>
ST_21 : Operation 947 [1/2] (1.35ns)   --->   "%input_36_load_5 = load i6 %input_36_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 947 'load' 'input_36_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 948 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 948 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 36)> <Delay = 0.97>
ST_21 : Operation 949 [1/2] (1.35ns)   --->   "%input_35_load_5 = load i6 %input_35_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 949 'load' 'input_35_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 950 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 950 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 35)> <Delay = 0.97>
ST_21 : Operation 951 [1/2] (1.35ns)   --->   "%input_34_load_5 = load i6 %input_34_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 951 'load' 'input_34_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 952 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 952 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 34)> <Delay = 0.97>
ST_21 : Operation 953 [1/2] (1.35ns)   --->   "%input_33_load_5 = load i6 %input_33_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 953 'load' 'input_33_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 954 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 954 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 33)> <Delay = 0.97>
ST_21 : Operation 955 [1/2] (1.35ns)   --->   "%input_32_load_5 = load i6 %input_32_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 955 'load' 'input_32_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 956 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 956 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 32)> <Delay = 0.97>
ST_21 : Operation 957 [1/2] (1.35ns)   --->   "%input_31_load_5 = load i6 %input_31_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 957 'load' 'input_31_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 958 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 958 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 31)> <Delay = 0.97>
ST_21 : Operation 959 [1/2] (1.35ns)   --->   "%input_30_load_5 = load i6 %input_30_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 959 'load' 'input_30_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 960 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 960 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 30)> <Delay = 0.97>
ST_21 : Operation 961 [1/2] (1.35ns)   --->   "%input_29_load_5 = load i6 %input_29_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 961 'load' 'input_29_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 962 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 962 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 29)> <Delay = 0.97>
ST_21 : Operation 963 [1/2] (1.35ns)   --->   "%input_28_load_5 = load i6 %input_28_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 963 'load' 'input_28_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 964 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 964 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 28)> <Delay = 0.97>
ST_21 : Operation 965 [1/2] (1.35ns)   --->   "%input_27_load_5 = load i6 %input_27_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 965 'load' 'input_27_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 966 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 966 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 27)> <Delay = 0.97>
ST_21 : Operation 967 [1/2] (1.35ns)   --->   "%input_26_load_5 = load i6 %input_26_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 967 'load' 'input_26_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 968 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 968 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 26)> <Delay = 0.97>
ST_21 : Operation 969 [1/2] (1.35ns)   --->   "%input_25_load_5 = load i6 %input_25_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 969 'load' 'input_25_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 970 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 970 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 25)> <Delay = 0.97>
ST_21 : Operation 971 [1/2] (1.35ns)   --->   "%input_24_load_5 = load i6 %input_24_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 971 'load' 'input_24_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 972 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 972 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 24)> <Delay = 0.97>
ST_21 : Operation 973 [1/2] (1.35ns)   --->   "%input_23_load_5 = load i6 %input_23_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 973 'load' 'input_23_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 974 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 974 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 23)> <Delay = 0.97>
ST_21 : Operation 975 [1/2] (1.35ns)   --->   "%input_22_load_5 = load i6 %input_22_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 975 'load' 'input_22_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 976 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 976 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 22)> <Delay = 0.97>
ST_21 : Operation 977 [1/2] (1.35ns)   --->   "%input_21_load_5 = load i6 %input_21_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 977 'load' 'input_21_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 978 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 978 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 21)> <Delay = 0.97>
ST_21 : Operation 979 [1/2] (1.35ns)   --->   "%input_20_load_5 = load i6 %input_20_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 979 'load' 'input_20_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 980 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 980 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 20)> <Delay = 0.97>
ST_21 : Operation 981 [1/2] (1.35ns)   --->   "%input_19_load_5 = load i6 %input_19_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 981 'load' 'input_19_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 982 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 982 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 19)> <Delay = 0.97>
ST_21 : Operation 983 [1/2] (1.35ns)   --->   "%input_18_load_5 = load i6 %input_18_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 983 'load' 'input_18_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 984 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 984 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 18)> <Delay = 0.97>
ST_21 : Operation 985 [1/2] (1.35ns)   --->   "%input_17_load_5 = load i6 %input_17_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 985 'load' 'input_17_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 986 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 986 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 17)> <Delay = 0.97>
ST_21 : Operation 987 [1/2] (1.35ns)   --->   "%input_16_load_5 = load i6 %input_16_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 987 'load' 'input_16_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 988 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 988 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 16)> <Delay = 0.97>
ST_21 : Operation 989 [1/2] (1.35ns)   --->   "%input_15_load_5 = load i6 %input_15_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 989 'load' 'input_15_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 990 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 990 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 15)> <Delay = 0.97>
ST_21 : Operation 991 [1/2] (1.35ns)   --->   "%input_14_load_5 = load i6 %input_14_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 991 'load' 'input_14_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 992 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 992 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 14)> <Delay = 0.97>
ST_21 : Operation 993 [1/2] (1.35ns)   --->   "%input_13_load_5 = load i6 %input_13_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 993 'load' 'input_13_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 994 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 994 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 13)> <Delay = 0.97>
ST_21 : Operation 995 [1/2] (1.35ns)   --->   "%input_12_load_5 = load i6 %input_12_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 995 'load' 'input_12_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 996 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 996 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 12)> <Delay = 0.97>
ST_21 : Operation 997 [1/2] (1.35ns)   --->   "%input_11_load_5 = load i6 %input_11_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 997 'load' 'input_11_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 998 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 998 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 11)> <Delay = 0.97>
ST_21 : Operation 999 [1/2] (1.35ns)   --->   "%input_10_load_5 = load i6 %input_10_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 999 'load' 'input_10_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 1000 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1000 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 10)> <Delay = 0.97>
ST_21 : Operation 1001 [1/2] (1.35ns)   --->   "%input_9_load_5 = load i6 %input_9_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 1001 'load' 'input_9_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 1002 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1002 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 9)> <Delay = 0.97>
ST_21 : Operation 1003 [1/2] (1.35ns)   --->   "%input_8_load_5 = load i6 %input_8_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 1003 'load' 'input_8_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 1004 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1004 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 8)> <Delay = 0.97>
ST_21 : Operation 1005 [1/2] (1.35ns)   --->   "%input_7_load_5 = load i6 %input_7_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 1005 'load' 'input_7_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 1006 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1006 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 7)> <Delay = 0.97>
ST_21 : Operation 1007 [1/2] (1.35ns)   --->   "%input_6_load_5 = load i6 %input_6_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 1007 'load' 'input_6_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 1008 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1008 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 6)> <Delay = 0.97>
ST_21 : Operation 1009 [1/2] (1.35ns)   --->   "%input_5_load_5 = load i6 %input_5_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 1009 'load' 'input_5_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 1010 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1010 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 5)> <Delay = 0.97>
ST_21 : Operation 1011 [1/2] (1.35ns)   --->   "%input_4_load_5 = load i6 %input_4_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 1011 'load' 'input_4_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 1012 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1012 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 4)> <Delay = 0.97>
ST_21 : Operation 1013 [1/2] (1.35ns)   --->   "%input_3_load_5 = load i6 %input_3_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 1013 'load' 'input_3_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 1014 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1014 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 3)> <Delay = 0.97>
ST_21 : Operation 1015 [1/2] (1.35ns)   --->   "%input_2_load_5 = load i6 %input_2_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 1015 'load' 'input_2_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 1016 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1016 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 2)> <Delay = 0.97>
ST_21 : Operation 1017 [1/2] (1.35ns)   --->   "%input_1_load_5 = load i6 %input_1_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 1017 'load' 'input_1_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 1018 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1018 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 1)> <Delay = 0.97>
ST_21 : Operation 1019 [1/2] (1.35ns)   --->   "%input_0_load_5 = load i6 %input_0_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 1019 'load' 'input_0_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_21 : Operation 1020 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1020 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 == 0)> <Delay = 0.97>
ST_21 : Operation 1021 [1/2] (0.79ns)   --->   "%input_63_load_5 = load i5 %input_63_addr_5" [../src/hls/cnn.cpp:147]   --->   Operation 1021 'load' 'input_63_load_5' <Predicate = (!icmp_ln132 & trunc_ln147_5 != 0 & trunc_ln147_5 != 1 & trunc_ln147_5 != 2 & trunc_ln147_5 != 3 & trunc_ln147_5 != 4 & trunc_ln147_5 != 5 & trunc_ln147_5 != 6 & trunc_ln147_5 != 7 & trunc_ln147_5 != 8 & trunc_ln147_5 != 9 & trunc_ln147_5 != 10 & trunc_ln147_5 != 11 & trunc_ln147_5 != 12 & trunc_ln147_5 != 13 & trunc_ln147_5 != 14 & trunc_ln147_5 != 15 & trunc_ln147_5 != 16 & trunc_ln147_5 != 17 & trunc_ln147_5 != 18 & trunc_ln147_5 != 19 & trunc_ln147_5 != 20 & trunc_ln147_5 != 21 & trunc_ln147_5 != 22 & trunc_ln147_5 != 23 & trunc_ln147_5 != 24 & trunc_ln147_5 != 25 & trunc_ln147_5 != 26 & trunc_ln147_5 != 27 & trunc_ln147_5 != 28 & trunc_ln147_5 != 29 & trunc_ln147_5 != 30 & trunc_ln147_5 != 31 & trunc_ln147_5 != 32 & trunc_ln147_5 != 33 & trunc_ln147_5 != 34 & trunc_ln147_5 != 35 & trunc_ln147_5 != 36 & trunc_ln147_5 != 37 & trunc_ln147_5 != 38 & trunc_ln147_5 != 39 & trunc_ln147_5 != 40 & trunc_ln147_5 != 41 & trunc_ln147_5 != 42 & trunc_ln147_5 != 43 & trunc_ln147_5 != 44 & trunc_ln147_5 != 45 & trunc_ln147_5 != 46 & trunc_ln147_5 != 47 & trunc_ln147_5 != 48 & trunc_ln147_5 != 49 & trunc_ln147_5 != 50 & trunc_ln147_5 != 51 & trunc_ln147_5 != 52 & trunc_ln147_5 != 53 & trunc_ln147_5 != 54 & trunc_ln147_5 != 55 & trunc_ln147_5 != 56 & trunc_ln147_5 != 57 & trunc_ln147_5 != 58 & trunc_ln147_5 != 59 & trunc_ln147_5 != 60 & trunc_ln147_5 != 61 & trunc_ln147_5 != 62)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 29> <RAM>
ST_21 : Operation 1022 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4289" [../src/hls/cnn.cpp:147]   --->   Operation 1022 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_5 != 0 & trunc_ln147_5 != 1 & trunc_ln147_5 != 2 & trunc_ln147_5 != 3 & trunc_ln147_5 != 4 & trunc_ln147_5 != 5 & trunc_ln147_5 != 6 & trunc_ln147_5 != 7 & trunc_ln147_5 != 8 & trunc_ln147_5 != 9 & trunc_ln147_5 != 10 & trunc_ln147_5 != 11 & trunc_ln147_5 != 12 & trunc_ln147_5 != 13 & trunc_ln147_5 != 14 & trunc_ln147_5 != 15 & trunc_ln147_5 != 16 & trunc_ln147_5 != 17 & trunc_ln147_5 != 18 & trunc_ln147_5 != 19 & trunc_ln147_5 != 20 & trunc_ln147_5 != 21 & trunc_ln147_5 != 22 & trunc_ln147_5 != 23 & trunc_ln147_5 != 24 & trunc_ln147_5 != 25 & trunc_ln147_5 != 26 & trunc_ln147_5 != 27 & trunc_ln147_5 != 28 & trunc_ln147_5 != 29 & trunc_ln147_5 != 30 & trunc_ln147_5 != 31 & trunc_ln147_5 != 32 & trunc_ln147_5 != 33 & trunc_ln147_5 != 34 & trunc_ln147_5 != 35 & trunc_ln147_5 != 36 & trunc_ln147_5 != 37 & trunc_ln147_5 != 38 & trunc_ln147_5 != 39 & trunc_ln147_5 != 40 & trunc_ln147_5 != 41 & trunc_ln147_5 != 42 & trunc_ln147_5 != 43 & trunc_ln147_5 != 44 & trunc_ln147_5 != 45 & trunc_ln147_5 != 46 & trunc_ln147_5 != 47 & trunc_ln147_5 != 48 & trunc_ln147_5 != 49 & trunc_ln147_5 != 50 & trunc_ln147_5 != 51 & trunc_ln147_5 != 52 & trunc_ln147_5 != 53 & trunc_ln147_5 != 54 & trunc_ln147_5 != 55 & trunc_ln147_5 != 56 & trunc_ln147_5 != 57 & trunc_ln147_5 != 58 & trunc_ln147_5 != 59 & trunc_ln147_5 != 60 & trunc_ln147_5 != 61 & trunc_ln147_5 != 62)> <Delay = 0.97>
ST_21 : Operation 1023 [1/1] (0.00ns)   --->   "%phi_ln147_5 = phi i32 %input_0_load_5, void %branch64, i32 %input_1_load_5, void %branch65, i32 %input_2_load_5, void %branch66, i32 %input_3_load_5, void %branch67, i32 %input_4_load_5, void %branch68, i32 %input_5_load_5, void %branch69, i32 %input_6_load_5, void %branch70, i32 %input_7_load_5, void %branch71, i32 %input_8_load_5, void %branch72, i32 %input_9_load_5, void %branch73, i32 %input_10_load_5, void %branch74, i32 %input_11_load_5, void %branch75, i32 %input_12_load_5, void %branch76, i32 %input_13_load_5, void %branch77, i32 %input_14_load_5, void %branch78, i32 %input_15_load_5, void %branch79, i32 %input_16_load_5, void %branch80, i32 %input_17_load_5, void %branch81, i32 %input_18_load_5, void %branch82, i32 %input_19_load_5, void %branch83, i32 %input_20_load_5, void %branch84, i32 %input_21_load_5, void %branch85, i32 %input_22_load_5, void %branch86, i32 %input_23_load_5, void %branch87, i32 %input_24_load_5, void %branch88, i32 %input_25_load_5, void %branch89, i32 %input_26_load_5, void %branch90, i32 %input_27_load_5, void %branch91, i32 %input_28_load_5, void %branch92, i32 %input_29_load_5, void %branch93, i32 %input_30_load_5, void %branch94, i32 %input_31_load_5, void %branch95, i32 %input_32_load_5, void %branch96, i32 %input_33_load_5, void %branch97, i32 %input_34_load_5, void %branch98, i32 %input_35_load_5, void %branch99, i32 %input_36_load_5, void %branch100, i32 %input_37_load_5, void %branch101, i32 %input_38_load_5, void %branch102, i32 %input_39_load_5, void %branch103, i32 %input_40_load_5, void %branch104, i32 %input_41_load_5, void %branch105, i32 %input_42_load_5, void %branch106, i32 %input_43_load_5, void %branch107, i32 %input_44_load_5, void %branch108, i32 %input_45_load_5, void %branch109, i32 %input_46_load_5, void %branch110, i32 %input_47_load_5, void %branch111, i32 %input_48_load_5, void %branch112, i32 %input_49_load_5, void %branch113, i32 %input_50_load_5, void %branch114, i32 %input_51_load_5, void %branch115, i32 %input_52_load_5, void %branch116, i32 %input_53_load_5, void %branch117, i32 %input_54_load_5, void %branch118, i32 %input_55_load_5, void %branch119, i32 %input_56_load_5, void %branch120, i32 %input_57_load_5, void %branch121, i32 %input_58_load_5, void %branch122, i32 %input_59_load_5, void %branch123, i32 %input_60_load_5, void %branch124, i32 %input_61_load_5, void %branch125, i32 %input_62_load_5, void %branch126, i32 %input_63_load_5, void %branch127" [../src/hls/cnn.cpp:147]   --->   Operation 1023 'phi' 'phi_ln147_5' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_21 : Operation 1024 [2/2] (3.34ns)   --->   "%tmp_33 = fcmp_ogt  i32 %phi_ln147_5, i32 %select_ln148_7" [../src/hls/cnn.cpp:148]   --->   Operation 1024 'fcmp' 'tmp_33' <Predicate = (!icmp_ln132)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1025 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln147_9 = mul i27 %zext_ln147_24, i27 8595" [../src/hls/cnn.cpp:147]   --->   Operation 1025 'mul' 'mul_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.20>
ST_22 : Operation 1026 [1/1] (0.00ns)   --->   "%bitcast_ln148_15 = bitcast i32 %phi_ln147_5" [../src/hls/cnn.cpp:148]   --->   Operation 1026 'bitcast' 'bitcast_ln148_15' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln148_15, i32 23, i32 30" [../src/hls/cnn.cpp:148]   --->   Operation 1027 'partselect' 'tmp_31' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln148_15 = trunc i32 %bitcast_ln148_15" [../src/hls/cnn.cpp:148]   --->   Operation 1028 'trunc' 'trunc_ln148_15' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1029 [1/1] (0.00ns)   --->   "%bitcast_ln148_16 = bitcast i32 %select_ln148_7" [../src/hls/cnn.cpp:148]   --->   Operation 1029 'bitcast' 'bitcast_ln148_16' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln148_16, i32 23, i32 30" [../src/hls/cnn.cpp:148]   --->   Operation 1030 'partselect' 'tmp_32' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln148_16 = trunc i32 %bitcast_ln148_16" [../src/hls/cnn.cpp:148]   --->   Operation 1031 'trunc' 'trunc_ln148_16' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1032 [1/1] (0.85ns)   --->   "%icmp_ln148_32 = icmp_ne  i8 %tmp_31, i8 255" [../src/hls/cnn.cpp:148]   --->   Operation 1032 'icmp' 'icmp_ln148_32' <Predicate = (!icmp_ln132)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1033 [1/1] (0.97ns)   --->   "%icmp_ln148_33 = icmp_eq  i23 %trunc_ln148_15, i23 0" [../src/hls/cnn.cpp:148]   --->   Operation 1033 'icmp' 'icmp_ln148_33' <Predicate = (!icmp_ln132)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_16)   --->   "%or_ln148_15 = or i1 %icmp_ln148_33, i1 %icmp_ln148_32" [../src/hls/cnn.cpp:148]   --->   Operation 1034 'or' 'or_ln148_15' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1035 [1/1] (0.85ns)   --->   "%icmp_ln148_34 = icmp_ne  i8 %tmp_32, i8 255" [../src/hls/cnn.cpp:148]   --->   Operation 1035 'icmp' 'icmp_ln148_34' <Predicate = (!icmp_ln132)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1036 [1/1] (0.97ns)   --->   "%icmp_ln148_35 = icmp_eq  i23 %trunc_ln148_16, i23 0" [../src/hls/cnn.cpp:148]   --->   Operation 1036 'icmp' 'icmp_ln148_35' <Predicate = (!icmp_ln132)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_16)   --->   "%or_ln148_16 = or i1 %icmp_ln148_35, i1 %icmp_ln148_34" [../src/hls/cnn.cpp:148]   --->   Operation 1037 'or' 'or_ln148_16' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_16)   --->   "%and_ln148_15 = and i1 %or_ln148_15, i1 %or_ln148_16" [../src/hls/cnn.cpp:148]   --->   Operation 1038 'and' 'and_ln148_15' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1039 [1/2] (3.34ns)   --->   "%tmp_33 = fcmp_ogt  i32 %phi_ln147_5, i32 %select_ln148_7" [../src/hls/cnn.cpp:148]   --->   Operation 1039 'fcmp' 'tmp_33' <Predicate = (!icmp_ln132)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1040 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln148_16 = and i1 %and_ln148_15, i1 %tmp_33" [../src/hls/cnn.cpp:148]   --->   Operation 1040 'and' 'and_ln148_16' <Predicate = (!icmp_ln132)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1041 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln148_8 = select i1 %and_ln148_16, i32 %phi_ln147_5, i32 %select_ln148_7" [../src/hls/cnn.cpp:148]   --->   Operation 1041 'select' 'select_ln148_8' <Predicate = (!icmp_ln132)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1042 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln147_9 = mul i27 %zext_ln147_24, i27 8595" [../src/hls/cnn.cpp:147]   --->   Operation 1042 'mul' 'mul_ln147_9' <Predicate = (!icmp_ln132)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln147_6 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %mul_ln147_9, i32 19, i32 25" [../src/hls/cnn.cpp:147]   --->   Operation 1043 'partselect' 'trunc_ln147_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln147_21 = zext i13 %urem_ln147_9" [../src/hls/cnn.cpp:147]   --->   Operation 1044 'zext' 'zext_ln147_21' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1045 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr i32 %input_0, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1045 'getelementptr' 'input_0_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1046 [1/1] (0.00ns)   --->   "%input_1_addr_6 = getelementptr i32 %input_1, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1046 'getelementptr' 'input_1_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1047 [1/1] (0.00ns)   --->   "%input_2_addr_6 = getelementptr i32 %input_2, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1047 'getelementptr' 'input_2_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1048 [1/1] (0.00ns)   --->   "%input_3_addr_6 = getelementptr i32 %input_3, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1048 'getelementptr' 'input_3_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1049 [1/1] (0.00ns)   --->   "%input_4_addr_6 = getelementptr i32 %input_4, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1049 'getelementptr' 'input_4_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1050 [1/1] (0.00ns)   --->   "%input_5_addr_6 = getelementptr i32 %input_5, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1050 'getelementptr' 'input_5_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1051 [1/1] (0.00ns)   --->   "%input_6_addr_6 = getelementptr i32 %input_6, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1051 'getelementptr' 'input_6_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1052 [1/1] (0.00ns)   --->   "%input_7_addr_6 = getelementptr i32 %input_7, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1052 'getelementptr' 'input_7_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1053 [1/1] (0.00ns)   --->   "%input_8_addr_6 = getelementptr i32 %input_8, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1053 'getelementptr' 'input_8_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1054 [1/1] (0.00ns)   --->   "%input_9_addr_6 = getelementptr i32 %input_9, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1054 'getelementptr' 'input_9_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1055 [1/1] (0.00ns)   --->   "%input_10_addr_6 = getelementptr i32 %input_10, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1055 'getelementptr' 'input_10_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1056 [1/1] (0.00ns)   --->   "%input_11_addr_6 = getelementptr i32 %input_11, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1056 'getelementptr' 'input_11_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1057 [1/1] (0.00ns)   --->   "%input_12_addr_6 = getelementptr i32 %input_12, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1057 'getelementptr' 'input_12_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1058 [1/1] (0.00ns)   --->   "%input_13_addr_6 = getelementptr i32 %input_13, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1058 'getelementptr' 'input_13_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1059 [1/1] (0.00ns)   --->   "%input_14_addr_6 = getelementptr i32 %input_14, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1059 'getelementptr' 'input_14_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1060 [1/1] (0.00ns)   --->   "%input_15_addr_6 = getelementptr i32 %input_15, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1060 'getelementptr' 'input_15_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1061 [1/1] (0.00ns)   --->   "%input_16_addr_6 = getelementptr i32 %input_16, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1061 'getelementptr' 'input_16_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1062 [1/1] (0.00ns)   --->   "%input_17_addr_6 = getelementptr i32 %input_17, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1062 'getelementptr' 'input_17_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1063 [1/1] (0.00ns)   --->   "%input_18_addr_6 = getelementptr i32 %input_18, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1063 'getelementptr' 'input_18_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1064 [1/1] (0.00ns)   --->   "%input_19_addr_6 = getelementptr i32 %input_19, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1064 'getelementptr' 'input_19_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1065 [1/1] (0.00ns)   --->   "%input_20_addr_6 = getelementptr i32 %input_20, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1065 'getelementptr' 'input_20_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1066 [1/1] (0.00ns)   --->   "%input_21_addr_6 = getelementptr i32 %input_21, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1066 'getelementptr' 'input_21_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1067 [1/1] (0.00ns)   --->   "%input_22_addr_6 = getelementptr i32 %input_22, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1067 'getelementptr' 'input_22_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1068 [1/1] (0.00ns)   --->   "%input_23_addr_6 = getelementptr i32 %input_23, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1068 'getelementptr' 'input_23_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1069 [1/1] (0.00ns)   --->   "%input_24_addr_6 = getelementptr i32 %input_24, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1069 'getelementptr' 'input_24_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1070 [1/1] (0.00ns)   --->   "%input_25_addr_6 = getelementptr i32 %input_25, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1070 'getelementptr' 'input_25_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1071 [1/1] (0.00ns)   --->   "%input_26_addr_6 = getelementptr i32 %input_26, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1071 'getelementptr' 'input_26_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1072 [1/1] (0.00ns)   --->   "%input_27_addr_6 = getelementptr i32 %input_27, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1072 'getelementptr' 'input_27_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1073 [1/1] (0.00ns)   --->   "%input_28_addr_6 = getelementptr i32 %input_28, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1073 'getelementptr' 'input_28_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1074 [1/1] (0.00ns)   --->   "%input_29_addr_6 = getelementptr i32 %input_29, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1074 'getelementptr' 'input_29_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1075 [1/1] (0.00ns)   --->   "%input_30_addr_6 = getelementptr i32 %input_30, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1075 'getelementptr' 'input_30_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1076 [1/1] (0.00ns)   --->   "%input_31_addr_6 = getelementptr i32 %input_31, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1076 'getelementptr' 'input_31_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1077 [1/1] (0.00ns)   --->   "%input_32_addr_6 = getelementptr i32 %input_32, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1077 'getelementptr' 'input_32_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1078 [1/1] (0.00ns)   --->   "%input_33_addr_6 = getelementptr i32 %input_33, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1078 'getelementptr' 'input_33_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1079 [1/1] (0.00ns)   --->   "%input_34_addr_6 = getelementptr i32 %input_34, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1079 'getelementptr' 'input_34_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1080 [1/1] (0.00ns)   --->   "%input_35_addr_6 = getelementptr i32 %input_35, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1080 'getelementptr' 'input_35_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1081 [1/1] (0.00ns)   --->   "%input_36_addr_6 = getelementptr i32 %input_36, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1081 'getelementptr' 'input_36_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1082 [1/1] (0.00ns)   --->   "%input_37_addr_6 = getelementptr i32 %input_37, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1082 'getelementptr' 'input_37_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1083 [1/1] (0.00ns)   --->   "%input_38_addr_6 = getelementptr i32 %input_38, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1083 'getelementptr' 'input_38_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1084 [1/1] (0.00ns)   --->   "%input_39_addr_6 = getelementptr i32 %input_39, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1084 'getelementptr' 'input_39_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1085 [1/1] (0.00ns)   --->   "%input_40_addr_6 = getelementptr i32 %input_40, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1085 'getelementptr' 'input_40_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1086 [1/1] (0.00ns)   --->   "%input_41_addr_6 = getelementptr i32 %input_41, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1086 'getelementptr' 'input_41_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1087 [1/1] (0.00ns)   --->   "%input_42_addr_6 = getelementptr i32 %input_42, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1087 'getelementptr' 'input_42_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1088 [1/1] (0.00ns)   --->   "%input_43_addr_6 = getelementptr i32 %input_43, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1088 'getelementptr' 'input_43_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1089 [1/1] (0.00ns)   --->   "%input_44_addr_6 = getelementptr i32 %input_44, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1089 'getelementptr' 'input_44_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1090 [1/1] (0.00ns)   --->   "%input_45_addr_6 = getelementptr i32 %input_45, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1090 'getelementptr' 'input_45_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1091 [1/1] (0.00ns)   --->   "%input_46_addr_6 = getelementptr i32 %input_46, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1091 'getelementptr' 'input_46_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1092 [1/1] (0.00ns)   --->   "%input_47_addr_6 = getelementptr i32 %input_47, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1092 'getelementptr' 'input_47_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1093 [1/1] (0.00ns)   --->   "%input_48_addr_6 = getelementptr i32 %input_48, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1093 'getelementptr' 'input_48_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1094 [1/1] (0.00ns)   --->   "%input_49_addr_6 = getelementptr i32 %input_49, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1094 'getelementptr' 'input_49_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1095 [1/1] (0.00ns)   --->   "%input_50_addr_6 = getelementptr i32 %input_50, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1095 'getelementptr' 'input_50_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1096 [1/1] (0.00ns)   --->   "%input_51_addr_6 = getelementptr i32 %input_51, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1096 'getelementptr' 'input_51_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1097 [1/1] (0.00ns)   --->   "%input_52_addr_6 = getelementptr i32 %input_52, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1097 'getelementptr' 'input_52_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1098 [1/1] (0.00ns)   --->   "%input_53_addr_6 = getelementptr i32 %input_53, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1098 'getelementptr' 'input_53_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1099 [1/1] (0.00ns)   --->   "%input_54_addr_6 = getelementptr i32 %input_54, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1099 'getelementptr' 'input_54_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1100 [1/1] (0.00ns)   --->   "%input_55_addr_6 = getelementptr i32 %input_55, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1100 'getelementptr' 'input_55_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1101 [1/1] (0.00ns)   --->   "%input_56_addr_6 = getelementptr i32 %input_56, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1101 'getelementptr' 'input_56_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1102 [1/1] (0.00ns)   --->   "%input_57_addr_6 = getelementptr i32 %input_57, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1102 'getelementptr' 'input_57_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1103 [1/1] (0.00ns)   --->   "%input_58_addr_6 = getelementptr i32 %input_58, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1103 'getelementptr' 'input_58_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1104 [1/1] (0.00ns)   --->   "%input_59_addr_6 = getelementptr i32 %input_59, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1104 'getelementptr' 'input_59_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1105 [1/1] (0.00ns)   --->   "%input_60_addr_6 = getelementptr i32 %input_60, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1105 'getelementptr' 'input_60_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1106 [1/1] (0.00ns)   --->   "%input_61_addr_6 = getelementptr i32 %input_61, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1106 'getelementptr' 'input_61_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1107 [1/1] (0.00ns)   --->   "%input_62_addr_6 = getelementptr i32 %input_62, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1107 'getelementptr' 'input_62_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1108 [1/1] (0.00ns)   --->   "%input_63_addr_6 = getelementptr i32 %input_63, i64 0, i64 %zext_ln147_21" [../src/hls/cnn.cpp:147]   --->   Operation 1108 'getelementptr' 'input_63_addr_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_22 : Operation 1109 [1/1] (0.85ns)   --->   "%switch_ln147 = switch i7 %trunc_ln147_6, void %branch63, i7 0, void %branch0, i7 1, void %branch1, i7 2, void %branch2, i7 3, void %branch3, i7 4, void %branch4, i7 5, void %branch5, i7 6, void %branch6, i7 7, void %branch7, i7 8, void %branch8, i7 9, void %branch9, i7 10, void %branch10, i7 11, void %branch11, i7 12, void %branch12, i7 13, void %branch13, i7 14, void %branch14, i7 15, void %branch15, i7 16, void %branch16, i7 17, void %branch17, i7 18, void %branch18, i7 19, void %branch19, i7 20, void %branch20, i7 21, void %branch21, i7 22, void %branch22, i7 23, void %branch23, i7 24, void %branch24, i7 25, void %branch25, i7 26, void %branch26, i7 27, void %branch27, i7 28, void %branch28, i7 29, void %branch29, i7 30, void %branch30, i7 31, void %branch31, i7 32, void %branch32, i7 33, void %branch33, i7 34, void %branch34, i7 35, void %branch35, i7 36, void %branch36, i7 37, void %branch37, i7 38, void %branch38, i7 39, void %branch39, i7 40, void %branch40, i7 41, void %branch41, i7 42, void %branch42, i7 43, void %branch43, i7 44, void %branch44, i7 45, void %branch45, i7 46, void %branch46, i7 47, void %branch47, i7 48, void %branch48, i7 49, void %branch49, i7 50, void %branch50, i7 51, void %branch51, i7 52, void %branch52, i7 53, void %branch53, i7 54, void %branch54, i7 55, void %branch55, i7 56, void %branch56, i7 57, void %branch57, i7 58, void %branch58, i7 59, void %branch59, i7 60, void %branch60, i7 61, void %branch61, i7 62, void %branch62" [../src/hls/cnn.cpp:147]   --->   Operation 1109 'switch' 'switch_ln147' <Predicate = (!icmp_ln132)> <Delay = 0.85>
ST_22 : Operation 1110 [2/2] (1.35ns)   --->   "%input_62_load_6 = load i6 %input_62_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1110 'load' 'input_62_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1111 [2/2] (1.35ns)   --->   "%input_61_load_6 = load i6 %input_61_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1111 'load' 'input_61_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1112 [2/2] (1.35ns)   --->   "%input_60_load_6 = load i6 %input_60_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1112 'load' 'input_60_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1113 [2/2] (1.35ns)   --->   "%input_59_load_6 = load i6 %input_59_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1113 'load' 'input_59_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1114 [2/2] (1.35ns)   --->   "%input_58_load_6 = load i6 %input_58_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1114 'load' 'input_58_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1115 [2/2] (1.35ns)   --->   "%input_57_load_6 = load i6 %input_57_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1115 'load' 'input_57_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1116 [2/2] (1.35ns)   --->   "%input_56_load_6 = load i6 %input_56_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1116 'load' 'input_56_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1117 [2/2] (1.35ns)   --->   "%input_55_load_6 = load i6 %input_55_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1117 'load' 'input_55_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1118 [2/2] (1.35ns)   --->   "%input_54_load_6 = load i6 %input_54_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1118 'load' 'input_54_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1119 [2/2] (1.35ns)   --->   "%input_53_load_6 = load i6 %input_53_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1119 'load' 'input_53_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1120 [2/2] (1.35ns)   --->   "%input_52_load_6 = load i6 %input_52_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1120 'load' 'input_52_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1121 [2/2] (1.35ns)   --->   "%input_51_load_6 = load i6 %input_51_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1121 'load' 'input_51_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1122 [2/2] (1.35ns)   --->   "%input_50_load_6 = load i6 %input_50_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1122 'load' 'input_50_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1123 [2/2] (1.35ns)   --->   "%input_49_load_6 = load i6 %input_49_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1123 'load' 'input_49_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1124 [2/2] (1.35ns)   --->   "%input_48_load_6 = load i6 %input_48_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1124 'load' 'input_48_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1125 [2/2] (1.35ns)   --->   "%input_47_load_6 = load i6 %input_47_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1125 'load' 'input_47_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1126 [2/2] (1.35ns)   --->   "%input_46_load_6 = load i6 %input_46_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1126 'load' 'input_46_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1127 [2/2] (1.35ns)   --->   "%input_45_load_6 = load i6 %input_45_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1127 'load' 'input_45_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1128 [2/2] (1.35ns)   --->   "%input_44_load_6 = load i6 %input_44_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1128 'load' 'input_44_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1129 [2/2] (1.35ns)   --->   "%input_43_load_6 = load i6 %input_43_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1129 'load' 'input_43_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1130 [2/2] (1.35ns)   --->   "%input_42_load_6 = load i6 %input_42_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1130 'load' 'input_42_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1131 [2/2] (1.35ns)   --->   "%input_41_load_6 = load i6 %input_41_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1131 'load' 'input_41_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1132 [2/2] (1.35ns)   --->   "%input_40_load_6 = load i6 %input_40_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1132 'load' 'input_40_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1133 [2/2] (1.35ns)   --->   "%input_39_load_6 = load i6 %input_39_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1133 'load' 'input_39_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1134 [2/2] (1.35ns)   --->   "%input_38_load_6 = load i6 %input_38_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1134 'load' 'input_38_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1135 [2/2] (1.35ns)   --->   "%input_37_load_6 = load i6 %input_37_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1135 'load' 'input_37_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1136 [2/2] (1.35ns)   --->   "%input_36_load_6 = load i6 %input_36_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1136 'load' 'input_36_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1137 [2/2] (1.35ns)   --->   "%input_35_load_6 = load i6 %input_35_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1137 'load' 'input_35_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1138 [2/2] (1.35ns)   --->   "%input_34_load_6 = load i6 %input_34_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1138 'load' 'input_34_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1139 [2/2] (1.35ns)   --->   "%input_33_load_6 = load i6 %input_33_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1139 'load' 'input_33_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1140 [2/2] (1.35ns)   --->   "%input_32_load_6 = load i6 %input_32_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1140 'load' 'input_32_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1141 [2/2] (1.35ns)   --->   "%input_31_load_6 = load i6 %input_31_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1141 'load' 'input_31_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1142 [2/2] (1.35ns)   --->   "%input_30_load_6 = load i6 %input_30_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1142 'load' 'input_30_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1143 [2/2] (1.35ns)   --->   "%input_29_load_6 = load i6 %input_29_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1143 'load' 'input_29_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1144 [2/2] (1.35ns)   --->   "%input_28_load_6 = load i6 %input_28_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1144 'load' 'input_28_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1145 [2/2] (1.35ns)   --->   "%input_27_load_6 = load i6 %input_27_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1145 'load' 'input_27_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1146 [2/2] (1.35ns)   --->   "%input_26_load_6 = load i6 %input_26_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1146 'load' 'input_26_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1147 [2/2] (1.35ns)   --->   "%input_25_load_6 = load i6 %input_25_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1147 'load' 'input_25_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1148 [2/2] (1.35ns)   --->   "%input_24_load_6 = load i6 %input_24_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1148 'load' 'input_24_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1149 [2/2] (1.35ns)   --->   "%input_23_load_6 = load i6 %input_23_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1149 'load' 'input_23_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1150 [2/2] (1.35ns)   --->   "%input_22_load_6 = load i6 %input_22_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1150 'load' 'input_22_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1151 [2/2] (1.35ns)   --->   "%input_21_load_6 = load i6 %input_21_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1151 'load' 'input_21_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1152 [2/2] (1.35ns)   --->   "%input_20_load_6 = load i6 %input_20_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1152 'load' 'input_20_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1153 [2/2] (1.35ns)   --->   "%input_19_load_6 = load i6 %input_19_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1153 'load' 'input_19_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1154 [2/2] (1.35ns)   --->   "%input_18_load_6 = load i6 %input_18_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1154 'load' 'input_18_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1155 [2/2] (1.35ns)   --->   "%input_17_load_6 = load i6 %input_17_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1155 'load' 'input_17_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1156 [2/2] (1.35ns)   --->   "%input_16_load_6 = load i6 %input_16_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1156 'load' 'input_16_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1157 [2/2] (1.35ns)   --->   "%input_15_load_6 = load i6 %input_15_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1157 'load' 'input_15_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1158 [2/2] (1.35ns)   --->   "%input_14_load_6 = load i6 %input_14_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1158 'load' 'input_14_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1159 [2/2] (1.35ns)   --->   "%input_13_load_6 = load i6 %input_13_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1159 'load' 'input_13_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1160 [2/2] (1.35ns)   --->   "%input_12_load_6 = load i6 %input_12_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1160 'load' 'input_12_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1161 [2/2] (1.35ns)   --->   "%input_11_load_6 = load i6 %input_11_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1161 'load' 'input_11_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1162 [2/2] (1.35ns)   --->   "%input_10_load_6 = load i6 %input_10_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1162 'load' 'input_10_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1163 [2/2] (1.35ns)   --->   "%input_9_load_6 = load i6 %input_9_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1163 'load' 'input_9_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1164 [2/2] (1.35ns)   --->   "%input_8_load_6 = load i6 %input_8_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1164 'load' 'input_8_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1165 [2/2] (1.35ns)   --->   "%input_7_load_6 = load i6 %input_7_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1165 'load' 'input_7_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1166 [2/2] (1.35ns)   --->   "%input_6_load_6 = load i6 %input_6_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1166 'load' 'input_6_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1167 [2/2] (1.35ns)   --->   "%input_5_load_6 = load i6 %input_5_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1167 'load' 'input_5_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1168 [2/2] (1.35ns)   --->   "%input_4_load_6 = load i6 %input_4_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1168 'load' 'input_4_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1169 [2/2] (1.35ns)   --->   "%input_3_load_6 = load i6 %input_3_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1169 'load' 'input_3_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1170 [2/2] (1.35ns)   --->   "%input_2_load_6 = load i6 %input_2_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1170 'load' 'input_2_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1171 [2/2] (1.35ns)   --->   "%input_1_load_6 = load i6 %input_1_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1171 'load' 'input_1_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1172 [2/2] (1.35ns)   --->   "%input_0_load_6 = load i6 %input_0_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1172 'load' 'input_0_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_22 : Operation 1173 [2/2] (0.79ns)   --->   "%input_63_load_6 = load i5 %input_63_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1173 'load' 'input_63_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 != 0 & trunc_ln147_6 != 1 & trunc_ln147_6 != 2 & trunc_ln147_6 != 3 & trunc_ln147_6 != 4 & trunc_ln147_6 != 5 & trunc_ln147_6 != 6 & trunc_ln147_6 != 7 & trunc_ln147_6 != 8 & trunc_ln147_6 != 9 & trunc_ln147_6 != 10 & trunc_ln147_6 != 11 & trunc_ln147_6 != 12 & trunc_ln147_6 != 13 & trunc_ln147_6 != 14 & trunc_ln147_6 != 15 & trunc_ln147_6 != 16 & trunc_ln147_6 != 17 & trunc_ln147_6 != 18 & trunc_ln147_6 != 19 & trunc_ln147_6 != 20 & trunc_ln147_6 != 21 & trunc_ln147_6 != 22 & trunc_ln147_6 != 23 & trunc_ln147_6 != 24 & trunc_ln147_6 != 25 & trunc_ln147_6 != 26 & trunc_ln147_6 != 27 & trunc_ln147_6 != 28 & trunc_ln147_6 != 29 & trunc_ln147_6 != 30 & trunc_ln147_6 != 31 & trunc_ln147_6 != 32 & trunc_ln147_6 != 33 & trunc_ln147_6 != 34 & trunc_ln147_6 != 35 & trunc_ln147_6 != 36 & trunc_ln147_6 != 37 & trunc_ln147_6 != 38 & trunc_ln147_6 != 39 & trunc_ln147_6 != 40 & trunc_ln147_6 != 41 & trunc_ln147_6 != 42 & trunc_ln147_6 != 43 & trunc_ln147_6 != 44 & trunc_ln147_6 != 45 & trunc_ln147_6 != 46 & trunc_ln147_6 != 47 & trunc_ln147_6 != 48 & trunc_ln147_6 != 49 & trunc_ln147_6 != 50 & trunc_ln147_6 != 51 & trunc_ln147_6 != 52 & trunc_ln147_6 != 53 & trunc_ln147_6 != 54 & trunc_ln147_6 != 55 & trunc_ln147_6 != 56 & trunc_ln147_6 != 57 & trunc_ln147_6 != 58 & trunc_ln147_6 != 59 & trunc_ln147_6 != 60 & trunc_ln147_6 != 61 & trunc_ln147_6 != 62)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 29> <RAM>
ST_22 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln154_3 = zext i10 %add_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1174 'zext' 'zext_ln154_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1175 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln154 = mul i21 %zext_ln154_3, i21 1311" [../src/hls/cnn.cpp:154]   --->   Operation 1175 'mul' 'mul_ln154' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 1.35>
ST_23 : Operation 1176 [1/2] (1.35ns)   --->   "%input_62_load_6 = load i6 %input_62_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1176 'load' 'input_62_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1177 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1177 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 62)> <Delay = 0.97>
ST_23 : Operation 1178 [1/2] (1.35ns)   --->   "%input_61_load_6 = load i6 %input_61_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1178 'load' 'input_61_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1179 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1179 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 61)> <Delay = 0.97>
ST_23 : Operation 1180 [1/2] (1.35ns)   --->   "%input_60_load_6 = load i6 %input_60_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1180 'load' 'input_60_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1181 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1181 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 60)> <Delay = 0.97>
ST_23 : Operation 1182 [1/2] (1.35ns)   --->   "%input_59_load_6 = load i6 %input_59_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1182 'load' 'input_59_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1183 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1183 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 59)> <Delay = 0.97>
ST_23 : Operation 1184 [1/2] (1.35ns)   --->   "%input_58_load_6 = load i6 %input_58_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1184 'load' 'input_58_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1185 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1185 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 58)> <Delay = 0.97>
ST_23 : Operation 1186 [1/2] (1.35ns)   --->   "%input_57_load_6 = load i6 %input_57_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1186 'load' 'input_57_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1187 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1187 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 57)> <Delay = 0.97>
ST_23 : Operation 1188 [1/2] (1.35ns)   --->   "%input_56_load_6 = load i6 %input_56_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1188 'load' 'input_56_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1189 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1189 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 56)> <Delay = 0.97>
ST_23 : Operation 1190 [1/2] (1.35ns)   --->   "%input_55_load_6 = load i6 %input_55_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1190 'load' 'input_55_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1191 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1191 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 55)> <Delay = 0.97>
ST_23 : Operation 1192 [1/2] (1.35ns)   --->   "%input_54_load_6 = load i6 %input_54_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1192 'load' 'input_54_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1193 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1193 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 54)> <Delay = 0.97>
ST_23 : Operation 1194 [1/2] (1.35ns)   --->   "%input_53_load_6 = load i6 %input_53_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1194 'load' 'input_53_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1195 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1195 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 53)> <Delay = 0.97>
ST_23 : Operation 1196 [1/2] (1.35ns)   --->   "%input_52_load_6 = load i6 %input_52_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1196 'load' 'input_52_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1197 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1197 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 52)> <Delay = 0.97>
ST_23 : Operation 1198 [1/2] (1.35ns)   --->   "%input_51_load_6 = load i6 %input_51_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1198 'load' 'input_51_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1199 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1199 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 51)> <Delay = 0.97>
ST_23 : Operation 1200 [1/2] (1.35ns)   --->   "%input_50_load_6 = load i6 %input_50_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1200 'load' 'input_50_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1201 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1201 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 50)> <Delay = 0.97>
ST_23 : Operation 1202 [1/2] (1.35ns)   --->   "%input_49_load_6 = load i6 %input_49_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1202 'load' 'input_49_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1203 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1203 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 49)> <Delay = 0.97>
ST_23 : Operation 1204 [1/2] (1.35ns)   --->   "%input_48_load_6 = load i6 %input_48_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1204 'load' 'input_48_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1205 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1205 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 48)> <Delay = 0.97>
ST_23 : Operation 1206 [1/2] (1.35ns)   --->   "%input_47_load_6 = load i6 %input_47_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1206 'load' 'input_47_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1207 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1207 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 47)> <Delay = 0.97>
ST_23 : Operation 1208 [1/2] (1.35ns)   --->   "%input_46_load_6 = load i6 %input_46_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1208 'load' 'input_46_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1209 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1209 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 46)> <Delay = 0.97>
ST_23 : Operation 1210 [1/2] (1.35ns)   --->   "%input_45_load_6 = load i6 %input_45_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1210 'load' 'input_45_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1211 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1211 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 45)> <Delay = 0.97>
ST_23 : Operation 1212 [1/2] (1.35ns)   --->   "%input_44_load_6 = load i6 %input_44_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1212 'load' 'input_44_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1213 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1213 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 44)> <Delay = 0.97>
ST_23 : Operation 1214 [1/2] (1.35ns)   --->   "%input_43_load_6 = load i6 %input_43_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1214 'load' 'input_43_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1215 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1215 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 43)> <Delay = 0.97>
ST_23 : Operation 1216 [1/2] (1.35ns)   --->   "%input_42_load_6 = load i6 %input_42_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1216 'load' 'input_42_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1217 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1217 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 42)> <Delay = 0.97>
ST_23 : Operation 1218 [1/2] (1.35ns)   --->   "%input_41_load_6 = load i6 %input_41_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1218 'load' 'input_41_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1219 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1219 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 41)> <Delay = 0.97>
ST_23 : Operation 1220 [1/2] (1.35ns)   --->   "%input_40_load_6 = load i6 %input_40_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1220 'load' 'input_40_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1221 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1221 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 40)> <Delay = 0.97>
ST_23 : Operation 1222 [1/2] (1.35ns)   --->   "%input_39_load_6 = load i6 %input_39_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1222 'load' 'input_39_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1223 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1223 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 39)> <Delay = 0.97>
ST_23 : Operation 1224 [1/2] (1.35ns)   --->   "%input_38_load_6 = load i6 %input_38_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1224 'load' 'input_38_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1225 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1225 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 38)> <Delay = 0.97>
ST_23 : Operation 1226 [1/2] (1.35ns)   --->   "%input_37_load_6 = load i6 %input_37_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1226 'load' 'input_37_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1227 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1227 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 37)> <Delay = 0.97>
ST_23 : Operation 1228 [1/2] (1.35ns)   --->   "%input_36_load_6 = load i6 %input_36_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1228 'load' 'input_36_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1229 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1229 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 36)> <Delay = 0.97>
ST_23 : Operation 1230 [1/2] (1.35ns)   --->   "%input_35_load_6 = load i6 %input_35_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1230 'load' 'input_35_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1231 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1231 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 35)> <Delay = 0.97>
ST_23 : Operation 1232 [1/2] (1.35ns)   --->   "%input_34_load_6 = load i6 %input_34_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1232 'load' 'input_34_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1233 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1233 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 34)> <Delay = 0.97>
ST_23 : Operation 1234 [1/2] (1.35ns)   --->   "%input_33_load_6 = load i6 %input_33_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1234 'load' 'input_33_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1235 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1235 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 33)> <Delay = 0.97>
ST_23 : Operation 1236 [1/2] (1.35ns)   --->   "%input_32_load_6 = load i6 %input_32_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1236 'load' 'input_32_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1237 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1237 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 32)> <Delay = 0.97>
ST_23 : Operation 1238 [1/2] (1.35ns)   --->   "%input_31_load_6 = load i6 %input_31_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1238 'load' 'input_31_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1239 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1239 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 31)> <Delay = 0.97>
ST_23 : Operation 1240 [1/2] (1.35ns)   --->   "%input_30_load_6 = load i6 %input_30_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1240 'load' 'input_30_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1241 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1241 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 30)> <Delay = 0.97>
ST_23 : Operation 1242 [1/2] (1.35ns)   --->   "%input_29_load_6 = load i6 %input_29_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1242 'load' 'input_29_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1243 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1243 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 29)> <Delay = 0.97>
ST_23 : Operation 1244 [1/2] (1.35ns)   --->   "%input_28_load_6 = load i6 %input_28_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1244 'load' 'input_28_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1245 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1245 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 28)> <Delay = 0.97>
ST_23 : Operation 1246 [1/2] (1.35ns)   --->   "%input_27_load_6 = load i6 %input_27_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1246 'load' 'input_27_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1247 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1247 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 27)> <Delay = 0.97>
ST_23 : Operation 1248 [1/2] (1.35ns)   --->   "%input_26_load_6 = load i6 %input_26_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1248 'load' 'input_26_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1249 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1249 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 26)> <Delay = 0.97>
ST_23 : Operation 1250 [1/2] (1.35ns)   --->   "%input_25_load_6 = load i6 %input_25_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1250 'load' 'input_25_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1251 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1251 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 25)> <Delay = 0.97>
ST_23 : Operation 1252 [1/2] (1.35ns)   --->   "%input_24_load_6 = load i6 %input_24_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1252 'load' 'input_24_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1253 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1253 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 24)> <Delay = 0.97>
ST_23 : Operation 1254 [1/2] (1.35ns)   --->   "%input_23_load_6 = load i6 %input_23_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1254 'load' 'input_23_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1255 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1255 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 23)> <Delay = 0.97>
ST_23 : Operation 1256 [1/2] (1.35ns)   --->   "%input_22_load_6 = load i6 %input_22_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1256 'load' 'input_22_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1257 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1257 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 22)> <Delay = 0.97>
ST_23 : Operation 1258 [1/2] (1.35ns)   --->   "%input_21_load_6 = load i6 %input_21_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1258 'load' 'input_21_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1259 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1259 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 21)> <Delay = 0.97>
ST_23 : Operation 1260 [1/2] (1.35ns)   --->   "%input_20_load_6 = load i6 %input_20_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1260 'load' 'input_20_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1261 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1261 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 20)> <Delay = 0.97>
ST_23 : Operation 1262 [1/2] (1.35ns)   --->   "%input_19_load_6 = load i6 %input_19_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1262 'load' 'input_19_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1263 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1263 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 19)> <Delay = 0.97>
ST_23 : Operation 1264 [1/2] (1.35ns)   --->   "%input_18_load_6 = load i6 %input_18_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1264 'load' 'input_18_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1265 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1265 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 18)> <Delay = 0.97>
ST_23 : Operation 1266 [1/2] (1.35ns)   --->   "%input_17_load_6 = load i6 %input_17_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1266 'load' 'input_17_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1267 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1267 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 17)> <Delay = 0.97>
ST_23 : Operation 1268 [1/2] (1.35ns)   --->   "%input_16_load_6 = load i6 %input_16_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1268 'load' 'input_16_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1269 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1269 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 16)> <Delay = 0.97>
ST_23 : Operation 1270 [1/2] (1.35ns)   --->   "%input_15_load_6 = load i6 %input_15_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1270 'load' 'input_15_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1271 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1271 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 15)> <Delay = 0.97>
ST_23 : Operation 1272 [1/2] (1.35ns)   --->   "%input_14_load_6 = load i6 %input_14_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1272 'load' 'input_14_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1273 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1273 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 14)> <Delay = 0.97>
ST_23 : Operation 1274 [1/2] (1.35ns)   --->   "%input_13_load_6 = load i6 %input_13_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1274 'load' 'input_13_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1275 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1275 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 13)> <Delay = 0.97>
ST_23 : Operation 1276 [1/2] (1.35ns)   --->   "%input_12_load_6 = load i6 %input_12_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1276 'load' 'input_12_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1277 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1277 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 12)> <Delay = 0.97>
ST_23 : Operation 1278 [1/2] (1.35ns)   --->   "%input_11_load_6 = load i6 %input_11_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1278 'load' 'input_11_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1279 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1279 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 11)> <Delay = 0.97>
ST_23 : Operation 1280 [1/2] (1.35ns)   --->   "%input_10_load_6 = load i6 %input_10_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1280 'load' 'input_10_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1281 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1281 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 10)> <Delay = 0.97>
ST_23 : Operation 1282 [1/2] (1.35ns)   --->   "%input_9_load_6 = load i6 %input_9_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1282 'load' 'input_9_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1283 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1283 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 9)> <Delay = 0.97>
ST_23 : Operation 1284 [1/2] (1.35ns)   --->   "%input_8_load_6 = load i6 %input_8_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1284 'load' 'input_8_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1285 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1285 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 8)> <Delay = 0.97>
ST_23 : Operation 1286 [1/2] (1.35ns)   --->   "%input_7_load_6 = load i6 %input_7_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1286 'load' 'input_7_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1287 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1287 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 7)> <Delay = 0.97>
ST_23 : Operation 1288 [1/2] (1.35ns)   --->   "%input_6_load_6 = load i6 %input_6_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1288 'load' 'input_6_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1289 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1289 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 6)> <Delay = 0.97>
ST_23 : Operation 1290 [1/2] (1.35ns)   --->   "%input_5_load_6 = load i6 %input_5_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1290 'load' 'input_5_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1291 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1291 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 5)> <Delay = 0.97>
ST_23 : Operation 1292 [1/2] (1.35ns)   --->   "%input_4_load_6 = load i6 %input_4_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1292 'load' 'input_4_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1293 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1293 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 4)> <Delay = 0.97>
ST_23 : Operation 1294 [1/2] (1.35ns)   --->   "%input_3_load_6 = load i6 %input_3_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1294 'load' 'input_3_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1295 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1295 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 3)> <Delay = 0.97>
ST_23 : Operation 1296 [1/2] (1.35ns)   --->   "%input_2_load_6 = load i6 %input_2_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1296 'load' 'input_2_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1297 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1297 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 2)> <Delay = 0.97>
ST_23 : Operation 1298 [1/2] (1.35ns)   --->   "%input_1_load_6 = load i6 %input_1_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1298 'load' 'input_1_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1299 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1299 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 1)> <Delay = 0.97>
ST_23 : Operation 1300 [1/2] (1.35ns)   --->   "%input_0_load_6 = load i6 %input_0_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1300 'load' 'input_0_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61> <RAM>
ST_23 : Operation 1301 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1301 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 == 0)> <Delay = 0.97>
ST_23 : Operation 1302 [1/2] (0.79ns)   --->   "%input_63_load_6 = load i5 %input_63_addr_6" [../src/hls/cnn.cpp:147]   --->   Operation 1302 'load' 'input_63_load_6' <Predicate = (!icmp_ln132 & trunc_ln147_6 != 0 & trunc_ln147_6 != 1 & trunc_ln147_6 != 2 & trunc_ln147_6 != 3 & trunc_ln147_6 != 4 & trunc_ln147_6 != 5 & trunc_ln147_6 != 6 & trunc_ln147_6 != 7 & trunc_ln147_6 != 8 & trunc_ln147_6 != 9 & trunc_ln147_6 != 10 & trunc_ln147_6 != 11 & trunc_ln147_6 != 12 & trunc_ln147_6 != 13 & trunc_ln147_6 != 14 & trunc_ln147_6 != 15 & trunc_ln147_6 != 16 & trunc_ln147_6 != 17 & trunc_ln147_6 != 18 & trunc_ln147_6 != 19 & trunc_ln147_6 != 20 & trunc_ln147_6 != 21 & trunc_ln147_6 != 22 & trunc_ln147_6 != 23 & trunc_ln147_6 != 24 & trunc_ln147_6 != 25 & trunc_ln147_6 != 26 & trunc_ln147_6 != 27 & trunc_ln147_6 != 28 & trunc_ln147_6 != 29 & trunc_ln147_6 != 30 & trunc_ln147_6 != 31 & trunc_ln147_6 != 32 & trunc_ln147_6 != 33 & trunc_ln147_6 != 34 & trunc_ln147_6 != 35 & trunc_ln147_6 != 36 & trunc_ln147_6 != 37 & trunc_ln147_6 != 38 & trunc_ln147_6 != 39 & trunc_ln147_6 != 40 & trunc_ln147_6 != 41 & trunc_ln147_6 != 42 & trunc_ln147_6 != 43 & trunc_ln147_6 != 44 & trunc_ln147_6 != 45 & trunc_ln147_6 != 46 & trunc_ln147_6 != 47 & trunc_ln147_6 != 48 & trunc_ln147_6 != 49 & trunc_ln147_6 != 50 & trunc_ln147_6 != 51 & trunc_ln147_6 != 52 & trunc_ln147_6 != 53 & trunc_ln147_6 != 54 & trunc_ln147_6 != 55 & trunc_ln147_6 != 56 & trunc_ln147_6 != 57 & trunc_ln147_6 != 58 & trunc_ln147_6 != 59 & trunc_ln147_6 != 60 & trunc_ln147_6 != 61 & trunc_ln147_6 != 62)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 29> <RAM>
ST_23 : Operation 1303 [1/1] (0.97ns)   --->   "%br_ln147 = br void %.split4158" [../src/hls/cnn.cpp:147]   --->   Operation 1303 'br' 'br_ln147' <Predicate = (!icmp_ln132 & trunc_ln147_6 != 0 & trunc_ln147_6 != 1 & trunc_ln147_6 != 2 & trunc_ln147_6 != 3 & trunc_ln147_6 != 4 & trunc_ln147_6 != 5 & trunc_ln147_6 != 6 & trunc_ln147_6 != 7 & trunc_ln147_6 != 8 & trunc_ln147_6 != 9 & trunc_ln147_6 != 10 & trunc_ln147_6 != 11 & trunc_ln147_6 != 12 & trunc_ln147_6 != 13 & trunc_ln147_6 != 14 & trunc_ln147_6 != 15 & trunc_ln147_6 != 16 & trunc_ln147_6 != 17 & trunc_ln147_6 != 18 & trunc_ln147_6 != 19 & trunc_ln147_6 != 20 & trunc_ln147_6 != 21 & trunc_ln147_6 != 22 & trunc_ln147_6 != 23 & trunc_ln147_6 != 24 & trunc_ln147_6 != 25 & trunc_ln147_6 != 26 & trunc_ln147_6 != 27 & trunc_ln147_6 != 28 & trunc_ln147_6 != 29 & trunc_ln147_6 != 30 & trunc_ln147_6 != 31 & trunc_ln147_6 != 32 & trunc_ln147_6 != 33 & trunc_ln147_6 != 34 & trunc_ln147_6 != 35 & trunc_ln147_6 != 36 & trunc_ln147_6 != 37 & trunc_ln147_6 != 38 & trunc_ln147_6 != 39 & trunc_ln147_6 != 40 & trunc_ln147_6 != 41 & trunc_ln147_6 != 42 & trunc_ln147_6 != 43 & trunc_ln147_6 != 44 & trunc_ln147_6 != 45 & trunc_ln147_6 != 46 & trunc_ln147_6 != 47 & trunc_ln147_6 != 48 & trunc_ln147_6 != 49 & trunc_ln147_6 != 50 & trunc_ln147_6 != 51 & trunc_ln147_6 != 52 & trunc_ln147_6 != 53 & trunc_ln147_6 != 54 & trunc_ln147_6 != 55 & trunc_ln147_6 != 56 & trunc_ln147_6 != 57 & trunc_ln147_6 != 58 & trunc_ln147_6 != 59 & trunc_ln147_6 != 60 & trunc_ln147_6 != 61 & trunc_ln147_6 != 62)> <Delay = 0.97>
ST_23 : Operation 1304 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln154 = mul i21 %zext_ln154_3, i21 1311" [../src/hls/cnn.cpp:154]   --->   Operation 1304 'mul' 'mul_ln154' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 3.34>
ST_24 : Operation 1305 [1/1] (0.00ns)   --->   "%phi_ln147_6 = phi i32 %input_0_load_6, void %branch0, i32 %input_1_load_6, void %branch1, i32 %input_2_load_6, void %branch2, i32 %input_3_load_6, void %branch3, i32 %input_4_load_6, void %branch4, i32 %input_5_load_6, void %branch5, i32 %input_6_load_6, void %branch6, i32 %input_7_load_6, void %branch7, i32 %input_8_load_6, void %branch8, i32 %input_9_load_6, void %branch9, i32 %input_10_load_6, void %branch10, i32 %input_11_load_6, void %branch11, i32 %input_12_load_6, void %branch12, i32 %input_13_load_6, void %branch13, i32 %input_14_load_6, void %branch14, i32 %input_15_load_6, void %branch15, i32 %input_16_load_6, void %branch16, i32 %input_17_load_6, void %branch17, i32 %input_18_load_6, void %branch18, i32 %input_19_load_6, void %branch19, i32 %input_20_load_6, void %branch20, i32 %input_21_load_6, void %branch21, i32 %input_22_load_6, void %branch22, i32 %input_23_load_6, void %branch23, i32 %input_24_load_6, void %branch24, i32 %input_25_load_6, void %branch25, i32 %input_26_load_6, void %branch26, i32 %input_27_load_6, void %branch27, i32 %input_28_load_6, void %branch28, i32 %input_29_load_6, void %branch29, i32 %input_30_load_6, void %branch30, i32 %input_31_load_6, void %branch31, i32 %input_32_load_6, void %branch32, i32 %input_33_load_6, void %branch33, i32 %input_34_load_6, void %branch34, i32 %input_35_load_6, void %branch35, i32 %input_36_load_6, void %branch36, i32 %input_37_load_6, void %branch37, i32 %input_38_load_6, void %branch38, i32 %input_39_load_6, void %branch39, i32 %input_40_load_6, void %branch40, i32 %input_41_load_6, void %branch41, i32 %input_42_load_6, void %branch42, i32 %input_43_load_6, void %branch43, i32 %input_44_load_6, void %branch44, i32 %input_45_load_6, void %branch45, i32 %input_46_load_6, void %branch46, i32 %input_47_load_6, void %branch47, i32 %input_48_load_6, void %branch48, i32 %input_49_load_6, void %branch49, i32 %input_50_load_6, void %branch50, i32 %input_51_load_6, void %branch51, i32 %input_52_load_6, void %branch52, i32 %input_53_load_6, void %branch53, i32 %input_54_load_6, void %branch54, i32 %input_55_load_6, void %branch55, i32 %input_56_load_6, void %branch56, i32 %input_57_load_6, void %branch57, i32 %input_58_load_6, void %branch58, i32 %input_59_load_6, void %branch59, i32 %input_60_load_6, void %branch60, i32 %input_61_load_6, void %branch61, i32 %input_62_load_6, void %branch62, i32 %input_63_load_6, void %branch63" [../src/hls/cnn.cpp:147]   --->   Operation 1305 'phi' 'phi_ln147_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1306 [2/2] (3.34ns)   --->   "%tmp_36 = fcmp_ogt  i32 %phi_ln147_6, i32 %select_ln148_8" [../src/hls/cnn.cpp:148]   --->   Operation 1306 'fcmp' 'tmp_36' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1307 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln154 = mul i21 %zext_ln154_3, i21 1311" [../src/hls/cnn.cpp:154]   --->   Operation 1307 'mul' 'mul_ln154' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 4.99>
ST_25 : Operation 1308 [1/1] (0.00ns)   --->   "%bitcast_ln148_17 = bitcast i32 %phi_ln147_6" [../src/hls/cnn.cpp:148]   --->   Operation 1308 'bitcast' 'bitcast_ln148_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln148_17, i32 23, i32 30" [../src/hls/cnn.cpp:148]   --->   Operation 1309 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1310 [1/1] (0.00ns)   --->   "%trunc_ln148_17 = trunc i32 %bitcast_ln148_17" [../src/hls/cnn.cpp:148]   --->   Operation 1310 'trunc' 'trunc_ln148_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1311 [1/1] (0.00ns)   --->   "%bitcast_ln148_18 = bitcast i32 %select_ln148_8" [../src/hls/cnn.cpp:148]   --->   Operation 1311 'bitcast' 'bitcast_ln148_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln148_18, i32 23, i32 30" [../src/hls/cnn.cpp:148]   --->   Operation 1312 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1313 [1/1] (0.00ns)   --->   "%trunc_ln148_18 = trunc i32 %bitcast_ln148_18" [../src/hls/cnn.cpp:148]   --->   Operation 1313 'trunc' 'trunc_ln148_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1314 [1/1] (0.85ns)   --->   "%icmp_ln148_36 = icmp_ne  i8 %tmp_34, i8 255" [../src/hls/cnn.cpp:148]   --->   Operation 1314 'icmp' 'icmp_ln148_36' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1315 [1/1] (0.97ns)   --->   "%icmp_ln148_37 = icmp_eq  i23 %trunc_ln148_17, i23 0" [../src/hls/cnn.cpp:148]   --->   Operation 1315 'icmp' 'icmp_ln148_37' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_18)   --->   "%or_ln148_17 = or i1 %icmp_ln148_37, i1 %icmp_ln148_36" [../src/hls/cnn.cpp:148]   --->   Operation 1316 'or' 'or_ln148_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1317 [1/1] (0.85ns)   --->   "%icmp_ln148_38 = icmp_ne  i8 %tmp_35, i8 255" [../src/hls/cnn.cpp:148]   --->   Operation 1317 'icmp' 'icmp_ln148_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1318 [1/1] (0.97ns)   --->   "%icmp_ln148_39 = icmp_eq  i23 %trunc_ln148_18, i23 0" [../src/hls/cnn.cpp:148]   --->   Operation 1318 'icmp' 'icmp_ln148_39' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_18)   --->   "%or_ln148_18 = or i1 %icmp_ln148_39, i1 %icmp_ln148_38" [../src/hls/cnn.cpp:148]   --->   Operation 1319 'or' 'or_ln148_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node and_ln148_18)   --->   "%and_ln148_17 = and i1 %or_ln148_17, i1 %or_ln148_18" [../src/hls/cnn.cpp:148]   --->   Operation 1320 'and' 'and_ln148_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1321 [1/2] (3.34ns)   --->   "%tmp_36 = fcmp_ogt  i32 %phi_ln147_6, i32 %select_ln148_8" [../src/hls/cnn.cpp:148]   --->   Operation 1321 'fcmp' 'tmp_36' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1322 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln148_18 = and i1 %and_ln148_17, i1 %tmp_36" [../src/hls/cnn.cpp:148]   --->   Operation 1322 'and' 'and_ln148_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1323 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln148_9 = select i1 %and_ln148_18, i32 %phi_ln147_6, i32 %select_ln148_8" [../src/hls/cnn.cpp:148]   --->   Operation 1323 'select' 'select_ln148_9' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1324 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln154 = mul i21 %zext_ln154_3, i21 1311" [../src/hls/cnn.cpp:154]   --->   Operation 1324 'mul' 'mul_ln154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %mul_ln154, i32 15, i32 20" [../src/hls/cnn.cpp:154]   --->   Operation 1325 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i10 %urem_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1326 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1327 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1327 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1328 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1328 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1329 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1329 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1330 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i32 %output_3, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1330 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1331 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i32 %output_4, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1331 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1332 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i32 %output_5, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1332 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1333 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i32 %output_6, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1333 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1334 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i32 %output_7, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1334 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1335 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i32 %output_8, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1335 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1336 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i32 %output_9, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1336 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1337 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i32 %output_10, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1337 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1338 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i32 %output_11, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1338 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1339 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i32 %output_12, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1339 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1340 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i32 %output_13, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1340 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1341 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i32 %output_14, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1341 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1342 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i32 %output_15, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1342 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1343 [1/1] (0.00ns)   --->   "%output_16_addr = getelementptr i32 %output_16, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1343 'getelementptr' 'output_16_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1344 [1/1] (0.00ns)   --->   "%output_17_addr = getelementptr i32 %output_17, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1344 'getelementptr' 'output_17_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1345 [1/1] (0.00ns)   --->   "%output_18_addr = getelementptr i32 %output_18, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1345 'getelementptr' 'output_18_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1346 [1/1] (0.00ns)   --->   "%output_19_addr = getelementptr i32 %output_19, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1346 'getelementptr' 'output_19_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1347 [1/1] (0.00ns)   --->   "%output_20_addr = getelementptr i32 %output_20, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1347 'getelementptr' 'output_20_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1348 [1/1] (0.00ns)   --->   "%output_21_addr = getelementptr i32 %output_21, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1348 'getelementptr' 'output_21_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1349 [1/1] (0.00ns)   --->   "%output_22_addr = getelementptr i32 %output_22, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1349 'getelementptr' 'output_22_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1350 [1/1] (0.00ns)   --->   "%output_23_addr = getelementptr i32 %output_23, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1350 'getelementptr' 'output_23_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1351 [1/1] (0.00ns)   --->   "%output_24_addr = getelementptr i32 %output_24, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1351 'getelementptr' 'output_24_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1352 [1/1] (0.00ns)   --->   "%output_25_addr = getelementptr i32 %output_25, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1352 'getelementptr' 'output_25_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1353 [1/1] (0.00ns)   --->   "%output_26_addr = getelementptr i32 %output_26, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1353 'getelementptr' 'output_26_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1354 [1/1] (0.00ns)   --->   "%output_27_addr = getelementptr i32 %output_27, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1354 'getelementptr' 'output_27_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1355 [1/1] (0.00ns)   --->   "%output_28_addr = getelementptr i32 %output_28, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1355 'getelementptr' 'output_28_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1356 [1/1] (0.00ns)   --->   "%output_29_addr = getelementptr i32 %output_29, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1356 'getelementptr' 'output_29_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1357 [1/1] (0.00ns)   --->   "%output_30_addr = getelementptr i32 %output_30, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1357 'getelementptr' 'output_30_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1358 [1/1] (0.00ns)   --->   "%output_31_addr = getelementptr i32 %output_31, i64 0, i64 %zext_ln154" [../src/hls/cnn.cpp:154]   --->   Operation 1358 'getelementptr' 'output_31_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1359 [1/1] (0.86ns)   --->   "%switch_ln154 = switch i6 %trunc_ln5, void %branch287, i6 0, void %branch256, i6 1, void %branch257, i6 2, void %branch258, i6 3, void %branch259, i6 4, void %branch260, i6 5, void %branch261, i6 6, void %branch262, i6 7, void %branch263, i6 8, void %branch264, i6 9, void %branch265, i6 10, void %branch266, i6 11, void %branch267, i6 12, void %branch268, i6 13, void %branch269, i6 14, void %branch270, i6 15, void %branch271, i6 16, void %branch272, i6 17, void %branch273, i6 18, void %branch274, i6 19, void %branch275, i6 20, void %branch276, i6 21, void %branch277, i6 22, void %branch278, i6 23, void %branch279, i6 24, void %branch280, i6 25, void %branch281, i6 26, void %branch282, i6 27, void %branch283, i6 28, void %branch284, i6 29, void %branch285, i6 30, void %branch286" [../src/hls/cnn.cpp:154]   --->   Operation 1359 'switch' 'switch_ln154' <Predicate = true> <Delay = 0.86>
ST_25 : Operation 1360 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_30_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1360 'store' 'store_ln154' <Predicate = (trunc_ln5 == 30)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1361 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1361 'br' 'br_ln154' <Predicate = (trunc_ln5 == 30)> <Delay = 0.00>
ST_25 : Operation 1362 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_29_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1362 'store' 'store_ln154' <Predicate = (trunc_ln5 == 29)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1363 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1363 'br' 'br_ln154' <Predicate = (trunc_ln5 == 29)> <Delay = 0.00>
ST_25 : Operation 1364 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_28_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1364 'store' 'store_ln154' <Predicate = (trunc_ln5 == 28)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1365 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1365 'br' 'br_ln154' <Predicate = (trunc_ln5 == 28)> <Delay = 0.00>
ST_25 : Operation 1366 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_27_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1366 'store' 'store_ln154' <Predicate = (trunc_ln5 == 27)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1367 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1367 'br' 'br_ln154' <Predicate = (trunc_ln5 == 27)> <Delay = 0.00>
ST_25 : Operation 1368 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_26_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1368 'store' 'store_ln154' <Predicate = (trunc_ln5 == 26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1369 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1369 'br' 'br_ln154' <Predicate = (trunc_ln5 == 26)> <Delay = 0.00>
ST_25 : Operation 1370 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_25_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1370 'store' 'store_ln154' <Predicate = (trunc_ln5 == 25)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1371 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1371 'br' 'br_ln154' <Predicate = (trunc_ln5 == 25)> <Delay = 0.00>
ST_25 : Operation 1372 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_24_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1372 'store' 'store_ln154' <Predicate = (trunc_ln5 == 24)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1373 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1373 'br' 'br_ln154' <Predicate = (trunc_ln5 == 24)> <Delay = 0.00>
ST_25 : Operation 1374 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_23_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1374 'store' 'store_ln154' <Predicate = (trunc_ln5 == 23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1375 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1375 'br' 'br_ln154' <Predicate = (trunc_ln5 == 23)> <Delay = 0.00>
ST_25 : Operation 1376 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_22_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1376 'store' 'store_ln154' <Predicate = (trunc_ln5 == 22)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1377 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1377 'br' 'br_ln154' <Predicate = (trunc_ln5 == 22)> <Delay = 0.00>
ST_25 : Operation 1378 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_21_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1378 'store' 'store_ln154' <Predicate = (trunc_ln5 == 21)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1379 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1379 'br' 'br_ln154' <Predicate = (trunc_ln5 == 21)> <Delay = 0.00>
ST_25 : Operation 1380 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_20_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1380 'store' 'store_ln154' <Predicate = (trunc_ln5 == 20)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1381 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1381 'br' 'br_ln154' <Predicate = (trunc_ln5 == 20)> <Delay = 0.00>
ST_25 : Operation 1382 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_19_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1382 'store' 'store_ln154' <Predicate = (trunc_ln5 == 19)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1383 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1383 'br' 'br_ln154' <Predicate = (trunc_ln5 == 19)> <Delay = 0.00>
ST_25 : Operation 1384 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_18_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1384 'store' 'store_ln154' <Predicate = (trunc_ln5 == 18)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1385 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1385 'br' 'br_ln154' <Predicate = (trunc_ln5 == 18)> <Delay = 0.00>
ST_25 : Operation 1386 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_17_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1386 'store' 'store_ln154' <Predicate = (trunc_ln5 == 17)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1387 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1387 'br' 'br_ln154' <Predicate = (trunc_ln5 == 17)> <Delay = 0.00>
ST_25 : Operation 1388 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_16_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1388 'store' 'store_ln154' <Predicate = (trunc_ln5 == 16)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1389 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1389 'br' 'br_ln154' <Predicate = (trunc_ln5 == 16)> <Delay = 0.00>
ST_25 : Operation 1390 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_15_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1390 'store' 'store_ln154' <Predicate = (trunc_ln5 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1391 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1391 'br' 'br_ln154' <Predicate = (trunc_ln5 == 15)> <Delay = 0.00>
ST_25 : Operation 1392 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_14_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1392 'store' 'store_ln154' <Predicate = (trunc_ln5 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1393 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1393 'br' 'br_ln154' <Predicate = (trunc_ln5 == 14)> <Delay = 0.00>
ST_25 : Operation 1394 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_13_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1394 'store' 'store_ln154' <Predicate = (trunc_ln5 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1395 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1395 'br' 'br_ln154' <Predicate = (trunc_ln5 == 13)> <Delay = 0.00>
ST_25 : Operation 1396 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_12_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1396 'store' 'store_ln154' <Predicate = (trunc_ln5 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1397 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1397 'br' 'br_ln154' <Predicate = (trunc_ln5 == 12)> <Delay = 0.00>
ST_25 : Operation 1398 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_11_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1398 'store' 'store_ln154' <Predicate = (trunc_ln5 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1399 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1399 'br' 'br_ln154' <Predicate = (trunc_ln5 == 11)> <Delay = 0.00>
ST_25 : Operation 1400 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_10_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1400 'store' 'store_ln154' <Predicate = (trunc_ln5 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1401 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1401 'br' 'br_ln154' <Predicate = (trunc_ln5 == 10)> <Delay = 0.00>
ST_25 : Operation 1402 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_9_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1402 'store' 'store_ln154' <Predicate = (trunc_ln5 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1403 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1403 'br' 'br_ln154' <Predicate = (trunc_ln5 == 9)> <Delay = 0.00>
ST_25 : Operation 1404 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_8_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1404 'store' 'store_ln154' <Predicate = (trunc_ln5 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1405 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1405 'br' 'br_ln154' <Predicate = (trunc_ln5 == 8)> <Delay = 0.00>
ST_25 : Operation 1406 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_7_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1406 'store' 'store_ln154' <Predicate = (trunc_ln5 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1407 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1407 'br' 'br_ln154' <Predicate = (trunc_ln5 == 7)> <Delay = 0.00>
ST_25 : Operation 1408 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_6_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1408 'store' 'store_ln154' <Predicate = (trunc_ln5 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1409 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1409 'br' 'br_ln154' <Predicate = (trunc_ln5 == 6)> <Delay = 0.00>
ST_25 : Operation 1410 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_5_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1410 'store' 'store_ln154' <Predicate = (trunc_ln5 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1411 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1411 'br' 'br_ln154' <Predicate = (trunc_ln5 == 5)> <Delay = 0.00>
ST_25 : Operation 1412 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_4_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1412 'store' 'store_ln154' <Predicate = (trunc_ln5 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1413 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1413 'br' 'br_ln154' <Predicate = (trunc_ln5 == 4)> <Delay = 0.00>
ST_25 : Operation 1414 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_3_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1414 'store' 'store_ln154' <Predicate = (trunc_ln5 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1415 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1415 'br' 'br_ln154' <Predicate = (trunc_ln5 == 3)> <Delay = 0.00>
ST_25 : Operation 1416 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_2_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1416 'store' 'store_ln154' <Predicate = (trunc_ln5 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1417 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1417 'br' 'br_ln154' <Predicate = (trunc_ln5 == 2)> <Delay = 0.00>
ST_25 : Operation 1418 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_1_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1418 'store' 'store_ln154' <Predicate = (trunc_ln5 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1419 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1419 'br' 'br_ln154' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_25 : Operation 1420 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_0_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1420 'store' 'store_ln154' <Predicate = (trunc_ln5 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1421 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1421 'br' 'br_ln154' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_25 : Operation 1422 [1/1] (0.79ns)   --->   "%store_ln154 = store i32 %select_ln148_9, i5 %output_31_addr" [../src/hls/cnn.cpp:154]   --->   Operation 1422 'store' 'store_ln154' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3 & trunc_ln5 != 4 & trunc_ln5 != 5 & trunc_ln5 != 6 & trunc_ln5 != 7 & trunc_ln5 != 8 & trunc_ln5 != 9 & trunc_ln5 != 10 & trunc_ln5 != 11 & trunc_ln5 != 12 & trunc_ln5 != 13 & trunc_ln5 != 14 & trunc_ln5 != 15 & trunc_ln5 != 16 & trunc_ln5 != 17 & trunc_ln5 != 18 & trunc_ln5 != 19 & trunc_ln5 != 20 & trunc_ln5 != 21 & trunc_ln5 != 22 & trunc_ln5 != 23 & trunc_ln5 != 24 & trunc_ln5 != 25 & trunc_ln5 != 26 & trunc_ln5 != 27 & trunc_ln5 != 28 & trunc_ln5 != 29 & trunc_ln5 != 30)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_25 : Operation 1423 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split4158650" [../src/hls/cnn.cpp:154]   --->   Operation 1423 'br' 'br_ln154' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1 & trunc_ln5 != 2 & trunc_ln5 != 3 & trunc_ln5 != 4 & trunc_ln5 != 5 & trunc_ln5 != 6 & trunc_ln5 != 7 & trunc_ln5 != 8 & trunc_ln5 != 9 & trunc_ln5 != 10 & trunc_ln5 != 11 & trunc_ln5 != 12 & trunc_ln5 != 13 & trunc_ln5 != 14 & trunc_ln5 != 15 & trunc_ln5 != 16 & trunc_ln5 != 17 & trunc_ln5 != 18 & trunc_ln5 != 19 & trunc_ln5 != 20 & trunc_ln5 != 21 & trunc_ln5 != 22 & trunc_ln5 != 23 & trunc_ln5 != 24 & trunc_ln5 != 25 & trunc_ln5 != 26 & trunc_ln5 != 27 & trunc_ln5 != 28 & trunc_ln5 != 29 & trunc_ln5 != 30)> <Delay = 0.00>

State 26 <SV = 3> <Delay = 0.00>
ST_26 : Operation 1424 [1/1] (0.00ns)   --->   "%ret_ln158 = ret" [../src/hls/cnn.cpp:158]   --->   Operation 1424 'ret' 'ret_ln158' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten59', ../src/hls/cnn.cpp:132) with incoming values : ('add_ln132', ../src/hls/cnn.cpp:132) [99]  (0.489 ns)

 <State 2>: 6.56ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:135) with incoming values : ('select_ln135_15', ../src/hls/cnn.cpp:135) [101]  (0 ns)
	'icmp' operation ('icmp_ln135', ../src/hls/cnn.cpp:135) [128]  (0.857 ns)
	'select' operation ('ii_mid211', ../src/hls/cnn.cpp:135) [129]  (0.45 ns)
	'add' operation ('add_ln135', ../src/hls/cnn.cpp:135) [152]  (0.868 ns)
	'add' operation ('tmp_mid1', ../src/hls/cnn.cpp:135) [160]  (0.746 ns)
	'add' operation ('mul2212_mid1', ../src/hls/cnn.cpp:135) [162]  (0.878 ns)
	'select' operation ('select_ln135_11', ../src/hls/cnn.cpp:135) [164]  (0.48 ns)
	'add' operation ('add_ln154', ../src/hls/cnn.cpp:154) [1299]  (0.934 ns)
	'urem' operation ('urem_ln154', ../src/hls/cnn.cpp:154) [1303]  (1.34 ns)

 <State 3>: 6.14ns
The critical path consists of the following:
	'or' operation ('empty_52', ../src/hls/cnn.cpp:132) [110]  (0 ns)
	'mul' operation ('empty_53', ../src/hls/cnn.cpp:132) [112]  (1.36 ns)
	'add' operation ('add_ln147_12', ../src/hls/cnn.cpp:147) [121]  (0.907 ns)
	'select' operation ('shl_ln147_4_mid250_v_v', ../src/hls/cnn.cpp:135) [146]  (0 ns)
	'select' operation ('select_ln135_13', ../src/hls/cnn.cpp:135) [171]  (0.445 ns)
	'add' operation ('add_ln135_4', ../src/hls/cnn.cpp:135) [173]  (0.907 ns)
	'add' operation ('add_ln147_17', ../src/hls/cnn.cpp:147) [1018]  (0.975 ns)
	'urem' operation ('urem_ln147_9', ../src/hls/cnn.cpp:147) [1022]  (1.55 ns)

 <State 4>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 5>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 6>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 7>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 8>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 9>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 10>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_9', ../src/hls/cnn.cpp:147) [1022]  (1.55 ns)

 <State 11>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 12>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 13>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 14>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 15>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 16>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln147_8', ../src/hls/cnn.cpp:147) [741]  (1.55 ns)

 <State 17>: 2.83ns
The critical path consists of the following:
	'urem' operation ('urem_ln147', ../src/hls/cnn.cpp:147) [186]  (1.48 ns)
	'getelementptr' operation ('input_4_addr', ../src/hls/cnn.cpp:147) [192]  (0 ns)
	'load' operation ('input_4_load', ../src/hls/cnn.cpp:147) on array 'input_4' [428]  (1.35 ns)

 <State 18>: 5.68ns
The critical path consists of the following:
	'load' operation ('input_62_load', ../src/hls/cnn.cpp:147) on array 'input_62' [254]  (1.35 ns)
	multiplexor before 'phi' operation ('phi_ln147', ../src/hls/cnn.cpp:147) with incoming values : ('input_62_load', ../src/hls/cnn.cpp:147) ('input_61_load', ../src/hls/cnn.cpp:147) ('input_60_load', ../src/hls/cnn.cpp:147) ('input_59_load', ../src/hls/cnn.cpp:147) ('input_58_load', ../src/hls/cnn.cpp:147) ('input_57_load', ../src/hls/cnn.cpp:147) ('input_56_load', ../src/hls/cnn.cpp:147) ('input_55_load', ../src/hls/cnn.cpp:147) ('input_54_load', ../src/hls/cnn.cpp:147) ('input_53_load', ../src/hls/cnn.cpp:147) ('input_52_load', ../src/hls/cnn.cpp:147) ('input_51_load', ../src/hls/cnn.cpp:147) ('input_50_load', ../src/hls/cnn.cpp:147) ('input_49_load', ../src/hls/cnn.cpp:147) ('input_48_load', ../src/hls/cnn.cpp:147) ('input_47_load', ../src/hls/cnn.cpp:147) ('input_46_load', ../src/hls/cnn.cpp:147) ('input_45_load', ../src/hls/cnn.cpp:147) ('input_44_load', ../src/hls/cnn.cpp:147) ('input_43_load', ../src/hls/cnn.cpp:147) ('input_42_load', ../src/hls/cnn.cpp:147) ('input_41_load', ../src/hls/cnn.cpp:147) ('input_40_load', ../src/hls/cnn.cpp:147) ('input_39_load', ../src/hls/cnn.cpp:147) ('input_38_load', ../src/hls/cnn.cpp:147) ('input_37_load', ../src/hls/cnn.cpp:147) ('input_36_load', ../src/hls/cnn.cpp:147) ('input_35_load', ../src/hls/cnn.cpp:147) ('input_34_load', ../src/hls/cnn.cpp:147) ('input_33_load', ../src/hls/cnn.cpp:147) ('input_32_load', ../src/hls/cnn.cpp:147) ('input_31_load', ../src/hls/cnn.cpp:147) ('input_30_load', ../src/hls/cnn.cpp:147) ('input_29_load', ../src/hls/cnn.cpp:147) ('input_28_load', ../src/hls/cnn.cpp:147) ('input_27_load', ../src/hls/cnn.cpp:147) ('input_26_load', ../src/hls/cnn.cpp:147) ('input_25_load', ../src/hls/cnn.cpp:147) ('input_24_load', ../src/hls/cnn.cpp:147) ('input_23_load', ../src/hls/cnn.cpp:147) ('input_22_load', ../src/hls/cnn.cpp:147) ('input_21_load', ../src/hls/cnn.cpp:147) ('input_20_load', ../src/hls/cnn.cpp:147) ('input_19_load', ../src/hls/cnn.cpp:147) ('input_18_load', ../src/hls/cnn.cpp:147) ('input_17_load', ../src/hls/cnn.cpp:147) ('input_16_load', ../src/hls/cnn.cpp:147) ('input_15_load', ../src/hls/cnn.cpp:147) ('input_14_load', ../src/hls/cnn.cpp:147) ('input_13_load', ../src/hls/cnn.cpp:147) ('input_12_load', ../src/hls/cnn.cpp:147) ('input_11_load', ../src/hls/cnn.cpp:147) ('input_10_load', ../src/hls/cnn.cpp:147) ('input_9_load', ../src/hls/cnn.cpp:147) ('input_8_load', ../src/hls/cnn.cpp:147) ('input_7_load', ../src/hls/cnn.cpp:147) ('input_6_load', ../src/hls/cnn.cpp:147) ('input_5_load', ../src/hls/cnn.cpp:147) ('input_4_load', ../src/hls/cnn.cpp:147) ('input_3_load', ../src/hls/cnn.cpp:147) ('input_2_load', ../src/hls/cnn.cpp:147) ('input_1_load', ../src/hls/cnn.cpp:147) ('input_0_load', ../src/hls/cnn.cpp:147) ('input_63_load', ../src/hls/cnn.cpp:147) [446]  (0.978 ns)
	'phi' operation ('phi_ln147', ../src/hls/cnn.cpp:147) with incoming values : ('input_62_load', ../src/hls/cnn.cpp:147) ('input_61_load', ../src/hls/cnn.cpp:147) ('input_60_load', ../src/hls/cnn.cpp:147) ('input_59_load', ../src/hls/cnn.cpp:147) ('input_58_load', ../src/hls/cnn.cpp:147) ('input_57_load', ../src/hls/cnn.cpp:147) ('input_56_load', ../src/hls/cnn.cpp:147) ('input_55_load', ../src/hls/cnn.cpp:147) ('input_54_load', ../src/hls/cnn.cpp:147) ('input_53_load', ../src/hls/cnn.cpp:147) ('input_52_load', ../src/hls/cnn.cpp:147) ('input_51_load', ../src/hls/cnn.cpp:147) ('input_50_load', ../src/hls/cnn.cpp:147) ('input_49_load', ../src/hls/cnn.cpp:147) ('input_48_load', ../src/hls/cnn.cpp:147) ('input_47_load', ../src/hls/cnn.cpp:147) ('input_46_load', ../src/hls/cnn.cpp:147) ('input_45_load', ../src/hls/cnn.cpp:147) ('input_44_load', ../src/hls/cnn.cpp:147) ('input_43_load', ../src/hls/cnn.cpp:147) ('input_42_load', ../src/hls/cnn.cpp:147) ('input_41_load', ../src/hls/cnn.cpp:147) ('input_40_load', ../src/hls/cnn.cpp:147) ('input_39_load', ../src/hls/cnn.cpp:147) ('input_38_load', ../src/hls/cnn.cpp:147) ('input_37_load', ../src/hls/cnn.cpp:147) ('input_36_load', ../src/hls/cnn.cpp:147) ('input_35_load', ../src/hls/cnn.cpp:147) ('input_34_load', ../src/hls/cnn.cpp:147) ('input_33_load', ../src/hls/cnn.cpp:147) ('input_32_load', ../src/hls/cnn.cpp:147) ('input_31_load', ../src/hls/cnn.cpp:147) ('input_30_load', ../src/hls/cnn.cpp:147) ('input_29_load', ../src/hls/cnn.cpp:147) ('input_28_load', ../src/hls/cnn.cpp:147) ('input_27_load', ../src/hls/cnn.cpp:147) ('input_26_load', ../src/hls/cnn.cpp:147) ('input_25_load', ../src/hls/cnn.cpp:147) ('input_24_load', ../src/hls/cnn.cpp:147) ('input_23_load', ../src/hls/cnn.cpp:147) ('input_22_load', ../src/hls/cnn.cpp:147) ('input_21_load', ../src/hls/cnn.cpp:147) ('input_20_load', ../src/hls/cnn.cpp:147) ('input_19_load', ../src/hls/cnn.cpp:147) ('input_18_load', ../src/hls/cnn.cpp:147) ('input_17_load', ../src/hls/cnn.cpp:147) ('input_16_load', ../src/hls/cnn.cpp:147) ('input_15_load', ../src/hls/cnn.cpp:147) ('input_14_load', ../src/hls/cnn.cpp:147) ('input_13_load', ../src/hls/cnn.cpp:147) ('input_12_load', ../src/hls/cnn.cpp:147) ('input_11_load', ../src/hls/cnn.cpp:147) ('input_10_load', ../src/hls/cnn.cpp:147) ('input_9_load', ../src/hls/cnn.cpp:147) ('input_8_load', ../src/hls/cnn.cpp:147) ('input_7_load', ../src/hls/cnn.cpp:147) ('input_6_load', ../src/hls/cnn.cpp:147) ('input_5_load', ../src/hls/cnn.cpp:147) ('input_4_load', ../src/hls/cnn.cpp:147) ('input_3_load', ../src/hls/cnn.cpp:147) ('input_2_load', ../src/hls/cnn.cpp:147) ('input_1_load', ../src/hls/cnn.cpp:147) ('input_0_load', ../src/hls/cnn.cpp:147) ('input_63_load', ../src/hls/cnn.cpp:147) [446]  (0 ns)
	'fcmp' operation ('tmp_27', ../src/hls/cnn.cpp:148) [453]  (3.35 ns)

 <State 19>: 7.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', ../src/hls/cnn.cpp:148) [453]  (3.35 ns)
	'and' operation ('and_ln148', ../src/hls/cnn.cpp:148) [454]  (0 ns)
	'select' operation ('select_ln148', ../src/hls/cnn.cpp:148) [455]  (0.525 ns)
	'fcmp' operation ('tmp_30', ../src/hls/cnn.cpp:148) [734]  (3.35 ns)

 <State 20>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_30', ../src/hls/cnn.cpp:148) [734]  (3.35 ns)
	'and' operation ('and_ln148_14', ../src/hls/cnn.cpp:148) [735]  (0.331 ns)
	'select' operation ('select_ln148_7', ../src/hls/cnn.cpp:148) [736]  (0.525 ns)

 <State 21>: 5.68ns
The critical path consists of the following:
	'load' operation ('input_62_load_5', ../src/hls/cnn.cpp:147) on array 'input_62' [809]  (1.35 ns)
	multiplexor before 'phi' operation ('phi_ln147_5', ../src/hls/cnn.cpp:147) with incoming values : ('input_62_load_5', ../src/hls/cnn.cpp:147) ('input_61_load_5', ../src/hls/cnn.cpp:147) ('input_60_load_5', ../src/hls/cnn.cpp:147) ('input_59_load_5', ../src/hls/cnn.cpp:147) ('input_58_load_5', ../src/hls/cnn.cpp:147) ('input_57_load_5', ../src/hls/cnn.cpp:147) ('input_56_load_5', ../src/hls/cnn.cpp:147) ('input_55_load_5', ../src/hls/cnn.cpp:147) ('input_54_load_5', ../src/hls/cnn.cpp:147) ('input_53_load_5', ../src/hls/cnn.cpp:147) ('input_52_load_5', ../src/hls/cnn.cpp:147) ('input_51_load_5', ../src/hls/cnn.cpp:147) ('input_50_load_5', ../src/hls/cnn.cpp:147) ('input_49_load_5', ../src/hls/cnn.cpp:147) ('input_48_load_5', ../src/hls/cnn.cpp:147) ('input_47_load_5', ../src/hls/cnn.cpp:147) ('input_46_load_5', ../src/hls/cnn.cpp:147) ('input_45_load_5', ../src/hls/cnn.cpp:147) ('input_44_load_5', ../src/hls/cnn.cpp:147) ('input_43_load_5', ../src/hls/cnn.cpp:147) ('input_42_load_5', ../src/hls/cnn.cpp:147) ('input_41_load_5', ../src/hls/cnn.cpp:147) ('input_40_load_5', ../src/hls/cnn.cpp:147) ('input_39_load_5', ../src/hls/cnn.cpp:147) ('input_38_load_5', ../src/hls/cnn.cpp:147) ('input_37_load_5', ../src/hls/cnn.cpp:147) ('input_36_load_5', ../src/hls/cnn.cpp:147) ('input_35_load_5', ../src/hls/cnn.cpp:147) ('input_34_load_5', ../src/hls/cnn.cpp:147) ('input_33_load_5', ../src/hls/cnn.cpp:147) ('input_32_load_5', ../src/hls/cnn.cpp:147) ('input_31_load_5', ../src/hls/cnn.cpp:147) ('input_30_load_5', ../src/hls/cnn.cpp:147) ('input_29_load_5', ../src/hls/cnn.cpp:147) ('input_28_load_5', ../src/hls/cnn.cpp:147) ('input_27_load_5', ../src/hls/cnn.cpp:147) ('input_26_load_5', ../src/hls/cnn.cpp:147) ('input_25_load_5', ../src/hls/cnn.cpp:147) ('input_24_load_5', ../src/hls/cnn.cpp:147) ('input_23_load_5', ../src/hls/cnn.cpp:147) ('input_22_load_5', ../src/hls/cnn.cpp:147) ('input_21_load_5', ../src/hls/cnn.cpp:147) ('input_20_load_5', ../src/hls/cnn.cpp:147) ('input_19_load_5', ../src/hls/cnn.cpp:147) ('input_18_load_5', ../src/hls/cnn.cpp:147) ('input_17_load_5', ../src/hls/cnn.cpp:147) ('input_16_load_5', ../src/hls/cnn.cpp:147) ('input_15_load_5', ../src/hls/cnn.cpp:147) ('input_14_load_5', ../src/hls/cnn.cpp:147) ('input_13_load_5', ../src/hls/cnn.cpp:147) ('input_12_load_5', ../src/hls/cnn.cpp:147) ('input_11_load_5', ../src/hls/cnn.cpp:147) ('input_10_load_5', ../src/hls/cnn.cpp:147) ('input_9_load_5', ../src/hls/cnn.cpp:147) ('input_8_load_5', ../src/hls/cnn.cpp:147) ('input_7_load_5', ../src/hls/cnn.cpp:147) ('input_6_load_5', ../src/hls/cnn.cpp:147) ('input_5_load_5', ../src/hls/cnn.cpp:147) ('input_4_load_5', ../src/hls/cnn.cpp:147) ('input_3_load_5', ../src/hls/cnn.cpp:147) ('input_2_load_5', ../src/hls/cnn.cpp:147) ('input_1_load_5', ../src/hls/cnn.cpp:147) ('input_0_load_5', ../src/hls/cnn.cpp:147) ('input_63_load_5', ../src/hls/cnn.cpp:147) [1001]  (0.978 ns)
	'phi' operation ('phi_ln147_5', ../src/hls/cnn.cpp:147) with incoming values : ('input_62_load_5', ../src/hls/cnn.cpp:147) ('input_61_load_5', ../src/hls/cnn.cpp:147) ('input_60_load_5', ../src/hls/cnn.cpp:147) ('input_59_load_5', ../src/hls/cnn.cpp:147) ('input_58_load_5', ../src/hls/cnn.cpp:147) ('input_57_load_5', ../src/hls/cnn.cpp:147) ('input_56_load_5', ../src/hls/cnn.cpp:147) ('input_55_load_5', ../src/hls/cnn.cpp:147) ('input_54_load_5', ../src/hls/cnn.cpp:147) ('input_53_load_5', ../src/hls/cnn.cpp:147) ('input_52_load_5', ../src/hls/cnn.cpp:147) ('input_51_load_5', ../src/hls/cnn.cpp:147) ('input_50_load_5', ../src/hls/cnn.cpp:147) ('input_49_load_5', ../src/hls/cnn.cpp:147) ('input_48_load_5', ../src/hls/cnn.cpp:147) ('input_47_load_5', ../src/hls/cnn.cpp:147) ('input_46_load_5', ../src/hls/cnn.cpp:147) ('input_45_load_5', ../src/hls/cnn.cpp:147) ('input_44_load_5', ../src/hls/cnn.cpp:147) ('input_43_load_5', ../src/hls/cnn.cpp:147) ('input_42_load_5', ../src/hls/cnn.cpp:147) ('input_41_load_5', ../src/hls/cnn.cpp:147) ('input_40_load_5', ../src/hls/cnn.cpp:147) ('input_39_load_5', ../src/hls/cnn.cpp:147) ('input_38_load_5', ../src/hls/cnn.cpp:147) ('input_37_load_5', ../src/hls/cnn.cpp:147) ('input_36_load_5', ../src/hls/cnn.cpp:147) ('input_35_load_5', ../src/hls/cnn.cpp:147) ('input_34_load_5', ../src/hls/cnn.cpp:147) ('input_33_load_5', ../src/hls/cnn.cpp:147) ('input_32_load_5', ../src/hls/cnn.cpp:147) ('input_31_load_5', ../src/hls/cnn.cpp:147) ('input_30_load_5', ../src/hls/cnn.cpp:147) ('input_29_load_5', ../src/hls/cnn.cpp:147) ('input_28_load_5', ../src/hls/cnn.cpp:147) ('input_27_load_5', ../src/hls/cnn.cpp:147) ('input_26_load_5', ../src/hls/cnn.cpp:147) ('input_25_load_5', ../src/hls/cnn.cpp:147) ('input_24_load_5', ../src/hls/cnn.cpp:147) ('input_23_load_5', ../src/hls/cnn.cpp:147) ('input_22_load_5', ../src/hls/cnn.cpp:147) ('input_21_load_5', ../src/hls/cnn.cpp:147) ('input_20_load_5', ../src/hls/cnn.cpp:147) ('input_19_load_5', ../src/hls/cnn.cpp:147) ('input_18_load_5', ../src/hls/cnn.cpp:147) ('input_17_load_5', ../src/hls/cnn.cpp:147) ('input_16_load_5', ../src/hls/cnn.cpp:147) ('input_15_load_5', ../src/hls/cnn.cpp:147) ('input_14_load_5', ../src/hls/cnn.cpp:147) ('input_13_load_5', ../src/hls/cnn.cpp:147) ('input_12_load_5', ../src/hls/cnn.cpp:147) ('input_11_load_5', ../src/hls/cnn.cpp:147) ('input_10_load_5', ../src/hls/cnn.cpp:147) ('input_9_load_5', ../src/hls/cnn.cpp:147) ('input_8_load_5', ../src/hls/cnn.cpp:147) ('input_7_load_5', ../src/hls/cnn.cpp:147) ('input_6_load_5', ../src/hls/cnn.cpp:147) ('input_5_load_5', ../src/hls/cnn.cpp:147) ('input_4_load_5', ../src/hls/cnn.cpp:147) ('input_3_load_5', ../src/hls/cnn.cpp:147) ('input_2_load_5', ../src/hls/cnn.cpp:147) ('input_1_load_5', ../src/hls/cnn.cpp:147) ('input_0_load_5', ../src/hls/cnn.cpp:147) ('input_63_load_5', ../src/hls/cnn.cpp:147) [1001]  (0 ns)
	'fcmp' operation ('tmp_33', ../src/hls/cnn.cpp:148) [1015]  (3.35 ns)

 <State 22>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_33', ../src/hls/cnn.cpp:148) [1015]  (3.35 ns)
	'and' operation ('and_ln148_16', ../src/hls/cnn.cpp:148) [1016]  (0.331 ns)
	'select' operation ('select_ln148_8', ../src/hls/cnn.cpp:148) [1017]  (0.525 ns)

 <State 23>: 1.35ns
The critical path consists of the following:
	'load' operation ('input_53_load_6', ../src/hls/cnn.cpp:147) on array 'input_53' [1117]  (1.35 ns)

 <State 24>: 3.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln147_6', ../src/hls/cnn.cpp:147) with incoming values : ('input_62_load_6', ../src/hls/cnn.cpp:147) ('input_61_load_6', ../src/hls/cnn.cpp:147) ('input_60_load_6', ../src/hls/cnn.cpp:147) ('input_59_load_6', ../src/hls/cnn.cpp:147) ('input_58_load_6', ../src/hls/cnn.cpp:147) ('input_57_load_6', ../src/hls/cnn.cpp:147) ('input_56_load_6', ../src/hls/cnn.cpp:147) ('input_55_load_6', ../src/hls/cnn.cpp:147) ('input_54_load_6', ../src/hls/cnn.cpp:147) ('input_53_load_6', ../src/hls/cnn.cpp:147) ('input_52_load_6', ../src/hls/cnn.cpp:147) ('input_51_load_6', ../src/hls/cnn.cpp:147) ('input_50_load_6', ../src/hls/cnn.cpp:147) ('input_49_load_6', ../src/hls/cnn.cpp:147) ('input_48_load_6', ../src/hls/cnn.cpp:147) ('input_47_load_6', ../src/hls/cnn.cpp:147) ('input_46_load_6', ../src/hls/cnn.cpp:147) ('input_45_load_6', ../src/hls/cnn.cpp:147) ('input_44_load_6', ../src/hls/cnn.cpp:147) ('input_43_load_6', ../src/hls/cnn.cpp:147) ('input_42_load_6', ../src/hls/cnn.cpp:147) ('input_41_load_6', ../src/hls/cnn.cpp:147) ('input_40_load_6', ../src/hls/cnn.cpp:147) ('input_39_load_6', ../src/hls/cnn.cpp:147) ('input_38_load_6', ../src/hls/cnn.cpp:147) ('input_37_load_6', ../src/hls/cnn.cpp:147) ('input_36_load_6', ../src/hls/cnn.cpp:147) ('input_35_load_6', ../src/hls/cnn.cpp:147) ('input_34_load_6', ../src/hls/cnn.cpp:147) ('input_33_load_6', ../src/hls/cnn.cpp:147) ('input_32_load_6', ../src/hls/cnn.cpp:147) ('input_31_load_6', ../src/hls/cnn.cpp:147) ('input_30_load_6', ../src/hls/cnn.cpp:147) ('input_29_load_6', ../src/hls/cnn.cpp:147) ('input_28_load_6', ../src/hls/cnn.cpp:147) ('input_27_load_6', ../src/hls/cnn.cpp:147) ('input_26_load_6', ../src/hls/cnn.cpp:147) ('input_25_load_6', ../src/hls/cnn.cpp:147) ('input_24_load_6', ../src/hls/cnn.cpp:147) ('input_23_load_6', ../src/hls/cnn.cpp:147) ('input_22_load_6', ../src/hls/cnn.cpp:147) ('input_21_load_6', ../src/hls/cnn.cpp:147) ('input_20_load_6', ../src/hls/cnn.cpp:147) ('input_19_load_6', ../src/hls/cnn.cpp:147) ('input_18_load_6', ../src/hls/cnn.cpp:147) ('input_17_load_6', ../src/hls/cnn.cpp:147) ('input_16_load_6', ../src/hls/cnn.cpp:147) ('input_15_load_6', ../src/hls/cnn.cpp:147) ('input_14_load_6', ../src/hls/cnn.cpp:147) ('input_13_load_6', ../src/hls/cnn.cpp:147) ('input_12_load_6', ../src/hls/cnn.cpp:147) ('input_11_load_6', ../src/hls/cnn.cpp:147) ('input_10_load_6', ../src/hls/cnn.cpp:147) ('input_9_load_6', ../src/hls/cnn.cpp:147) ('input_8_load_6', ../src/hls/cnn.cpp:147) ('input_7_load_6', ../src/hls/cnn.cpp:147) ('input_6_load_6', ../src/hls/cnn.cpp:147) ('input_5_load_6', ../src/hls/cnn.cpp:147) ('input_4_load_6', ../src/hls/cnn.cpp:147) ('input_3_load_6', ../src/hls/cnn.cpp:147) ('input_2_load_6', ../src/hls/cnn.cpp:147) ('input_1_load_6', ../src/hls/cnn.cpp:147) ('input_0_load_6', ../src/hls/cnn.cpp:147) ('input_63_load_6', ../src/hls/cnn.cpp:147) [1282]  (0 ns)
	'fcmp' operation ('tmp_36', ../src/hls/cnn.cpp:148) [1296]  (3.35 ns)

 <State 25>: 4.99ns
The critical path consists of the following:
	'fcmp' operation ('tmp_36', ../src/hls/cnn.cpp:148) [1296]  (3.35 ns)
	'and' operation ('and_ln148_18', ../src/hls/cnn.cpp:148) [1297]  (0.331 ns)
	'select' operation ('select_ln148_9', ../src/hls/cnn.cpp:148) [1298]  (0.525 ns)
	'store' operation ('store_ln154', ../src/hls/cnn.cpp:154) of variable 'select_ln148_9', ../src/hls/cnn.cpp:148 on array 'output_30' [1339]  (0.79 ns)

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
