-- Project:   C:\Users\jonathan\Documents\PRJ4\Software\RollingGoalPSoC\Rolling_Goal\RollingGoal.cydsn\RollingGoal.cyprj
-- Generated: 02/26/2016 19:45:36
-- PSoC Creator  3.3 CP1

ENTITY RollingGoal IS
    PORT(
        PWM_belastning(0)_PAD : OUT std_ulogic;
        RPM(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END RollingGoal;

ARCHITECTURE __DEFAULT__ OF RollingGoal IS
    SIGNAL A_generator(0)__PA : bit;
    SIGNAL A_motor(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Dedicated_Output__PA : bit;
    SIGNAL Moment(0)__PA : bit;
    SIGNAL Net_10 : bit;
    ATTRIBUTE udbclken_assigned OF Net_10 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_10 : SIGNAL IS true;
    SIGNAL Net_10305 : bit;
    SIGNAL Net_10774 : bit;
    SIGNAL Net_10833 : bit;
    ATTRIBUTE global_signal OF Net_10833 : SIGNAL IS true;
    SIGNAL Net_10833_local : bit;
    SIGNAL Net_10858 : bit;
    ATTRIBUTE udbclken_assigned OF Net_10858 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_10858 : SIGNAL IS true;
    SIGNAL Net_10858_local : bit;
    SIGNAL Net_10_local : bit;
    SIGNAL Net_1240 : bit;
    SIGNAL Net_1241 : bit;
    SIGNAL Net_1367 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1367 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1367 : SIGNAL IS true;
    SIGNAL Net_1367_local : bit;
    SIGNAL Net_1495 : bit;
    ATTRIBUTE placement_force OF Net_1495 : SIGNAL IS "U(2,5,B)2";
    SIGNAL Net_1689 : bit;
    ATTRIBUTE placement_force OF Net_1689 : SIGNAL IS "U(3,5,B)1";
    SIGNAL Net_6060 : bit;
    SIGNAL Net_9122 : bit;
    ATTRIBUTE placement_force OF Net_9122 : SIGNAL IS "U(2,3,B)0";
    SIGNAL Net_9135 : bit;
    SIGNAL Net_9260 : bit;
    SIGNAL Net_9965 : bit;
    ATTRIBUTE global_signal OF Net_9965 : SIGNAL IS true;
    SIGNAL Net_9965_local : bit;
    SIGNAL Net_9966 : bit;
    SIGNAL PWM_belastning(0)__PA : bit;
    SIGNAL RPM(0)__PA : bit;
    SIGNAL V_motor(0)__PA : bit;
    SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_1:Net_252\ : bit;
    SIGNAL \ADC_SAR_1:Net_376\ : bit;
    ATTRIBUTE global_signal OF \ADC_SAR_1:Net_376\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_1:Net_376_local\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : SIGNAL IS "U(1,3,B)0";
    ATTRIBUTE soft OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : SIGNAL IS 1;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : SIGNAL IS "U(0,5,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \ADC_SAR_Seq_1:Net_3698\ : bit;
    SIGNAL \ADC_SAR_Seq_1:Net_3830\ : bit;
    SIGNAL \ADC_SAR_Seq_1:Net_3935\ : bit;
    SIGNAL \\\ADC_SAR_Seq_1:SAR:Bypass(0)\\__PA\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_252\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:enable\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \ADC_SAR_Seq_1:ch_addr_0\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_1\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_2\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_3\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_4\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_5\ : bit;
    SIGNAL \ADC_SAR_Seq_1:clock\ : bit;
    ATTRIBUTE udbclken_assigned OF \ADC_SAR_Seq_1:clock\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \ADC_SAR_Seq_1:clock\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_Seq_1:clock_local\ : bit;
    SIGNAL \ADC_SAR_Seq_1:nrq\ : bit;
    SIGNAL \Control_Reg_1:control_1\ : bit;
    SIGNAL \Control_Reg_1:control_2\ : bit;
    SIGNAL \Control_Reg_1:control_3\ : bit;
    SIGNAL \Control_Reg_1:control_4\ : bit;
    SIGNAL \Control_Reg_1:control_5\ : bit;
    SIGNAL \Control_Reg_1:control_6\ : bit;
    SIGNAL \Control_Reg_1:control_7\ : bit;
    SIGNAL \Counter_1:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_1:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:count_enable\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \Counter_1:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \Counter_1:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \Counter_1:CounterUDB:per_equal\ : bit;
    SIGNAL \Counter_1:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:prevCompare\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:status_0\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \Counter_1:CounterUDB:status_1\ : bit;
    SIGNAL \Counter_1:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:status_2\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \Counter_1:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_1:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_2:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_2:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:count_enable\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \Counter_2:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \Counter_2:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \Counter_2:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:prevCompare\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \Counter_2:CounterUDB:reload\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:status_0\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \Counter_2:CounterUDB:status_1\ : bit;
    SIGNAL \Counter_2:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:status_2\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \Counter_2:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_2:CounterUDB:status_6\ : bit;
    SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:status_0\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \PWM_1:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:status_2\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
    SIGNAL \Timer_1:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(2,4,A)0";
    ATTRIBUTE soft OF \Timer_1:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \Timer_1:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:capt_int_temp\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \Timer_1:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:capture_last\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \Timer_1:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_1:TimerUDB:int_capt_count_0\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:int_capt_count_0\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \Timer_1:TimerUDB:int_capt_count_1\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:int_capt_count_1\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \Timer_1:TimerUDB:per_zero\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:status_tc\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \\\USBUART_1:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART_1:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART_1:Net_1010\ : bit;
    SIGNAL \USBUART_1:Net_79\ : bit;
    SIGNAL \USBUART_1:Net_81\ : bit;
    SIGNAL \USBUART_1:Net_824\ : bit;
    SIGNAL \USBUART_1:Net_95\ : bit;
    SIGNAL \USBUART_1:dma_req_0\ : bit;
    SIGNAL \USBUART_1:dma_req_1\ : bit;
    SIGNAL \USBUART_1:dma_req_2\ : bit;
    SIGNAL \USBUART_1:dma_req_3\ : bit;
    SIGNAL \USBUART_1:dma_req_4\ : bit;
    SIGNAL \USBUART_1:dma_req_5\ : bit;
    SIGNAL \USBUART_1:dma_req_6\ : bit;
    SIGNAL \USBUART_1:dma_req_7\ : bit;
    SIGNAL \USBUART_1:ept_int_0\ : bit;
    SIGNAL \USBUART_1:ept_int_1\ : bit;
    SIGNAL \USBUART_1:ept_int_2\ : bit;
    SIGNAL \USBUART_1:ept_int_3\ : bit;
    SIGNAL \USBUART_1:ept_int_4\ : bit;
    SIGNAL \USBUART_1:ept_int_5\ : bit;
    SIGNAL \USBUART_1:ept_int_6\ : bit;
    SIGNAL \USBUART_1:ept_int_7\ : bit;
    SIGNAL \USBUART_1:ept_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,3,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cy_srff_1 : bit;
    ATTRIBUTE placement_force OF cy_srff_1 : SIGNAL IS "U(3,5,B)2";
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF \USBUART_1:Dm(0)\ : LABEL IS "iocell1";
    ATTRIBUTE Location OF \USBUART_1:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART_1:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART_1:Dp(0)\ : LABEL IS "iocell2";
    ATTRIBUTE Location OF \USBUART_1:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:SAR:Bypass(0)\ : LABEL IS "iocell3";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:SAR:Bypass(0)\ : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF V_motor(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF V_motor(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF A_motor(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF A_motor(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Moment(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Moment(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF A_generator(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF A_generator(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF PWM_belastning(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF PWM_belastning(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF RPM(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF RPM(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:status_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_1689 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_1689 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:capt_fifo_load\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:status_tc\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:status_tc\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:status_0\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:status_2\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:status_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:count_enable\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:count_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:status_0\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:status_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:status_2\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:count_enable\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:count_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \USBUART_1:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART_1:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART_1:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART_1:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USBUART_1:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \USBUART_1:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART_1:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART_1:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \USBUART_1:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:SAR:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:TempBuf\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:TempBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:FinalBuf\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:FinalBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:Sync:genblk1[0]:INST\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \Comp_1:ctComp\ : LABEL IS "F(Comparator,2)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE lib_model OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF \ADC_SAR_1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \ADC_SAR_1:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE Location OF isr_1 : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \Opamp_1:ABuf\ : LABEL IS "F(OpAmp,3)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sC32:counterdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sC32:counterdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sC32:counterdp:u2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sC32:counterdp:u3\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF isr_2 : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE lib_model OF \Status_Reg_1:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \Status_Reg_1:sts:sts_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF isr_3 : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF isr_4 : LABEL IS "[IntrContainer=(0)][IntrId=(8)]";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:sC32:counterdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:sC32:counterdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:sC32:counterdp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:sC32:counterdp:u3\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_9122 : LABEL IS "macrocell85";
    ATTRIBUTE Location OF Net_9122 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:runmode_enable\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:runmode_enable\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Dedicated_Output : LABEL IS "iocell10";
    ATTRIBUTE Location OF Dedicated_Output : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:prevCompare1\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:prevCompare1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:status_0\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:status_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_1495 : LABEL IS "macrocell91";
    ATTRIBUTE Location OF Net_1495 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF cy_srff_1 : LABEL IS "macrocell92";
    ATTRIBUTE Location OF cy_srff_1 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:capture_last\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:capture_last\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:int_capt_count_1\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:int_capt_count_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:int_capt_count_0\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:int_capt_count_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:capt_int_temp\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:capt_int_temp\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:prevCompare\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:prevCompare\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:count_stored_i\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:count_stored_i\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:prevCompare\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:prevCompare\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:count_stored_i\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:count_stored_i\ : LABEL IS "U(2,1)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2 * !main_3) + (main_4 * !main_5) + (main_6 * !main_7) + (!main_8 * main_9) + (main_8 * !main_9) + (!main_10 * main_11) + (main_10 * !main_11)",
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR_Seq_1:ch_addr_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:ch_addr_4\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR_Seq_1:ch_addr_3\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR_Seq_1:ch_addr_2\,
            main_8 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_9 => \ADC_SAR_Seq_1:ch_addr_1\,
            main_10 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\,
            main_11 => \ADC_SAR_Seq_1:ch_addr_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_9965,
            dclk_0 => Net_9965_local,
            dclk_glb_1 => Net_1367,
            dclk_1 => Net_1367_local,
            dclk_glb_2 => \ADC_SAR_Seq_1:clock\,
            dclk_2 => \ADC_SAR_Seq_1:clock_local\,
            dclk_glb_3 => \ADC_SAR_1:Net_376\,
            dclk_3 => \ADC_SAR_1:Net_376_local\,
            dclk_glb_4 => Net_10858,
            dclk_4 => Net_10858_local,
            dclk_glb_5 => Net_10,
            dclk_5 => Net_10_local,
            dclk_glb_6 => Net_10833,
            dclk_6 => Net_10833_local);

    \USBUART_1:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART_1:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART_1:Net_1010\,
            in_clock => open);

    \USBUART_1:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_SAR_Seq_1:SAR:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "6890f846-264e-4659-864c-f320bf404caf/dea208d9-07b0-438b-a5e0-ac5d207f2658/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_SAR_Seq_1:SAR:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_SAR_Seq_1:SAR:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_SAR_Seq_1:SAR:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    V_motor:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    V_motor(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "V_motor",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => V_motor(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    A_motor:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "ee98b79c-f58c-46cd-85ec-79f50e5dedb7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    A_motor(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "A_motor",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => A_motor(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Moment:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0296292c-5937-45db-915f-31d5c0d3dd65",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Moment(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Moment",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Moment(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    A_generator:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "da083974-0775-469a-8358-473b6c5cc625",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    A_generator(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "A_generator",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => A_generator(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_belastning:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_belastning(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_belastning",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_belastning(0)__PA,
            oe => open,
            pin_input => Net_1689,
            pad_out => PWM_belastning(0)_PAD,
            pad_in => PWM_belastning(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RPM:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RPM(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RPM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RPM(0)__PA,
            oe => open,
            fb => Net_9966,
            pad_in => RPM(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1) + (!main_2 * main_3) + (!main_4 * main_5) + (!main_6 * main_7) + (main_8)",
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR_Seq_1:ch_addr_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:ch_addr_4\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR_Seq_1:ch_addr_3\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR_Seq_1:ch_addr_2\,
            main_8 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\);

    \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\,
            main_0 => Net_9260,
            main_1 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\);

    \PWM_1:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:status_2\,
            main_0 => \PWM_1:PWMUDB:runmode_enable\,
            main_1 => \PWM_1:PWMUDB:tc_i\);

    Net_1689:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_1689,
            main_0 => Net_1495,
            main_1 => cy_srff_1);

    \Timer_1:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:capt_fifo_load\,
            main_0 => \Timer_1:TimerUDB:control_7\,
            main_1 => Net_9966,
            main_2 => \Timer_1:TimerUDB:capture_last\);

    \Timer_1:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:status_tc\,
            main_0 => \Timer_1:TimerUDB:control_7\,
            main_1 => \Timer_1:TimerUDB:per_zero\);

    \Counter_1:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Counter_1:CounterUDB:status_0\,
            main_0 => \Counter_1:CounterUDB:cmp_out_i\,
            main_1 => \Counter_1:CounterUDB:prevCompare\);

    \Counter_1:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Counter_1:CounterUDB:status_2\,
            main_0 => \Counter_1:CounterUDB:per_equal\,
            main_1 => \Counter_1:CounterUDB:overflow_reg_i\);

    \Counter_1:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Counter_1:CounterUDB:count_enable\,
            main_0 => \Counter_1:CounterUDB:control_7\,
            main_1 => \Counter_1:CounterUDB:count_stored_i\);

    \Counter_2:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Counter_2:CounterUDB:status_0\,
            main_0 => \Counter_2:CounterUDB:cmp_out_i\,
            main_1 => \Counter_2:CounterUDB:prevCompare\);

    \Counter_2:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Counter_2:CounterUDB:status_2\,
            main_0 => \Counter_2:CounterUDB:reload\,
            main_1 => \Counter_2:CounterUDB:overflow_reg_i\);

    \Counter_2:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Counter_2:CounterUDB:count_enable\,
            main_0 => \Counter_2:CounterUDB:control_7\,
            main_1 => \Counter_2:CounterUDB:count_stored_i\);

    \USBUART_1:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:ept_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:Net_81\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:Net_79\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:ept_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:ept_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_6060,
            arb_int => \USBUART_1:Net_79\,
            usb_int => \USBUART_1:Net_81\,
            ept_int_8 => \USBUART_1:ept_int_8\,
            ept_int_7 => \USBUART_1:ept_int_7\,
            ept_int_6 => \USBUART_1:ept_int_6\,
            ept_int_5 => \USBUART_1:ept_int_5\,
            ept_int_4 => \USBUART_1:ept_int_4\,
            ept_int_3 => \USBUART_1:ept_int_3\,
            ept_int_2 => \USBUART_1:ept_int_2\,
            ept_int_1 => \USBUART_1:ept_int_1\,
            ept_int_0 => \USBUART_1:ept_int_0\,
            ord_int => \USBUART_1:Net_95\,
            dma_req_7 => \USBUART_1:dma_req_7\,
            dma_req_6 => \USBUART_1:dma_req_6\,
            dma_req_5 => \USBUART_1:dma_req_5\,
            dma_req_4 => \USBUART_1:dma_req_4\,
            dma_req_3 => \USBUART_1:dma_req_3\,
            dma_req_2 => \USBUART_1:dma_req_2\,
            dma_req_1 => \USBUART_1:dma_req_1\,
            dma_req_0 => \USBUART_1:dma_req_0\,
            dma_termin => \USBUART_1:Net_824\);

    \USBUART_1:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:ept_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_6060,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC_SAR_Seq_1:clock_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_Seq_1:SAR:Net_252\,
            next => Net_9260,
            data_out_udb_11 => \ADC_SAR_Seq_1:SAR:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_Seq_1:SAR:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_Seq_1:SAR:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_Seq_1:SAR:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_Seq_1:SAR:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_Seq_1:SAR:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_Seq_1:SAR:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_Seq_1:SAR:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_Seq_1:SAR:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_Seq_1:SAR:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_Seq_1:SAR:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_Seq_1:SAR:Net_207_0\,
            eof_udb => \ADC_SAR_Seq_1:Net_3830\);

    \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ADC_SAR_Seq_1:clock\,
            control_7 => \ADC_SAR_Seq_1:bSAR_SEQ:control_7\,
            control_6 => \ADC_SAR_Seq_1:bSAR_SEQ:control_6\,
            control_5 => \ADC_SAR_Seq_1:bSAR_SEQ:control_5\,
            control_4 => \ADC_SAR_Seq_1:bSAR_SEQ:control_4\,
            control_3 => \ADC_SAR_Seq_1:bSAR_SEQ:control_3\,
            control_2 => \ADC_SAR_Seq_1:bSAR_SEQ:control_2\,
            control_1 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\,
            control_0 => \ADC_SAR_Seq_1:bSAR_SEQ:enable\,
            busclk => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC_SAR_Seq_1:clock\,
            load => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\,
            enable => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\,
            count_6 => \ADC_SAR_Seq_1:bSAR_SEQ:count_6\,
            count_5 => \ADC_SAR_Seq_1:ch_addr_5\,
            count_4 => \ADC_SAR_Seq_1:ch_addr_4\,
            count_3 => \ADC_SAR_Seq_1:ch_addr_3\,
            count_2 => \ADC_SAR_Seq_1:ch_addr_2\,
            count_1 => \ADC_SAR_Seq_1:ch_addr_1\,
            count_0 => \ADC_SAR_Seq_1:ch_addr_0\,
            tc => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\,
            clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\);

    \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC_SAR_Seq_1:clock\,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_9122,
            clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\);

    \ADC_SAR_Seq_1:TempBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR_Seq_1:Net_3830\,
            termin => '0',
            termout => \ADC_SAR_Seq_1:Net_3698\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:FinalBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR_Seq_1:Net_3698\,
            termin => '0',
            termout => \ADC_SAR_Seq_1:nrq\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_9122,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:Sync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \ADC_SAR_Seq_1:nrq\,
            out => \ADC_SAR_Seq_1:Net_3935\);

    \Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_1240);

    \PWM_1:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1367,
            control_7 => \PWM_1:PWMUDB:control_7\,
            control_6 => \PWM_1:PWMUDB:control_6\,
            control_5 => \PWM_1:PWMUDB:control_5\,
            control_4 => \PWM_1:PWMUDB:control_4\,
            control_3 => \PWM_1:PWMUDB:control_3\,
            control_2 => \PWM_1:PWMUDB:control_2\,
            control_1 => \PWM_1:PWMUDB:control_1\,
            control_0 => \PWM_1:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_1:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1367,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_1:PWMUDB:status_3\,
            status_2 => \PWM_1:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_1:PWMUDB:status_0\);

    \PWM_1:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1367,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\,
            z0_comb => \PWM_1:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Control_Reg_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_1:control_7\,
            control_6 => \Control_Reg_1:control_6\,
            control_5 => \Control_Reg_1:control_5\,
            control_4 => \Control_Reg_1:control_4\,
            control_3 => \Control_Reg_1:control_3\,
            control_2 => \Control_Reg_1:control_2\,
            control_1 => \Control_Reg_1:control_1\,
            control_0 => Net_1241,
            busclk => ClockBlock_BUS_CLK);

    \ADC_SAR_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_9135,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_1:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC_SAR_1:Net_376_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_1:Net_252\,
            next => Net_10305,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\,
            eof_udb => Net_9135);

    isr_1:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_9122,
            clock => ClockBlock_BUS_CLK);

    \Opamp_1:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            control_7 => \Timer_1:TimerUDB:control_7\,
            control_6 => \Timer_1:TimerUDB:control_6\,
            control_5 => \Timer_1:TimerUDB:control_5\,
            control_4 => \Timer_1:TimerUDB:control_4\,
            control_3 => \Timer_1:TimerUDB:control_3\,
            control_2 => \Timer_1:TimerUDB:control_2\,
            control_1 => \Timer_1:TimerUDB:control_1\,
            control_0 => \Timer_1:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_1:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_1:TimerUDB:status_3\,
            status_2 => \Timer_1:TimerUDB:status_2\,
            status_1 => \Timer_1:TimerUDB:capt_int_temp\,
            status_0 => \Timer_1:TimerUDB:status_tc\,
            interrupt => Net_10774);

    \Timer_1:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Timer_1:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\,
            z0_comb => \Timer_1:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Counter_1:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Counter_1:CounterUDB:control_7\,
            control_6 => \Counter_1:CounterUDB:control_6\,
            control_5 => \Counter_1:CounterUDB:control_5\,
            control_4 => \Counter_1:CounterUDB:control_4\,
            control_3 => \Counter_1:CounterUDB:control_3\,
            control_2 => \Counter_1:CounterUDB:control_2\,
            control_1 => \Counter_1:CounterUDB:control_1\,
            control_0 => \Counter_1:CounterUDB:control_0\,
            clk_en => Net_9966,
            busclk => ClockBlock_BUS_CLK);

    \Counter_1:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \Counter_1:CounterUDB:status_6\,
            status_5 => \Counter_1:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Counter_1:CounterUDB:status_2\,
            status_1 => \Counter_1:CounterUDB:status_1\,
            status_0 => \Counter_1:CounterUDB:status_0\,
            clk_en => Net_9966);

    \Counter_1:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\,
            clk_en => Net_9966,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_1:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \Counter_1:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \Counter_1:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \Counter_1:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \Counter_1:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \Counter_1:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \Counter_1:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \Counter_1:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \Counter_1:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_1:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_1:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \Counter_1:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \Counter_1:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \Counter_1:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_9966,
            ce0i => \Counter_1:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \Counter_1:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \Counter_1:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \Counter_1:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \Counter_1:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \Counter_1:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \Counter_1:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \Counter_1:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \Counter_1:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \Counter_1:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_1:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \Counter_1:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \Counter_1:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \Counter_1:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \Counter_1:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \Counter_1:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \Counter_1:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \Counter_1:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \Counter_1:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \Counter_1:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \Counter_1:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \Counter_1:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \Counter_1:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \Counter_1:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \Counter_1:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \Counter_1:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \Counter_1:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_9966,
            ce0i => \Counter_1:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \Counter_1:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \Counter_1:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \Counter_1:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \Counter_1:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \Counter_1:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \Counter_1:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \Counter_1:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \Counter_1:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \Counter_1:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \Counter_1:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \Counter_1:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \Counter_1:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \Counter_1:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \Counter_1:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \Counter_1:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \Counter_1:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \Counter_1:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \Counter_1:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \Counter_1:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \Counter_1:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \Counter_1:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \Counter_1:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \Counter_1:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \Counter_1:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \Counter_1:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Counter_1:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\,
            ce0_comb => \Counter_1:CounterUDB:per_equal\,
            z0_comb => \Counter_1:CounterUDB:status_1\,
            ce1_comb => \Counter_1:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_9966,
            ce0i => \Counter_1:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \Counter_1:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \Counter_1:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \Counter_1:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \Counter_1:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \Counter_1:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \Counter_1:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \Counter_1:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \Counter_1:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \Counter_1:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \Counter_1:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \Counter_1:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \Counter_1:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    isr_2:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_9135,
            clock => ClockBlock_BUS_CLK);

    \Status_Reg_1:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => cy_srff_1);

    isr_3:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_10774,
            clock => ClockBlock_BUS_CLK);

    isr_4:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_10833_local,
            clock => ClockBlock_BUS_CLK);

    \Counter_2:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10858,
            control_7 => \Counter_2:CounterUDB:control_7\,
            control_6 => \Counter_2:CounterUDB:control_6\,
            control_5 => \Counter_2:CounterUDB:control_5\,
            control_4 => \Counter_2:CounterUDB:control_4\,
            control_3 => \Counter_2:CounterUDB:control_3\,
            control_2 => \Counter_2:CounterUDB:control_2\,
            control_1 => \Counter_2:CounterUDB:control_1\,
            control_0 => \Counter_2:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_2:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10858,
            status_6 => \Counter_2:CounterUDB:status_6\,
            status_5 => \Counter_2:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Counter_2:CounterUDB:status_2\,
            status_1 => \Counter_2:CounterUDB:status_1\,
            status_0 => \Counter_2:CounterUDB:status_0\);

    \Counter_2:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10858,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_2:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_2:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \Counter_2:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \Counter_2:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \Counter_2:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \Counter_2:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \Counter_2:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \Counter_2:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \Counter_2:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \Counter_2:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_2:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_2:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \Counter_2:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \Counter_2:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \Counter_2:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10858,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_2:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_2:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \Counter_2:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \Counter_2:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \Counter_2:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \Counter_2:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \Counter_2:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \Counter_2:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \Counter_2:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \Counter_2:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \Counter_2:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_2:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \Counter_2:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \Counter_2:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \Counter_2:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \Counter_2:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \Counter_2:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \Counter_2:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \Counter_2:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \Counter_2:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \Counter_2:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \Counter_2:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \Counter_2:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \Counter_2:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \Counter_2:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \Counter_2:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \Counter_2:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \Counter_2:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10858,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_2:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_2:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \Counter_2:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \Counter_2:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \Counter_2:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \Counter_2:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \Counter_2:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \Counter_2:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \Counter_2:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \Counter_2:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \Counter_2:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \Counter_2:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \Counter_2:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \Counter_2:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \Counter_2:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \Counter_2:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \Counter_2:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \Counter_2:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \Counter_2:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \Counter_2:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \Counter_2:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \Counter_2:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \Counter_2:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \Counter_2:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \Counter_2:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \Counter_2:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \Counter_2:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Counter_2:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10858,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_2:CounterUDB:reload\,
            ce0_comb => \Counter_2:CounterUDB:reload\,
            z0_comb => \Counter_2:CounterUDB:status_1\,
            cl1_comb => \Counter_2:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_2:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_2:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_2:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \Counter_2:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \Counter_2:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \Counter_2:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \Counter_2:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \Counter_2:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \Counter_2:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \Counter_2:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \Counter_2:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \Counter_2:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \Counter_2:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \Counter_2:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \Counter_2:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_5\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_4\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_3\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_2\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_1\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    Net_9122:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => Net_9122,
            clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\);

    \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC_SAR_Seq_1:Net_3935\,
            main_2 => Net_9122);

    \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\,
            clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\);

    \PWM_1:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:runmode_enable\,
            clock_0 => Net_1367,
            main_0 => \PWM_1:PWMUDB:control_7\);

    Dedicated_Output:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dedicated_Output__PA,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \PWM_1:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:prevCompare1\,
            clock_0 => Net_1367,
            main_0 => \PWM_1:PWMUDB:cmp1_less\);

    \PWM_1:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:status_0\,
            clock_0 => Net_1367,
            main_0 => \PWM_1:PWMUDB:prevCompare1\,
            main_1 => \PWM_1:PWMUDB:cmp1_less\);

    Net_1495:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1495,
            clock_0 => Net_1367,
            main_0 => \PWM_1:PWMUDB:runmode_enable\,
            main_1 => \PWM_1:PWMUDB:cmp1_less\);

    cy_srff_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (!main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_1,
            clock_0 => Net_9965,
            main_0 => Net_1240,
            main_1 => Net_1241,
            main_2 => cy_srff_1);

    \Timer_1:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:capture_last\,
            clock_0 => Net_10,
            main_0 => Net_9966);

    \Timer_1:TimerUDB:int_capt_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3) + (main_0 * main_2 * main_4) + (!main_1 * main_2 * main_4) + (main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:int_capt_count_1\,
            clock_0 => Net_10,
            main_0 => \Timer_1:TimerUDB:control_1\,
            main_1 => \Timer_1:TimerUDB:control_0\,
            main_2 => \Timer_1:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_1:TimerUDB:int_capt_count_1\,
            main_4 => \Timer_1:TimerUDB:int_capt_count_0\);

    \Timer_1:TimerUDB:int_capt_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * !main_1 * main_3 * !main_4) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:int_capt_count_0\,
            clock_0 => Net_10,
            main_0 => \Timer_1:TimerUDB:control_1\,
            main_1 => \Timer_1:TimerUDB:control_0\,
            main_2 => \Timer_1:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_1:TimerUDB:int_capt_count_1\,
            main_4 => \Timer_1:TimerUDB:int_capt_count_0\);

    \Timer_1:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4) + (!main_0 * main_1 * main_2 * !main_3 * main_4) + (main_0 * !main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:capt_int_temp\,
            clock_0 => Net_10,
            main_0 => \Timer_1:TimerUDB:control_1\,
            main_1 => \Timer_1:TimerUDB:control_0\,
            main_2 => \Timer_1:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_1:TimerUDB:int_capt_count_1\,
            main_4 => \Timer_1:TimerUDB:int_capt_count_0\);

    \Counter_1:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \Counter_1:CounterUDB:overflow_reg_i\,
            clk_en => Net_9966,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Counter_1:CounterUDB:per_equal\);

    \Counter_1:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \Counter_1:CounterUDB:prevCompare\,
            clk_en => Net_9966,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Counter_1:CounterUDB:cmp_out_i\);

    \Counter_1:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \Counter_1:CounterUDB:count_stored_i\,
            clk_en => Net_9966,
            clock_0 => ClockBlock_BUS_CLK);

    \Counter_2:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_2:CounterUDB:overflow_reg_i\,
            clock_0 => Net_10858,
            main_0 => \Counter_2:CounterUDB:reload\);

    \Counter_2:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_2:CounterUDB:prevCompare\,
            clock_0 => Net_10858,
            main_0 => \Counter_2:CounterUDB:cmp_out_i\);

    \Counter_2:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_2:CounterUDB:count_stored_i\,
            clock_0 => Net_10858);

END __DEFAULT__;
