`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 01:41:08 CST (May  4 2021 17:41:08 UTC)

module DC_Filter_Add_12Ux5U_12U_4(in2, in1, out1);
  input [11:0] in2;
  input [4:0] in1;
  output [11:0] out1;
  wire [11:0] in2;
  wire [4:0] in1;
  wire [11:0] out1;
  wire add_23_2_n_0, add_23_2_n_2, add_23_2_n_4, add_23_2_n_6,
       add_23_2_n_9, add_23_2_n_10, add_23_2_n_12, add_23_2_n_14;
  wire add_23_2_n_16, add_23_2_n_18, add_23_2_n_20;
  XNOR2X1 add_23_2_g326(.A (in2[11]), .B (add_23_2_n_20), .Y
       (out1[11]));
  XNOR2X1 add_23_2_g327(.A (in2[10]), .B (add_23_2_n_18), .Y
       (out1[10]));
  NAND2BX1 add_23_2_g328(.AN (add_23_2_n_18), .B (in2[10]), .Y
       (add_23_2_n_20));
  XNOR2X1 add_23_2_g329(.A (in2[9]), .B (add_23_2_n_16), .Y (out1[9]));
  NAND2BX1 add_23_2_g330(.AN (add_23_2_n_16), .B (in2[9]), .Y
       (add_23_2_n_18));
  XNOR2X1 add_23_2_g331(.A (in2[8]), .B (add_23_2_n_14), .Y (out1[8]));
  NAND2BX1 add_23_2_g332(.AN (add_23_2_n_14), .B (in2[8]), .Y
       (add_23_2_n_16));
  XNOR2X1 add_23_2_g333(.A (in2[7]), .B (add_23_2_n_12), .Y (out1[7]));
  NAND2BX1 add_23_2_g334(.AN (add_23_2_n_12), .B (in2[7]), .Y
       (add_23_2_n_14));
  XNOR2X1 add_23_2_g335(.A (in2[6]), .B (add_23_2_n_10), .Y (out1[6]));
  NAND2BX1 add_23_2_g336(.AN (add_23_2_n_10), .B (in2[6]), .Y
       (add_23_2_n_12));
  XOR2XL add_23_2_g337(.A (in2[5]), .B (add_23_2_n_9), .Y (out1[5]));
  NAND2X1 add_23_2_g338(.A (in2[5]), .B (add_23_2_n_9), .Y
       (add_23_2_n_10));
  ADDFX1 add_23_2_g339(.A (add_23_2_n_6), .B (in1[4]), .CI (in2[4]),
       .CO (add_23_2_n_9), .S (out1[4]));
  ADDFX1 add_23_2_g340(.A (add_23_2_n_4), .B (in1[3]), .CI (in2[3]),
       .CO (add_23_2_n_6), .S (out1[3]));
  ADDFX1 add_23_2_g341(.A (add_23_2_n_2), .B (in1[2]), .CI (in2[2]),
       .CO (add_23_2_n_4), .S (out1[2]));
  ADDFX1 add_23_2_g342(.A (add_23_2_n_0), .B (in1[1]), .CI (in2[1]),
       .CO (add_23_2_n_2), .S (out1[1]));
  ADDHX1 add_23_2_g343(.A (in2[0]), .B (in1[0]), .CO (add_23_2_n_0), .S
       (out1[0]));
endmodule

