# RTL-Design using Verilog with Skywater Technology

**Day 1**: Introduction to Verilog RTL Design and Synthesis
 ![image](https://user-images.githubusercontent.com/86380243/123160881-b84b4900-d43c-11eb-82af-82d80ea0e6ee.png)

 
     
