Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto eabb33699e004c02a410b0151d584289 --debug typical --relax --mt 2 -L xbip_utils_v3_0_5 -L axi_utils_v2_0_1 -L xbip_pipe_v3_0_1 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_1 -L xbip_dsp48_multadd_v3_0_1 -L xbip_bram18k_v3_0_1 -L mult_gen_v12_0_10 -L floating_point_v7_1_1 -L xil_defaultlib -L fifo_generator_v13_0_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot cg_tb_behav xil_defaultlib.cg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port din [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:576]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
