# <!-- XML:Generated(2007-10-04 11:03:23.827000) -->

# <!-- XML:AnnotatedFile:Generated(2007-08-22 10:13:48.296000) -->

# Device file info: $Id: PIC16F818.ann,v 1.4 2007/08/22 17:27:44 charled Exp $
# Macro file info: $Id: PIC16F818.ann,v 1.4 2007/08/22 17:27:44 charled Exp $
 
format=0.1

#device=PIC16F818
# DOS: DOS-00309
# PS:  DS-39603
# DS:  DS-39598

vpp (range=12.500-13.500  dflt=13.000)
vdd (range=2.500-5.500  dfltrange=4.500-5.500  nominal=5.000)

pgming (memtech=ee tries=1 lvpthresh=4.500)
    wait (pgm=1000 lvpgm=2000 eedata=2000 cfg=2000 userid=2000 erase=8000)
    latches(pgm=4 eedata=1 userid=4 cfg=1 rowerase=32)

# <!-- XML:Regions:Begin() -->
pgmmem (region=0x0-0x3ff)
testmem (region=0x2000-0x203f)
userid (region=0x2000-0x2003)
devid (region=0x2006-0x2006 idmask=0x3fe0 id=0x4c0)
    ver (id=0x4c0 desc="a0")
    ver (id=0x4c1 desc="a1")
    ver (id=0x4c2 desc="a2")
    ver (id=0x4c3 desc="a3")
    ver (id=0x4c4 desc="a4")
cfgmem (region=0x2007-0x2007)
eedata (region=0x0-0x7f)
bkbgvectmem (region=0x2004-0x2004)
# <!-- XML:Regions:End() -->



# <!-- XML:SFRs:Begin() -->
sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=STATUS addr=0x3 size=1 access='rw rw rw r r rw rw rw')
    reset (por='00011xxx' mclr='000qquuu')
    bit (names='IRP RP nTO nPD Z DC C' width='1 2 1 1 1 1 1')
sfr (key=FSR addr=0x4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=PORTA addr=0x5 size=1 access='rw rw r rw rw rw rw rw')
    reset (por='xxx00000' mclr='uuu00000')
    bit (names='RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTB addr=0x6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PCLATH addr=0xa size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCLATH' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=INTCON addr=0xb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='0000000x' mclr='0000000u')
    bit (names='GIE PEIE TMR0IE INTE RBIE TMR0IF INTF RBIF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR1 addr=0xc size=1 access='u rw u u rw rw rw rw')
    reset (por='-0--0000' mclr='-0--0000')
    bit (names='- ADIF - - SSPIF CCP1IF TMR2IF TMR1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR2 addr=0xd size=1 access='u u u rw u u u u')
    reset (por='---0----' mclr='---0----')
    bit (names='- - - EEIF - - - -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TMR1 addr=0xe size=2 flags=j)
    bit (names='TMR1' width='16')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=TMR1L addr=0xe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR1H addr=0xf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=T1CON addr=0x10 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--uuuuuu')
    bit (names='- - T1CKPS T1OSCEN nT1SYNC TMR1CS TMR1ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR2 addr=0x11 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR2' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=T2CON addr=0x12 size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- TOUTPS TMR2ON T2CKPS' width='1 4 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=SSPBUF addr=0x13 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='SSPBUF' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw type=int)
sfr (key=SSPCON addr=0x14 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='WCOL SSPOV SSPEN CKP SSPM' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=CCPR1 addr=0x15 size=2 flags=j)
    bit (names='CCPR1' width='16')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR1L addr=0x15 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR1L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR1H addr=0x16 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR1H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCP1CON addr=0x17 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - DC1B CCP1M' width='1 1 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADRESH addr=0x1e size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRESH' width='8')
    stimulus (scl=rwb type=int)
sfr (key=ADCON0 addr=0x1f size=1 access='rw rw rw rw rw rw u rw')
    reset (por='000000-0' mclr='000000-0')
    bit (names='ADCS CHS GO/nDONE - ADON' width='2 3 1 1 1')
    bit (tag=scl names='ADCS CHS GO_nDONE - ADON' width='2 3 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=OPTION_REG addr=0x81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nRBPU INTEDG T0CS T0SE PSA PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISA addr=0x85 size=1 access='rw rw r rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISA' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISB addr=0x86 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISB' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=PIE1 addr=0x8c size=1 access='u rw u u rw rw rw rw')
    reset (por='-0--0000' mclr='-0--0000')
    bit (names='- ADIE - - SSPIE CCP1IE TMR2IE TMR1IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIE2 addr=0x8d size=1 access='u u u rw u u u u')
    reset (por='---0----' mclr='---0----')
    bit (names='- - - EEIE - - - -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCON addr=0x8e size=1 access='u u u u u u rw rw')
    reset (por='------qq' mclr='------uu')
    bit (names='- - - - - - nPOR nBOR' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=OSCCON addr=0x8f size=1 access='u rw rw rw u r u u')
    reset (por='-000-0--' mclr='-000-0--')
    bit (names='- IRCF - IOFS - -' width='1 3 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=OSCTUNE addr=0x90 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - TUN' width='1 1 6')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PR2 addr=0x92 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='PR2' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=SSPADD addr=0x93 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSPADD' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=SSPSTAT addr=0x94 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SMP CKE D/nA P S R/nW UA BF' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='SMP CKE D_nA P S R_nW UA BF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=ADRESL addr=0x9e size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRESL' width='8')
    stimulus (scl=rwb regfiles=r type=int)
sfr (key=ADCON1 addr=0x9f size=1 access='rw rw u u rw rw rw rw')
    reset (por='00--0000' mclr='00--0000')
    bit (names='ADFM ADCS2 - - PCFG' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=EEDATA addr=0x10c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='EEDATA' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=EEADR addr=0x10d size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='EEADR' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EEDATH addr=0x10e size=1 access='u u rw rw rw rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - EEDATH' width='1 1 6')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=EEADRH addr=0x10f size=1 access='u u u u u rw rw rw')
    reset (por='-----xxx' mclr='-----uuu')
    bit (names='- - - - - EEADRH' width='1 1 1 1 1 3')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EECON1 addr=0x18c size=1 access='rw u u rw rw rw rs rs')
    reset (por='x--xx000' mclr='u--xu000')
    bit (names='EEPGD - - FREE WRERR WREN WR RD' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EECON2 addr=0x18d size=1 access='w w w w w w w w')
    reset (por='--------' mclr='--------')
    bit (names='EECON2' width='8')
# <!-- XML:SFRs:End() -->

NumBanks=4
NumHWBP=1        #Added for hardware break point May 23rd,2007
MirrorRegs (0x0-0x0  0x80-0x80  0x100-0x100  0x180-0x180)
MirrorRegs (0x1-0x1  0x101-0x101)
MirrorRegs (0x81-0x81  0x181-0x181)
MirrorRegs (0x2-0x4  0x82-0x84  0x102-0x104  0x182-0x184)
MirrorRegs (0x6-0x6  0x106-0x106)
MirrorRegs (0x86-0x86  0x186-0x186)
MirrorRegs (0xA-0xB  0x8A-0x8B  0x10A-0x10B  0x18A-0x18B)
MirrorRegs (0x20-0x3F  0x120-0x13F  0x1A0-0x1BF)
MirrorRegs (0x40-0x7F  0xC0-0xFF  0x140-0x17F  0x1C0-0x1FF)
UnusedRegs (0x07-0x09)
UnusedRegs (0x18-0x1d)
UnusedRegs (0x87-0x89)
UnusedRegs (0x91-0x91)
UnusedRegs (0x95-0x9d)
UnusedRegs (0x105-0x105)
UnusedRegs (0x107-0x109)
UnusedRegs (0x110-0x11f)
UnusedRegs (0x185-0x185)
UnusedRegs (0x187-0x189)
UnusedRegs (0x18e-0x19f)

# <!-- XML:DCRs:Begin() -->
cfgbits (key=CONFIG addr=0x2007 unused=0x0)
    field (key=OSC mask=0x13 desc="Oscillator")
        setting (req=0x13 value=0x13 desc="EXTRC-RA6 is CLKOUT")
        setting (req=0x13 value=0x12 desc="EXTRC-RA6 is Port I/O")
        setting (req=0x13 value=0x11 desc="INTRC-RA6 is CLKOUT")
        setting (req=0x13 value=0x10 desc="INTRC-RA6 is Port I/O")
        setting (req=0x13 value=0x3 desc="EXTCLK-RA6 is Port I/O")
        setting (req=0x13 value=0x2 desc="HS")
        setting (req=0x13 value=0x1 desc="XT")
        setting (req=0x13 value=0x0 desc="LP")
    field (key=WDT mask=0x4 desc="Watchdog Timer")
        setting (req=0x4 value=0x4 desc="On")
        setting (req=0x4 value=0x0 desc="Off")
    field (key=PUT mask=0x8 desc="Power Up Timer")
        setting (req=0x8 value=0x8 desc="Off")
        setting (req=0x8 value=0x0 desc="On")
    field (key=MCLRE mask=0x20 desc="MCLR Select Bit")
        setting (req=0x20 value=0x20 desc="RA5 is MCLR")
        setting (req=0x20 value=0x0 desc="RA5 is digital I/O, MCLR tied to VDD")
    field (key=BODEN mask=0x40 desc="Brown Out Detect")
        setting (req=0x40 value=0x40 desc="On")
        setting (req=0x40 value=0x0 desc="Off")
    field (key=LVP mask=0x80 desc="Low Voltage Program")
        setting (req=0x80 value=0x80 desc="Enabled")
        setting (req=0x80 value=0x0 desc="Disabled")
    field (key=CPD mask=0x100 desc="Data EE Read Protect")
        setting (req=0x100 value=0x100 desc="Disabled")
        setting (req=0x100 value=0x0 desc="Enabled")
    field (key=WRT_ENABLE mask=0x600 desc="Flash Program Write")
        setting (req=0x600 value=0x600 desc="Write Protection Disabled")
        setting (req=0x600 value=0x400 desc="0x0000-0x1FF Write Protected, 0x200-0x3FF may be modified by EECON")
        setting (req=0x600 value=0x200 desc="0x0000-0x3FF Write Protected")
    field (key=BACKBUG mask=0x800 desc="Background Debug" flags=h)
        setting (req=0x800 value=0x800 desc="Disabled")
        setting (req=0x800 value=0x0 desc="Enabled")
    field (key=CCP1MUX mask=0x1000 desc="CCP1 Mux")
        setting (req=0x1000 value=0x1000 desc="RB2")
        setting (req=0x1000 value=0x0 desc="RB3")
    field (key=CP mask=0x2000 desc="Code Protect")
        setting (req=0x2000 value=0x2000 desc="Disabled")
            checksum (type=0x0 protregion=0x00-0x00)
        setting (req=0x2000 value=0x0 desc="Enabled - All protected")
            checksum (type=0x20 protregion=0x0-0x3FF)
# <!-- XML:DCRs:End() -->

