// Seed: 1736367987
module module_0 (
    input wor id_0,
    input supply0 id_1
);
  assign id_3 = 1'b0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input supply0 id_2,
    output wand id_3,
    output tri1 id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    input wand id_8,
    input wand id_9,
    input tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    input tri1 id_13,
    output wor id_14,
    output supply0 id_15,
    input supply0 id_16,
    input supply0 id_17,
    output wor id_18,
    input supply0 id_19
);
  assign id_0 = 1;
  assign id_1 = 1;
  module_0(
      id_2, id_11
  );
endmodule
