

.PHONY : TARGET0
TARGET0 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/andn-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/andn-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/andn-01.S/ref/Reference-sail_c_simulator.signature ref.elf > andn-01.log 2>&1;

.PHONY : TARGET1
TARGET1 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/clz-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clz-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/clz-01.S/ref/Reference-sail_c_simulator.signature ref.elf > clz-01.log 2>&1;

.PHONY : TARGET2
TARGET2 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/cpop-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/cpop-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/cpop-01.S/ref/Reference-sail_c_simulator.signature ref.elf > cpop-01.log 2>&1;

.PHONY : TARGET3
TARGET3 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/ctz-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ctz-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/ctz-01.S/ref/Reference-sail_c_simulator.signature ref.elf > ctz-01.log 2>&1;

.PHONY : TARGET4
TARGET4 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/max-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/max-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/max-01.S/ref/Reference-sail_c_simulator.signature ref.elf > max-01.log 2>&1;

.PHONY : TARGET5
TARGET5 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/maxu-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/maxu-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/maxu-01.S/ref/Reference-sail_c_simulator.signature ref.elf > maxu-01.log 2>&1;

.PHONY : TARGET6
TARGET6 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/min-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/min-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/min-01.S/ref/Reference-sail_c_simulator.signature ref.elf > min-01.log 2>&1;

.PHONY : TARGET7
TARGET7 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/minu-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/minu-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/minu-01.S/ref/Reference-sail_c_simulator.signature ref.elf > minu-01.log 2>&1;

.PHONY : TARGET8
TARGET8 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/orcb_32-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orcb_32-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/orcb_32-01.S/ref/Reference-sail_c_simulator.signature ref.elf > orcb_32-01.log 2>&1;

.PHONY : TARGET9
TARGET9 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/orn-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orn-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/orn-01.S/ref/Reference-sail_c_simulator.signature ref.elf > orn-01.log 2>&1;

.PHONY : TARGET10
TARGET10 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/rev8_32-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rev8_32-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/rev8_32-01.S/ref/Reference-sail_c_simulator.signature ref.elf > rev8_32-01.log 2>&1;

.PHONY : TARGET11
TARGET11 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/rol-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rol-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/rol-01.S/ref/Reference-sail_c_simulator.signature ref.elf > rol-01.log 2>&1;

.PHONY : TARGET12
TARGET12 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/ror-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ror-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/ror-01.S/ref/Reference-sail_c_simulator.signature ref.elf > ror-01.log 2>&1;

.PHONY : TARGET13
TARGET13 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/rori-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rori-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/rori-01.S/ref/Reference-sail_c_simulator.signature ref.elf > rori-01.log 2>&1;

.PHONY : TARGET14
TARGET14 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/sext.b-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.b-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/sext.b-01.S/ref/Reference-sail_c_simulator.signature ref.elf > sext.b-01.log 2>&1;

.PHONY : TARGET15
TARGET15 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/sext.h-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.h-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/sext.h-01.S/ref/Reference-sail_c_simulator.signature ref.elf > sext.h-01.log 2>&1;

.PHONY : TARGET16
TARGET16 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/xnor-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/xnor-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/xnor-01.S/ref/Reference-sail_c_simulator.signature ref.elf > xnor-01.log 2>&1;

.PHONY : TARGET17
TARGET17 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/zext.h_32-01.S/ref;riscv32-unknown-elf-gcc -march=rv32izbb          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/zext.h_32-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/B/src/zext.h_32-01.S/ref/Reference-sail_c_simulator.signature ref.elf > zext.h_32-01.log 2>&1;

.PHONY : TARGET18
TARGET18 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/add-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/add-01.S/ref/Reference-sail_c_simulator.signature ref.elf > add-01.log 2>&1;

.PHONY : TARGET19
TARGET19 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/addi-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/addi-01.S/ref/Reference-sail_c_simulator.signature ref.elf > addi-01.log 2>&1;

.PHONY : TARGET20
TARGET20 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/and-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/and-01.S/ref/Reference-sail_c_simulator.signature ref.elf > and-01.log 2>&1;

.PHONY : TARGET21
TARGET21 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/andi-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/andi-01.S/ref/Reference-sail_c_simulator.signature ref.elf > andi-01.log 2>&1;

.PHONY : TARGET22
TARGET22 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/auipc-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/auipc-01.S/ref/Reference-sail_c_simulator.signature ref.elf > auipc-01.log 2>&1;

.PHONY : TARGET23
TARGET23 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/beq-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/beq-01.S/ref/Reference-sail_c_simulator.signature ref.elf > beq-01.log 2>&1;

.PHONY : TARGET24
TARGET24 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bge-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bge-01.S/ref/Reference-sail_c_simulator.signature ref.elf > bge-01.log 2>&1;

.PHONY : TARGET25
TARGET25 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bgeu-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bgeu-01.S/ref/Reference-sail_c_simulator.signature ref.elf > bgeu-01.log 2>&1;

.PHONY : TARGET26
TARGET26 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/blt-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/blt-01.S/ref/Reference-sail_c_simulator.signature ref.elf > blt-01.log 2>&1;

.PHONY : TARGET27
TARGET27 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bltu-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bltu-01.S/ref/Reference-sail_c_simulator.signature ref.elf > bltu-01.log 2>&1;

.PHONY : TARGET28
TARGET28 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bne-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/bne-01.S/ref/Reference-sail_c_simulator.signature ref.elf > bne-01.log 2>&1;

.PHONY : TARGET29
TARGET29 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/fence-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/fence-01.S/ref/Reference-sail_c_simulator.signature ref.elf > fence-01.log 2>&1;

.PHONY : TARGET30
TARGET30 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/jal-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/jal-01.S/ref/Reference-sail_c_simulator.signature ref.elf > jal-01.log 2>&1;

.PHONY : TARGET31
TARGET31 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/jalr-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/jalr-01.S/ref/Reference-sail_c_simulator.signature ref.elf > jalr-01.log 2>&1;

.PHONY : TARGET32
TARGET32 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lb-align-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lb-align-01.S/ref/Reference-sail_c_simulator.signature ref.elf > lb-align-01.log 2>&1;

.PHONY : TARGET33
TARGET33 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lbu-align-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lbu-align-01.S/ref/Reference-sail_c_simulator.signature ref.elf > lbu-align-01.log 2>&1;

.PHONY : TARGET34
TARGET34 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lh-align-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lh-align-01.S/ref/Reference-sail_c_simulator.signature ref.elf > lh-align-01.log 2>&1;

.PHONY : TARGET35
TARGET35 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lhu-align-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lhu-align-01.S/ref/Reference-sail_c_simulator.signature ref.elf > lhu-align-01.log 2>&1;

.PHONY : TARGET36
TARGET36 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lui-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lui-01.S/ref/Reference-sail_c_simulator.signature ref.elf > lui-01.log 2>&1;

.PHONY : TARGET37
TARGET37 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lw-align-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/lw-align-01.S/ref/Reference-sail_c_simulator.signature ref.elf > lw-align-01.log 2>&1;

.PHONY : TARGET38
TARGET38 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/misalign1-jalr-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/misalign1-jalr-01.S/ref/Reference-sail_c_simulator.signature ref.elf > misalign1-jalr-01.log 2>&1;

.PHONY : TARGET39
TARGET39 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/or-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/or-01.S/ref/Reference-sail_c_simulator.signature ref.elf > or-01.log 2>&1;

.PHONY : TARGET40
TARGET40 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/ori-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/ori-01.S/ref/Reference-sail_c_simulator.signature ref.elf > ori-01.log 2>&1;

.PHONY : TARGET41
TARGET41 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sb-align-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sb-align-01.S/ref/Reference-sail_c_simulator.signature ref.elf > sb-align-01.log 2>&1;

.PHONY : TARGET42
TARGET42 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sh-align-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sh-align-01.S/ref/Reference-sail_c_simulator.signature ref.elf > sh-align-01.log 2>&1;

.PHONY : TARGET43
TARGET43 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sll-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sll-01.S/ref/Reference-sail_c_simulator.signature ref.elf > sll-01.log 2>&1;

.PHONY : TARGET44
TARGET44 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/slli-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/slli-01.S/ref/Reference-sail_c_simulator.signature ref.elf > slli-01.log 2>&1;

.PHONY : TARGET45
TARGET45 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/slt-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/slt-01.S/ref/Reference-sail_c_simulator.signature ref.elf > slt-01.log 2>&1;

.PHONY : TARGET46
TARGET46 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/slti-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/slti-01.S/ref/Reference-sail_c_simulator.signature ref.elf > slti-01.log 2>&1;

.PHONY : TARGET47
TARGET47 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sltiu-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sltiu-01.S/ref/Reference-sail_c_simulator.signature ref.elf > sltiu-01.log 2>&1;

.PHONY : TARGET48
TARGET48 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sltu-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sltu-01.S/ref/Reference-sail_c_simulator.signature ref.elf > sltu-01.log 2>&1;

.PHONY : TARGET49
TARGET49 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sra-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sra-01.S/ref/Reference-sail_c_simulator.signature ref.elf > sra-01.log 2>&1;

.PHONY : TARGET50
TARGET50 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/srai-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/srai-01.S/ref/Reference-sail_c_simulator.signature ref.elf > srai-01.log 2>&1;

.PHONY : TARGET51
TARGET51 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/srl-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/srl-01.S/ref/Reference-sail_c_simulator.signature ref.elf > srl-01.log 2>&1;

.PHONY : TARGET52
TARGET52 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/srli-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/srli-01.S/ref/Reference-sail_c_simulator.signature ref.elf > srli-01.log 2>&1;

.PHONY : TARGET53
TARGET53 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sub-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sub-01.S/ref/Reference-sail_c_simulator.signature ref.elf > sub-01.log 2>&1;

.PHONY : TARGET54
TARGET54 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sw-align-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/sw-align-01.S/ref/Reference-sail_c_simulator.signature ref.elf > sw-align-01.log 2>&1;

.PHONY : TARGET55
TARGET55 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/xor-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/xor-01.S/ref/Reference-sail_c_simulator.signature ref.elf > xor-01.log 2>&1;

.PHONY : TARGET56
TARGET56 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/xori-01.S/ref;riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/I/src/xori-01.S/ref/Reference-sail_c_simulator.signature ref.elf > xori-01.log 2>&1;

.PHONY : TARGET57
TARGET57 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/div-01.S/ref;riscv32-unknown-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/div-01.S/ref/Reference-sail_c_simulator.signature ref.elf > div-01.log 2>&1;

.PHONY : TARGET58
TARGET58 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/divu-01.S/ref;riscv32-unknown-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/divu-01.S/ref/Reference-sail_c_simulator.signature ref.elf > divu-01.log 2>&1;

.PHONY : TARGET59
TARGET59 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mul-01.S/ref;riscv32-unknown-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mul-01.S/ref/Reference-sail_c_simulator.signature ref.elf > mul-01.log 2>&1;

.PHONY : TARGET60
TARGET60 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mulh-01.S/ref;riscv32-unknown-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mulh-01.S/ref/Reference-sail_c_simulator.signature ref.elf > mulh-01.log 2>&1;

.PHONY : TARGET61
TARGET61 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mulhsu-01.S/ref;riscv32-unknown-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mulhsu-01.S/ref/Reference-sail_c_simulator.signature ref.elf > mulhsu-01.log 2>&1;

.PHONY : TARGET62
TARGET62 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mulhu-01.S/ref;riscv32-unknown-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/mulhu-01.S/ref/Reference-sail_c_simulator.signature ref.elf > mulhu-01.log 2>&1;

.PHONY : TARGET63
TARGET63 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/rem-01.S/ref;riscv32-unknown-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/rem-01.S/ref/Reference-sail_c_simulator.signature ref.elf > rem-01.log 2>&1;

.PHONY : TARGET64
TARGET64 :
	@cd /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/remu-01.S/ref;riscv32-unknown-elf-gcc -march=rv32im          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/link.ld         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/sail_cSim/env/         -I /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/eason/Desktop/ComputerArchitecture/Final_Project/rv32_core/riscof_work/M/src/remu-01.S/ref/Reference-sail_c_simulator.signature ref.elf > remu-01.log 2>&1;