/*!
* The Clear BSD License
* Copyright (c) 2015, Freescale Semiconductor, Inc.
* Copyright 2016-2017 NXP
* All rights reserved.
*
* \file
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted (subject to the limitations in the
* disclaimer below) provided that the following conditions are met:
* 
* * Redistributions of source code must retain the above copyright
*   notice, this list of conditions and the following disclaimer.
* 
* * Redistributions in binary form must reproduce the above copyright
*   notice, this list of conditions and the following disclaimer in the
*   documentation and/or other materials provided with the distribution.
* 
* * Neither the name of the copyright holder nor the names of its
*   contributors may be used to endorse or promote products derived from
*   this software without specific prior written permission.
* 
* NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE
* GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT
* HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
* BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
* IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/


#include "fsl_device_registers.h"
#include "fsl_os_abstraction.h"
#include "fsl_common.h"
#include "board.h"
#include "fsl_i2c.h"
#include "I2C_Adapter.h"
#include "pin_mux.h"


#define mI2cMaster_StartReadFlag_c 1u
#define mI2cMaster_WriteStopFlag_c 2u
#define mI2cSlave_WriteFlag_c      4u
#define mI2c_DummyData_c 0xFF

/*! *********************************************************************************
*************************************************************************************
* Private memory declarations
*************************************************************************************
********************************************************************************** */\
#if FSL_FEATURE_SOC_I2C_COUNT
static I2C_Type * mI2cBase[] = I2C_BASE_PTRS;
static IRQn_Type mI2cIrqs[] = I2C_IRQS;
static i2cState_t * mI2cStates[FSL_FEATURE_SOC_I2C_COUNT];

static void I2C_ISR(void);
#endif

/*! *********************************************************************************
*************************************************************************************
* Public functions
*************************************************************************************
********************************************************************************** */
uint32_t I2C_Initialize(uint32_t instance, i2cState_t *pState)
{
    uint32_t status = gI2cSuccess_c;
#if FSL_FEATURE_SOC_I2C_COUNT
    if( instance >= FSL_FEATURE_SOC_I2C_COUNT )
    {
        status = gI2cInvalidParameter_c;
    }
    else
    {
        BOARD_InitI2C();
        mI2cStates[instance] = pState;
        pState->rxCbParam = 0;
        pState->txCbParam = 0;
        pState->txCb = NULL;
        pState->rxCb = NULL;
        pState->pRxData = NULL;
        pState->pRxData = NULL;
        pState->rxSize = 0;
        pState->txSize = 0;
        
        if(pState->master)
        {
            i2c_master_config_t config;
            I2C_MasterGetDefaultConfig(&config);
            I2C_MasterInit(mI2cBase[instance], &config, BOARD_GetI2cClock(instance));
        }
        else
        {
            i2c_slave_config_t config;
            I2C_SlaveGetDefaultConfig(&config);
            config.addressingMode = kI2C_Address7bit;
            config.slaveAddress = pState->address;
            I2C_SlaveInit(mI2cBase[instance], &config, BOARD_GetI2cClock(instance));
            I2C_EnableInterrupts(mI2cBase[instance], kI2C_GlobalInterruptEnable);
        }
        
        OSA_InstallIntHandler(mI2cIrqs[instance], I2C_ISR);
        NVIC_SetPriority(mI2cIrqs[instance], gI2C_IsrPrio_c >> (8 - __NVIC_PRIO_BITS));
        NVIC_EnableIRQ(mI2cIrqs[instance]);
    }
#endif
    return status;
}

/************************************************************************************/
uint32_t I2C_InstallRxCalback(uint32_t instance, i2cCallback_t cb, uint32_t cbParam)
{
    uint32_t status = gI2cSuccess_c;
#if FSL_FEATURE_SOC_I2C_COUNT
    if( instance >= FSL_FEATURE_SOC_I2C_COUNT )
    {
        status = gI2cInvalidParameter_c;
    }
    else
    {
        mI2cStates[instance]->rxCb = cb;
        mI2cStates[instance]->rxCbParam = cbParam;
    }
#endif
    return status;
}

/************************************************************************************/
uint32_t I2C_InstallTxCalback(uint32_t instance, i2cCallback_t cb, uint32_t cbParam)
{
    uint32_t status = gI2cSuccess_c;
#if FSL_FEATURE_SOC_I2C_COUNT
    if( instance >= FSL_FEATURE_SOC_I2C_COUNT )
    {
        status = gI2cInvalidParameter_c;
    }
    else
    {
        mI2cStates[instance]->txCb = cb;
        mI2cStates[instance]->txCbParam = cbParam;
    }
#endif
    return status;
}

/************************************************************************************/
uint32_t I2C_MasterSetSpeed(uint32_t instance, uint32_t speed)
{
    uint32_t status = gI2cSuccess_c;
#if FSL_FEATURE_SOC_I2C_COUNT
    if( instance >= FSL_FEATURE_SOC_I2C_COUNT )
    {
        status = gI2cInvalidParameter_c;
    }
    else
    {
        I2C_MasterSetBaudRate(mI2cBase[instance], speed, BOARD_GetI2cClock(instance));
    }
#endif
    return status;
}

/************************************************************************************/
uint32_t I2C_MasterSend(uint32_t instance, uint8_t *pData, uint32_t size)
{
    uint32_t status = gI2cSuccess_c;
#if FSL_FEATURE_SOC_I2C_COUNT
    if( instance >= FSL_FEATURE_SOC_I2C_COUNT )
    {
        status = gI2cInvalidParameter_c;
    }
    else
    {
        I2C_Type * base = mI2cBase[instance];
        i2cState_t * pState = mI2cStates[instance];
        
        OSA_InterruptDisable();
        if( (pState->rxSize) || (pState->txSize) )
        {
            OSA_InterruptEnable();
            status = gI2cBusy_c;
        }
        else
        {
            pState->pTxData = pData;
            pState->txSize = size;
            OSA_InterruptEnable();

            pState->flags &= ~mI2cMaster_StartReadFlag_c;
            I2C_MasterStart(base, pState->address, kI2C_Write);
            I2C_EnableInterrupts(base, kI2C_GlobalInterruptEnable);
        }
    }
#endif
    return status;
}

/************************************************************************************/
uint32_t I2C_MasterReceive(uint32_t instance, uint8_t *pData, uint32_t size)
{
    uint32_t status = gI2cSuccess_c;
#if FSL_FEATURE_SOC_I2C_COUNT
    if( instance >= FSL_FEATURE_SOC_I2C_COUNT )
    {
        status = gI2cInvalidParameter_c;
    }
    else
    {
        I2C_Type * base = mI2cBase[instance];
        i2cState_t * pState = mI2cStates[instance];
        
        OSA_InterruptDisable();
        if( (pState->rxSize) || (pState->txSize) )
        {
            OSA_InterruptEnable();
            status = gI2cBusy_c;
        }
        else
        {
            pState->pRxData = pData;
            pState->rxSize = size;
            OSA_InterruptEnable();
            
            pState->flags |= mI2cMaster_StartReadFlag_c;
            I2C_MasterStart(base, pState->address, kI2C_Read);
            I2C_EnableInterrupts(base, kI2C_GlobalInterruptEnable);
        }
    }
#endif
    return status;
}

/************************************************************************************/
uint32_t I2C_SlaveSend(uint32_t instance, uint8_t *pData, uint32_t size)
{
    uint32_t status = gI2cSuccess_c;
#if FSL_FEATURE_SOC_I2C_COUNT
    if( instance >= FSL_FEATURE_SOC_I2C_COUNT )
    {
        status = gI2cInvalidParameter_c;
    }
    else
    {
        i2cState_t * pState = mI2cStates[instance];

        OSA_InterruptDisable();
        if( pState->txSize )
        {
            status = gI2cBusy_c;
        }
        else
        {
            pState->pTxData = pData;
            pState->txSize = size;
        }
        OSA_InterruptEnable();
    }
#endif
    return status;
}

/************************************************************************************/
uint32_t I2C_SlaveReceive(uint32_t instance, uint8_t *pData, uint32_t size)
{
    uint32_t status = gI2cSuccess_c;
#if FSL_FEATURE_SOC_I2C_COUNT
    if( instance >= FSL_FEATURE_SOC_I2C_COUNT )
    {
        status = gI2cInvalidParameter_c;
    }
    else
    {
        i2cState_t * pState = mI2cStates[instance];
        
        OSA_InterruptDisable();
        if( pState->rxSize )
        {
            status = gI2cBusy_c;
        }
        else
        {
            pState->pRxData = pData;
            pState->rxSize = size;
        }
        OSA_InterruptEnable();
    }
#endif
    return status;
}

/*! *********************************************************************************
*************************************************************************************
* Private functions
*************************************************************************************
********************************************************************************** */
#if FSL_FEATURE_SOC_I2C_COUNT
static void I2C_ISR(void)
{
    uint32_t irq = __get_IPSR() - 16ul;
    uint32_t instance;
    I2C_Type * base;
    i2cState_t * pState;
    uint8_t status;
    uint8_t data;

    /* Get instance */
    for( instance=0ul; instance<FSL_FEATURE_SOC_I2C_COUNT; instance++ )
    {
        if( irq == (uint32_t)mI2cIrqs[instance] )
        {
            base = mI2cBase[instance];
            pState = mI2cStates[instance];
            status = I2C_SlaveGetStatusFlags(base);
            base->S = kI2C_IntPendingFlag;
            
            if( pState->master )
            {
                if( pState->flags & mI2cMaster_StartReadFlag_c )
                {
                    pState->flags &= ~mI2cMaster_StartReadFlag_c;
                    /* Change direction to read direction and automatically send ACK. */
                    base->C1 &= ~(I2C_C1_TX_MASK | I2C_C1_TXAK_MASK);
                    /* Send NAK at the last byte. */
                    if( pState->rxSize == 1 )
                    {
                        base->C1 |= I2C_C1_TXAK_MASK;
                    }
                    /* Read dummy to free the bus. */
                    data = base->D;
                }
                else
                {
                    if( pState->flags & mI2cMaster_WriteStopFlag_c )
                    {
                        pState->flags &= ~mI2cMaster_WriteStopFlag_c;
                        I2C_DisableInterrupts(base, kI2C_GlobalInterruptEnable);
                        I2C_MasterStop(base);
                        if( pState->txCb )
                        {
                            pState->txCb(pState);
                        }
                    }
                    else if( pState->txSize )
                    {
                        pState->txSize--;
                        base->D = *pState->pTxData++;
                        
                        if( 0 == pState->txSize )
                        {
                            pState->flags |= mI2cMaster_WriteStopFlag_c;
                        }
                    }
                    
                    if( pState->rxSize )
                    {
                        /* Send STOP after receiving the last byte. */
                        if( pState->rxSize == 1 )
                        {
                            I2C_MasterStop(base);
                        }
                        
                        pState->rxSize--;
                        data = base->D;
                        *pState->pRxData++ = data;
                        
                        if( pState->rxCb )
                        {
                            pState->rxCb(pState);
                        }
                        
                        /* Send NAK after the last byte. */
                        if( pState->rxSize == 1 )
                        {
                            base->C1 |= I2C_C1_TXAK_MASK;
                        }
                        
                        if( 0 == pState->rxSize )
                        {
                            I2C_DisableInterrupts(base, kI2C_GlobalInterruptEnable);
                        }
                    }
                }
            }
            else /* I2C Slave */
            {
                if( status & kI2C_AddressMatchFlag )
                {
                    /* Slave transmit, master reading from slave. */
                    if( status & kI2C_TransferDirectionFlag )
                    {
                        /* Change direction to send data. */
                        base->C1 |= I2C_C1_TX_MASK;
                        pState->flags |= mI2cSlave_WriteFlag_c;
                    }
                    else
                    {
                        /* Slave receive, master writing to slave. */
                        base->C1 &= ~(I2C_C1_TX_MASK | I2C_C1_TXAK_MASK);
                        /* Read dummy to free the bus. */
                        data = base->D;
                        pState->flags &= ~mI2cSlave_WriteFlag_c;
                        return;
                    }
                }
                
                /* master receive->slave send transfer is ongoing. */
                if( pState->flags & mI2cSlave_WriteFlag_c )
                {
                    if( (0 == pState->txSize) || (status & kI2C_ReceiveNakFlag) )
                    {
                        pState->flags &= ~mI2cSlave_WriteFlag_c;
                        /* Change to RX mode when send out all data in tx buffer. */
                        base->C1 &= ~(I2C_C1_TX_MASK | I2C_C1_TXAK_MASK);
                        /* Read dummy to release bus. */
                        data = base->D;
                        
                        if( (0 == pState->txSize) && (pState->txCb) )
                        {
                            pState->txCb(pState);
                        }
                    }
                    else if( pState->txSize )
                    {
                        pState->txSize--;
                        base->D = *pState->pTxData++;
                    }
                }
                else
                    /* slave receive->master send transfer is ongoing. */
                {
                    data = base->D;
                    
                    if( pState->rxSize )
                    {
                        pState->rxSize--;
                    }
                    
                    if( pState->pRxData )
                    {
                        *pState->pRxData++ = data;
                    }
                    
                    if( (0 == pState->rxSize) && (pState->rxCb) )
                    {
                        pState->rxCb(pState);
                    }
                    
                }
            }
            break;
        } /* if( irq == (uint32_t)mI2cIrqs[instance] ) */
    } /* for(...) */
}
#endif