Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 23:29:22 2020
| Host         : DESKTOP-QPN994V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_Demo_timing_summary_routed.rpt -pb HDMI_Demo_timing_summary_routed.pb -rpx HDMI_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.888     -223.463                     41                 1301        0.122        0.000                      0                 1301       -0.155       -0.155                       1                  1141  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 5.000}        10.000          100.000         
    CLKFBIN               {0.000 5.000}        10.000          100.000         
    PixelClkIO            {0.000 5.000}        10.000          100.000         
    SerialClkIO           {0.000 1.000}        2.000           500.000         
    rgb2dvi/U0/SerialClk  {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     2  
  clk_out1_clk_wiz_0       -7.888     -223.463                     41                 1259        0.122        0.000                      0                 1259        3.000        0.000                       0                  1114  
    CLKFBIN                                                                                                                                                             8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                          7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                        -0.155       -0.155                       1                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  PixelClkIO                5.363        0.000                      0                   38        0.178        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        8.319        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk_10/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           41  Failing Endpoints,  Worst Slack       -7.888ns,  Total Violation     -223.463ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.888ns  (required time - arrival time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.715ns  (logic 11.580ns (65.369%)  route 6.135ns (34.631%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.611     5.128    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X25Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/Q
                         net (fo=7, routed)           0.830     6.414    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[2]
    SLICE_X24Y29         LUT3 (Prop_lut3_I1_O)        0.153     6.567 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1/O
                         net (fo=2, routed)           0.708     7.275    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1_n_0
    SLICE_X24Y29         LUT4 (Prop_lut4_I3_O)        0.331     7.606 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.606    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.982 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.297 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry__0/O[3]
                         net (fo=4, routed)           0.846     9.144    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1[7]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.307     9.451 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.451    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.827 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.827    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.081 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry__0/CO[0]
                         net (fo=10, routed)          0.641    10.722    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.393    11.115 r  Image_Process_Edge/Edge_Check0/inst/_carry_i_4/O
                         net (fo=1, routed)           0.000    11.115    Image_Process_Edge/Edge_Check0/inst/p_1_in[0]
    SLICE_X25Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.598 r  Image_Process_Edge/Edge_Check0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.598    Image_Process_Edge/Edge_Check0/inst/_carry_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  Image_Process_Edge/Edge_Check0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.712    Image_Process_Edge/Edge_Check0/inst/_carry__0_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.951 r  Image_Process_Edge/Edge_Check0/inst/_carry__1/O[2]
                         net (fo=2, routed)           0.742    12.692    Image_Process_Edge/Edge_Check0/inst/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.019    16.711 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3/P[15]
                         net (fo=1, routed)           0.784    17.496    Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3_n_90
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.820    19.316 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out2/P[15]
                         net (fo=1, routed)           0.438    19.754    Image_Process_Edge/Edge_Check0/inst_n_1
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[15]_P[16])
                                                      1.820    21.574 r  Image_Process_Edge/Edge_Check0/p_1_out/P[16]
                         net (fo=1, routed)           0.699    22.273    Image_Process_Edge/Edge_Check0/inst/P[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    22.397 r  Image_Process_Edge/Edge_Check0/inst//i_/O
                         net (fo=27, routed)          0.446    22.843    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X29Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.500    14.838    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.077    15.020    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)       -0.066    14.954    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -22.843    
  -------------------------------------------------------------------
                         slack                                 -7.888    

Slack (VIOLATED) :        -7.886ns  (required time - arrival time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 11.580ns (65.385%)  route 6.130ns (34.615%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.611     5.128    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X25Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/Q
                         net (fo=7, routed)           0.830     6.414    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[2]
    SLICE_X24Y29         LUT3 (Prop_lut3_I1_O)        0.153     6.567 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1/O
                         net (fo=2, routed)           0.708     7.275    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1_n_0
    SLICE_X24Y29         LUT4 (Prop_lut4_I3_O)        0.331     7.606 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.606    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.982 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.297 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry__0/O[3]
                         net (fo=4, routed)           0.846     9.144    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1[7]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.307     9.451 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.451    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.827 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.827    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.081 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry__0/CO[0]
                         net (fo=10, routed)          0.641    10.722    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.393    11.115 r  Image_Process_Edge/Edge_Check0/inst/_carry_i_4/O
                         net (fo=1, routed)           0.000    11.115    Image_Process_Edge/Edge_Check0/inst/p_1_in[0]
    SLICE_X25Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.598 r  Image_Process_Edge/Edge_Check0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.598    Image_Process_Edge/Edge_Check0/inst/_carry_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  Image_Process_Edge/Edge_Check0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.712    Image_Process_Edge/Edge_Check0/inst/_carry__0_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.951 r  Image_Process_Edge/Edge_Check0/inst/_carry__1/O[2]
                         net (fo=2, routed)           0.742    12.692    Image_Process_Edge/Edge_Check0/inst/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.019    16.711 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3/P[15]
                         net (fo=1, routed)           0.784    17.496    Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3_n_90
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.820    19.316 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out2/P[15]
                         net (fo=1, routed)           0.438    19.754    Image_Process_Edge/Edge_Check0/inst_n_1
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[15]_P[16])
                                                      1.820    21.574 r  Image_Process_Edge/Edge_Check0/p_1_out/P[16]
                         net (fo=1, routed)           0.699    22.273    Image_Process_Edge/Edge_Check0/inst/P[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    22.397 r  Image_Process_Edge/Edge_Check0/inst//i_/O
                         net (fo=27, routed)          0.442    22.838    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.501    14.839    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.077    15.021    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)       -0.069    14.952    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -22.838    
  -------------------------------------------------------------------
                         slack                                 -7.886    

Slack (VIOLATED) :        -7.884ns  (required time - arrival time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.692ns  (logic 11.580ns (65.454%)  route 6.112ns (34.546%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.611     5.128    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X25Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/Q
                         net (fo=7, routed)           0.830     6.414    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[2]
    SLICE_X24Y29         LUT3 (Prop_lut3_I1_O)        0.153     6.567 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1/O
                         net (fo=2, routed)           0.708     7.275    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1_n_0
    SLICE_X24Y29         LUT4 (Prop_lut4_I3_O)        0.331     7.606 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.606    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.982 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.297 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry__0/O[3]
                         net (fo=4, routed)           0.846     9.144    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1[7]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.307     9.451 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.451    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.827 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.827    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.081 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry__0/CO[0]
                         net (fo=10, routed)          0.641    10.722    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.393    11.115 r  Image_Process_Edge/Edge_Check0/inst/_carry_i_4/O
                         net (fo=1, routed)           0.000    11.115    Image_Process_Edge/Edge_Check0/inst/p_1_in[0]
    SLICE_X25Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.598 r  Image_Process_Edge/Edge_Check0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.598    Image_Process_Edge/Edge_Check0/inst/_carry_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  Image_Process_Edge/Edge_Check0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.712    Image_Process_Edge/Edge_Check0/inst/_carry__0_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.951 r  Image_Process_Edge/Edge_Check0/inst/_carry__1/O[2]
                         net (fo=2, routed)           0.742    12.692    Image_Process_Edge/Edge_Check0/inst/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.019    16.711 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3/P[15]
                         net (fo=1, routed)           0.784    17.496    Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3_n_90
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.820    19.316 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out2/P[15]
                         net (fo=1, routed)           0.438    19.754    Image_Process_Edge/Edge_Check0/inst_n_1
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[15]_P[16])
                                                      1.820    21.574 r  Image_Process_Edge/Edge_Check0/p_1_out/P[16]
                         net (fo=1, routed)           0.699    22.273    Image_Process_Edge/Edge_Check0/inst/P[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    22.397 r  Image_Process_Edge/Edge_Check0/inst//i_/O
                         net (fo=27, routed)          0.423    22.820    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X31Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.504    14.842    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.077    15.024    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)       -0.089    14.935    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -22.820    
  -------------------------------------------------------------------
                         slack                                 -7.884    

Slack (VIOLATED) :        -7.883ns  (required time - arrival time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.701ns  (logic 11.580ns (65.419%)  route 6.121ns (34.581%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.611     5.128    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X25Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/Q
                         net (fo=7, routed)           0.830     6.414    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[2]
    SLICE_X24Y29         LUT3 (Prop_lut3_I1_O)        0.153     6.567 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1/O
                         net (fo=2, routed)           0.708     7.275    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1_n_0
    SLICE_X24Y29         LUT4 (Prop_lut4_I3_O)        0.331     7.606 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.606    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.982 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.297 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry__0/O[3]
                         net (fo=4, routed)           0.846     9.144    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1[7]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.307     9.451 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.451    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.827 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.827    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.081 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry__0/CO[0]
                         net (fo=10, routed)          0.641    10.722    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.393    11.115 r  Image_Process_Edge/Edge_Check0/inst/_carry_i_4/O
                         net (fo=1, routed)           0.000    11.115    Image_Process_Edge/Edge_Check0/inst/p_1_in[0]
    SLICE_X25Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.598 r  Image_Process_Edge/Edge_Check0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.598    Image_Process_Edge/Edge_Check0/inst/_carry_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  Image_Process_Edge/Edge_Check0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.712    Image_Process_Edge/Edge_Check0/inst/_carry__0_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.951 r  Image_Process_Edge/Edge_Check0/inst/_carry__1/O[2]
                         net (fo=2, routed)           0.742    12.692    Image_Process_Edge/Edge_Check0/inst/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.019    16.711 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3/P[15]
                         net (fo=1, routed)           0.784    17.496    Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3_n_90
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.820    19.316 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out2/P[15]
                         net (fo=1, routed)           0.438    19.754    Image_Process_Edge/Edge_Check0/inst_n_1
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[15]_P[16])
                                                      1.820    21.574 r  Image_Process_Edge/Edge_Check0/p_1_out/P[16]
                         net (fo=1, routed)           0.699    22.273    Image_Process_Edge/Edge_Check0/inst/P[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    22.397 r  Image_Process_Edge/Edge_Check0/inst//i_/O
                         net (fo=27, routed)          0.433    22.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X29Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.501    14.839    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.077    15.021    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)       -0.075    14.946    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -22.829    
  -------------------------------------------------------------------
                         slack                                 -7.883    

Slack (VIOLATED) :        -7.876ns  (required time - arrival time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.715ns  (logic 11.580ns (65.369%)  route 6.135ns (34.631%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.611     5.128    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X25Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/Q
                         net (fo=7, routed)           0.830     6.414    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[2]
    SLICE_X24Y29         LUT3 (Prop_lut3_I1_O)        0.153     6.567 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1/O
                         net (fo=2, routed)           0.708     7.275    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1_n_0
    SLICE_X24Y29         LUT4 (Prop_lut4_I3_O)        0.331     7.606 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.606    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.982 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.297 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry__0/O[3]
                         net (fo=4, routed)           0.846     9.144    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1[7]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.307     9.451 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.451    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.827 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.827    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.081 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry__0/CO[0]
                         net (fo=10, routed)          0.641    10.722    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.393    11.115 r  Image_Process_Edge/Edge_Check0/inst/_carry_i_4/O
                         net (fo=1, routed)           0.000    11.115    Image_Process_Edge/Edge_Check0/inst/p_1_in[0]
    SLICE_X25Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.598 r  Image_Process_Edge/Edge_Check0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.598    Image_Process_Edge/Edge_Check0/inst/_carry_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  Image_Process_Edge/Edge_Check0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.712    Image_Process_Edge/Edge_Check0/inst/_carry__0_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.951 r  Image_Process_Edge/Edge_Check0/inst/_carry__1/O[2]
                         net (fo=2, routed)           0.742    12.692    Image_Process_Edge/Edge_Check0/inst/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.019    16.711 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3/P[15]
                         net (fo=1, routed)           0.784    17.496    Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3_n_90
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.820    19.316 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out2/P[15]
                         net (fo=1, routed)           0.438    19.754    Image_Process_Edge/Edge_Check0/inst_n_1
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[15]_P[16])
                                                      1.820    21.574 r  Image_Process_Edge/Edge_Check0/p_1_out/P[16]
                         net (fo=1, routed)           0.699    22.273    Image_Process_Edge/Edge_Check0/inst/P[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    22.397 r  Image_Process_Edge/Edge_Check0/inst//i_/O
                         net (fo=27, routed)          0.446    22.843    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X29Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.500    14.838    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.077    15.020    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)       -0.054    14.966    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -22.843    
  -------------------------------------------------------------------
                         slack                                 -7.876    

Slack (VIOLATED) :        -7.876ns  (required time - arrival time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.674ns  (logic 11.580ns (65.518%)  route 6.094ns (34.482%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.611     5.128    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X25Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/Q
                         net (fo=7, routed)           0.830     6.414    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[2]
    SLICE_X24Y29         LUT3 (Prop_lut3_I1_O)        0.153     6.567 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1/O
                         net (fo=2, routed)           0.708     7.275    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1_n_0
    SLICE_X24Y29         LUT4 (Prop_lut4_I3_O)        0.331     7.606 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.606    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.982 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.297 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry__0/O[3]
                         net (fo=4, routed)           0.846     9.144    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1[7]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.307     9.451 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.451    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.827 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.827    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.081 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry__0/CO[0]
                         net (fo=10, routed)          0.641    10.722    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.393    11.115 r  Image_Process_Edge/Edge_Check0/inst/_carry_i_4/O
                         net (fo=1, routed)           0.000    11.115    Image_Process_Edge/Edge_Check0/inst/p_1_in[0]
    SLICE_X25Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.598 r  Image_Process_Edge/Edge_Check0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.598    Image_Process_Edge/Edge_Check0/inst/_carry_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  Image_Process_Edge/Edge_Check0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.712    Image_Process_Edge/Edge_Check0/inst/_carry__0_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.951 r  Image_Process_Edge/Edge_Check0/inst/_carry__1/O[2]
                         net (fo=2, routed)           0.742    12.692    Image_Process_Edge/Edge_Check0/inst/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.019    16.711 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3/P[15]
                         net (fo=1, routed)           0.784    17.496    Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3_n_90
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.820    19.316 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out2/P[15]
                         net (fo=1, routed)           0.438    19.754    Image_Process_Edge/Edge_Check0/inst_n_1
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[15]_P[16])
                                                      1.820    21.574 r  Image_Process_Edge/Edge_Check0/p_1_out/P[16]
                         net (fo=1, routed)           0.699    22.273    Image_Process_Edge/Edge_Check0/inst/P[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    22.397 r  Image_Process_Edge/Edge_Check0/inst//i_/O
                         net (fo=27, routed)          0.406    22.802    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X29Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.501    14.839    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.077    15.021    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)       -0.095    14.926    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -22.802    
  -------------------------------------------------------------------
                         slack                                 -7.876    

Slack (VIOLATED) :        -7.874ns  (required time - arrival time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 11.580ns (65.385%)  route 6.130ns (34.615%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.611     5.128    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X25Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/Q
                         net (fo=7, routed)           0.830     6.414    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[2]
    SLICE_X24Y29         LUT3 (Prop_lut3_I1_O)        0.153     6.567 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1/O
                         net (fo=2, routed)           0.708     7.275    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1_n_0
    SLICE_X24Y29         LUT4 (Prop_lut4_I3_O)        0.331     7.606 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.606    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.982 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.297 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry__0/O[3]
                         net (fo=4, routed)           0.846     9.144    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1[7]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.307     9.451 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.451    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.827 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.827    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.081 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry__0/CO[0]
                         net (fo=10, routed)          0.641    10.722    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.393    11.115 r  Image_Process_Edge/Edge_Check0/inst/_carry_i_4/O
                         net (fo=1, routed)           0.000    11.115    Image_Process_Edge/Edge_Check0/inst/p_1_in[0]
    SLICE_X25Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.598 r  Image_Process_Edge/Edge_Check0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.598    Image_Process_Edge/Edge_Check0/inst/_carry_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  Image_Process_Edge/Edge_Check0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.712    Image_Process_Edge/Edge_Check0/inst/_carry__0_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.951 r  Image_Process_Edge/Edge_Check0/inst/_carry__1/O[2]
                         net (fo=2, routed)           0.742    12.692    Image_Process_Edge/Edge_Check0/inst/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.019    16.711 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3/P[15]
                         net (fo=1, routed)           0.784    17.496    Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3_n_90
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.820    19.316 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out2/P[15]
                         net (fo=1, routed)           0.438    19.754    Image_Process_Edge/Edge_Check0/inst_n_1
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[15]_P[16])
                                                      1.820    21.574 r  Image_Process_Edge/Edge_Check0/p_1_out/P[16]
                         net (fo=1, routed)           0.699    22.273    Image_Process_Edge/Edge_Check0/inst/P[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    22.397 r  Image_Process_Edge/Edge_Check0/inst//i_/O
                         net (fo=27, routed)          0.442    22.838    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X29Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.501    14.839    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.077    15.021    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)       -0.057    14.964    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -22.838    
  -------------------------------------------------------------------
                         slack                                 -7.874    

Slack (VIOLATED) :        -7.874ns  (required time - arrival time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.701ns  (logic 11.580ns (65.419%)  route 6.121ns (34.581%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.611     5.128    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X25Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/Q
                         net (fo=7, routed)           0.830     6.414    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[2]
    SLICE_X24Y29         LUT3 (Prop_lut3_I1_O)        0.153     6.567 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1/O
                         net (fo=2, routed)           0.708     7.275    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1_n_0
    SLICE_X24Y29         LUT4 (Prop_lut4_I3_O)        0.331     7.606 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.606    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.982 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.297 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry__0/O[3]
                         net (fo=4, routed)           0.846     9.144    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1[7]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.307     9.451 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.451    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.827 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.827    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.081 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry__0/CO[0]
                         net (fo=10, routed)          0.641    10.722    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.393    11.115 r  Image_Process_Edge/Edge_Check0/inst/_carry_i_4/O
                         net (fo=1, routed)           0.000    11.115    Image_Process_Edge/Edge_Check0/inst/p_1_in[0]
    SLICE_X25Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.598 r  Image_Process_Edge/Edge_Check0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.598    Image_Process_Edge/Edge_Check0/inst/_carry_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  Image_Process_Edge/Edge_Check0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.712    Image_Process_Edge/Edge_Check0/inst/_carry__0_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.951 r  Image_Process_Edge/Edge_Check0/inst/_carry__1/O[2]
                         net (fo=2, routed)           0.742    12.692    Image_Process_Edge/Edge_Check0/inst/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.019    16.711 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3/P[15]
                         net (fo=1, routed)           0.784    17.496    Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3_n_90
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.820    19.316 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out2/P[15]
                         net (fo=1, routed)           0.438    19.754    Image_Process_Edge/Edge_Check0/inst_n_1
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[15]_P[16])
                                                      1.820    21.574 r  Image_Process_Edge/Edge_Check0/p_1_out/P[16]
                         net (fo=1, routed)           0.699    22.273    Image_Process_Edge/Edge_Check0/inst/P[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    22.397 r  Image_Process_Edge/Edge_Check0/inst//i_/O
                         net (fo=27, routed)          0.433    22.829    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X29Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.501    14.839    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.077    15.021    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)       -0.066    14.955    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -22.829    
  -------------------------------------------------------------------
                         slack                                 -7.874    

Slack (VIOLATED) :        -7.872ns  (required time - arrival time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.692ns  (logic 11.580ns (65.454%)  route 6.112ns (34.546%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.611     5.128    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X25Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/Q
                         net (fo=7, routed)           0.830     6.414    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[2]
    SLICE_X24Y29         LUT3 (Prop_lut3_I1_O)        0.153     6.567 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1/O
                         net (fo=2, routed)           0.708     7.275    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1_n_0
    SLICE_X24Y29         LUT4 (Prop_lut4_I3_O)        0.331     7.606 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.606    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.982 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.297 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry__0/O[3]
                         net (fo=4, routed)           0.846     9.144    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1[7]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.307     9.451 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.451    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.827 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.827    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.081 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry__0/CO[0]
                         net (fo=10, routed)          0.641    10.722    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.393    11.115 r  Image_Process_Edge/Edge_Check0/inst/_carry_i_4/O
                         net (fo=1, routed)           0.000    11.115    Image_Process_Edge/Edge_Check0/inst/p_1_in[0]
    SLICE_X25Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.598 r  Image_Process_Edge/Edge_Check0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.598    Image_Process_Edge/Edge_Check0/inst/_carry_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  Image_Process_Edge/Edge_Check0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.712    Image_Process_Edge/Edge_Check0/inst/_carry__0_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.951 r  Image_Process_Edge/Edge_Check0/inst/_carry__1/O[2]
                         net (fo=2, routed)           0.742    12.692    Image_Process_Edge/Edge_Check0/inst/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.019    16.711 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3/P[15]
                         net (fo=1, routed)           0.784    17.496    Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3_n_90
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.820    19.316 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out2/P[15]
                         net (fo=1, routed)           0.438    19.754    Image_Process_Edge/Edge_Check0/inst_n_1
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[15]_P[16])
                                                      1.820    21.574 r  Image_Process_Edge/Edge_Check0/p_1_out/P[16]
                         net (fo=1, routed)           0.699    22.273    Image_Process_Edge/Edge_Check0/inst/P[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    22.397 r  Image_Process_Edge/Edge_Check0/inst//i_/O
                         net (fo=27, routed)          0.423    22.820    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X31Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.504    14.842    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.077    15.024    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)       -0.077    14.947    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -22.820    
  -------------------------------------------------------------------
                         slack                                 -7.872    

Slack (VIOLATED) :        -7.871ns  (required time - arrival time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.701ns  (logic 11.580ns (65.419%)  route 6.121ns (34.581%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.611     5.128    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X25Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.456     5.584 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/Q
                         net (fo=7, routed)           0.830     6.414    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[2]
    SLICE_X24Y29         LUT3 (Prop_lut3_I1_O)        0.153     6.567 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1/O
                         net (fo=2, routed)           0.708     7.275    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_1_n_0
    SLICE_X24Y29         LUT4 (Prop_lut4_I3_O)        0.331     7.606 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.606    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_i_3_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.982 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.297 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1__1_carry__0/O[3]
                         net (fo=4, routed)           0.846     9.144    Image_Process_Edge/Edge_Check0/inst/Matrix_Cal_X_1[7]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.307     9.451 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5/O
                         net (fo=1, routed)           0.000     9.451    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_i_5_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.827 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.827    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.081 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1_carry__0/CO[0]
                         net (fo=10, routed)          0.641    10.722    Image_Process_Edge/Edge_Check0/inst/Matrix_Res_X1
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.393    11.115 r  Image_Process_Edge/Edge_Check0/inst/_carry_i_4/O
                         net (fo=1, routed)           0.000    11.115    Image_Process_Edge/Edge_Check0/inst/p_1_in[0]
    SLICE_X25Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.598 r  Image_Process_Edge/Edge_Check0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.598    Image_Process_Edge/Edge_Check0/inst/_carry_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  Image_Process_Edge/Edge_Check0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.712    Image_Process_Edge/Edge_Check0/inst/_carry__0_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.951 r  Image_Process_Edge/Edge_Check0/inst/_carry__1/O[2]
                         net (fo=2, routed)           0.742    12.692    Image_Process_Edge/Edge_Check0/inst/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.019    16.711 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3/P[15]
                         net (fo=1, routed)           0.784    17.496    Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out3_n_90
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.820    19.316 r  Image_Process_Edge/Edge_Check0/inst/Binary_Data_Out2/P[15]
                         net (fo=1, routed)           0.438    19.754    Image_Process_Edge/Edge_Check0/inst_n_1
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[15]_P[16])
                                                      1.820    21.574 r  Image_Process_Edge/Edge_Check0/p_1_out/P[16]
                         net (fo=1, routed)           0.699    22.273    Image_Process_Edge/Edge_Check0/inst/P[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    22.397 r  Image_Process_Edge/Edge_Check0/inst//i_/O
                         net (fo=27, routed)          0.433    22.829    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X29Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.501    14.839    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.077    15.021    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)       -0.063    14.958    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -22.829    
  -------------------------------------------------------------------
                         slack                                 -7.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.571     1.426    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.567 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.623    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.513     1.426    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075     1.501    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.570     1.425    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     1.631    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.839     1.938    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.075     1.500    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.592     1.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.667    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.862     1.961    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X34Y41         FDPE (Hold_fdpe_C_D)         0.060     1.507    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.554     1.409    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X21Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDCE (Prop_fdce_C_Q)         0.141     1.550 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[36]/Q
                         net (fo=1, routed)           0.112     1.662    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[36]
    SLICE_X21Y29         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.820     1.919    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X21Y29         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[60]/C
                         clock pessimism             -0.497     1.422    
    SLICE_X21Y29         FDCE (Hold_fdce_C_D)         0.066     1.488    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.556     1.411    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X23Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[47]/Q
                         net (fo=3, routed)           0.134     1.686    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[47]
    SLICE_X22Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.824     1.923    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X22Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[71]/C
                         clock pessimism             -0.499     1.424    
    SLICE_X22Y30         FDCE (Hold_fdce_C_D)         0.084     1.508    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.556     1.411    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X23Y30         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[29]/Q
                         net (fo=3, routed)           0.124     1.676    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[29]
    SLICE_X23Y31         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.825     1.924    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X23Y31         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[53]/C
                         clock pessimism             -0.498     1.426    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.070     1.496    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.559     1.414    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y31         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     1.671    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X31Y31         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.826     1.925    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y31         FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.511     1.414    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.070     1.484    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_HDMI0/VSync_Cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_HDMI0/Set_Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.252ns (76.263%)  route 0.078ns (23.737%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.565     1.420    Driver_HDMI0/clk_out1
    SLICE_X29Y8          FDRE                                         r  Driver_HDMI0/VSync_Cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141     1.561 f  Driver_HDMI0/VSync_Cnt_reg[10]/Q
                         net (fo=9, routed)           0.078     1.640    Driver_HDMI0/VSync_Cnt_reg[10]
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.685 r  Driver_HDMI0/Set_Y[11]_i_3/O
                         net (fo=1, routed)           0.000     1.685    Driver_HDMI0/Set_Y[11]_i_3_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.751 r  Driver_HDMI0/Set_Y_reg[11]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.751    Driver_HDMI0/C[10]
    SLICE_X28Y8          FDRE                                         r  Driver_HDMI0/Set_Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.834     1.933    Driver_HDMI0/clk_out1
    SLICE_X28Y8          FDRE                                         r  Driver_HDMI0/Set_Y_reg[10]/C
                         clock pessimism             -0.500     1.433    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.130     1.563    Driver_HDMI0/Set_Y_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.588     1.443    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y16         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129     1.714    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y16         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.856     1.955    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y16         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.070     1.526    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.558     1.413    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X27Y31         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.141     1.554 r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[31]/Q
                         net (fo=3, routed)           0.146     1.701    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg_n_0_[31]
    SLICE_X26Y31         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.825     1.924    Image_Process_Edge/Edge_Check0/inst/clk_Image_Process
    SLICE_X26Y31         FDCE                                         r  Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[55]/C
                         clock pessimism             -0.498     1.426    
    SLICE_X26Y31         FDCE (Hold_fdce_C_D)         0.084     1.510    Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y12    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer00/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[122]_srl27/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y12    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer00/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y12    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer00/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y12    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer00/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X22Y26    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer01/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[122]_srl27/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X22Y26    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer01/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X22Y26    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer01/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X22Y26    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer01/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y23    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer00/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[122]_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y23    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer00/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y23    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer00/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y23    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer00/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X22Y13    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer10/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X22Y13    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer10/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X22Y13    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer10/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X22Y13    Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer10/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[95]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        5.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.478ns (7.424%)  route 5.961ns (92.576%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.048ns = ( 18.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.697     5.214    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDPE (Prop_fdpe_C_Q)         0.478     5.692 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.961    11.653    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.452    14.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.873 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    16.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.503 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    18.048    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.179    18.227    
                         clock uncertainty           -0.191    18.036    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.016    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.478ns (7.481%)  route 5.912ns (92.519%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.048ns = ( 18.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.697     5.214    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDPE (Prop_fdpe_C_Q)         0.478     5.692 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.912    11.604    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.452    14.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.873 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    16.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.503 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    18.048    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.179    18.227    
                         clock uncertainty           -0.191    18.036    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.016    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 0.478ns (7.667%)  route 5.756ns (92.333%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.051ns = ( 18.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.697     5.214    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDPE (Prop_fdpe_C_Q)         0.478     5.692 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.756    11.448    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.452    14.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.873 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    16.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.503 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    18.051    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.179    18.230    
                         clock uncertainty           -0.191    18.039    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.019    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.478ns (7.696%)  route 5.733ns (92.304%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.051ns = ( 18.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.697     5.214    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDPE (Prop_fdpe_C_Q)         0.478     5.692 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.733    11.425    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.452    14.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.873 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    16.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.503 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    18.051    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.179    18.230    
                         clock uncertainty           -0.191    18.039    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.019    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 0.478ns (7.757%)  route 5.684ns (92.243%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.055ns = ( 18.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.697     5.214    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDPE (Prop_fdpe_C_Q)         0.478     5.692 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.684    11.376    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.452    14.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.873 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    16.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.503 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    18.055    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.179    18.234    
                         clock uncertainty           -0.191    18.043    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.023    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.478ns (7.835%)  route 5.623ns (92.165%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 18.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.697     5.214    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDPE (Prop_fdpe_C_Q)         0.478     5.692 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.623    11.315    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.452    14.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.873 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    16.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.503 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    18.050    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.179    18.229    
                         clock uncertainty           -0.191    18.038    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.018    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 0.478ns (8.138%)  route 5.396ns (91.862%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.055ns = ( 18.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.697     5.214    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDPE (Prop_fdpe_C_Q)         0.478     5.692 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.396    11.088    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.452    14.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.873 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    16.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.503 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    18.055    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.179    18.234    
                         clock uncertainty           -0.191    18.043    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.023    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.478ns (8.250%)  route 5.316ns (91.750%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 18.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.697     5.214    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDPE (Prop_fdpe_C_Q)         0.478     5.692 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.316    11.008    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.452    14.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.873 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    16.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.503 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    18.050    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.179    18.229    
                         clock uncertainty           -0.191    18.038    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.018    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.478ns (9.115%)  route 4.766ns (90.885%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 18.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.690     5.207    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDSE (Prop_fdse_C_Q)         0.478     5.685 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.766    10.451    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.452    14.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.873 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    16.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.503 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    18.050    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.179    18.229    
                         clock uncertainty           -0.191    18.038    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.796    17.242    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.242    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.518ns (9.668%)  route 4.840ns (90.332%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.051ns = ( 18.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.690     5.207    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.840    10.565    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.452    14.790    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.873 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    16.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.503 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    18.051    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.179    18.230    
                         clock uncertainty           -0.191    18.039    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    17.414    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  6.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.141ns (6.877%)  route 1.909ns (93.123%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.586     1.441    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.909     3.491    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     3.347    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.103    
                         clock uncertainty            0.191     3.294    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.313    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.128ns (6.373%)  route 1.880ns (93.627%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.587     1.442    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.880     3.451    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     3.347    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.103    
                         clock uncertainty            0.191     3.294    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     3.259    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.141ns (6.740%)  route 1.951ns (93.260%))
  Logic Levels:           0  
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.589     1.444    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y34         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           1.951     3.536    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     3.347    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.103    
                         clock uncertainty            0.191     3.294    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     3.313    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.141ns (6.708%)  route 1.961ns (93.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.586     1.441    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.141     1.582 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           1.961     3.543    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     3.347    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.244     3.103    
                         clock uncertainty            0.191     3.294    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.313    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.164ns (7.780%)  route 1.944ns (92.220%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.583     1.438    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y28         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDSE (Prop_fdse_C_Q)         0.164     1.602 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           1.944     3.546    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     3.345    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.101    
                         clock uncertainty            0.191     3.292    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     3.311    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.546    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.418ns (10.819%)  route 3.446ns (89.181%))
  Logic Levels:           0  
  Clock Path Skew:        3.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.588ns
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886     3.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     1.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.575     4.913    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y35         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDSE (Prop_fdse_C_Q)         0.418     5.331 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.446     8.777    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.572     5.089    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.177 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     6.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.889 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     8.588    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.179     8.410    
                         clock uncertainty            0.191     8.600    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     8.537    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -8.537    
                         arrival time                           8.777    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.141ns (6.676%)  route 1.971ns (93.324%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.589     1.444    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y34         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.971     3.556    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     3.349    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.105    
                         clock uncertainty            0.191     3.296    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.315    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.367ns (9.455%)  route 3.515ns (90.545%))
  Logic Levels:           0  
  Clock Path Skew:        3.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.583ns
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886     3.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     1.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.570     4.908    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDSE (Prop_fdse_C_Q)         0.367     5.275 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.515     8.790    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.572     5.089    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.177 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     6.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.889 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     8.583    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.179     8.405    
                         clock uncertainty            0.191     8.595    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     8.532    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -8.532    
                         arrival time                           8.790    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.141ns (6.500%)  route 2.028ns (93.500%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.587     1.442    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.028     3.611    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     3.347    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.103    
                         clock uncertainty            0.191     3.294    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.313    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.164ns (7.563%)  route 2.004ns (92.437%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.586     1.441    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.004     3.610    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     3.345    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.101    
                         clock uncertainty            0.191     3.292    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.311    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.640     5.157    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419     5.576 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     6.206    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.520    14.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.277    15.135    
                         clock uncertainty           -0.077    15.058    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    14.524    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.640     5.157    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419     5.576 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     6.206    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.520    14.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.277    15.135    
                         clock uncertainty           -0.077    15.058    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    14.524    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.640     5.157    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419     5.576 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     6.206    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.520    14.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.277    15.135    
                         clock uncertainty           -0.077    15.058    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    14.524    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.640     5.157    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419     5.576 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     6.206    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    14.851    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    11.647 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    13.247    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         1.520    14.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.277    15.135    
                         clock uncertainty           -0.077    15.058    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    14.524    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  8.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.571     1.426    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128     1.554 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     1.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.500     1.439    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149     1.290    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.571     1.426    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128     1.554 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     1.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.500     1.439    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149     1.290    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.571     1.426    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128     1.554 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     1.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.500     1.439    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149     1.290    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.571     1.426    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128     1.554 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     1.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=306, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.500     1.439    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149     1.290    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.503    





