#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018d2b30cff0 .scope module, "tb_instrMem" "tb_instrMem" 2 5;
 .timescale -9 -9;
v0000018d2b30b910_0 .var "address", 21 0;
v0000018d2b30b9b0_0 .net "dataOut", 31 0, L_0000018d2b1da0e0;  1 drivers
v0000018d2b30ba50_0 .var "reset", 0 0;
S_0000018d2b30d180 .scope module, "_instrMem" "instrMem" 2 10, 3 7 0, S_0000018d2b30cff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 22 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
L_0000018d2b1da0e0 .functor BUFZ 32, L_0000018d2b30baf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d2b1a33f0_0 .net *"_ivl_0", 31 0, L_0000018d2b30baf0;  1 drivers
v0000018d2b1a2f80_0 .net "addr", 21 0, v0000018d2b30b910_0;  1 drivers
v0000018d2b309460_0 .net "data_out", 31 0, L_0000018d2b1da0e0;  alias, 1 drivers
v0000018d2b30d310_0 .var/i "i", 31 0;
v0000018d2b30d3b0 .array "memory", 255 0, 31 0;
v0000018d2b30b870_0 .net "reset", 0 0, v0000018d2b30ba50_0;  1 drivers
E_0000018d2b1d8190 .event anyedge, v0000018d2b30b870_0;
L_0000018d2b30baf0 .array/port v0000018d2b30d3b0, v0000018d2b30b910_0;
    .scope S_0000018d2b30d180;
T_0 ;
    %wait E_0000018d2b1d8190;
    %load/vec4 v0000018d2b30b870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d2b30d310_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000018d2b30d310_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0000018d2b30d310_0;
    %sub;
    %ix/getv/s 3, v0000018d2b30d310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d2b30d3b0, 0, 4;
    %load/vec4 v0000018d2b30d310_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d2b30d310_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018d2b30cff0;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb11111111111111111111111111111111, S_0000018d2b30d180 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d2b30ba50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d2b30ba50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0000018d2b30b910_0, 0, 22;
    %delay 1, 0;
    %pushi/vec4 1, 0, 22;
    %store/vec4 v0000018d2b30b910_0, 0, 22;
    %delay 1, 0;
    %pushi/vec4 2, 0, 22;
    %store/vec4 v0000018d2b30b910_0, 0, 22;
    %delay 1, 0;
    %pushi/vec4 3, 0, 22;
    %store/vec4 v0000018d2b30b910_0, 0, 22;
    %delay 1, 0;
    %pushi/vec4 4, 0, 22;
    %store/vec4 v0000018d2b30b910_0, 0, 22;
    %delay 1, 0;
    %pushi/vec4 5, 0, 22;
    %store/vec4 v0000018d2b30b910_0, 0, 22;
    %delay 1, 0;
    %pushi/vec4 6, 0, 22;
    %store/vec4 v0000018d2b30b910_0, 0, 22;
    %delay 1, 0;
    %pushi/vec4 7, 0, 22;
    %store/vec4 v0000018d2b30b910_0, 0, 22;
    %delay 1, 0;
    %pushi/vec4 8, 0, 22;
    %store/vec4 v0000018d2b30b910_0, 0, 22;
    %delay 1, 0;
    %pushi/vec4 255, 0, 22;
    %store/vec4 v0000018d2b30b910_0, 0, 22;
    %delay 1, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_instrMem.v";
    "./instrMem.v";
