{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 26 10:43:17 2009 " "Info: Processing started: Sun Jul 26 10:43:17 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mirror -c Mirror " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mirror -c Mirror" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mirror.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mirror.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror " "Info: Found entity 1: Mirror" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff10.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff10 " "Info: Found entity 1: lpm_dff10" {  } { { "lpm_dff10.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_dff10.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_shiftreg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Info: Found entity 1: lpm_shiftreg1" {  } { { "lpm_shiftreg1.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_shiftreg1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_shiftreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg2 " "Info: Found entity 1: lpm_shiftreg2" {  } { { "lpm_shiftreg2.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_shiftreg2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter10.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter10 " "Info: Found entity 1: lpm_counter10" {  } { { "lpm_counter10.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_counter10.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter11.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter11 " "Info: Found entity 1: lpm_counter11" {  } { { "lpm_counter11.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_counter11.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mirror " "Info: Elaborating entity \"Mirror\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "Acquisition_Delay " "Warning: Pin \"Acquisition_Delay\" not connected" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter10 lpm_counter10:inst5 " "Info: Elaborating entity \"lpm_counter10\" for hierarchy \"lpm_counter10:inst5\"" {  } { { "Mirror.bdf" "inst5" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -96 376 520 32 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter10:inst5\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter10:inst5\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter10.v" "lpm_counter_component" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_counter10.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter10:inst5\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter10:inst5\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter10.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_counter10.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter10:inst5\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter10:inst5\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 3 " "Info: Parameter \"lpm_modulus\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Info: Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter10.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_counter10.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0fm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0fm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0fm " "Info: Found entity 1: cntr_0fm" {  } { { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0fm lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated " "Info: Elaborating entity \"cntr_0fm\" for hierarchy \"lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_shiftreg12.tdf 1 1 " "Warning: Using design file lpm_shiftreg12.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg12 " "Info: Found entity 1: lpm_shiftreg12" {  } { { "lpm_shiftreg12.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_shiftreg12.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg12 lpm_shiftreg12:inst12 " "Info: Elaborating entity \"lpm_shiftreg12\" for hierarchy \"lpm_shiftreg12:inst12\"" {  } { { "Mirror.bdf" "inst12" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 128 776 920 208 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg12:inst12\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg12:inst12\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg12.tdf" "lpm_shiftreg_component" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_shiftreg12.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg12:inst12\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"lpm_shiftreg12:inst12\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg12.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_shiftreg12.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg12:inst12\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"lpm_shiftreg12:inst12\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_SHIFTREG " "Info: Parameter \"LPM_TYPE\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION LEFT " "Info: Parameter \"LPM_DIRECTION\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_shiftreg12.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_shiftreg12.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter11 lpm_counter11:inst7 " "Info: Elaborating entity \"lpm_counter11\" for hierarchy \"lpm_counter11:inst7\"" {  } { { "Mirror.bdf" "inst7" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -112 752 896 16 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter11:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter11:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter11.v" "lpm_counter_component" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_counter11.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter11:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter11:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter11.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_counter11.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter11:inst7\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter11:inst7\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 7 " "Info: Parameter \"lpm_svalue\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter11.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_counter11.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22k.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_22k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22k " "Info: Found entity 1: cntr_22k" {  } { { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_22k lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated " "Info: Elaborating entity \"cntr_22k\" for hierarchy \"lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg1 lpm_shiftreg1:inst1 " "Info: Elaborating entity \"lpm_shiftreg1\" for hierarchy \"lpm_shiftreg1:inst1\"" {  } { { "Mirror.bdf" "inst1" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 696 864 1008 792 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg1.v" "lpm_shiftreg_component" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_shiftreg1.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg1.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_shiftreg1.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_shiftreg1.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_shiftreg1.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff10 lpm_dff10:inst4 " "Info: Elaborating entity \"lpm_dff10\" for hierarchy \"lpm_dff10:inst4\"" {  } { { "Mirror.bdf" "inst4" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 744 480 624 840 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff10:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff10:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff10.v" "lpm_ff_component" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_dff10.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff10:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff10:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff10.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_dff10.v" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff10:inst4\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff10:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff10.v" "" { Text "C:/altera/90/qdesigns/Main_04_Base/lpm_dff10.v" 69 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Warning: Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[12\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[12\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[11\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[11\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[10\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[10\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[9\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[9\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[8\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[8\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[7\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[7\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[6\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[6\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[5\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[5\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[4\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[4\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[3\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[3\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[2\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[2\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[1\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[1\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Acquisition_Delay\[0\] " "Warning (15610): No output dependent on input pin \"Acquisition_Delay\[0\]\"" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Info: Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Info: Implemented 53 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 26 10:43:19 2009 " "Info: Processing ended: Sun Jul 26 10:43:19 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 26 10:43:20 2009 " "Info: Processing started: Sun Jul 26 10:43:20 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mirror -c Mirror " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Mirror -c Mirror" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mirror EP3C5F256C6 " "Info: Selected device EP3C5F256C6 for design \"Mirror\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Info: Device EP3C10F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Info: Device EP3C16F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Info: Device EP3C25F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "Warning: No exact pin location assignment(s) for 48 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat_Stb " "Info: Pin Dat_Stb not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat_Stb } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 592 1064 1240 608 "Dat_Stb" "" } { 656 200 248 672 "Dat_Stb" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat_Stb } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Start_Acquisition " "Info: Pin Start_Acquisition not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Start_Acquisition } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 168 960 1137 184 "Start_Acquisition" "" } { -32 168 250 -16 "Start_Acquisition" "" } { -96 680 762 -80 "Start_Acquisition" "" } { -80 288 378 -64 "Start_Acquisition" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start_Acquisition } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "End " "Info: Pin End not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { End } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 368 320 496 384 "End" "" } { 0 176 240 16 "End" "" } { 360 264 320 376 "End" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { End } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Read_n " "Info: Pin ADC_Read_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Read_n } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 488 296 472 504 "ADC_Read_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Read_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_CS_n " "Info: Pin ADC_CS_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_CS_n } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 520 296 472 536 "ADC_CS_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_CS_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mux " "Info: Pin Mux not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Mux } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 352 1016 1192 368 "Mux" "" } { 344 976 1016 360 "Mux" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF_Enbl " "Info: Pin DFF_Enbl not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DFF_Enbl } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 464 1064 1240 480 "DFF_Enbl" "" } { 456 1009 1066 472 "DFF_Enbl" "" } { 800 199 296 816 "DFF_Enbl" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_Enbl } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "16_bit_Stb " "Info: Pin 16_bit_Stb not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { 16_bit_Stb } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 728 1048 1224 744 "16_bit_Stb" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_bit_Stb } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[15\] " "Info: Pin ADC_Data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[15] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[14\] " "Info: Pin ADC_Data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[14] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[13\] " "Info: Pin ADC_Data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[13] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[12\] " "Info: Pin ADC_Data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[12] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[11\] " "Info: Pin ADC_Data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[11] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[10\] " "Info: Pin ADC_Data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[10] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[9\] " "Info: Pin ADC_Data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[9] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[8\] " "Info: Pin ADC_Data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[8] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[7\] " "Info: Pin ADC_Data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[7] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[6\] " "Info: Pin ADC_Data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[6] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[5\] " "Info: Pin ADC_Data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[5] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[4\] " "Info: Pin ADC_Data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[4] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[3\] " "Info: Pin ADC_Data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[3] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[2\] " "Info: Pin ADC_Data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[2] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[1\] " "Info: Pin ADC_Data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[1] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Data\[0\] " "Info: Pin ADC_Data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Data[0] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[12\] " "Info: Pin Acquisition_Delay\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[12] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[11\] " "Info: Pin Acquisition_Delay\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[11] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[10\] " "Info: Pin Acquisition_Delay\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[10] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[9\] " "Info: Pin Acquisition_Delay\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[9] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[8\] " "Info: Pin Acquisition_Delay\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[8] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[7\] " "Info: Pin Acquisition_Delay\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[7] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[6\] " "Info: Pin Acquisition_Delay\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[6] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[5\] " "Info: Pin Acquisition_Delay\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[5] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[4\] " "Info: Pin Acquisition_Delay\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[4] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[3\] " "Info: Pin Acquisition_Delay\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[3] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[2\] " "Info: Pin Acquisition_Delay\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[2] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[1\] " "Info: Pin Acquisition_Delay\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[1] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Acquisition_Delay\[0\] " "Info: Pin Acquisition_Delay\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Acquisition_Delay[0] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 96 16 224 112 "Acquisition_Delay\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acquisition_Delay[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_100 " "Info: Pin Clk_100 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_100 } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_n " "Info: Pin Reset_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Reset_n } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 48 80 248 64 "Reset_n" "" } { 528 929 977 544 "Reset_n" "" } { 792 888 944 808 "Reset_n" "" } { 656 944 994 672 "Reset_n" "" } { 416 896 946 432 "Reset_n" "" } { 96 944 1024 112 "Reset_n" "" } { 704 304 360 720 "Reset_n" "" } { 840 504 560 856 "Reset_n" "" } { 712 504 560 728 "Reset_n" "" } { 240 240 336 256 "Reset_n" "" } { 552 80 136 568 "Reset_n" "" } { 432 168 232 448 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Dat\[7\] " "Info: Pin ADC_Dat\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Dat[7] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Dat\[6\] " "Info: Pin ADC_Dat\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Dat[6] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Dat\[5\] " "Info: Pin ADC_Dat\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Dat[5] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Dat\[4\] " "Info: Pin ADC_Dat\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Dat[4] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Dat\[3\] " "Info: Pin ADC_Dat\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Dat[3] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Dat\[2\] " "Info: Pin ADC_Dat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Dat[2] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Dat\[1\] " "Info: Pin ADC_Dat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Dat[1] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Dat\[0\] " "Info: Pin ADC_Dat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Dat[0] } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONVST_n " "Info: Pin CONVST_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CONVST_n } } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 176 16 184 192 "CONVST_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONVST_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_100~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node Clk_100~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Reset_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 48 80 248 64 "Reset_n" "" } { 528 929 977 544 "Reset_n" "" } { 792 888 944 808 "Reset_n" "" } { 656 944 994 672 "Reset_n" "" } { 416 896 946 432 "Reset_n" "" } { 96 944 1024 112 "Reset_n" "" } { 704 304 360 720 "Reset_n" "" } { 840 504 560 856 "Reset_n" "" } { 712 504 560 728 "Reset_n" "" } { 240 240 336 256 "Reset_n" "" } { 552 80 136 568 "Reset_n" "" } { 432 168 232 448 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 2.5V 22 24 0 " "Info: Number of I/O pins in group: 46 (unused VREF, 2.5V VCCIO, 22 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 12 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] register lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\] -2.326 ns " "Info: Slack time is -2.326 ns between source register \"lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.271 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_100\" to destination register is 2.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 0.970 ns Clk_100~inputclkctrl 3 COMB Unassigned 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 0.970 ns; Loc. = Unassigned; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.534 ns) 2.271 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\] 4 REG Unassigned 2 " "Info: 4: + IC(0.767 ns) + CELL(0.534 ns) = 2.271 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Clk_100~inputclkctrl lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 58.30 % ) " "Info: Total cell delay = 1.324 ns ( 58.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 41.70 % ) " "Info: Total interconnect delay = 0.947 ns ( 41.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.271 ns   Longest register " "Info:   Longest clock path from clock \"Clk_100\" to destination register is 2.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 0.970 ns Clk_100~inputclkctrl 3 COMB Unassigned 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 0.970 ns; Loc. = Unassigned; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.534 ns) 2.271 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\] 4 REG Unassigned 2 " "Info: 4: + IC(0.767 ns) + CELL(0.534 ns) = 2.271 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Clk_100~inputclkctrl lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 58.30 % ) " "Info: Total cell delay = 1.324 ns ( 58.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 41.70 % ) " "Info: Total interconnect delay = 0.947 ns ( 41.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.271 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_100\" to source register is 2.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 0.970 ns Clk_100~inputclkctrl 3 COMB Unassigned 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 0.970 ns; Loc. = Unassigned; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.534 ns) 2.271 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 4 REG Unassigned 4 " "Info: 4: + IC(0.767 ns) + CELL(0.534 ns) = 2.271 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Clk_100~inputclkctrl lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 58.30 % ) " "Info: Total cell delay = 1.324 ns ( 58.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 41.70 % ) " "Info: Total interconnect delay = 0.947 ns ( 41.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.271 ns   Longest register " "Info:   Longest clock path from clock \"Clk_100\" to source register is 2.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 0.970 ns Clk_100~inputclkctrl 3 COMB Unassigned 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 0.970 ns; Loc. = Unassigned; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.534 ns) 2.271 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 4 REG Unassigned 4 " "Info: 4: + IC(0.767 ns) + CELL(0.534 ns) = 2.271 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Clk_100~inputclkctrl lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 58.30 % ) " "Info: Total cell delay = 1.324 ns ( 58.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 41.70 % ) " "Info: Total interconnect delay = 0.947 ns ( 41.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns   " "Info:   Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns   " "Info:   Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.142 ns - Longest register register " "Info: - Longest register to register delay is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.436 ns) 0.652 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT 2 COMB Unassigned 2 " "Info: 2: + IC(0.216 ns) + CELL(0.436 ns) = 0.652 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.710 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.710 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.165 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 1.165 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.243 ns) 1.913 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|_~13 5 COMB Unassigned 3 " "Info: 5: + IC(0.505 ns) + CELL(0.243 ns) = 1.913 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|_~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.610 ns) 3.142 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\] 6 REG Unassigned 2 " "Info: 6: + IC(0.619 ns) + CELL(0.610 ns) = 3.142 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 57.35 % ) " "Info: Total cell delay = 1.802 ns ( 57.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.340 ns ( 42.65 % ) " "Info: Total interconnect delay = 1.340 ns ( 42.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.142 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.142 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.142 ns register register " "Info: Estimated most critical path is register to register delay of 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 1 REG LAB_X25_Y2_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y2_N0; Fanout = 4; REG Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.436 ns) 0.652 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X25_Y2_N0 2 " "Info: 2: + IC(0.216 ns) + CELL(0.436 ns) = 0.652 ns; Loc. = LAB_X25_Y2_N0; Fanout = 2; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.710 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X25_Y2_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.710 ns; Loc. = LAB_X25_Y2_N0; Fanout = 1; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.165 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0 4 COMB LAB_X25_Y2_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 1.165 ns; Loc. = LAB_X25_Y2_N0; Fanout = 2; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.243 ns) 1.913 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|_~13 5 COMB LAB_X23_Y2_N0 3 " "Info: 5: + IC(0.505 ns) + CELL(0.243 ns) = 1.913 ns; Loc. = LAB_X23_Y2_N0; Fanout = 3; COMB Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|_~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.610 ns) 3.142 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\] 6 REG LAB_X26_Y2_N0 2 " "Info: 6: + IC(0.619 ns) + CELL(0.610 ns) = 3.142 ns; Loc. = LAB_X26_Y2_N0; Fanout = 2; REG Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 57.35 % ) " "Info: Total cell delay = 1.802 ns ( 57.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.340 ns ( 42.65 % ) " "Info: Total interconnect delay = 1.340 ns ( 42.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.142 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90/qdesigns/Main_04_Base/Mirror.fit.smsg " "Info: Generated suppressed messages file C:/altera/90/qdesigns/Main_04_Base/Mirror.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 26 10:43:24 2009 " "Info: Processing ended: Sun Jul 26 10:43:24 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 26 10:43:25 2009 " "Info: Processing started: Sun Jul 26 10:43:25 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Mirror -c Mirror " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Mirror -c Mirror" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 26 10:43:28 2009 " "Info: Processing ended: Sun Jul 26 10:43:28 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 26 10:43:29 2009 " "Info: Processing started: Sun Jul 26 10:43:29 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mirror -c Mirror --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mirror -c Mirror --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_100 register register lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\] 250.0 MHz Internal " "Info: Clock \"Clk_100\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.083 ns + Longest register register " "Info: + Longest register to register delay is 3.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X25_Y2_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y2_N3; Fanout = 4; REG Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.446 ns) 0.789 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X25_Y2_N2 2 " "Info: 2: + IC(0.343 ns) + CELL(0.446 ns) = 0.789 ns; Loc. = LCCOMB_X25_Y2_N2; Fanout = 2; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.847 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X25_Y2_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.847 ns; Loc. = LCCOMB_X25_Y2_N4; Fanout = 1; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.302 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0 4 COMB LCCOMB_X25_Y2_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 1.302 ns; Loc. = LCCOMB_X25_Y2_N6; Fanout = 2; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.130 ns) 1.965 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|_~13 5 COMB LCCOMB_X23_Y2_N26 3 " "Info: 5: + IC(0.533 ns) + CELL(0.130 ns) = 1.965 ns; Loc. = LCCOMB_X23_Y2_N26; Fanout = 3; COMB Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|_~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.610 ns) 3.083 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\] 6 REG FF_X26_Y2_N21 2 " "Info: 6: + IC(0.508 ns) + CELL(0.610 ns) = 3.083 ns; Loc. = FF_X26_Y2_N21; Fanout = 2; REG Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.699 ns ( 55.11 % ) " "Info: Total cell delay = 1.699 ns ( 55.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.384 ns ( 44.89 % ) " "Info: Total interconnect delay = 1.384 ns ( 44.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.083 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.343ns 0.000ns 0.000ns 0.533ns 0.508ns } { 0.000ns 0.446ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.346 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.534 ns) 2.346 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\] 4 REG FF_X26_Y2_N21 2 " "Info: 4: + IC(0.780 ns) + CELL(0.534 ns) = 2.346 ns; Loc. = FF_X26_Y2_N21; Fanout = 2; REG Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Clk_100~inputclkctrl lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.08 % ) " "Info: Total cell delay = 1.386 ns ( 59.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 40.92 % ) " "Info: Total interconnect delay = 0.960 ns ( 40.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.346 ns - Longest register " "Info: - Longest clock path from clock \"Clk_100\" to source register is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.534 ns) 2.346 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X25_Y2_N3 4 " "Info: 4: + IC(0.780 ns) + CELL(0.534 ns) = 2.346 ns; Loc. = FF_X25_Y2_N3; Fanout = 4; REG Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Clk_100~inputclkctrl lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.08 % ) " "Info: Total cell delay = 1.386 ns ( 59.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 40.92 % ) " "Info: Total interconnect delay = 0.960 ns ( 40.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.083 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.343ns 0.000ns 0.000ns 0.533ns 0.508ns } { 0.000ns 0.446ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } {  } {  } "" } } { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] ADC_Dat\[4\] Clk_100 2.367 ns register " "Info: tsu for register \"lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"ADC_Dat\[4\]\", clock pin = \"Clk_100\") is 2.367 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.725 ns + Longest pin register " "Info: + Longest pin to register delay is 4.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC_Dat\[4\] 1 PIN PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D12; Fanout = 1; PIN Node = 'ADC_Dat\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[4] } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns ADC_Dat\[4\]~input 2 COMB IOIBUF_X30_Y24_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOIBUF_X30_Y24_N1; Fanout = 2; COMB Node = 'ADC_Dat\[4\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { ADC_Dat[4] ADC_Dat[4]~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.543 ns) + CELL(0.342 ns) 4.725 ns lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG FF_X30_Y6_N23 1 " "Info: 3: + IC(3.543 ns) + CELL(0.342 ns) = 4.725 ns; Loc. = FF_X30_Y6_N23; Fanout = 1; REG Node = 'lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.885 ns" { ADC_Dat[4]~input lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.182 ns ( 25.02 % ) " "Info: Total cell delay = 1.182 ns ( 25.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.543 ns ( 74.98 % ) " "Info: Total interconnect delay = 3.543 ns ( 74.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { ADC_Dat[4] ADC_Dat[4]~input lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.725 ns" { ADC_Dat[4] {} ADC_Dat[4]~input {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 3.543ns } { 0.000ns 0.840ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.343 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_100\" to destination register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.534 ns) 2.343 ns lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG FF_X30_Y6_N23 1 " "Info: 4: + IC(0.777 ns) + CELL(0.534 ns) = 2.343 ns; Loc. = FF_X30_Y6_N23; Fanout = 1; REG Node = 'lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.15 % ) " "Info: Total cell delay = 1.386 ns ( 59.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.957 ns ( 40.85 % ) " "Info: Total interconnect delay = 0.957 ns ( 40.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.180ns 0.777ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { ADC_Dat[4] ADC_Dat[4]~input lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.725 ns" { ADC_Dat[4] {} ADC_Dat[4]~input {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 3.543ns } { 0.000ns 0.840ns 0.342ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.180ns 0.777ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 ADC_Data\[10\] lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] 7.005 ns register " "Info: tco from clock \"Clk_100\" to destination pin \"ADC_Data\[10\]\" through register \"lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 7.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.343 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to source register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.534 ns) 2.343 ns lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG FF_X30_Y6_N3 1 " "Info: 4: + IC(0.777 ns) + CELL(0.534 ns) = 2.343 ns; Loc. = FF_X30_Y6_N3; Fanout = 1; REG Node = 'lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.15 % ) " "Info: Total cell delay = 1.386 ns ( 59.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.957 ns ( 40.85 % ) " "Info: Total interconnect delay = 0.957 ns ( 40.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.180ns 0.777ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.463 ns + Longest register pin " "Info: + Longest register to pin delay is 4.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG FF_X30_Y6_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X30_Y6_N3; Fanout = 1; REG Node = 'lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.484 ns) + CELL(1.979 ns) 4.463 ns ADC_Data\[10\]~output 2 COMB IOOBUF_X13_Y24_N23 1 " "Info: 2: + IC(2.484 ns) + CELL(1.979 ns) = 4.463 ns; Loc. = IOOBUF_X13_Y24_N23; Fanout = 1; COMB Node = 'ADC_Data\[10\]~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.463 ns" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] ADC_Data[10]~output } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 4.463 ns ADC_Data\[10\] 3 PIN PIN_F8 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 4.463 ns; Loc. = PIN_F8; Fanout = 0; PIN Node = 'ADC_Data\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ADC_Data[10]~output ADC_Data[10] } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.979 ns ( 44.34 % ) " "Info: Total cell delay = 1.979 ns ( 44.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.484 ns ( 55.66 % ) " "Info: Total interconnect delay = 2.484 ns ( 55.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.463 ns" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] ADC_Data[10]~output ADC_Data[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.463 ns" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] {} ADC_Data[10]~output {} ADC_Data[10] {} } { 0.000ns 2.484ns 0.000ns } { 0.000ns 1.979ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.180ns 0.777ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.463 ns" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] ADC_Data[10]~output ADC_Data[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.463 ns" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] {} ADC_Data[10]~output {} ADC_Data[10] {} } { 0.000ns 2.484ns 0.000ns } { 0.000ns 1.979ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] ADC_Dat\[3\] Clk_100 -1.554 ns register " "Info: th for register \"lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"ADC_Dat\[3\]\", clock pin = \"Clk_100\") is -1.554 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.349 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to destination register is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.534 ns) 2.349 ns lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG FF_X28_Y1_N27 1 " "Info: 4: + IC(0.783 ns) + CELL(0.534 ns) = 2.349 ns; Loc. = FF_X28_Y1_N27; Fanout = 1; REG Node = 'lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { Clk_100~inputclkctrl lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.00 % ) " "Info: Total cell delay = 1.386 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 41.00 % ) " "Info: Total interconnect delay = 0.963 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.180ns 0.783ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.060 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC_Dat\[3\] 1 PIN PIN_M10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M10; Fanout = 1; PIN Node = 'ADC_Dat\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[3] } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ADC_Dat\[3\]~input 2 COMB IOIBUF_X28_Y0_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOIBUF_X28_Y0_N1; Fanout = 2; COMB Node = 'ADC_Dat\[3\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { ADC_Dat[3] ADC_Dat[3]~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.009 ns) + CELL(0.130 ns) 3.969 ns lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder 3 COMB LCCOMB_X28_Y1_N26 1 " "Info: 3: + IC(3.009 ns) + CELL(0.130 ns) = 3.969 ns; Loc. = LCCOMB_X28_Y1_N26; Fanout = 1; COMB Node = 'lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { ADC_Dat[3]~input lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 4.060 ns lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG FF_X28_Y1_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 4.060 ns; Loc. = FF_X28_Y1_N27; Fanout = 1; REG Node = 'lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.051 ns ( 25.89 % ) " "Info: Total cell delay = 1.051 ns ( 25.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.009 ns ( 74.11 % ) " "Info: Total interconnect delay = 3.009 ns ( 74.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.060 ns" { ADC_Dat[3] ADC_Dat[3]~input lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.060 ns" { ADC_Dat[3] {} ADC_Dat[3]~input {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.009ns 0.000ns } { 0.000ns 0.830ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.180ns 0.783ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.060 ns" { ADC_Dat[3] ADC_Dat[3]~input lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.060 ns" { ADC_Dat[3] {} ADC_Dat[3]~input {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.009ns 0.000ns } { 0.000ns 0.830ns 0.130ns 0.091ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 26 10:43:29 2009 " "Info: Processing ended: Sun Jul 26 10:43:29 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Info: Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
