{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/P1_rx",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "31AF47A0F6F153CB8DCD6BE90F2484A1",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[15]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[14]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[13]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[12]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[11]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[10]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[9]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[8]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[7]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[6]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[5]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[4]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[3]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[2]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[1]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_5_M_AXIS_TDATA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/probe2[1]"
                                            },
                                            {
                                                "name": "design_1_i/probe2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_5_M_AXIS_TVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_5_M_AXIS_TLAST",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe5",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe6",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/probe6[1]"
                                            },
                                            {
                                                "name": "design_1_i/probe6[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe7",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe8",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/P1_status",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "5FF8076C75715295951F68D85DEB36CB",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe0__0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[15]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[14]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[13]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[12]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[11]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[10]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[9]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[8]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[7]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[6]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[5]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[4]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[3]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[2]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[1]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_1_M_AXIS_TDATA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe2__0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/probe2__0[1]"
                                            },
                                            {
                                                "name": "design_1_i/probe2__0[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_1_M_AXIS_TVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe4",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe5__0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe6__0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/probe6__0[1]"
                                            },
                                            {
                                                "name": "design_1_i/probe6__0[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe7__0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe8__0",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/P2_rx",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 2,
                            "bscan_switch_index": 0
                        },
                        "uuid": "504468A0E5E759E7A27762A07FE1BF79",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe0__1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[15]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[14]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[13]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[12]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[11]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[10]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[9]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[8]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[7]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[6]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[5]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[4]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[3]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[2]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[1]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_4_M_AXIS_TDATA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe2__1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/probe2__1[1]"
                                            },
                                            {
                                                "name": "design_1_i/probe2__1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_4_M_AXIS_TVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_4_M_AXIS_TLAST",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe5__1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe6__1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/probe6__1[1]"
                                            },
                                            {
                                                "name": "design_1_i/probe6__1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe7__1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe8__1",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/P2_status",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 3,
                            "bscan_switch_index": 0
                        },
                        "uuid": "F10C8A812335534E902AA827901C58CF",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe0__2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[15]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[14]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[13]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[12]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[11]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[10]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[9]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[8]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[7]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[6]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[5]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[4]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[3]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[2]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[1]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_3_M_AXIS_TDATA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe2__2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/probe2__2[1]"
                                            },
                                            {
                                                "name": "design_1_i/probe2__2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_3_M_AXIS_TVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe4__0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe5__2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 33,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe6__2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/probe6__2[1]"
                                            },
                                            {
                                                "name": "design_1_i/probe6__2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe7__2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/probe8__2",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}