Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto eba76a601e01454d9154b3c9ae7b1085 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot master_tb_behav xil_defaultlib.master_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clock_bd_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.clock_bd_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.clock_bd [clock_bd_default]
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.37...
Compiling module xil_defaultlib.vga_bd_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.vga_bd_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.vga_bd [vga_bd_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [\vga(nclk=65000000,h_display=102...]
Compiling architecture behavioral of entity xil_defaultlib.vga [\vga(nclk=40000000,h_display=800...]
Compiling architecture behavioral of entity xil_defaultlib.vga [\vga(nclk=25175000,h_display=640...]
Compiling architecture structure of entity xil_defaultlib.display [display_default]
Compiling architecture structure of entity xil_defaultlib.master [master_default]
Compiling architecture simulation of entity xil_defaultlib.master_tb
Built simulation snapshot master_tb_behav
