# 4. ë¶€íŒ…í•˜ê¸°
-> ì‹œìŠ¤í…œì— ì „ì›ì´ ë“¤ì–´ê°€ê³  ARMì½”ì–´ê°€ ë¦¬ì…‹ ìµì…‰ì…˜ í•¸ë“¤ëŸ¬ê¹Œì§€ ëª¨ë‘ ì²˜ë¦¬í•œ ê²ƒì„ ë¶€íŒ…ì´ë¼ ì •ì˜  
### 4.1 ë©”ëª¨ë¦¬ ì„¤ê³„   
-> ê¸°ë³¸ QEMUëŠ” 128MB í• ë‹¹  

ğŸ‘‰ **ì‹¤í–‰ íŒŒì¼ í˜•ì‹ ë©”ëª¨ë¦¬**  
- `text` : ì½”ë“œê°€ ìˆëŠ” ê³µê°„  
-> ì£¼ë¡œ ë¹ ë¥¸ ë©”ëª¨ë¦¬ì— ë°°ì¹˜ (RTOSì—ì„œëŠ” ì£¼ë¡œ ìˆ˜ì‹­ KB ì •ë„ë©´ ì¶©ë¶„)
- `data` : ì´ˆê¸°í™”ëœ ì „ì—­ ë³€ìˆ˜  
-> ì „ì—­ ë³€ìˆ˜ ì„ ì–¸í•  ë•Œ ì´ˆê¸° ê°’ì„ í• ë‹¹í•´ì„œ ì„ ì–¸í•˜ë©´ í•´ë‹¹ ì „ ì—­ ë³€ìˆ˜ëŠ” data ì˜ì—­ì— ì ìœ   
- `BSS` : ì´ˆê¸°í™” ë˜ì§€ ì•Šì€ ì „ì—­ ë³€ìˆ˜  

```ë©”ëª¨ë¦¬ ì„¤ê³„```
![alt text](image.png)  
-> ë™ì‘ëª¨ë“œ: USR/SYS 2byte, SVC, IRQ, FIQ, ABT, UND 1byte
-> íƒœìŠ¤í¬ ìŠ¤íƒ ì˜ì—­: 64MB(ìµœëŒ€ 64ê°œ Task ê°€ëŠ¥)  

### 4.2 ìµì…‰ì…˜ ë²¡í„° í…Œì´ë¸” ë§Œë“¤ê¸°  
```asm
.text
    .code 32

    .global vector_start
    .global vector_end

    vector_start:
        LDR PC, reset_handler_addr
        LDR PC, undef_handler_addr
        LDR PC, svc_handler_addr
        LDR PC, pftch_abt_handler_addr
        LDR PC, data_abt_handler_addr
        B   .
        LDR PC, irq_handler_addr
        LDR PC, fiq_handler_addr

        reset_handler_addr:     .word reset_handler
        undef_handler_addr:     .word dummy_handler
        svc_handler_addr:       .word dummy_handler
        pftch_abt_handler_addr: .word dummy_handler
        data_abt_handler_addr:  .word dummy_handler
        irq_handler_addr:       .word dummy_handler
        fiq_handler_addr:       .word dummy_handler
    vector_end:
      LDR   R0, =0x10000000
      LDR   R1, [R0]

    dummy_handler:
      B .
.end


```
-> ìµì…‰ì…˜ ë²¡í„° í…Œì´ë¸”ì— ê° í•¸ë“¤ëŸ¬ë¡œ ì í”„í•˜ëŠ” ì½”ë“œ ì¶”ê°€ 
-> gdbì—ì„œ continue ì…ë ¥ í›„ Ctrl + Cë¡œ Signalë¡œ Interrupt ì‹ í˜¸ë¡œ ìµì…‰ì…˜ ë°œìƒì‹œì¼œ PCê°€ dummy handlerë¡œ ì´ë™í•˜ì—¬ R1ì´ ì±„ì›Œì ¸ìˆëŠ”ì§€ í™•ì¸  

### 4.3 ìµì…‰ì…˜ í•¸ë“¤ëŸ¬ ë§Œë“¤ê¸°  
-> ìµì…‰ì…˜ í•¸ë“¤ëŸ¬ê°€ ì²« í• ì¼ `ë©”ëª¨ë¦¬ ë§µ` ì„¤ì •!!  
-> ë™ì‘ ëª¨ë“œ ë³„ ìŠ¤íƒ ì£¼ì†Œë¥¼ ê° ë™ì‘ ëª¨ë“œì˜ ë±…í¬ë“œ ë ˆì§€ìŠ¤í„° SPì— ì„¤ì •í•˜ëŠ” ì‘ì—… í•´ë³´ì ~  
-> ì¦‰, ìµì…‰ì…˜ í•¸ë“¤ëŸ¬ì—ì„œëŠ” ë™ì‘ëª¨ë“œë¥¼ ìˆœì„œëŒ€ë¡œ ë³€ê²½í•´ ê°€ë©´ì„œ SP ë ˆì§€ìŠ¤í„°ì— ì •í•´ì§„ ê°’ì„ ë„£ëŠ” ì‘ì—…ì„ ìˆ˜í–‰  

âœ… **ìŠ¤íƒ ë§Œë“¤ê¸°**  
1. memoryMap.h + ARMv7AR.h í—¤ë”íŒŒì¼ ì¶”ê°€
 - `memoryMap`: ì»¤ë„ì´ ì‚¬ìš©í•˜ëŠ” ë©”ëª¨ë¦¬ ë§µ ì •ì˜, ê° CPU ëª¨ë“œë³„ ìŠ¤íƒ ì˜ì—­ê³¼ ê¸€ë¡œë²Œ ë°ì´í„°, í™ ì˜ì—­ì˜ ì‹œì‘ ì£¼ì†Œì™€ í¬ê¸°ë¥¼ ìƒìˆ˜ë¡œ ì„ ì–¸í•´ ë†“ì€ íŒŒì¼  
 - `ARMv7AR.h` : ARMv7-A ì•„í‚¤í…ì²˜ì˜ CPU ëª¨ë“œ ì „í™˜ì„ ìœ„í•´ CPSRì˜ ëª¨ë“œ ë¹„íŠ¸ ê°’ì„ ìƒìˆ˜ë¡œ ì •ì˜í•œ í—¤ë” 

2. Entry.S : ë™ì‘ ëª¨ë“œ ìŠ¤íƒ ì´ˆê¸°í™” ë¦¬ì…‹ ìµì…‰ì…˜ í•¸ë“¤ëŸ¬ ì‘ì„±    
```asm
    reset_handler:
      MRS r0, cpsr // CPSRì„ ì½ì–´ì„œ r0ì— ë„£ìŒ
      BIC r1, r0, #0x1F // r1ì— r0ì—ì„œ ëª¨ë“œë¹„íŠ¸(M[4:0])ë¶€ë¶„ 0ìœ¼ë¡œ í´ë¦¬ì–´í•œ í›„ ì €ì¥
      ORR r1, r1, #ARM_MODE_BIT_SVC // r1ì— ARM_MODE_BIT_SVC(0x13) SVC ëª¨ë“œ ë¹„íŠ¸ ì„¤ì •(OR ì—°ì‚°)
      MSR cpsr, r1 // r1ì˜ ê°’ì„ CPSRì— ì‘ì„± 
      LDR sp, =SVC_STACK_TOP// SVC ì „ìš© ìŠ¤íƒ í¬ì¸í„° ì´ˆê¸°í™” 

```  
-> ìŠ¤íƒì€ ë†’ì€ ë©”ëª¨ë¦¬ì£¼ì†Œì—ì„œ ë‚®ì€ ë©”ëª¨ë¦¬ ì£¼ì†Œ ë°©ì‹ìœ¼ë¡œ ì²˜ë¦¬í•¨!!  
-> ìŠ¤íƒì˜ ê¼­ëŒ€ê¸° ì£¼ì†Œ = ìŠ¤íƒì˜ ì‹œì‘ ì£¼ì†Œ + ìŠ¤íƒì˜ í¬ê¸° - 4 (4byteëŠ” ê·¸ëƒ¥ íŒ¨ë”© ê°œë…ìœ¼ë¡œ ëº€ê±°ì„ ~)  

3. Makefile ìˆ˜ì •  
```Makefile
INC_DIRS = include  # include í—¤ë”íŒŒì¼ ì¶”ê°€  

...

build/%.o: boot/%.S
	mkdir -p $(shell dirname $@)
	$(CC) -march=$(ARCH) -mcpu=$(MCPU) -I $(INC_DIRS) -c -g -o $@ $<
    # include íŒŒì¼ ê°™ì´ ë¹Œë“œ -> -I $(INC_DIRS)  
    # #defineì€ ì „ì²˜ë¦¬ê¸°ì— ì˜í•´ ì²˜ë¦¬ ë˜ê¸° ë•Œë¬¸ì— gccë¡œ ë³€ê²½ í›„, -c ì˜µì…˜ ê°™ì´ (ì˜¤ë¸Œì íŠ¸ íŒŒì¼ ë§Œë“¤ê¸° ìœ„í•´)
```

### 4.4 ë©”ì¸ìœ¼ë¡œ ì§„ì…í•˜ê¸°  
1. Entry.S íŒŒì¼ ìˆ˜ì •  
-> `BL main` ì¶”ê°€  

2. main.c ì¶”ê°€  
```c
#include "stdint.h"

void main(void)
{
    // 100MB ì£¼ì†Œ ì„ì˜ë¡œ ê°€ë¦¬í‚¤ëŠ” í¬ì¸í„° ì„ ì–¸
    uint32_t* dummyAddr = (uint32_t*)(1024 * 1024 * 100);
    // í•´ë‹¹ ì£¼ì†Œì— long íƒ€ì…ì˜ í¬ê¸°ë¥¼ ì €ì¥
    // -> ë©”ëª¨ë¦¬ ì“°ê¸° ë™ì‘ ì¼ë¶€ëŸ¬ ë°œìƒí•´ì„œ memorymap ë“± ì‹¤í—˜ 
    *dummyAddr = sizeof(long);
}
```
3. makefile ìˆ˜ì •  
```makefile
#ARCH = armv7-a
MCPU = cortex-a8

# toolchain : í¬ë¡œìŠ¤ ì»´íŒŒì¼ì— ê´€ì—¬í•˜ëŠ” ìœ í‹¸ë¦¬í‹°ë“¤
CC = arm-none-eabi-gcc
AS = arm-none-eabi-as 
LD = arm-none-eabi-ld 
OC = arm-none-eabi-objcopy

LINKER_SCRIPT = ./navilos.ld
MAP_FILE = build/navilos.map

ASM_SRCS = $(wildcard boot/*.S)
# í™•ì¥ì Sì¸ íŒŒì¼ì„ ëª¨ë‘ ì°¾ì•„ objectë¡œ ë³€ê²½ ë° ë””ë ‰í„°ë¦¬ë„ buildë¡œ
ASM_OBJS = $(patsubst boot/%.S, build/%.o, $(ASM_SRCS))

C_SRCS = $(wildcard boot/*.c)
C_OBJS = $(patsubst boot/%.c, build/%.o, $(C_SRCS))

INC_DIRS = -I include

navilos = build/navilos.axf
navilos_bin = build/navilos.bin

.PHONY: all clean run debug gdb

all: $(navilos)

clean:
	@rm -fr build

run: $(navilos)
	qemu-system-arm -M realview-pb-a8 -kernel $(navilos)

debug: $(navilos)
	qemu-system-arm -M realview-pb-a8 -kernel $(navilos) -S -gdb tcp::1234

gdb:
	gdb-multiarch

$(navilos): $(ASM_OBJS)	$(C_OBJS) $(LINKER_SCRIPT)
	$(LD) -n -T $(LINKER_SCRIPT) -o $(navilos) $(ASM_OBJS) $(C_OBJS)	-Map=$(MAP_FILE)
	$(OC) -O binary $(navilos) $(navilos_bin)

build/%.o: boot/%.S
	mkdir -p $(shell dirname $@)
	$(CC) -mcpu=$(MCPU) $(INC_DIRS) -c -g -o $@ $<

build/%.o: boot/%.c
	mkdir -p $(shell dirname $@)
	$(CC) -mcpu=$(MCPU) $(INC_DIRS) -c -g -o $@ $<
```

*ì‹¤í–‰ ê²°ê³¼*
![alt text](image-1.png)  
-> 0x6400000: 100MB ë©”ëª¨ë¦¬ ì£¼ì†Œ  
-> 100MB ìœ„ì¹˜ì— long ì‚¬ì´ì¦ˆì¸ 4 ì“°ì—¬ì ¸ ìˆëŠ” ê²ƒ í™•ì¸ 