0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Wiktor/Downloads/SR_projects/simulation_models/simulation_models.sim/sim_1/synth/func/xsim/tb_main_lut_func_synth.v,1680661613,verilog,,C:/Users/Wiktor/Downloads/SR_projects/simulation_models/simulation_models.srcs/sim_1/new/tb_main_lut.v,,LUT;blk_mem_gen_generic_cstr;blk_mem_gen_prim_width;blk_mem_gen_prim_wrapper_init;blk_mem_gen_top;blk_mem_gen_v8_4_5;blk_mem_gen_v8_4_5_synth;glbl;main_lut,,,,,,,,
C:/Users/Wiktor/Downloads/SR_projects/simulation_models/simulation_models.srcs/sim_1/new/tb_main_lut.v,1680659912,verilog,,,,tb_main_lut,,,,,,,,
