#
# pin constraints
#
#
# additional constraints
#

NET "CLK" TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;

NET RESET LOC = "AE24"  |  IOSTANDARD = "LVCMOS33"  |  TIG;

NET CLK_N LOC = "AF14"  |  IOSTANDARD = "LVDS_33";
NET CLK_P LOC = "AD14"  |  IOSTANDARD = "LVDS_33";

NET my_peripheral_0_DIP_Data_pin[0] LOC = "W19"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_DIP_Data_pin[1] LOC = "Y24"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_DIP_Data_pin[2] LOC = "W24"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_DIP_Data_pin[3] LOC = "V24"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_DIP_Data_pin[4] LOC = "U20"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_DIP_Data_pin[5] LOC = "U23"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_DIP_Data_pin[6] LOC = "U24"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_DIP_Data_pin[7] LOC = "U19"  |  IOSTANDARD = "LVCMOS33";

NET my_peripheral_0_LED_Data_pin[0] LOC = "N24"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_LED_Data_pin[1] LOC = "N23"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_LED_Data_pin[2] LOC = "M24"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_LED_Data_pin[3] LOC = "L24"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_LED_Data_pin[4] LOC = "L23"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_LED_Data_pin[5] LOC = "K24"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_LED_Data_pin[6] LOC = "H24"  |  IOSTANDARD = "LVCMOS33";
NET my_peripheral_0_LED_Data_pin[7] LOC = "D24"  |  IOSTANDARD = "LVCMOS33";

NET RS232_Uart_1_sin LOC = "A21"  |  IOSTANDARD = "LVCMOS33";
NET RS232_Uart_1_sout LOC = "A20"  |  IOSTANDARD = "LVCMOS33";

NET vga_periph_0_clk_i_pin             LOC = M21 | IOSTANDARD = LVTTL;
#NET vga_periph_0_reset_n_i_pin         LOC = AE24 | IOSTANDARD = LVCMOS33; # AKA UI_JOY2

NET vga_periph_0_clk_i_pin TNM_NET = clk_i;
TIMESPEC TS_CLK = PERIOD CLK 37.037 ns HIGH 50 %;

#NET vga_periph_0_direct_mode_i_pin     LOC = W19;
#NET vga_periph_0_display_mode_i_pin(0) LOC = Y24;
#NET vga_periph_0_display_mode_i_pin(1) LOC = K19;

NET vga_periph_0_blank_o_pin       LOC = B16  | IOSTANDARD = LVTTL;
NET vga_periph_0_vga_vsync_o_pin   LOC = A22  | IOSTANDARD = LVTTL;
NET vga_periph_0_vga_hsync_o_pin   LOC = B22  | IOSTANDARD = LVTTL;
NET vga_periph_0_pix_clock_o_pin   LOC = C14  | IOSTANDARD = LVTTL;
NET vga_periph_0_psave_o_pin       LOC = A2   | IOSTANDARD = LVTTL;
NET vga_periph_0_sync_o_pin        LOC = A17  | IOSTANDARD = LVTTL;

NET vga_periph_0_red_o_pin(0)          LOC = B4   | IOSTANDARD = LVTTL;
NET vga_periph_0_red_o_pin(1)          LOC = A4   | IOSTANDARD = LVTTL;
NET vga_periph_0_red_o_pin(2)          LOC = A5   | IOSTANDARD = LVTTL;
NET vga_periph_0_red_o_pin(3)          LOC = B6   | IOSTANDARD = LVTTL;
NET vga_periph_0_red_o_pin(4)          LOC = A6   | IOSTANDARD = LVTTL;
NET vga_periph_0_red_o_pin(5)          LOC = A7   | IOSTANDARD = LVTTL;
NET vga_periph_0_red_o_pin(6)          LOC = B8   | IOSTANDARD = LVTTL;
NET vga_periph_0_red_o_pin(7)          LOC = A8   | IOSTANDARD = LVTTL;

NET vga_periph_0_green_o_pin(0)        LOC = A9   | IOSTANDARD = LVTTL;
NET vga_periph_0_green_o_pin(1)        LOC = A11  | IOSTANDARD = LVTTL;
NET vga_periph_0_green_o_pin(2)        LOC = B12  | IOSTANDARD = LVTTL;
NET vga_periph_0_green_o_pin(3)        LOC = A12  | IOSTANDARD = LVTTL;
NET vga_periph_0_green_o_pin(4)        LOC = N17  | IOSTANDARD = LVTTL;
NET vga_periph_0_green_o_pin(5)        LOC = A13  | IOSTANDARD = LVTTL;
NET vga_periph_0_green_o_pin(6)        LOC = N18  | IOSTANDARD = LVTTL;
NET vga_periph_0_green_o_pin(7)        LOC = A16  | IOSTANDARD = LVTTL;

NET vga_periph_0_blue_o_pin(0)         LOC = A18  | IOSTANDARD = LVTTL;
NET vga_periph_0_blue_o_pin(1)         LOC = B18  | IOSTANDARD = LVTTL;
NET vga_periph_0_blue_o_pin(2)         LOC = L17  | IOSTANDARD = LVTTL;
NET vga_periph_0_blue_o_pin(3)         LOC = M18  | IOSTANDARD = LVTTL;
NET vga_periph_0_blue_o_pin(4)         LOC = C18  | IOSTANDARD = LVTTL;
NET vga_periph_0_blue_o_pin(5)         LOC = K18  | IOSTANDARD = LVTTL;
NET vga_periph_0_blue_o_pin(6)         LOC = C19  | IOSTANDARD = LVTTL;
NET vga_periph_0_blue_o_pin(7)         LOC = C20  | IOSTANDARD = LVTTL;


NET sdcard_spi_SCK_pin  LOC = "R23"  |  IOSTANDARD = "LVCMOS33"; # MMC_CLK, SCK
NET sdcard_spi_MISO_pin LOC = "T19"  |  IOSTANDARD = "LVCMOS33"; # MMC_DATA0, MISO
NET sdcard_spi_MOSI_pin LOC = "R24"  |  IOSTANDARD = "LVCMOS33"; # MMC_CMD, MOSI
NET sdcard_spi_SS_pin   LOC = "R19"  |  IOSTANDARD = "LVCMOS33"; # MMC_DATA3, SS


NET audio_out_o_audio_codec_lrclk_pin LOC = "AB7" | IOSTANDARD = "LVCMOS18" | DRIVE = 24;
NET audio_out_o_audio_codec_bclk_pin LOC = "AB5" | IOSTANDARD = "LVCMOS18" | DRIVE = 24;
NET audio_out_o_audio_codec_bclk_pin CLOCK_DEDICATED_ROUTE = FALSE;
NET audio_out_o_audio_codec_dac_sdata_pin LOC = "AA7" | IOSTANDARD = "LVCMOS18" | DRIVE = 24;
NET audio_out_i_audio_codec_adc_sdata0_pin LOC = "AA5" | IOSTANDARD = "LVCMOS18";
NET audio_out_i_audio_codec_adc_sdata1_pin LOC = "Y6" | IOSTANDARD = "LVCMOS18";
NET audio_out_o_audio_codec_dmic0_1_pin LOC = "W7" | IOSTANDARD = "LVCMOS18";
NET audio_out_o_audio_codec_dmic2_3_pin LOC = "Y5" | IOSTANDARD = "LVCMOS18";
NET audio_out_on_audio_codec_power_down_pin LOC = "AF2" | IOSTANDARD = "LVCMOS18";

