GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\gowin_rpll_27_to_84.v'
Analyzing Verilog file 'C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\PSRAM.v'
Undeclared symbol 'com_start', assumed default net type 'wire'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\PSRAM.v":47)
Analyzing Verilog file 'C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\Sync_Debouncer.v'
Undeclared symbol 'button_sync', assumed default net type 'wire'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\Sync_Debouncer.v":11)
Undeclared symbol 'button_deb', assumed default net type 'wire'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\Sync_Debouncer.v":18)
Analyzing Verilog file 'C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\TOP.v'
Undeclared symbol 'read_write_uart', assumed default net type 'wire'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\TOP.v":123)
Undeclared symbol 'qpi_on', assumed default net type 'wire'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\TOP.v":127)
Undeclared symbol 'endcommand', assumed default net type 'wire'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\TOP.v":128)
Analyzing Verilog file 'C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\UART.v'
WARN  (EX3073) : Port 'read_psram' remains unconnected for this instance("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\TOP.v":134)
WARN  (EX3073) : Port 'start' remains unconnected for this instance("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\TOP.v":149)
Compiling module 'TOP'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\TOP.v":36)
Compiling module 'gowin_rpll_27_to_84'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\gowin_rpll_27_to_84.v":9)
Compiling module 'sync_debouncer'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\Sync_Debouncer.v":1)
Compiling module 'sync'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\Sync_Debouncer.v":30)
Compiling module 'debouncer'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\Sync_Debouncer.v":53)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\Sync_Debouncer.v":72)
Compiling module 'once'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\Sync_Debouncer.v":79)
ERROR (EX3805) : Concurrent assignment to a non-net 'read_psram' is not permitted("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\PSRAM.v":246)
Module 'TOP' remains a black box due to errors in its contents("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\PSRAM_UART\src\TOP.v":36)
GowinSynthesis finish
