m255
K3
13
cModel Technology
Z0 dF:\All_apps_and_contents_3\Model_sim\projects\lab2
vcounter
Z1 !s100 d;^a^EFW:HMnAokCUMkT52
Z2 IDiEL^Q<9n>=e2eZzNiBGY2
Z3 VVQjXYn@3n4o@o0NRz^I@K2
Z4 d/home/cgcom/projects/verilog_projects/projects/lab3
Z5 w1711353062
Z6 8/home/cgcom/projects/verilog_projects/projects/lab3/counter.v
Z7 F/home/cgcom/projects/verilog_projects/projects/lab3/counter.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|/home/cgcom/projects/verilog_projects/projects/lab3/counter.v|
Z10 o-work work -O0
Z11 !s108 1711538810.547443
Z12 !s107 /home/cgcom/projects/verilog_projects/projects/lab3/counter.v|
!i10b 1
!s85 0
!s101 -O0
vfsm
Z13 Ico1SdAUThF=l`V>cJ@<>a1
Z14 Vm@3[a8zBI?zigGj7AZ:dE1
R4
Z15 w1711538794
Z16 8/home/cgcom/projects/verilog_projects/projects/lab3/fsm.v
Z17 F/home/cgcom/projects/verilog_projects/projects/lab3/fsm.v
L0 1
R8
r1
31
Z18 !s90 -reportprogress|300|-work|work|/home/cgcom/projects/verilog_projects/projects/lab3/fsm.v|
R10
Z19 !s100 T^WUMiJVe]5I>J_;TdMD72
Z20 !s108 1711538810.559364
Z21 !s107 /home/cgcom/projects/verilog_projects/projects/lab3/fsm.v|
!i10b 1
!s85 0
!s101 -O0
vfsm_tb
!i10b 1
!s100 <Y2d2AnW@XMBfNmAVJgC<1
I2`mgdLHh:z]_>dbjRUL>83
Z22 VIn1d3G7^DWTjYO:k;_K:O0
R4
w1711538796
Z23 8/home/cgcom/projects/verilog_projects/projects/lab3/tb_fsm.v
Z24 F/home/cgcom/projects/verilog_projects/projects/lab3/tb_fsm.v
L0 3
R8
r1
!s85 0
31
!s108 1711538810.582723
!s107 /home/cgcom/projects/verilog_projects/projects/lab3/tb_fsm.v|
Z25 !s90 -reportprogress|300|-work|work|/home/cgcom/projects/verilog_projects/projects/lab3/tb_fsm.v|
!s101 -O0
R10
vtb_counter
Z26 !s100 PO8_ca5Mz2NoCa^XhZTI33
Z27 IA0m?7lZ?m2<OAGAk^S5Pn3
Z28 VhO>RS4fk0k9@aQJU7@ZMa0
R4
Z29 w1711120384
Z30 8/home/cgcom/projects/verilog_projects/projects/lab3/tb_counter.v
Z31 F/home/cgcom/projects/verilog_projects/projects/lab3/tb_counter.v
L0 3
R8
r1
31
Z32 !s90 -reportprogress|300|-work|work|/home/cgcom/projects/verilog_projects/projects/lab3/tb_counter.v|
R10
!i10b 1
!s85 0
Z33 !s108 1711538810.569419
Z34 !s107 /home/cgcom/projects/verilog_projects/projects/lab3/tb_counter.v|
!s101 -O0
