
*** Running vivado
    with args -log uart_fifo_loopback.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_fifo_loopback.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source uart_fifo_loopback.tcl -notrace
Command: synth_design -top uart_fifo_loopback -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1084.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_loopback' [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/new/uart_fifo_loopback.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/new/uart_fifo_loopback.v:39]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [d:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.gen/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78123]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78123]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.gen/sources_1/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.gen/sources_1/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.gen/sources_1/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.gen/sources_1/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.gen/sources_1/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.gen/sources_1/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_11_ila' has 1033 connections declared, but only 1027 given [d:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.gen/sources_1/ip/ila_0/synth/ila_0.v:3219]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (46#1) [d:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.gen/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/uart.v:71]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (47#1) [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/uart.v:71]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/uart.v:101]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (48#1) [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/uart.v:101]
INFO: [Synth 8-6157] synthesizing module 'reciever' [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/uart.v:291]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reciever' (49#1) [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/uart.v:291]
INFO: [Synth 8-6155] done synthesizing module 'uart' (50#1) [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1121_fifo/1121_fifo.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1121_fifo/1121_fifo.srcs/sources_1/new/fifo.v:57]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (51#1) [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1121_fifo/1121_fifo.srcs/sources_1/new/fifo.v:57]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1121_fifo/1121_fifo.srcs/sources_1/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (52#1) [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1121_fifo/1121_fifo.srcs/sources_1/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (53#1) [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/imports/harman_Verilog/1121_fifo/1121_fifo.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_uart'. This will prevent further optimization [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/new/uart_fifo_loopback.v:51]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/new/uart_fifo_loopback.v:39]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_TX_fifo'. This will prevent further optimization [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/new/uart_fifo_loopback.v:65]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_RX_fifo'. This will prevent further optimization [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/new/uart_fifo_loopback.v:76]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_loopback' (54#1) [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/sources_1/new/uart_fifo_loopback.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 1489.848 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 1489.848 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 1489.848 ; gain = 405.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1489.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [d:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_fifo_loopback_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_fifo_loopback_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_fifo_loopback_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_fifo_loopback_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1489.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances
  CFGLUT5 => SRLC32E: 10 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1489.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 1489.848 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 1489.848 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for your_instance_name/inst. (constraint file  D:/GitHub/harman_Verilog/1122_FIFO_UART/1122_FIFO_UART.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for your_instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 1489.848 ; gain = 405.191
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'reciever'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'reciever'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 1489.848 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
