main: 
reg__3: 
reg__1: 
display: 
case: 
datapath__1: 
design_1: 
reg: 
muxpart: 
case__1: 
design_1_wrapper: 
reg__2: 
datapath: 
