

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Thu Oct 03 20:58:50 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	text3,global,reloc=2,class=CODE,delta=1
    14                           	psect	text4,global,reloc=4,class=CODE,delta=1
    15                           	psect	ivt0x3008,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    16                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    17                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    18                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20   000000                     
    21                           ; Generated 18/12/2023 GMT
    22                           ; 
    23                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F57Q43 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55   000000                     
    56                           	psect	idataCOMRAM
    57   00335C                     __pidataCOMRAM:
    58                           	callstack 0
    59                           
    60                           ;initializer for _start
    61   00335C  01                 	db	1
    62   000000                     _IOCCFbits	set	1047
    63   000000                     _IOCCPbits	set	1045
    64   000000                     _IOCCNbits	set	1046
    65   000000                     _TRISCbits	set	1224
    66   000000                     _WPUCbits	set	1041
    67   000000                     _ODCONCbits	set	1042
    68   000000                     _INLVLCbits	set	1044
    69   000000                     _SLRCONCbits	set	1043
    70   000000                     _WPUBbits	set	1033
    71   000000                     _ODCONBbits	set	1034
    72   000000                     _SLRCONBbits	set	1035
    73   000000                     _WPUDbits	set	1049
    74   000000                     _ODCONDbits	set	1050
    75   000000                     _SLRCONDbits	set	1051
    76   000000                     _WPUFbits	set	1065
    77   000000                     _ODCONFbits	set	1066
    78   000000                     _SLRCONFbits	set	1067
    79   000000                     _OSCCON1	set	173
    80   000000                     _ANSELBbits	set	1032
    81   000000                     _ANSELDbits	set	1048
    82   000000                     _ANSELFbits	set	1064
    83   000000                     _LATDbits	set	1217
    84   000000                     _LATFbits	set	1219
    85   000000                     _TRISBbits	set	1223
    86   000000                     _TRISDbits	set	1225
    87   000000                     _TRISFbits	set	1227
    88   000000                     _IVTBASEL	set	1117
    89   000000                     _IVTBASEH	set	1118
    90   000000                     _IVTBASEU	set	1119
    91   000000                     _PIE0bits	set	1182
    92   000000                     _PIE1bits	set	1183
    93   000000                     _PIR1bits	set	1199
    94   000000                     _INLVLFbits	set	1068
    95   000000                     _PORTBbits	set	1231
    96   000000                     _INLVLDbits	set	1052
    97   000000                     _ANSELCbits	set	1040
    98   000000                     _INLVLBbits	set	1036
    99   000000                     _INTCON0bits	set	1238
   100   000000                     _PORTCbits	set	1232
   101   000000                     _IPR0bits	set	866
   102   000000                     _IPR1bits	set	867
   103   000000                     _PIR6bits	set	1204
   104   000000                     _PIE6bits	set	1188
   105   000000                     _IPR6bits	set	872
   106   000000                     _PIR0bits	set	1198
   107                           
   108                           ; #config settings
   109                           
   110                           	psect	cinit
   111   003328                     __pcinit:
   112                           	callstack 0
   113   003328                     start_initialization:
   114                           	callstack 0
   115   003328                     __initialization:
   116                           	callstack 0
   117                           
   118                           ; Initialize objects allocated to COMRAM (1 bytes)
   119                           ; load TBLPTR registers with __pidataCOMRAM
   120   003328  0E5C               	movlw	low __pidataCOMRAM
   121   00332A  6EF6               	movwf	tblptrl,c
   122   00332C  0E33               	movlw	high __pidataCOMRAM
   123   00332E  6EF7               	movwf	tblptrh,c
   124   003330  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   125   003332  6EF8               	movwf	tblptru,c
   126   003334  0009               	tblrd		*+	;fetch initializer
   127   003336  C4F5 F50D          	movff	tablat,__pdataCOMRAM
   128                           
   129                           ; Clear objects allocated to COMRAM (3 bytes)
   130   00333A  6A0C               	clrf	(__pbssCOMRAM+2)& (0+255),c
   131   00333C  6A0B               	clrf	(__pbssCOMRAM+1)& (0+255),c
   132   00333E  6A0A               	clrf	__pbssCOMRAM& (0+255),c
   133                           
   134                           ;
   135                           ; Setup IVTBASE
   136                           ;
   137   003340  0104               	movlb	4
   138   003342  0E08               	movlw	(ivt0x3008_base shr 0)& (0+255)
   139   003344  6F5D               	movwf	93,b
   140   003346  0E30               	movlw	(ivt0x3008_base shr (0+8))& (0+255)
   141   003348  6F5E               	movwf	94,b
   142   00334A  0E00               	movlw	(ivt0x3008_base shr (0+16))& (0+255)
   143   00334C  6F5F               	movwf	95,b
   144   00334E                     end_of_initialization:
   145                           	callstack 0
   146   00334E                     __end_of__initialization:
   147                           	callstack 0
   148   00334E  0100               	movlb	0
   149   003350  EFF3  F018         	goto	_main	;jump to C main() function
   150                           
   151                           	psect	bssCOMRAM
   152   00050A                     __pbssCOMRAM:
   153                           	callstack 0
   154   00050A                     _flag_IOCC2:
   155                           	callstack 0
   156   00050A                     	ds	1
   157   00050B                     _flag_INT1:
   158                           	callstack 0
   159   00050B                     	ds	1
   160   00050C                     _flag_INT0:
   161                           	callstack 0
   162   00050C                     	ds	1
   163                           
   164                           	psect	dataCOMRAM
   165   00050D                     __pdataCOMRAM:
   166                           	callstack 0
   167   00050D                     _start:
   168                           	callstack 0
   169   00050D                     	ds	1
   170                           
   171                           	psect	cstackCOMRAM
   172   000501                     __pcstackCOMRAM:
   173                           	callstack 0
   174   000501                     ??_INT_ISR:
   175                           
   176                           ; 1 bytes @ 0x0
   177   000501                     	ds	2
   178   000503                     
   179                           ; 2 bytes @ 0x2
   180   000503                     	ds	2
   181   000505                     
   182                           ; 3 bytes @ 0x4
   183   000505                     	ds	3
   184   000508                     ??_main:
   185                           
   186                           ; 1 bytes @ 0x7
   187   000508                     	ds	2
   188                           
   189 ;;
   190 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   191 ;;
   192 ;; *************** function _main *****************
   193 ;; Defined at:
   194 ;;		line 15 in file "main.c"
   195 ;; Parameters:    Size  Location     Type
   196 ;;  argc            2    2[COMRAM] int 
   197 ;;  argv            3    4[COMRAM] PTR PTR unsigned char 
   198 ;; Auto vars:     Size  Location     Type
   199 ;;		None
   200 ;; Return value:  Size  Location     Type
   201 ;;                  2    2[COMRAM] int 
   202 ;; Registers used:
   203 ;;		wreg, status,2, status,0, cstack
   204 ;; Tracked objects:
   205 ;;		On entry : 0/0
   206 ;;		On exit  : 0/0
   207 ;;		Unchanged: 0/0
   208 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   209 ;;      Params:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   210 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   211 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   212 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   213 ;;Total ram usage:        7 bytes
   214 ;; Hardware stack levels required when called: 2
   215 ;; This function calls:
   216 ;;		_Clock_Init
   217 ;;		_GPIO_Init
   218 ;;		_INTERRUPT_Init
   219 ;; This function is called by:
   220 ;;		Startup code after reset
   221 ;; This function uses a non-reentrant model
   222 ;;
   223                           
   224                           	psect	text0
   225   0031E6                     __ptext0:
   226                           	callstack 0
   227   0031E6                     _main:
   228                           	callstack 125
   229   0031E6                     
   230                           ;main.c: 17:     Clock_Init();
   231   0031E6  ECAA  F019         	call	_Clock_Init	;wreg free
   232   0031EA                     
   233                           ;main.c: 18:     GPIO_Init();
   234   0031EA  EC6B  F019         	call	_GPIO_Init	;wreg free
   235   0031EE                     
   236                           ;main.c: 19:     INTERRUPT_Init();
   237   0031EE  EC39  F019         	call	_INTERRUPT_Init	;wreg free
   238   0031F2                     
   239                           ;main.c: 20:     start = 0;
   240   0031F2  0E00               	movlw	0
   241   0031F4  6E0D               	movwf	_start^(0+1280),c
   242   0031F6                     l961:
   243                           
   244                           ;main.c: 23:     {;main.c: 24:         if(flag_INT0)
   245   0031F6  500C               	movf	_flag_INT0^(0+1280),w,c	;volatile
   246   0031F8  B4D8               	btfsc	status,2,c
   247   0031FA  EF01  F019         	goto	u121
   248   0031FE  EF03  F019         	goto	u120
   249   003202                     u121:
   250   003202  EF06  F019         	goto	l967
   251   003206                     u120:
   252   003206                     
   253                           ;main.c: 25:         {;main.c: 26:             (LATDbits.LATD0 ^= 1);
   254   003206  70C1               	btg	193,0,c	;volatile
   255   003208                     
   256                           ;main.c: 27:             flag_INT0 = 0;
   257   003208  0E00               	movlw	0
   258   00320A  6E0C               	movwf	_flag_INT0^(0+1280),c	;volatile
   259   00320C                     l967:
   260                           
   261                           ;main.c: 30:         if(flag_INT1)
   262   00320C  500B               	movf	_flag_INT1^(0+1280),w,c	;volatile
   263   00320E  B4D8               	btfsc	status,2,c
   264   003210  EF0C  F019         	goto	u131
   265   003214  EF0E  F019         	goto	u130
   266   003218                     u131:
   267   003218  EF11  F019         	goto	l973
   268   00321C                     u130:
   269   00321C                     
   270                           ;main.c: 31:         {;main.c: 32:             (LATDbits.LATD1 ^= 1);
   271   00321C  72C1               	btg	193,1,c	;volatile
   272   00321E                     
   273                           ;main.c: 33:             flag_INT1 = 0;
   274   00321E  0E00               	movlw	0
   275   003220  6E0B               	movwf	_flag_INT1^(0+1280),c	;volatile
   276   003222                     l973:
   277                           
   278                           ;main.c: 37:         if(flag_IOCC2)
   279   003222  500A               	movf	_flag_IOCC2^(0+1280),w,c	;volatile
   280   003224  B4D8               	btfsc	status,2,c
   281   003226  EF17  F019         	goto	u141
   282   00322A  EF19  F019         	goto	u140
   283   00322E                     u141:
   284   00322E  EF28  F019         	goto	l979
   285   003232                     u140:
   286   003232                     
   287                           ;main.c: 38:         {;main.c: 39:             _delay((unsigned long)((100)*(64000000UL/
      +                          4000.0)));
   288   003232  0E09               	movlw	9
   289   003234  6E09               	movwf	(??_main+1)^(0+1280),c
   290   003236  0E1E               	movlw	30
   291   003238  6E08               	movwf	??_main^(0+1280),c
   292   00323A  0EE4               	movlw	228
   293   00323C                     u157:
   294   00323C  2EE8               	decfsz	wreg,f,c
   295   00323E  D7FE               	bra	u157
   296   003240  2E08               	decfsz	??_main^(0+1280),f,c
   297   003242  D7FC               	bra	u157
   298   003244  2E09               	decfsz	(??_main+1)^(0+1280),f,c
   299   003246  D7FA               	bra	u157
   300   003248  D000               	nop2	
   301   00324A                     
   302                           ;main.c: 40:             (LATFbits.LATF3 ^= 1);
   303   00324A  76C3               	btg	195,3,c	;volatile
   304                           
   305                           ;main.c: 41:         }
   306   00324C  EFFB  F018         	goto	l961
   307   003250                     l979:
   308                           
   309                           ;main.c: 43:         {;main.c: 44:             _delay((unsigned long)((1000)*(64000000UL
      +                          /4000.0)));
   310   003250  0E52               	movlw	82
   311   003252  6E09               	movwf	(??_main+1)^(0+1280),c
   312   003254  0E2B               	movlw	43
   313   003256  6E08               	movwf	??_main^(0+1280),c
   314   003258  0E00               	movlw	0
   315   00325A                     u167:
   316   00325A  2EE8               	decfsz	wreg,f,c
   317   00325C  D7FE               	bra	u167
   318   00325E  2E08               	decfsz	??_main^(0+1280),f,c
   319   003260  D7FC               	bra	u167
   320   003262  2E09               	decfsz	(??_main+1)^(0+1280),f,c
   321   003264  D7FA               	bra	u167
   322   003266  D000               	nop2	
   323   003268                     
   324                           ;main.c: 45:             (LATFbits.LATF3 ^= 1);
   325   003268  76C3               	btg	195,3,c	;volatile
   326   00326A  EFFB  F018         	goto	l961
   327   00326E  EF81  F018         	goto	start
   328   003272                     __end_of_main:
   329                           	callstack 0
   330                           
   331 ;; *************** function _INTERRUPT_Init *****************
   332 ;; Defined at:
   333 ;;		line 4 in file "interrupt.c"
   334 ;; Parameters:    Size  Location     Type
   335 ;;		None
   336 ;; Auto vars:     Size  Location     Type
   337 ;;		None
   338 ;; Return value:  Size  Location     Type
   339 ;;                  1    wreg      void 
   340 ;; Registers used:
   341 ;;		wreg, status,2
   342 ;; Tracked objects:
   343 ;;		On entry : 0/0
   344 ;;		On exit  : 0/0
   345 ;;		Unchanged: 0/0
   346 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   347 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   348 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   349 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   350 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   351 ;;Total ram usage:        0 bytes
   352 ;; Hardware stack levels used: 1
   353 ;; Hardware stack levels required when called: 1
   354 ;; This function calls:
   355 ;;		Nothing
   356 ;; This function is called by:
   357 ;;		_main
   358 ;; This function uses a non-reentrant model
   359 ;;
   360                           
   361                           	psect	text1
   362   003272                     __ptext1:
   363                           	callstack 0
   364   003272                     _INTERRUPT_Init:
   365                           	callstack 125
   366   003272                     
   367                           ;interrupt.c: 7:     INTCON0bits.IPEN = 1;
   368   003272  8AD6               	bsf	214,5,c	;volatile
   369                           
   370                           ;interrupt.c: 8:     INTCON0bits.GIEH = 1;
   371   003274  8ED6               	bsf	214,7,c	;volatile
   372                           
   373                           ;interrupt.c: 9:     INTCON0bits.GIEL = 1;
   374   003276  8CD6               	bsf	214,6,c	;volatile
   375                           
   376                           ;interrupt.c: 13:     ANSELBbits.ANSELB0 = 0;
   377   003278  0104               	movlb	4	; () banked
   378   00327A  9108               	bcf	8,0,b	;volatile
   379                           
   380                           ;interrupt.c: 14:     SLRCONBbits.SLRB0 = 1;
   381   00327C  810B               	bsf	11,0,b	;volatile
   382                           
   383                           ;interrupt.c: 15:     INLVLBbits.INLVLB0 = 0;
   384   00327E  910C               	bcf	12,0,b	;volatile
   385                           
   386                           ;interrupt.c: 16:     ODCONBbits.ODCB0 = 0;
   387   003280  910A               	bcf	10,0,b	;volatile
   388                           
   389                           ;interrupt.c: 17:     WPUBbits.WPUB0 = 1;
   390   003282  8109               	bsf	9,0,b	;volatile
   391                           
   392                           ;interrupt.c: 18:     TRISBbits.TRISB0 = 1;
   393   003284  80C7               	bsf	199,0,c	;volatile
   394                           
   395                           ;interrupt.c: 20:     INTCON0bits.INT0EDG = 0;
   396   003286  90D6               	bcf	214,0,c	;volatile
   397                           
   398                           ;interrupt.c: 21:     PIR1bits.INT0IF = 0;
   399   003288  90AF               	bcf	175,0,c	;volatile
   400                           
   401                           ;interrupt.c: 22:     PIE1bits.INT0IE = 1;
   402   00328A  809F               	bsf	159,0,c	;volatile
   403                           
   404                           ;interrupt.c: 23:     IPR1bits.INT0IP = 1;
   405   00328C  0103               	movlb	3	; () banked
   406   00328E  8163               	bsf	99,0,b	;volatile
   407                           
   408                           ;interrupt.c: 27:     ANSELBbits.ANSELB1 = 0;
   409   003290  0104               	movlb	4	; () banked
   410   003292  9308               	bcf	8,1,b	;volatile
   411                           
   412                           ;interrupt.c: 28:     SLRCONBbits.SLRB1 = 1;
   413   003294  830B               	bsf	11,1,b	;volatile
   414                           
   415                           ;interrupt.c: 29:     INLVLBbits.INLVLB1 = 0;
   416   003296  930C               	bcf	12,1,b	;volatile
   417                           
   418                           ;interrupt.c: 30:     ODCONBbits.ODCB1 = 0;
   419   003298  930A               	bcf	10,1,b	;volatile
   420                           
   421                           ;interrupt.c: 31:     WPUBbits.WPUB1 = 1;
   422   00329A  8309               	bsf	9,1,b	;volatile
   423                           
   424                           ;interrupt.c: 32:     TRISBbits.TRISB1 = 1;
   425   00329C  82C7               	bsf	199,1,c	;volatile
   426                           
   427                           ;interrupt.c: 34:     INTCON0bits.INT1EDG = 1;
   428   00329E  82D6               	bsf	214,1,c	;volatile
   429                           
   430                           ;interrupt.c: 35:     PIR6bits.INT1IF = 0;
   431   0032A0  90B4               	bcf	180,0,c	;volatile
   432                           
   433                           ;interrupt.c: 36:     PIE6bits.INT1IE = 1;
   434   0032A2  80A4               	bsf	164,0,c	;volatile
   435                           
   436                           ;interrupt.c: 37:     IPR6bits.INT1IP = 0;
   437   0032A4  0103               	movlb	3	; () banked
   438   0032A6  9168               	bcf	104,0,b	;volatile
   439                           
   440                           ;interrupt.c: 41:     ANSELCbits.ANSELC2 = 0;
   441   0032A8  0104               	movlb	4	; () banked
   442   0032AA  9510               	bcf	16,2,b	;volatile
   443                           
   444                           ;interrupt.c: 42:     SLRCONCbits.SLRC2 = 1;
   445   0032AC  8513               	bsf	19,2,b	;volatile
   446                           
   447                           ;interrupt.c: 43:     INLVLCbits.INLVLC2 = 0;
   448   0032AE  9514               	bcf	20,2,b	;volatile
   449                           
   450                           ;interrupt.c: 44:     ODCONCbits.ODCC2 = 0;
   451   0032B0  9512               	bcf	18,2,b	;volatile
   452                           
   453                           ;interrupt.c: 45:     WPUCbits.WPUC2 = 1;
   454   0032B2  8511               	bsf	17,2,b	;volatile
   455                           
   456                           ;interrupt.c: 46:     TRISCbits.TRISC2 = 1;
   457   0032B4  84C8               	bsf	200,2,c	;volatile
   458                           
   459                           ;interrupt.c: 48:     IOCCNbits.IOCCN2 = 1;
   460   0032B6  8516               	bsf	22,2,b	;volatile
   461                           
   462                           ;interrupt.c: 49:     IOCCPbits.IOCCP2 = 1;
   463   0032B8  8515               	bsf	21,2,b	;volatile
   464                           
   465                           ;interrupt.c: 50:     IOCCFbits.IOCCF2 = 0;
   466   0032BA  9517               	bcf	23,2,b	;volatile
   467                           
   468                           ;interrupt.c: 51:     PIE0bits.IOCIE = 1;
   469   0032BC  8E9E               	bsf	158,7,c	;volatile
   470                           
   471                           ;interrupt.c: 52:     IPR0bits.IOCIP = 1;
   472   0032BE  0103               	movlb	3	; () banked
   473   0032C0  8F62               	bsf	98,7,b	;volatile
   474                           
   475                           ;interrupt.c: 57:     (INTCON0bits.GIE = 0);
   476   0032C2  9ED6               	bcf	214,7,c	;volatile
   477   0032C4                     
   478                           ; BSR set to: 3
   479                           ;interrupt.c: 58:     IVTBASEU = 0x00;
   480   0032C4  0E00               	movlw	0
   481   0032C6  0104               	movlb	4	; () banked
   482   0032C8  6F5F               	movwf	95,b	;volatile
   483                           
   484                           ;interrupt.c: 59:     IVTBASEH = 0x30;
   485   0032CA  0E30               	movlw	48
   486   0032CC  6F5E               	movwf	94,b	;volatile
   487                           
   488                           ;interrupt.c: 60:     IVTBASEL = 0x08;
   489   0032CE  0E08               	movlw	8
   490   0032D0  6F5D               	movwf	93,b	;volatile
   491   0032D2                     
   492                           ; BSR set to: 4
   493                           ;interrupt.c: 61:     (INTCON0bits.GIE = 1);
   494   0032D2  8ED6               	bsf	214,7,c	;volatile
   495   0032D4                     
   496                           ; BSR set to: 4
   497   0032D4  0012               	return		;funcret
   498   0032D6                     __end_of_INTERRUPT_Init:
   499                           	callstack 0
   500                           
   501 ;; *************** function _GPIO_Init *****************
   502 ;; Defined at:
   503 ;;		line 3 in file "gpio.c"
   504 ;; Parameters:    Size  Location     Type
   505 ;;		None
   506 ;; Auto vars:     Size  Location     Type
   507 ;;		None
   508 ;; Return value:  Size  Location     Type
   509 ;;                  1    wreg      void 
   510 ;; Registers used:
   511 ;;		None
   512 ;; Tracked objects:
   513 ;;		On entry : 0/0
   514 ;;		On exit  : 0/0
   515 ;;		Unchanged: 0/0
   516 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   517 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   518 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   519 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   520 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   521 ;;Total ram usage:        0 bytes
   522 ;; Hardware stack levels used: 1
   523 ;; Hardware stack levels required when called: 1
   524 ;; This function calls:
   525 ;;		Nothing
   526 ;; This function is called by:
   527 ;;		_main
   528 ;; This function uses a non-reentrant model
   529 ;;
   530                           
   531                           	psect	text2
   532   0032D6                     __ptext2:
   533                           	callstack 0
   534   0032D6                     _GPIO_Init:
   535                           	callstack 125
   536   0032D6                     
   537                           ;gpio.c: 7:     ANSELFbits.ANSELF3 = 0;
   538   0032D6  0104               	movlb	4	; () banked
   539   0032D8  9728               	bcf	40,3,b	;volatile
   540                           
   541                           ;gpio.c: 8:     SLRCONFbits.SLRF3 = 1;
   542   0032DA  872B               	bsf	43,3,b	;volatile
   543                           
   544                           ;gpio.c: 9:     INLVLFbits.INLVLF3 = 0;
   545   0032DC  972C               	bcf	44,3,b	;volatile
   546                           
   547                           ;gpio.c: 10:     ODCONFbits.ODCF3 = 0;
   548   0032DE  972A               	bcf	42,3,b	;volatile
   549                           
   550                           ;gpio.c: 11:     WPUFbits.WPUF3 = 0;
   551   0032E0  9729               	bcf	41,3,b	;volatile
   552                           
   553                           ;gpio.c: 12:     TRISFbits.TRISF3 = 0;
   554   0032E2  96CB               	bcf	203,3,c	;volatile
   555                           
   556                           ;gpio.c: 13:     (LATFbits.LATF3 = 1);
   557   0032E4  86C3               	bsf	195,3,c	;volatile
   558                           
   559                           ;gpio.c: 17:     ANSELDbits.ANSELD0 = 0;
   560   0032E6  9118               	bcf	24,0,b	;volatile
   561                           
   562                           ;gpio.c: 18:     SLRCONDbits.SLRD0 = 1;
   563   0032E8  811B               	bsf	27,0,b	;volatile
   564                           
   565                           ;gpio.c: 19:     INLVLDbits.INLVLD0 = 0;
   566   0032EA  911C               	bcf	28,0,b	;volatile
   567                           
   568                           ;gpio.c: 20:     ODCONDbits.ODCD0 = 0;
   569   0032EC  911A               	bcf	26,0,b	;volatile
   570                           
   571                           ;gpio.c: 21:     WPUDbits.WPUD0 = 0;
   572   0032EE  9119               	bcf	25,0,b	;volatile
   573                           
   574                           ;gpio.c: 22:     TRISDbits.TRISD0 = 0;
   575   0032F0  90C9               	bcf	201,0,c	;volatile
   576                           
   577                           ;gpio.c: 23:     (LATDbits.LATD0 = 0);
   578   0032F2  90C1               	bcf	193,0,c	;volatile
   579                           
   580                           ;gpio.c: 27:     ANSELDbits.ANSELD1 = 0;
   581   0032F4  9318               	bcf	24,1,b	;volatile
   582                           
   583                           ;gpio.c: 28:     SLRCONDbits.SLRD1 = 1;
   584   0032F6  831B               	bsf	27,1,b	;volatile
   585                           
   586                           ;gpio.c: 29:     INLVLDbits.INLVLD1 = 0;
   587   0032F8  931C               	bcf	28,1,b	;volatile
   588                           
   589                           ;gpio.c: 30:     ODCONDbits.ODCD1 = 1;
   590   0032FA  831A               	bsf	26,1,b	;volatile
   591                           
   592                           ;gpio.c: 31:     WPUDbits.WPUD1 = 0;
   593   0032FC  9319               	bcf	25,1,b	;volatile
   594                           
   595                           ;gpio.c: 32:     TRISDbits.TRISD1 = 0;
   596   0032FE  92C9               	bcf	201,1,c	;volatile
   597                           
   598                           ;gpio.c: 33:     (LATDbits.LATD1 = 1);
   599   003300  82C1               	bsf	193,1,c	;volatile
   600                           
   601                           ;gpio.c: 37:     ANSELBbits.ANSELB4 = 0;
   602   003302  9908               	bcf	8,4,b	;volatile
   603                           
   604                           ;gpio.c: 38:     SLRCONBbits.SLRB4 = 1;
   605   003304  890B               	bsf	11,4,b	;volatile
   606                           
   607                           ;gpio.c: 39:     INLVLBbits.INLVLB4 = 0;
   608   003306  990C               	bcf	12,4,b	;volatile
   609                           
   610                           ;gpio.c: 40:     ODCONBbits.ODCB4 = 1;
   611   003308  890A               	bsf	10,4,b	;volatile
   612                           
   613                           ;gpio.c: 41:     WPUBbits.WPUB4 = 1;
   614   00330A  8909               	bsf	9,4,b	;volatile
   615                           
   616                           ;gpio.c: 42:     TRISBbits.TRISB4 = 1;
   617   00330C  88C7               	bsf	199,4,c	;volatile
   618                           
   619                           ;gpio.c: 46:     ANSELCbits.ANSELC4 = 0;
   620   00330E  9910               	bcf	16,4,b	;volatile
   621                           
   622                           ;gpio.c: 47:     SLRCONCbits.SLRC4 = 1;
   623   003310  8913               	bsf	19,4,b	;volatile
   624                           
   625                           ;gpio.c: 48:     INLVLCbits.INLVLC4 = 0;
   626   003312  9914               	bcf	20,4,b	;volatile
   627                           
   628                           ;gpio.c: 49:     ODCONCbits.ODCC4 = 1;
   629   003314  8912               	bsf	18,4,b	;volatile
   630                           
   631                           ;gpio.c: 50:     WPUCbits.WPUC4 = 1;
   632   003316  8911               	bsf	17,4,b	;volatile
   633                           
   634                           ;gpio.c: 51:     TRISCbits.TRISC4 = 1;
   635   003318  88C8               	bsf	200,4,c	;volatile
   636                           
   637                           ;gpio.c: 55:     ANSELCbits.ANSELC5 = 0;
   638   00331A  9B10               	bcf	16,5,b	;volatile
   639                           
   640                           ;gpio.c: 56:     SLRCONCbits.SLRC5 = 1;
   641   00331C  8B13               	bsf	19,5,b	;volatile
   642                           
   643                           ;gpio.c: 57:     INLVLCbits.INLVLC5 = 0;
   644   00331E  9B14               	bcf	20,5,b	;volatile
   645                           
   646                           ;gpio.c: 58:     ODCONCbits.ODCC5 = 1;
   647   003320  8B12               	bsf	18,5,b	;volatile
   648                           
   649                           ;gpio.c: 59:     WPUCbits.WPUC5 = 1;
   650   003322  8B11               	bsf	17,5,b	;volatile
   651                           
   652                           ;gpio.c: 60:     TRISCbits.TRISC5 = 1;
   653   003324  8AC8               	bsf	200,5,c	;volatile
   654   003326                     
   655                           ; BSR set to: 4
   656   003326  0012               	return		;funcret
   657   003328                     __end_of_GPIO_Init:
   658                           	callstack 0
   659                           
   660 ;; *************** function _Clock_Init *****************
   661 ;; Defined at:
   662 ;;		line 57 in file "config.c"
   663 ;; Parameters:    Size  Location     Type
   664 ;;		None
   665 ;; Auto vars:     Size  Location     Type
   666 ;;		None
   667 ;; Return value:  Size  Location     Type
   668 ;;                  1    wreg      void 
   669 ;; Registers used:
   670 ;;		wreg, status,2
   671 ;; Tracked objects:
   672 ;;		On entry : 0/0
   673 ;;		On exit  : 0/0
   674 ;;		Unchanged: 0/0
   675 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   676 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   677 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   678 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   679 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   680 ;;Total ram usage:        0 bytes
   681 ;; Hardware stack levels used: 1
   682 ;; Hardware stack levels required when called: 1
   683 ;; This function calls:
   684 ;;		Nothing
   685 ;; This function is called by:
   686 ;;		_main
   687 ;; This function uses a non-reentrant model
   688 ;;
   689                           
   690                           	psect	text3
   691   003354                     __ptext3:
   692                           	callstack 0
   693   003354                     _Clock_Init:
   694                           	callstack 125
   695   003354                     
   696                           ;config.c: 59:     OSCCON1 = 0b0110000;
   697   003354  0E30               	movlw	48
   698   003356  0100               	movlb	0	; () banked
   699   003358  6FAD               	movwf	173,b	;volatile
   700   00335A                     
   701                           ; BSR set to: 0
   702   00335A  0012               	return		;funcret
   703   00335C                     __end_of_Clock_Init:
   704                           	callstack 0
   705                           
   706 ;; *************** function _INT_ISR *****************
   707 ;; Defined at:
   708 ;;		line 64 in file "interrupt.c"
   709 ;; Parameters:    Size  Location     Type
   710 ;;		None
   711 ;; Auto vars:     Size  Location     Type
   712 ;;		None
   713 ;; Return value:  Size  Location     Type
   714 ;;                  1    wreg      void 
   715 ;; Registers used:
   716 ;;		wreg, status,2
   717 ;; Tracked objects:
   718 ;;		On entry : 0/0
   719 ;;		On exit  : 0/0
   720 ;;		Unchanged: 0/0
   721 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   722 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   723 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   724 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   725 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   726 ;;Total ram usage:        2 bytes
   727 ;; Hardware stack levels used: 1
   728 ;; This function calls:
   729 ;;		Nothing
   730 ;; This function is called by:
   731 ;;		Interrupt level 2
   732 ;; This function uses a non-reentrant model
   733 ;;
   734                           
   735                           	psect	text4
   736   003108                     __ptext4:
   737                           	callstack 0
   738   003108                     _INT_ISR:
   739                           	callstack 125
   740   003108                     
   741                           ;interrupt.c: 66:     if(PIR1bits.INT0IF)
   742   003108  A0AF               	btfss	175,0,c	;volatile
   743   00310A  EF89  F018         	goto	i2u4_41
   744   00310E  EF8B  F018         	goto	i2u4_40
   745   003112                     i2u4_41:
   746   003112  EFA1  F018         	goto	i2l927
   747   003116                     i2u4_40:
   748   003116                     
   749                           ;interrupt.c: 67:     {;interrupt.c: 68:         _delay((unsigned long)((20)*(64000000UL
      +                          /4000.0)));
   750   003116  0E02               	movlw	2
   751   003118  6E02               	movwf	(??_INT_ISR+1)^(0+1280),c
   752   00311A  0EA0               	movlw	160
   753   00311C  6E01               	movwf	??_INT_ISR^(0+1280),c
   754   00311E  0E92               	movlw	146
   755   003120                     i2u17_47:
   756   003120  2EE8               	decfsz	wreg,f,c
   757   003122  D7FE               	bra	i2u17_47
   758   003124  2E01               	decfsz	??_INT_ISR^(0+1280),f,c
   759   003126  D7FC               	bra	i2u17_47
   760   003128  2E02               	decfsz	(??_INT_ISR+1)^(0+1280),f,c
   761   00312A  D7FA               	bra	i2u17_47
   762   00312C  D000               	nop2	
   763   00312E                     
   764                           ;interrupt.c: 70:         if(PORTBbits.RB0 == 0)
   765   00312E  B0CF               	btfsc	207,0,c	;volatile
   766   003130  EF9C  F018         	goto	i2u5_41
   767   003134  EF9E  F018         	goto	i2u5_40
   768   003138                     i2u5_41:
   769   003138  EFA0  F018         	goto	i2l925
   770   00313C                     i2u5_40:
   771   00313C                     
   772                           ;interrupt.c: 71:         {;interrupt.c: 72:             flag_INT0 = 1;
   773   00313C  0E01               	movlw	1
   774   00313E  6E0C               	movwf	_flag_INT0^(0+1280),c	;volatile
   775   003140                     i2l925:
   776                           
   777                           ;interrupt.c: 75:         PIR1bits.INT0IF = 0;
   778   003140  90AF               	bcf	175,0,c	;volatile
   779   003142                     i2l927:
   780                           
   781                           ;interrupt.c: 78:     if(PIR6bits.INT1IF)
   782   003142  A0B4               	btfss	180,0,c	;volatile
   783   003144  EFA6  F018         	goto	i2u6_41
   784   003148  EFA8  F018         	goto	i2u6_40
   785   00314C                     i2u6_41:
   786   00314C  EFD0  F018         	goto	i2l941
   787   003150                     i2u6_40:
   788   003150                     
   789                           ;interrupt.c: 79:     {;interrupt.c: 80:         _delay((unsigned long)((20)*(64000000UL
      +                          /4000.0)));
   790   003150  0E02               	movlw	2
   791   003152  6E02               	movwf	(??_INT_ISR+1)^(0+1280),c
   792   003154  0EA0               	movlw	160
   793   003156  6E01               	movwf	??_INT_ISR^(0+1280),c
   794   003158  0E92               	movlw	146
   795   00315A                     i2u18_47:
   796   00315A  2EE8               	decfsz	wreg,f,c
   797   00315C  D7FE               	bra	i2u18_47
   798   00315E  2E01               	decfsz	??_INT_ISR^(0+1280),f,c
   799   003160  D7FC               	bra	i2u18_47
   800   003162  2E02               	decfsz	(??_INT_ISR+1)^(0+1280),f,c
   801   003164  D7FA               	bra	i2u18_47
   802   003166  D000               	nop2	
   803   003168                     
   804                           ;interrupt.c: 82:         if(PORTBbits.RB1 == 1&& !start)
   805   003168  A2CF               	btfss	207,1,c	;volatile
   806   00316A  EFB9  F018         	goto	i2u7_41
   807   00316E  EFBB  F018         	goto	i2u7_40
   808   003172                     i2u7_41:
   809   003172  EFC5  F018         	goto	i2l186
   810   003176                     i2u7_40:
   811   003176  500D               	movf	_start^(0+1280),w,c
   812   003178  A4D8               	btfss	status,2,c
   813   00317A  EFC1  F018         	goto	i2u8_41
   814   00317E  EFC3  F018         	goto	i2u8_40
   815   003182                     i2u8_41:
   816   003182  EFC5  F018         	goto	i2l186
   817   003186                     i2u8_40:
   818   003186                     
   819                           ;interrupt.c: 83:         {;interrupt.c: 84:             flag_INT1 = 1;
   820   003186  0E01               	movlw	1
   821   003188  6E0B               	movwf	_flag_INT1^(0+1280),c	;volatile
   822   00318A                     i2l186:
   823                           
   824                           ;interrupt.c: 87:         if(start) {start = 0; }
   825   00318A  500D               	movf	_start^(0+1280),w,c
   826   00318C  B4D8               	btfsc	status,2,c
   827   00318E  EFCB  F018         	goto	i2u9_41
   828   003192  EFCD  F018         	goto	i2u9_40
   829   003196                     i2u9_41:
   830   003196  EFCF  F018         	goto	i2l939
   831   00319A                     i2u9_40:
   832   00319A  0E00               	movlw	0
   833   00319C  6E0D               	movwf	_start^(0+1280),c
   834   00319E                     i2l939:
   835                           
   836                           ;interrupt.c: 89:         PIR6bits.INT1IF = 0;
   837   00319E  90B4               	bcf	180,0,c	;volatile
   838   0031A0                     i2l941:
   839                           
   840                           ;interrupt.c: 92:     if(PIR0bits.IOCIF)
   841   0031A0  AEAE               	btfss	174,7,c	;volatile
   842   0031A2  EFD5  F018         	goto	i2u10_41
   843   0031A6  EFD7  F018         	goto	i2u10_40
   844   0031AA                     i2u10_41:
   845   0031AA  EFF2  F018         	goto	i2l191
   846   0031AE                     i2u10_40:
   847   0031AE                     
   848                           ;interrupt.c: 93:     {;interrupt.c: 94:         _delay((unsigned long)((20)*(64000000UL
      +                          /4000.0)));
   849   0031AE  0E02               	movlw	2
   850   0031B0  6E02               	movwf	(??_INT_ISR+1)^(0+1280),c
   851   0031B2  0EA0               	movlw	160
   852   0031B4  6E01               	movwf	??_INT_ISR^(0+1280),c
   853   0031B6  0E92               	movlw	146
   854   0031B8                     i2u19_47:
   855   0031B8  2EE8               	decfsz	wreg,f,c
   856   0031BA  D7FE               	bra	i2u19_47
   857   0031BC  2E01               	decfsz	??_INT_ISR^(0+1280),f,c
   858   0031BE  D7FC               	bra	i2u19_47
   859   0031C0  2E02               	decfsz	(??_INT_ISR+1)^(0+1280),f,c
   860   0031C2  D7FA               	bra	i2u19_47
   861   0031C4  D000               	nop2	
   862   0031C6                     
   863                           ;interrupt.c: 96:         if(PORTCbits.RC2 == 0)
   864   0031C6  B4D0               	btfsc	208,2,c	;volatile
   865   0031C8  EFE8  F018         	goto	i2u11_41
   866   0031CC  EFEA  F018         	goto	i2u11_40
   867   0031D0                     i2u11_41:
   868   0031D0  EFEE  F018         	goto	i2l949
   869   0031D4                     i2u11_40:
   870   0031D4                     
   871                           ;interrupt.c: 97:         {;interrupt.c: 98:             flag_IOCC2 = 1;
   872   0031D4  0E01               	movlw	1
   873   0031D6  6E0A               	movwf	_flag_IOCC2^(0+1280),c	;volatile
   874                           
   875                           ;interrupt.c: 99:         }
   876   0031D8  EFF0  F018         	goto	i2l951
   877   0031DC                     i2l949:
   878                           
   879                           ;interrupt.c: 101:         {;interrupt.c: 102:             flag_IOCC2 = 0;
   880   0031DC  0E00               	movlw	0
   881   0031DE  6E0A               	movwf	_flag_IOCC2^(0+1280),c	;volatile
   882   0031E0                     i2l951:
   883                           
   884                           ;interrupt.c: 105:         IOCCFbits.IOCCF2 = 0;
   885   0031E0  0104               	movlb	4	; () banked
   886   0031E2  9517               	bcf	23,2,b	;volatile
   887   0031E4                     i2l191:
   888   0031E4  0011               	retfie		f
   889   0031E6                     __end_of_INT_ISR:
   890                           	callstack 0
   891                           
   892                           ;
   893                           ; H/W Interrupt Vector Table @ 0x3008
   894                           ;
   895                           
   896                           	psect	ivt0x3008
   897   003008                     __pivt0x3008:
   898                           	callstack 0
   899   003008                     ivt0x3008_base:
   900                           	callstack 0
   901                           
   902                           ; Vector 0 : SWINT
   903   003008  0C40               	dw	ivt0x3008_undefint shr (0+2)
   904                           
   905                           ; Vector 1 : HLVD
   906   00300A  0C40               	dw	ivt0x3008_undefint shr (0+2)
   907                           
   908                           ; Vector 2 : OSF
   909   00300C  0C40               	dw	ivt0x3008_undefint shr (0+2)
   910                           
   911                           ; Vector 3 : CSW
   912   00300E  0C40               	dw	ivt0x3008_undefint shr (0+2)
   913                           
   914                           ; Vector 4 : Undefined
   915   003010  0C40               	dw	ivt0x3008_undefint shr (0+2)
   916                           
   917                           ; Vector 5 : CLC1
   918   003012  0C40               	dw	ivt0x3008_undefint shr (0+2)
   919                           
   920                           ; Vector 6 : Undefined
   921   003014  0C40               	dw	ivt0x3008_undefint shr (0+2)
   922                           
   923                           ; Vector 7 : IOC
   924   003016  0C42               	dw	_INT_ISR shr (0+2)
   925                           
   926                           ; Vector 8 : INT0
   927   003018  0C42               	dw	_INT_ISR shr (0+2)
   928                           
   929                           ; Vector 9 : ZCD
   930   00301A  0C40               	dw	ivt0x3008_undefint shr (0+2)
   931                           
   932                           ; Vector 10 : AD
   933   00301C  0C40               	dw	ivt0x3008_undefint shr (0+2)
   934                           
   935                           ; Vector 11 : ACT
   936   00301E  0C40               	dw	ivt0x3008_undefint shr (0+2)
   937                           
   938                           ; Vector 12 : CMP1
   939   003020  0C40               	dw	ivt0x3008_undefint shr (0+2)
   940                           
   941                           ; Vector 13 : SMT1
   942   003022  0C40               	dw	ivt0x3008_undefint shr (0+2)
   943                           
   944                           ; Vector 14 : SMT1PRA
   945   003024  0C40               	dw	ivt0x3008_undefint shr (0+2)
   946                           
   947                           ; Vector 15 : SMT1PRW
   948   003026  0C40               	dw	ivt0x3008_undefint shr (0+2)
   949                           
   950                           ; Vector 16 : ADT
   951   003028  0C40               	dw	ivt0x3008_undefint shr (0+2)
   952                           
   953                           ; Vector 17 : Undefined
   954   00302A  0C40               	dw	ivt0x3008_undefint shr (0+2)
   955                           
   956                           ; Vector 18 : Undefined
   957   00302C  0C40               	dw	ivt0x3008_undefint shr (0+2)
   958                           
   959                           ; Vector 19 : Undefined
   960   00302E  0C40               	dw	ivt0x3008_undefint shr (0+2)
   961                           
   962                           ; Vector 20 : DMA1SCNT
   963   003030  0C40               	dw	ivt0x3008_undefint shr (0+2)
   964                           
   965                           ; Vector 21 : DMA1DCNT
   966   003032  0C40               	dw	ivt0x3008_undefint shr (0+2)
   967                           
   968                           ; Vector 22 : DMA1OR
   969   003034  0C40               	dw	ivt0x3008_undefint shr (0+2)
   970                           
   971                           ; Vector 23 : DMA1A
   972   003036  0C40               	dw	ivt0x3008_undefint shr (0+2)
   973                           
   974                           ; Vector 24 : SPI1RX
   975   003038  0C40               	dw	ivt0x3008_undefint shr (0+2)
   976                           
   977                           ; Vector 25 : SPI1TX
   978   00303A  0C40               	dw	ivt0x3008_undefint shr (0+2)
   979                           
   980                           ; Vector 26 : SPI1
   981   00303C  0C40               	dw	ivt0x3008_undefint shr (0+2)
   982                           
   983                           ; Vector 27 : TMR2
   984   00303E  0C40               	dw	ivt0x3008_undefint shr (0+2)
   985                           
   986                           ; Vector 28 : TMR1
   987   003040  0C40               	dw	ivt0x3008_undefint shr (0+2)
   988                           
   989                           ; Vector 29 : TMR1G
   990   003042  0C40               	dw	ivt0x3008_undefint shr (0+2)
   991                           
   992                           ; Vector 30 : CCP1
   993   003044  0C40               	dw	ivt0x3008_undefint shr (0+2)
   994                           
   995                           ; Vector 31 : TMR0
   996   003046  0C40               	dw	ivt0x3008_undefint shr (0+2)
   997                           
   998                           ; Vector 32 : U1RX
   999   003048  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1000                           
  1001                           ; Vector 33 : U1TX
  1002   00304A  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1003                           
  1004                           ; Vector 34 : U1E
  1005   00304C  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1006                           
  1007                           ; Vector 35 : U1
  1008   00304E  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1009                           
  1010                           ; Vector 36 : Undefined
  1011   003050  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1012                           
  1013                           ; Vector 37 : Undefined
  1014   003052  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1015                           
  1016                           ; Vector 38 : PWM1PR
  1017   003054  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1018                           
  1019                           ; Vector 39 : PWM1
  1020   003056  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1021                           
  1022                           ; Vector 40 : SPI2RX
  1023   003058  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1024                           
  1025                           ; Vector 41 : SPI2TX
  1026   00305A  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1027                           
  1028                           ; Vector 42 : SPI2
  1029   00305C  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1030                           
  1031                           ; Vector 43 : Undefined
  1032   00305E  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1033                           
  1034                           ; Vector 44 : TMR3
  1035   003060  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1036                           
  1037                           ; Vector 45 : TMR3G
  1038   003062  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1039                           
  1040                           ; Vector 46 : PWM2PR
  1041   003064  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1042                           
  1043                           ; Vector 47 : PWM2
  1044   003066  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1045                           
  1046                           ; Vector 48 : INT1
  1047   003068  0C42               	dw	_INT_ISR shr (0+2)
  1048                           
  1049                           ; Vector 49 : CLC2
  1050   00306A  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1051                           
  1052                           ; Vector 50 : CWG1
  1053   00306C  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1054                           
  1055                           ; Vector 51 : NCO1
  1056   00306E  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1057                           
  1058                           ; Vector 52 : DMA2SCNT
  1059   003070  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1060                           
  1061                           ; Vector 53 : DMA2DCNT
  1062   003072  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1063                           
  1064                           ; Vector 54 : DMA2OR
  1065   003074  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1066                           
  1067                           ; Vector 55 : DMA2A
  1068   003076  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1069                           
  1070                           ; Vector 56 : I2C1RX
  1071   003078  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1072                           
  1073                           ; Vector 57 : I2C1TX
  1074   00307A  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1075                           
  1076                           ; Vector 58 : I2C1
  1077   00307C  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1078                           
  1079                           ; Vector 59 : I2C1E
  1080   00307E  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1081                           
  1082                           ; Vector 60 : Undefined
  1083   003080  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1084                           
  1085                           ; Vector 61 : CLC3
  1086   003082  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1087                           
  1088                           ; Vector 62 : PWM3PR
  1089   003084  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1090                           
  1091                           ; Vector 63 : PWM3
  1092   003086  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1093                           
  1094                           ; Vector 64 : U2RX
  1095   003088  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1096                           
  1097                           ; Vector 65 : U2TX
  1098   00308A  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1099                           
  1100                           ; Vector 66 : U2E
  1101   00308C  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1102                           
  1103                           ; Vector 67 : U2
  1104   00308E  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1105                           
  1106                           ; Vector 68 : TMR5
  1107   003090  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1108                           
  1109                           ; Vector 69 : TMR5G
  1110   003092  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1111                           
  1112                           ; Vector 70 : CCP2
  1113   003094  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1114                           
  1115                           ; Vector 71 : SCAN
  1116   003096  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1117                           
  1118                           ; Vector 72 : U3RX
  1119   003098  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1120                           
  1121                           ; Vector 73 : U3TX
  1122   00309A  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1123                           
  1124                           ; Vector 74 : U3E
  1125   00309C  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1126                           
  1127                           ; Vector 75 : U3
  1128   00309E  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1129                           
  1130                           ; Vector 76 : Undefined
  1131   0030A0  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1132                           
  1133                           ; Vector 77 : CLC4
  1134   0030A2  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1135                           
  1136                           ; Vector 78 : Undefined
  1137   0030A4  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1138                           
  1139                           ; Vector 79 : Undefined
  1140   0030A6  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1141                           
  1142                           ; Vector 80 : INT2
  1143   0030A8  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1144                           
  1145                           ; Vector 81 : CLC5
  1146   0030AA  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1147                           
  1148                           ; Vector 82 : CWG2
  1149   0030AC  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1150                           
  1151                           ; Vector 83 : NCO2
  1152   0030AE  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1153                           
  1154                           ; Vector 84 : DMA3SCNT
  1155   0030B0  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1156                           
  1157                           ; Vector 85 : DMA3DCNT
  1158   0030B2  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1159                           
  1160                           ; Vector 86 : DMA3OR
  1161   0030B4  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1162                           
  1163                           ; Vector 87 : DMA3A
  1164   0030B6  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1165                           
  1166                           ; Vector 88 : CCP3
  1167   0030B8  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1168                           
  1169                           ; Vector 89 : CLC6
  1170   0030BA  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1171                           
  1172                           ; Vector 90 : CWG3
  1173   0030BC  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1174                           
  1175                           ; Vector 91 : TMR4
  1176   0030BE  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1177                           
  1178                           ; Vector 92 : DMA4SCNT
  1179   0030C0  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1180                           
  1181                           ; Vector 93 : DMA4DCNT
  1182   0030C2  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1183                           
  1184                           ; Vector 94 : DMA4OR
  1185   0030C4  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1186                           
  1187                           ; Vector 95 : DMA4A
  1188   0030C6  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1189                           
  1190                           ; Vector 96 : U4RX
  1191   0030C8  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1192                           
  1193                           ; Vector 97 : U4TX
  1194   0030CA  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1195                           
  1196                           ; Vector 98 : U4E
  1197   0030CC  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1198                           
  1199                           ; Vector 99 : U4
  1200   0030CE  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1201                           
  1202                           ; Vector 100 : DMA5SCNT
  1203   0030D0  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1204                           
  1205                           ; Vector 101 : DMA5DCNT
  1206   0030D2  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1207                           
  1208                           ; Vector 102 : DMA5OR
  1209   0030D4  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1210                           
  1211                           ; Vector 103 : DMA5A
  1212   0030D6  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1213                           
  1214                           ; Vector 104 : U5RX
  1215   0030D8  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1216                           
  1217                           ; Vector 105 : U5TX
  1218   0030DA  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1219                           
  1220                           ; Vector 106 : U5E
  1221   0030DC  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1222                           
  1223                           ; Vector 107 : U5
  1224   0030DE  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1225                           
  1226                           ; Vector 108 : DMA6SCNT
  1227   0030E0  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1228                           
  1229                           ; Vector 109 : DMA6DCNT
  1230   0030E2  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1231                           
  1232                           ; Vector 110 : DMA6OR
  1233   0030E4  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1234                           
  1235                           ; Vector 111 : DMA6A
  1236   0030E6  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1237                           
  1238                           ; Vector 112 : Undefined
  1239   0030E8  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1240                           
  1241                           ; Vector 113 : CLC7
  1242   0030EA  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1243                           
  1244                           ; Vector 114 : CMP2
  1245   0030EC  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1246                           
  1247                           ; Vector 115 : NCO3
  1248   0030EE  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1249                           
  1250                           ; Vector 116 : Undefined
  1251   0030F0  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1252                           
  1253                           ; Vector 117 : Undefined
  1254   0030F2  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1255                           
  1256                           ; Vector 118 : Undefined
  1257   0030F4  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1258                           
  1259                           ; Vector 119 : Undefined
  1260   0030F6  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1261                           
  1262                           ; Vector 120 : NVM
  1263   0030F8  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1264                           
  1265                           ; Vector 121 : CLC8
  1266   0030FA  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1267                           
  1268                           ; Vector 122 : CRC
  1269   0030FC  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1270                           
  1271                           ; Vector 123 : TMR6
  1272   0030FE  0C40               	dw	ivt0x3008_undefint shr (0+2)
  1273   003100                     ivt0x3008_undefint:
  1274                           	callstack 0
  1275   003100  00FF               	reset	
  1276                           
  1277                           	psect	smallconst
  1278   002500                     __psmallconst:
  1279                           	callstack 0
  1280   002500  00                 	db	0
  1281   002501  00                 	db	0	; dummy byte at the end
  1282   000000                     
  1283                           	psect	rparam
  1284   000000                     
  1285                           	psect	config
  1286                           
  1287                           ;Config register CONFIG1 @ 0x300000
  1288                           ;	External Oscillator Selection
  1289                           ;	FEXTOSC = OFF, Oscillator not enabled
  1290                           ;	Reset Oscillator Selection
  1291                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  1292   300000                     	org	3145728
  1293   300000  8C                 	db	140
  1294                           
  1295                           ;Config register CONFIG2 @ 0x300001
  1296                           ;	Clock out Enable bit
  1297                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1298                           ;	PRLOCKED One-Way Set Enable bit
  1299                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
  1300                           ;	Clock Switch Enable bit
  1301                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
  1302                           ;	Fail-Safe Clock Monitor Enable bit
  1303                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
  1304   300001                     	org	3145729
  1305   300001  FD                 	db	253
  1306                           
  1307                           ;Config register CONFIG3 @ 0x300002
  1308                           ;	MCLR Enable bit
  1309                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  1310                           ;	Power-up timer selection bits
  1311                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  1312                           ;	Multi-vector enable bit
  1313                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  1314                           ;	IVTLOCK bit One-way set enable bit
  1315                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
  1316                           ;	Low Power BOR Enable bit
  1317                           ;	LPBOREN = OFF, Low-Power BOR disabled
  1318                           ;	Brown-out Reset Enable bits
  1319                           ;	BOREN = OFF, Brown-out Reset disabled
  1320   300002                     	org	3145730
  1321   300002  3F                 	db	63
  1322                           
  1323                           ;Config register CONFIG4 @ 0x300003
  1324                           ;	Brown-out Reset Voltage Selection bits
  1325                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  1326                           ;	ZCD Disable bit
  1327                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  1328                           ;	PPSLOCK bit One-Way Set Enable bit
  1329                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
  1330                           ;	Stack Full/Underflow Reset Enable bit
  1331                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1332                           ;	Low Voltage Programming Enable bit
  1333                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
  1334                           ;	Extended Instruction Set Enable bit
  1335                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1336   300003                     	org	3145731
  1337   300003  FF                 	db	255
  1338                           
  1339                           ;Config register CONFIG5 @ 0x300004
  1340                           ;	WDT Period selection bits
  1341                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1342                           ;	WDT operating mode
  1343                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  1344   300004                     	org	3145732
  1345   300004  9F                 	db	159
  1346                           
  1347                           ;Config register CONFIG6 @ 0x300005
  1348                           ;	WDT Window Select bits
  1349                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1350                           ;	WDT input clock selector
  1351                           ;	WDTCCS = SC, Software Control
  1352   300005                     	org	3145733
  1353   300005  FF                 	db	255
  1354                           
  1355                           ;Config register CONFIG7 @ 0x300006
  1356                           ;	Boot Block Size selection bits
  1357                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  1358                           ;	Boot Block enable bit
  1359                           ;	BBEN = OFF, Boot block disabled
  1360                           ;	Storage Area Flash enable bit
  1361                           ;	SAFEN = OFF, SAF disabled
  1362                           ;	Background Debugger
  1363                           ;	DEBUG = ON, Background Debugger enabled
  1364   300006                     	org	3145734
  1365   300006  DF                 	db	223
  1366                           
  1367                           ;Config register CONFIG8 @ 0x300007
  1368                           ;	Boot Block Write Protection bit
  1369                           ;	WRTB = OFF, Boot Block not Write protected
  1370                           ;	Configuration Register Write Protection bit
  1371                           ;	WRTC = OFF, Configuration registers not Write protected
  1372                           ;	Data EEPROM Write Protection bit
  1373                           ;	WRTD = OFF, Data EEPROM not Write protected
  1374                           ;	SAF Write protection bit
  1375                           ;	WRTSAF = OFF, SAF not Write Protected
  1376                           ;	Application Block write protection bit
  1377                           ;	WRTAPP = OFF, Application Block not write protected
  1378   300007                     	org	3145735
  1379   300007  FF                 	db	255
  1380                           
  1381                           ;Config register CONFIG10 @ 0x300009
  1382                           ;	PFM and Data EEPROM Code Protection bit
  1383                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  1384   300009                     	org	3145737
  1385   300009  FF                 	db	255
  1386                           tosu	equ	0x4FF
  1387                           tosh	equ	0x4FE
  1388                           tosl	equ	0x4FD
  1389                           stkptr	equ	0x4FC
  1390                           pclatu	equ	0x4FB
  1391                           pclath	equ	0x4FA
  1392                           pcl	equ	0x4F9
  1393                           tblptru	equ	0x4F8
  1394                           tblptrh	equ	0x4F7
  1395                           tblptrl	equ	0x4F6
  1396                           tablat	equ	0x4F5
  1397                           prodh	equ	0x4F4
  1398                           prodl	equ	0x4F3
  1399                           indf0	equ	0x4EF
  1400                           postinc0	equ	0x4EE
  1401                           postdec0	equ	0x4ED
  1402                           preinc0	equ	0x4EC
  1403                           plusw0	equ	0x4EB
  1404                           fsr0h	equ	0x4EA
  1405                           fsr0l	equ	0x4E9
  1406                           wreg	equ	0x4E8
  1407                           indf1	equ	0x4E7
  1408                           postinc1	equ	0x4E6
  1409                           postdec1	equ	0x4E5
  1410                           preinc1	equ	0x4E4
  1411                           plusw1	equ	0x4E3
  1412                           fsr1h	equ	0x4E2
  1413                           fsr1l	equ	0x4E1
  1414                           bsr	equ	0x4E0
  1415                           indf2	equ	0x4DF
  1416                           postinc2	equ	0x4DE
  1417                           postdec2	equ	0x4DD
  1418                           preinc2	equ	0x4DC
  1419                           plusw2	equ	0x4DB
  1420                           fsr2h	equ	0x4DA
  1421                           fsr2l	equ	0x4D9
  1422                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        1
    BSS         3
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      9      13
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _INT_ISR in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _INT_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _INT_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _INT_ISR in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _INT_ISR in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _INT_ISR in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _INT_ISR in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _INT_ISR in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _INT_ISR in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _INT_ISR in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _INT_ISR in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _INT_ISR in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _INT_ISR in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _INT_ISR in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _INT_ISR in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _INT_ISR in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _INT_ISR in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _INT_ISR in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _INT_ISR in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _INT_ISR in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _INT_ISR in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _INT_ISR in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _INT_ISR in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _INT_ISR in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _INT_ISR in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _INT_ISR in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _INT_ISR in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _INT_ISR in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _INT_ISR in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _INT_ISR in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _INT_ISR in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _INT_ISR in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _INT_ISR in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 7     2      5       0
                                              2 COMRAM     7     2      5
                         _Clock_Init
                          _GPIO_Init
                     _INTERRUPT_Init
 ---------------------------------------------------------------------------------
 (1) _INTERRUPT_Init                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _GPIO_Init                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Clock_Init                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _INT_ISR                                              2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Clock_Init
   _GPIO_Init
   _INTERRUPT_Init

 _INT_ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM            1FFF      0       0      69        0.0%
EEDATA             400      0       0       0        0.0%
BITBIGSFRllllhl    2B4      0       0      86        0.0%
BITBIGSFR_1        100      0       0      68        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBIGSFRlllll      AD      0       0      87        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBIGSFRllllhh     9F      0       0      84        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      9       D       1       13.7%
BITBIGSFRlhhllh     3E      0       0      80        0.0%
BITBIGSFRlhhlll     30      0       0      81        0.0%
BITBIGSFRhhhhh      29      0       0      70        0.0%
BITBIGSFRlhhhh       C      0       0      76        0.0%
BITBIGSFRllhh        B      0       0      82        0.0%
BITBIGSFRlhhlhh      9      0       0      78        0.0%
BITBIGSFRhhhhl       5      0       0      71        0.0%
BITBIGSFRllllhh      4      0       0      85        0.0%
BITBIGSFRlhhlhl      4      0       0      79        0.0%
BITBIGSFRlhhhl       4      0       0      77        0.0%
BITBIGSFRlllhhl      3      0       0      83        0.0%
BITBIGSFRhhhl        3      0       0      72        0.0%
BITBIGSFRhhlll       3      0       0      74        0.0%
BITBIGSFRhhlh        1      0       0      73        0.0%
BITBIGSFRhl          1      0       0      75        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       D      88        0.0%
DATA                 0      0       D       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Thu Oct 03 20:58:50 2024

                     l91 3326                      l105 335A                      l178 32D4  
                    l871 3272                      l873 32C4                      l961 31F6  
                    l953 31E6                      l867 3354                      l875 32D2  
                    l971 321E                      l963 3206                      l955 31EA  
                    l869 32D6                      l981 3268                      l973 3222  
                    l965 3208                      l957 31EE                      l975 3232  
                    l967 320C                      l959 31F2                      l977 324A  
                    l969 321C                      l979 3250                      u120 3206  
                    u121 3202                      u130 321C                      u131 3218  
                    u140 3232                      u141 322E                      u157 323C  
                    u167 325A                      wreg 04E8          __end_of_INT_ISR 31E6  
                   _main 31E6                     start 3102             ___param_bank 0000  
             _Clock_Init 3354                    ?_main 0503                    i2l191 31E4  
                  i2l186 318A                    i2l921 312E                    i2l931 3168  
                  i2l923 313C                    i2l933 3176                    i2l941 31A0  
                  i2l925 3140                    i2l917 3108                    i2l951 31E0  
                  i2l943 31AE                    i2l935 3186                    i2l919 3116  
                  i2l927 3142                    i2l945 31C6                    i2l937 319A  
                  i2l929 3150                    i2l947 31D4                    i2l939 319E  
                  i2l949 31DC                    _start 050D                    tablat 04F5  
                  status 04D8          __initialization 3328             __end_of_main 3272  
                 ??_main 0508            __activetblptr 0003        __end_of_GPIO_Init 3328  
              ??_INT_ISR 0501                   i2u4_40 3116                   i2u4_41 3112  
                 i2u5_40 313C                   i2u5_41 3138                   i2u6_40 3150  
                 i2u6_41 314C                   i2u7_40 3176                   i2u7_41 3172  
                 i2u8_40 3186                   i2u8_41 3182                   i2u9_40 319A  
                 i2u9_41 3196              ?_Clock_Init 0501                   isa$std 0001  
           __pdataCOMRAM 050D             __mediumconst 0000                   tblptrh 04F7  
                 tblptrl 04F6                   tblptru 04F8               __accesstop 0560  
__end_of__initialization 334E            ___rparam_used 0001           __pcstackCOMRAM 0501  
         _INTERRUPT_Init 3272                  IVTBASEH 045E                  IVTBASEL 045D  
                IVTBASEU 045F               _flag_IOCC2 050A                  _INT_ISR 3108  
                _OSCCON1 00AD   __end_of_INTERRUPT_Init 32D6                  i2u10_40 31AE  
                i2u10_41 31AA                  i2u11_40 31D4                  i2u11_41 31D0  
                i2u17_47 3120                  i2u18_47 315A                  i2u19_47 31B8  
                __Hparam 0000                  __Lparam 0000             __psmallconst 2500  
          ivt0x3008_base 3008                  __pcinit 3328                  __ramtop 2500  
                __ptext0 31E6                  __ptext1 3272                  __ptext2 32D6  
                __ptext3 3354                  __ptext4 3108                _IOCCFbits 0417  
        ?_INTERRUPT_Init 0501                _IOCCNbits 0416                _IOCCPbits 0415  
              _GPIO_Init 32D6     end_of_initialization 334E             ??_Clock_Init 0503  
              _PORTBbits 04CF                _PORTCbits 04D0                _TRISBbits 04C7  
              _TRISCbits 04C8                _TRISDbits 04C9                _TRISFbits 04CB  
             ?_GPIO_Init 0501       __end_of_Clock_Init 335C            __pidataCOMRAM 335C  
    start_initialization 3328              __pbssCOMRAM 050A                 ?_INT_ISR 0501  
            ??_GPIO_Init 0503              __pivt0x3008 3008                _flag_INT0 050C  
              _flag_INT1 050B        ivt0x3008_undefint 3100         ??_INTERRUPT_Init 0503  
            __smallconst 2500                 _LATDbits 04C1                 _LATFbits 04C3  
               _IPR0bits 0362                 _IPR1bits 0363                 _PIE0bits 049E  
               _PIE1bits 049F                 _IPR6bits 0368                 _PIE6bits 04A4  
               _IVTBASEH 045E                 _IVTBASEL 045D                 _IVTBASEU 045F  
               _PIR0bits 04AE                 _PIR1bits 04AF                 _PIR6bits 04B4  
               _WPUBbits 0409                 _WPUCbits 0411                 _WPUDbits 0419  
               _WPUFbits 0429              _INTCON0bits 04D6                 __Hrparam 0000  
               __Lrparam 0000               _ANSELBbits 0408               _ANSELCbits 0410  
             _ANSELDbits 0418               _ANSELFbits 0428                 isa$xinst 0000  
             _ODCONBbits 040A               _ODCONCbits 0412               _ODCONDbits 041A  
             _ODCONFbits 042A                 main@argc 0503                 main@argv 0505  
             _INLVLBbits 040C               _INLVLCbits 0414               _INLVLDbits 041C  
             _INLVLFbits 042C                 intlevel2 0000              _SLRCONBbits 040B  
            _SLRCONCbits 0413              _SLRCONDbits 041B              _SLRCONFbits 042B  
