[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   8846       tick          5520           499           125          5520 
      2   8846       tick           108             0             0           108 
      3   8846       tick           134             0             0           134 
      4   8846       tick           112             0             0           112 
      5   8846       tick           110             0             0           110 
      6   8846       tick           106             0             0           106 
      7   8846       tick           104             0             0           104 
      8   8846       tick           120             0             0           120 
      9   8846       tick           105             0             0           105 
     10   8846       tick           111             0             0           111 
     11   8846       tick           110             0             0           110 
     12   8846       tick           110             0             0           110 
     13   8846       tick           108             0             0           108 
     14   8846       tick           106             0             0           106 
     15   8846       tick           110             0             0           110 
     16   8846       tick           112             0             0           112 
     17   8846       tick           110             0             0           110 
     18   8846       tick           112             0             0           112 
     19   8846       tick           112             0             0           112 
     20   8846       tick           110             0             0           110 
     21   8846       tick           110             0             0           110 
     22   8846       tick           108             0             0           108 
     23   8846       tick           126             0             0           126 
     24   8846       tick           108             0             0           108 
     25   8846       tick           110             0             0           110 
     26   8846       tick           108             0             0           108 
     27   8846       tick           110             0             0           110 
     28   8846       tick           110             0             0           110 
     29   8846       tick           110             0             0           110 
     30   8846       tick           106             0             0           106 
     31   8846       tick           114             0             0           114 
     32   8846       tick           108             0             0           108 
     33   8846       tick           110             0             0           110 
     34   8846       tick           108             0             0           108 
     35   8846       tick           114             0             0           114 
     36   8846       tick           108             0             0           108 
     37   8846       exit           347            48            10           347 
