{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1767114307976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1767114307976 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HFFrequencySynthesis 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"HFFrequencySynthesis\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1767114307992 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1767114308039 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1767114308039 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1767114308420 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1767114308436 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1767114308690 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "17 " "17 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[0\] output_p\[0\](n) " "differential I/O pin \"output_p\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[0\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[0\]" } { 0 "output_p\[0\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[1\] output_p\[1\](n) " "differential I/O pin \"output_p\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[1\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[1\]" } { 0 "output_p\[1\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[2\] output_p\[2\](n) " "differential I/O pin \"output_p\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[2\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[2\]" } { 0 "output_p\[2\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[3\] output_p\[3\](n) " "differential I/O pin \"output_p\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[3\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[3\]" } { 0 "output_p\[3\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[4\] output_p\[4\](n) " "differential I/O pin \"output_p\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[4\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[4\]" } { 0 "output_p\[4\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[4](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[5\] output_p\[5\](n) " "differential I/O pin \"output_p\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[5\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[5\]" } { 0 "output_p\[5\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[5](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[6\] output_p\[6\](n) " "differential I/O pin \"output_p\[6\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[6\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[6\]" } { 0 "output_p\[6\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[6](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[7\] output_p\[7\](n) " "differential I/O pin \"output_p\[7\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[7\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[7\]" } { 0 "output_p\[7\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[7](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[8\] output_p\[8\](n) " "differential I/O pin \"output_p\[8\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[8\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[8\]" } { 0 "output_p\[8\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[8](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[9\] output_p\[9\](n) " "differential I/O pin \"output_p\[9\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[9\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[9\]" } { 0 "output_p\[9\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[9](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[10\] output_p\[10\](n) " "differential I/O pin \"output_p\[10\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[10\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[10\]" } { 0 "output_p\[10\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[10](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[11\] output_p\[11\](n) " "differential I/O pin \"output_p\[11\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[11\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[11\]" } { 0 "output_p\[11\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[11](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[12\] output_p\[12\](n) " "differential I/O pin \"output_p\[12\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[12\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[12\]" } { 0 "output_p\[12\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[12](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[13\] output_p\[13\](n) " "differential I/O pin \"output_p\[13\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[13\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[13\]" } { 0 "output_p\[13\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[13](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[14\] output_p\[14\](n) " "differential I/O pin \"output_p\[14\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[14\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[14\]" } { 0 "output_p\[14\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[14](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[15\] output_p\[15\](n) " "differential I/O pin \"output_p\[15\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[15\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[15\]" } { 0 "output_p\[15\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[15](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "parallelDataClk_p parallelDataClk_p(n) " "differential I/O pin \"parallelDataClk_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"parallelDataClk_p(n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { parallelDataClk_p } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "parallelDataClk_p" } { 0 "parallelDataClk_p(n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { parallelDataClk_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767114314251 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1767114314251 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1767114314309 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "inputClock~inputCLKENA0 39 global CLKCTRL_G12 " "inputClock~inputCLKENA0 with 39 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1767114314408 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1767114314408 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767114314408 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1767114314411 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1767114314411 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1767114314411 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1767114314411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1767114314411 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1767114314411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HFFrequencySynthesis.sdc " "Synopsys Design Constraints File file not found: 'HFFrequencySynthesis.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1767114315016 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1767114315016 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1767114315035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1767114315035 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1767114315035 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1767114315035 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767114315035 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767114315035 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 ConfigureADC:configurator\|internalClock " "   1.000 ConfigureADC:configurator\|internalClock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767114315035 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 innerDataClock " "   1.000 innerDataClock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767114315035 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   inputClock " "   1.000   inputClock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767114315035 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1767114315035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1767114315063 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1767114315063 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1767114315063 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clockBuffOut\[0\] " "Node \"clockBuffOut\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clockBuffOut\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1767114315144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clockBuffOut\[1\] " "Node \"clockBuffOut\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clockBuffOut\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1767114315144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clockBuffOut\[2\] " "Node \"clockBuffOut\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clockBuffOut\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1767114315144 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1767114315144 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767114315144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1767114319338 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1767114319522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767114320633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1767114322337 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1767114324238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767114324238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1767114325280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y49 X22_Y61 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y49 to location X22_Y61" {  } { { "loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y49 to location X22_Y61"} { { 12 { 0 ""} 11 49 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1767114329537 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1767114329537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767114331941 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.15 " "Total time spent on timing analysis during the Fitter is 1.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1767114333830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1767114333846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1767114334319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1767114334319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1767114335503 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767114339354 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1767114339556 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "5 " "Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sclk a permanently enabled " "Pin sclk has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sclk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1767114339571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdenb a permanently enabled " "Pin sdenb has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdenb } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdenb" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1767114339571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "configok a permanently enabled " "Pin configok has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { configok } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "configok" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1767114339571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "resetn a permanently disabled " "Pin resetn has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { resetn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resetn" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1767114339571 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "discardBuffer a permanently enabled " "Pin discardBuffer has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { discardBuffer } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "discardBuffer" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1767114339571 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1767114339571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/output_files/HFFrequencySynthesis.fit.smsg " "Generated suppressed messages file Z:/dev/hw/DDS/fpga_vhdl/ter/dds/output_files/HFFrequencySynthesis.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1767114339637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6414 " "Peak virtual memory: 6414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767114340335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 30 18:05:40 2025 " "Processing ended: Tue Dec 30 18:05:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767114340335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767114340335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767114340335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1767114340335 ""}
