Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  13 Dec 2018 08:52:07 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga003.jf.intel.com (orsmga003.jf.intel.com [10.7.209.27])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 7E850580380
	for <like.xu@linux.intel.com>; Wed, 12 Dec 2018 07:39:30 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by orsmga003-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 12 Dec 2018 07:39:30 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AUQNXxxF1/csOIt0WMYOM3p1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ7yp8SwAkXT6L1XgUPTWs2DsrQY07qQ6/iocFdDyK7JiGoFfp1IWk1Nou?=
 =?us-ascii?q?QttCtkPvS4D1bmJuXhdS0wEZcKflZk+3amLRodQ56mNBXdrXKo8DEdBAj0OxZr?=
 =?us-ascii?q?KeTpAI7SiNm82/yv95HJbAhEmDmwbaluIBmqsA7cqtQYjYx+J6gr1xDHuGFIe+?=
 =?us-ascii?q?NYxWNpIVKcgRPx7dqu8ZBg7ipdpesv+9ZPXqvmcas4S6dYDCk9PGAu+MLrrxjD?=
 =?us-ascii?q?QhCR6XYaT24bjwBHAwnB7BH9Q5fxri73vfdz1SWGIcH7S60/VDK/5KlpVRDokj?=
 =?us-ascii?q?8KOT4n/m/ZicJ+i6BUoBy8qRxnwYPaYo6YOOdwc6/BY9waXnFMUtpNWyFbHo+x?=
 =?us-ascii?q?dZcDA/YHMO1Fr4f9vVwOrR6mCAe2HuzvzTtIhnjr1qAn1OQhFwDH3A0mH9IPrX?=
 =?us-ascii?q?/Zq831O7wVUeCzzajIzDPDb/JN1Dfn9ofHbxAhruuQXb5qbcXRzkwvGhrDg16N?=
 =?us-ascii?q?qoLlJyuY2voRv2WY9eZsSP+jhm09pw1vrDWixt0ghpTLi44Nzl3J+z91zYY0KN?=
 =?us-ascii?q?GiVUJ2YN+pHIFQuiycKoB4WNktQ3tytyY/0rAGuYC0fCwNyJk/wx7faueHc5ST?=
 =?us-ascii?q?4h75W+aRJyp4iGhieLKliBa+6UmgyuviWcmoyFtGsDZJn9rWunwQyhDe6dKLRu?=
 =?us-ascii?q?Vz80qhwzqDygLe5vlBIU8ulKrbL5AhwqQ3lpoWqUnDBzH5mEDrjKOPa0or5Pao?=
 =?us-ascii?q?5PrjYrn/vZCcMJJ0igfiPaswgcyzBuA4MgkNX2eF4+i926Dj8FX9QLVLiP02j6?=
 =?us-ascii?q?bYvIrbJcQduq62HQtV3pw/5Ba4Cjery9IYnX4BLFJKfhKHkpLlO1bUIPD3Ffu/?=
 =?us-ascii?q?mUijkC93x/DaOb3sGpHNLnnAkLj/Z7p85FNcxRE3zdBe4ZJUF74ALOjyWk/3qN?=
 =?us-ascii?q?zXEBs5PxaozObgDdUunr4YQn+FV6+FLLvJ4xjP4uM0P/LKYogTtzDgbf8/6Lnr?=
 =?us-ascii?q?hH49nFYbOq6xwZoQbmv/B/ljPgCVbGThhoQ8F3wXtF87Re3ulFrQSDNWejO+Ur?=
 =?us-ascii?q?wx4nQhBZu7AJzfboaqhrOHwWG8BJIBfX1MCF2HDSL1cZ6ZUewHciOYL5xdlWkd?=
 =?us-ascii?q?WL28DoMsyxyqnAn9zbVhM6zT4CJLm4jk0Y1N7urXklkY8jpmDsKcmzWVRWZyjG?=
 =?us-ascii?q?IORhcs0ax/qFA7wVCGh/sry8dEHMBesqsaGjwxMoTRmrR3?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0DbAgAzKxFcmBHrdtBkgheBMYJijHOLM?=
 =?us-ascii?q?4INl1MUgV0UAQEYFIc+IjYHDQEDAQEBAQEBAgETAQEBAQEICwsGGw4jDII2BQI?=
 =?us-ascii?q?DGAmCXAMDAQIkGQEFCikBAgECAQIGAQEFGh8KCAMBMAEFAQsRGQWDHIFqAxUBA?=
 =?us-ascii?q?wGaLTyMCTOCdwWCRIJEDYIUAgYSh2uDI4EcF4FAP4ERh2ABEgFshQ4ClReLIFU?=
 =?us-ascii?q?JkVcCFoFciA02hyeZGAIEAgQFAgUPIYEsDYEJcTMaCBsVgycTghQXg0qKVHGBB?=
 =?us-ascii?q?AOKPkeBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0DbAgAzKxFcmBHrdtBkgheBMYJijHOLM4INl1MUgV0UAQE?=
 =?us-ascii?q?YFIc+IjYHDQEDAQEBAQEBAgETAQEBAQEICwsGGw4jDII2BQIDGAmCXAMDAQIkG?=
 =?us-ascii?q?QEFCikBAgECAQIGAQEFGh8KCAMBMAEFAQsRGQWDHIFqAxUBAwGaLTyMCTOCdwW?=
 =?us-ascii?q?CRIJEDYIUAgYSh2uDI4EcF4FAP4ERh2ABEgFshQ4ClReLIFUJkVcCFoFciA02h?=
 =?us-ascii?q?yeZGAIEAgQFAgUPIYEsDYEJcTMaCBsVgycTghQXg0qKVHGBBAOKPkeBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,344,1539673200"; 
   d="scan'208";a="56604700"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 12 Dec 2018 07:39:29 -0800
Received: from localhost ([::1]:45640 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gX6bg-0005W7-OS
	for like.xu@linux.intel.com; Wed, 12 Dec 2018 10:39:28 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:52293)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <paolo.bonzini@gmail.com>) id 1gX6MZ-0000qc-Oe
	for qemu-devel@nongnu.org; Wed, 12 Dec 2018 10:23:54 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <paolo.bonzini@gmail.com>) id 1gX6MY-0000Fu-7b
	for qemu-devel@nongnu.org; Wed, 12 Dec 2018 10:23:51 -0500
Received: from mail-wm1-x32f.google.com ([2a00:1450:4864:20::32f]:36633)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <paolo.bonzini@gmail.com>)
	id 1gX6MX-0008WP-RA
	for qemu-devel@nongnu.org; Wed, 12 Dec 2018 10:23:50 -0500
Received: by mail-wm1-x32f.google.com with SMTP id a18so6413088wmj.1
	for <qemu-devel@nongnu.org>; Wed, 12 Dec 2018 07:23:37 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
	h=sender:from:to:cc:subject:date:message-id:in-reply-to:references;
	bh=3g/1V6XzmLo7c/znjMeUOk489UsSlVAO+KzqWnYN50o=;
	b=MjIguW/YOpWPAVZV18UbxIxqBJbLZkMqZiX0W7OF6neDev7uPAjCXbnvrp1dv7U5jf
	7uCsfdoKi0AMIsfoyGiMplOE5T1fSiCiz+yEvegqAJT6O0/N3pA79WpUHDs9Uv1y7vMb
	EyvfLt8rAsaxsGKYuTavpOZhyFMUgCA63TfZxP2xbjD22Bzxfxl2UU8z733116b1pysl
	LDqWEEVZQ5vhEoN9wyfkbWxA1KLXEH/gmGvx4D4wxbXfkE03PVDK+pDNT/FjD+73wUCW
	Mdy9PhL4M0GjRJQ9XJpeQLyZ0SojWkNRL3bN1zNEpfJ7X4sR+e5yzipty/VkB2oNGqbQ
	IGTA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:sender:from:to:cc:subject:date:message-id
	:in-reply-to:references;
	bh=3g/1V6XzmLo7c/znjMeUOk489UsSlVAO+KzqWnYN50o=;
	b=Fx7EEuvTRVL2mQvvx5bB2WBukHqzdxOFkTwG9Ed73bvJtCshKQMKTaOiW8AlCI8Yz/
	3lufJla7UEeuEF+6mTXw4PL37sHDZ4vWsbmdYIB7tDAx0Xf34Bm/IjQICWPB/dHaTWfL
	PQvtMwuxvGQVFpPqE/acP1Vf1A7T0dMDbdZn2njJdsPca6q3oRS83l7Gs4oSEozaCaiB
	FquyGwQKRxL5Nbdu8+Qtv6fQjj0l0CDg8wAw81s0KY6uywbYoihfbv24rdP2DbB1T8tK
	IQ5mvDXG7iy/FH1Cgad4Jt+wZUM1vscrtDqIZF6Hd/IjorC54Yn+fJu41bMmIduwCq3K
	qFWg==
X-Gm-Message-State: AA+aEWbBlyVADMD+ZmxlErJ2wDIMBRw7zmUt4PGgYWXUiFfDSZzvWAI4
	9ykJdK6oIFH6GrQa7fqU2sg15GgZ
X-Google-Smtp-Source: AFSGD/VAlo/89J5GzxWMS9MWjpKplPeFZ7jy+xo76mdmUDGVLNws1Ne3OxjN55HGwqh/tNRwW7TMcg==
X-Received: by 2002:a1c:2d42:: with SMTP id t63mr7042104wmt.9.1544628216088;
	Wed, 12 Dec 2018 07:23:36 -0800 (PST)
Received: from 640k.lan ([93.56.166.5]) by smtp.gmail.com with ESMTPSA id
	u10sm15878859wrr.33.2018.12.12.07.23.35
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Wed, 12 Dec 2018 07:23:35 -0800 (PST)
From: Paolo Bonzini <pbonzini@redhat.com>
To: qemu-devel@nongnu.org
Date: Wed, 12 Dec 2018 16:22:37 +0100
Message-Id: <1544628195-37728-17-git-send-email-pbonzini@redhat.com>
X-Mailer: git-send-email 1.8.3.1
In-Reply-To: <1544628195-37728-1-git-send-email-pbonzini@redhat.com>
References: <1544628195-37728-1-git-send-email-pbonzini@redhat.com>
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:4864:20::32f
Subject: [Qemu-devel] [PULL 16/54] esp-pci: Fix status register write erase
 control
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Guenter Roeck <linux@roeck-us.net>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

From: Guenter Roeck <linux@roeck-us.net>

Per AM53C974 datasheet, definition of "SCSI Bus and Control (SBAC)"
register:

Bit 24 'STATUS' Write Erase Control

This bit controls the Write Erase feature on bits 3:1 and bit 6 of the DMA
Status Register ((B)+54h). When this bit is programmed to '1', the state
of bits 3:1 are preserved when read. Bits 3:1 are only cleared when a '1'
is written to the corresponding bit location. For example, to clear bit 1,
the value of '0000_0010b' should be written to the register. When the DMA
Status Preserve bit is '0', bits 3:1 are cleared when read.

The status register is currently defined to bit 12, not bit 24.
Also, its implementation is reversed: The status is auto-cleared if
the bit is set to 1, and must be cleared explicitly when the bit is
set to 0. This results in spurious interrupts reported by the Linux
kernel, and in some cases even results in stalled SCSI operations.

Set SBAC_STATUS to bit 24 and reverse the logic to fix the problem.

Signed-off-by: Guenter Roeck <linux@roeck-us.net>
Message-Id: <1543442171-24863-1-git-send-email-linux@roeck-us.net>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
---
 hw/scsi/esp-pci.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/hw/scsi/esp-pci.c b/hw/scsi/esp-pci.c
index 419fc66..d956909 100644
--- a/hw/scsi/esp-pci.c
+++ b/hw/scsi/esp-pci.c
@@ -59,7 +59,7 @@
 #define DMA_STAT_SCSIINT 0x10
 #define DMA_STAT_BCMBLT  0x20
 
-#define SBAC_STATUS 0x1000
+#define SBAC_STATUS (1 << 24)
 
 typedef struct PCIESPState {
     /*< private >*/
@@ -136,7 +136,7 @@ static void esp_pci_dma_write(PCIESPState *pci, uint32_t saddr, uint32_t val)
         pci->dma_regs[saddr] = val;
         break;
     case DMA_STAT:
-        if (!(pci->sbac & SBAC_STATUS)) {
+        if (pci->sbac & SBAC_STATUS) {
             /* clear some bits on write */
             uint32_t mask = DMA_STAT_ERROR | DMA_STAT_ABORT | DMA_STAT_DONE;
             pci->dma_regs[DMA_STAT] &= ~(val & mask);
@@ -157,7 +157,7 @@ static uint32_t esp_pci_dma_read(PCIESPState *pci, uint32_t saddr)
         if (pci->esp.rregs[ESP_RSTAT] & STAT_INT) {
             val |= DMA_STAT_SCSIINT;
         }
-        if (pci->sbac & SBAC_STATUS) {
+        if (!(pci->sbac & SBAC_STATUS)) {
             pci->dma_regs[DMA_STAT] &= ~(DMA_STAT_ERROR | DMA_STAT_ABORT |
                                          DMA_STAT_DONE);
         }
-- 
1.8.3.1



