Classic Timing Analyzer report for mux2_1_4b
Tue Nov 10 15:11:47 2015
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.768 ns    ; B[1] ; Y[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 9.768 ns        ; B[1] ; Y[1] ;
; N/A   ; None              ; 9.682 ns        ; B[2] ; Y[2] ;
; N/A   ; None              ; 9.564 ns        ; s    ; Y[1] ;
; N/A   ; None              ; 9.526 ns        ; A[0] ; Y[0] ;
; N/A   ; None              ; 9.509 ns        ; B[3] ; Y[3] ;
; N/A   ; None              ; 9.434 ns        ; A[3] ; Y[3] ;
; N/A   ; None              ; 9.423 ns        ; s    ; Y[0] ;
; N/A   ; None              ; 9.338 ns        ; A[2] ; Y[2] ;
; N/A   ; None              ; 9.240 ns        ; A[1] ; Y[1] ;
; N/A   ; None              ; 9.216 ns        ; s    ; Y[3] ;
; N/A   ; None              ; 9.216 ns        ; s    ; Y[2] ;
; N/A   ; None              ; 6.739 ns        ; E    ; Y[0] ;
; N/A   ; None              ; 6.534 ns        ; E    ; Y[2] ;
; N/A   ; None              ; 6.432 ns        ; E    ; Y[1] ;
; N/A   ; None              ; 6.380 ns        ; B[0] ; Y[0] ;
; N/A   ; None              ; 6.357 ns        ; E    ; Y[3] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue Nov 10 15:11:25 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux2_1_4b -c mux2_1_4b --timing_analysis_only
Info: Longest tpd from source pin "B[1]" to destination pin "Y[1]" is 9.768 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E8; Fanout = 1; PIN Node = 'B[1]'
    Info: 2: + IC(5.055 ns) + CELL(0.437 ns) = 6.312 ns; Loc. = LCCOMB_X4_Y35_N16; Fanout = 1; COMB Node = 'Y~233'
    Info: 3: + IC(0.667 ns) + CELL(2.789 ns) = 9.768 ns; Loc. = PIN_E5; Fanout = 0; PIN Node = 'Y[1]'
    Info: Total cell delay = 4.046 ns ( 41.42 % )
    Info: Total interconnect delay = 5.722 ns ( 58.58 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 177 megabytes of memory during processing
    Info: Processing ended: Tue Nov 10 15:11:47 2015
    Info: Elapsed time: 00:00:22


