<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://github.com/rejunity/z80-open-silicon">Original</a>
    <h1>Zilog Z80 CPU â€“ Modern, free and open source silicon clone</h1>
    
    <div id="readability-page-1" class="page"><div data-hpc="true"><article itemprop="text"><p dir="auto"><a target="_blank" rel="noopener noreferrer" href="https://github.com/rejunity/z80-open-silicon/workflows/gds/badge.svg"><img src="https://github.com/rejunity/z80-open-silicon/workflows/gds/badge.svg" alt=""/></a> <a target="_blank" rel="noopener noreferrer" href="https://github.com/rejunity/z80-open-silicon/workflows/docs/badge.svg"><img src="https://github.com/rejunity/z80-open-silicon/workflows/docs/badge.svg" alt=""/></a> <a target="_blank" rel="noopener noreferrer" href="https://github.com/rejunity/z80-open-silicon/workflows/test/badge.svg"><img src="https://github.com/rejunity/z80-open-silicon/workflows/test/badge.svg" alt=""/></a></p>

<p dir="auto">On April 15 of 2024 Zilog has <a href="https://www.mouser.com/PCN/Littelfuse_PCN_Z84C00.pdf" rel="nofollow">announced End-of-Life</a> for Z80, one of the most famous 8-bit CPUs of all time.</p>
<p dir="auto">It is a time for open-source and hardware preservation community to step in with a Free and Open Source Silicon (FOSS) replacement for Zilog Z80.</p>
<p dir="auto">The <strong>first</strong> fabrication of <strong>FOSS Z80</strong> is scheduled for <strong>June of 2024</strong>!</p>

<p dir="auto">On the path to become a silicon proven, pin compatible, open-source replacement for classic Zilog Z80.</p>
<p dir="auto">FOSS Z80 leverages <a href="https://openroad.readthedocs.io/en" rel="nofollow">OpenROAD</a> flow and FOSS <a href="https://skywater-pdk.readthedocs.io/en/main/" rel="nofollow">130 nm Skywater PDK</a> to synthesize production ready silicon. <a href="https://tinytapeout.com" rel="nofollow">Tiny Tapeout</a> infrastructure is used to test and pool design with many others to reduce the cost of physical chip fabrication at <a href="https://en.wikipedia.org/wiki/SkyWater_Technology" rel="nofollow">Skywater Foundries</a>.</p>
<div dir="auto"><h2 tabindex="-1" dir="auto">The first iteration of FOSS Z80 silicon</h2><a id="user-content-the-first-iteration-of-foss-z80-silicon" aria-label="Permalink: The first iteration of FOSS Z80 silicon" href="#the-first-iteration-of-foss-z80-silicon"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<p dir="auto">The first iteration is developed with <a href="https://tinytapeout.com" rel="nofollow">Tiny Tapeout 07</a> using 130 nm process and fits on a 0.064 mm<sup>2</sup> die area. The first fabrication is scheduled for June of 2024 as a part of <a href="https://platform.efabless.com/projects/shuttle/23" rel="nofollow">CI 2406 Shuttle</a>.</p>
<p width="100%" dir="auto">
    <a target="_blank" rel="noopener noreferrer" href="https://github.com/rejunity/z80-open-silicon/blob/main/docs/tt07_z80.png"><img width="30%" src="https://github.com/rejunity/z80-open-silicon/raw/main/docs/tt07_z80.png"/></a>
</p>
<p dir="auto">The implementation is based around Guy Hutchison&#39;s <a href="https://github.com/hutch31/tv80">TV80</a> Verilog core.</p>
<p dir="auto"><a href="https://github.com/rejunity/z80-open-silicon/blob/main/docs/info.md">Read documentation for Tiny Tapeout 07 version</a></p>
<p dir="auto">Below is the image of <a href="https://en.wikipedia.org/wiki/GDSII" rel="nofollow">GDSII</a> integrated circuit layout for FOSS Z80. It is the result of automatic place-and-route flow in <a href="https://openroad.readthedocs.io/en" rel="nofollow">OpenROAD</a> using <a href="https://skywater-pdk.readthedocs.io/en/main/" rel="nofollow">130 nm</a> &#34;gates&#34; logic elements.</p>
<p width="100%" dir="auto">
    <a target="_blank" rel="noopener noreferrer" href="https://github.com/rejunity/z80-open-silicon/blob/main/docs/2x2_tiles.png"><img width="50%" src="https://github.com/rejunity/z80-open-silicon/raw/main/docs/2x2_tiles.png"/></a>
</p>

<ul dir="auto">
<li>Add thorough instruction (including &#39;illegal&#39;) execution tests <a href="https://mdfs.net/Software/Z80/Exerciser/" rel="nofollow">ZEXALL</a> to testbench</li>
<li>Compare different implementations: Verilog core <a href="https://github.com/gdevic/A-Z80">A-Z80</a>, Netlist based <a href="https://github.com/gdevic/Z80Explorer">Z80Explorer</a></li>
<li>Tapeout with ChipIgnite in QFN44 package</li>
<li>Tapeout with DIP40 package</li>
<li>Create gate-level layouts that would resemble the original Z80 layout, see the original <a href="#Z80-Die-shots">chip dies</a> below. Zilog designed Z80 by manually placing each transistor by hand.</li>
</ul>


<div data-snippet-clipboard-copy-content="                   ,---------.__,---------.
         &lt;--   A11 |1                   40| A10    --&gt;       
         &lt;--   A12 |2                   39| A9     --&gt;        
         &lt;--   A13 |3       Z80 CPU     38| A8     --&gt;        
         &lt;--   A14 |4                   37| A7     --&gt;        
         &lt;--   A15 |5                   36| A6     --&gt;
         --&gt;   CLK |6                   35| A5     --&gt;
         &lt;-&gt;    D4 |7                   34| A4     --&gt;
         &lt;-&gt;    D3 |8                   33| A3     --&gt;            
         &lt;-&gt;    D5 |9                   32| A2     --&gt;            
         &lt;-&gt;    D6 |10                  31| A1     --&gt;            
               VCC |11                  30| A0     --&gt;           
         &lt;-&gt;    D2 |12                  29| GND           
         &lt;-&gt;    D7 |13                  28| /RFSH  --&gt;          
         &lt;-&gt;    D0 |14                  27| /M1    --&gt;           
         &lt;-&gt;    D1 |15                  26| /RESET &lt;--      
         --&gt;  /INT |16                  25| /BUSRQ &lt;--      
         --&gt;  /NMI |17                  24| /WAIT  &lt;--      
         &lt;-- /HALT |18                  23| /BUSAK --&gt;     
         &lt;-- /MREQ |19                  22| /WR    --&gt;       
         &lt;-- /IORQ |20                  21| /RD    --&gt;       
                   `----------------------&#39;"><pre><code>                   ,---------.__,---------.
         &lt;--   A11 |1                   40| A10    --&gt;       
         &lt;--   A12 |2                   39| A9     --&gt;        
         &lt;--   A13 |3       Z80 CPU     38| A8     --&gt;        
         &lt;--   A14 |4                   37| A7     --&gt;        
         &lt;--   A15 |5                   36| A6     --&gt;
         --&gt;   CLK |6                   35| A5     --&gt;
         &lt;-&gt;    D4 |7                   34| A4     --&gt;
         &lt;-&gt;    D3 |8                   33| A3     --&gt;            
         &lt;-&gt;    D5 |9                   32| A2     --&gt;            
         &lt;-&gt;    D6 |10                  31| A1     --&gt;            
               VCC |11                  30| A0     --&gt;           
         &lt;-&gt;    D2 |12                  29| GND           
         &lt;-&gt;    D7 |13                  28| /RFSH  --&gt;          
         &lt;-&gt;    D0 |14                  27| /M1    --&gt;           
         &lt;-&gt;    D1 |15                  26| /RESET &lt;--      
         --&gt;  /INT |16                  25| /BUSRQ &lt;--      
         --&gt;  /NMI |17                  24| /WAIT  &lt;--      
         &lt;-- /HALT |18                  23| /BUSAK --&gt;     
         &lt;-- /MREQ |19                  22| /WR    --&gt;       
         &lt;-- /IORQ |20                  21| /RD    --&gt;       
                   `----------------------&#39;
</code></pre></div>

<ul dir="auto">
<li><a href="https://baltazarstudios.com/webshare/A-Z80/Z80_CPU_Users_Manual_2004.pdf" rel="nofollow">Z80 Users Manual</a></li>
<li><a href="https://baltazarstudios.com/webshare/A-Z80/z80-mostek.pdf" rel="nofollow">Z80 Users Manual from Mostek</a></li>
<li><a href="http://cini.classiccmp.org//pdf/Zilog/Zilog%20Data%20Book.PDF" rel="nofollow">Zilog Data Book</a></li>
<li><a href="http://www.z80.info" rel="nofollow">All the information about Z80</a></li>
<li><a href="https://baltazarstudios.com/webshare/A-Z80/z80-documented-v0.91.pdf" rel="nofollow">Undocumented instructions</a></li>
<li><a href="https://baltazarstudios.com/webshare/A-Z80/Z80-Opcode-Tables.pdf" rel="nofollow">Opcode table</a> and <a href="https://baltazarstudios.com/webshare/A-Z80/Z80-Instruction-List-with-T-states.pdf" rel="nofollow">timing</a></li>
</ul>
<div dir="auto"><h2 tabindex="-1" dir="auto">Oral History of the Development of the Z80</h2><a id="user-content-oral-history-of-the-development-of-the-z80" aria-label="Permalink: Oral History of the Development of the Z80" href="#oral-history-of-the-development-of-the-z80"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<p dir="auto"><a href="http://archive.computerhistory.org/resources/text/Oral_History/Zilog_Z80/102658073.05.01.pdf" rel="nofollow">Oral History Panel on the Founding of the Company and the Development of the Z80 Microprocessor</a></p>
<p dir="auto"><a href="https://baltazarstudios.com/webshare/A-Z80/Library/Demystifying%20Microprocessor%20Design%20-%20M.%20Shima.pdf" rel="nofollow">M. Shima on Demystifying Microprocessor Design</a></p>

<ul dir="auto">
<li><strong>(expired)</strong> Patent <a href="https://patents.google.com/patent/US4605980" rel="nofollow">US4605980</a> -- input voltage spike protection</li>
<li><strong>(expired)</strong> Patent <a href="https://patents.google.com/patent/US4332008A" rel="nofollow">US4332008A</a> -- ???</li>
<li><strong>(expired)</strong> Patent <a href="https://patents.google.com/patent/US4486827A" rel="nofollow">US4486827A</a> -- reset circuitry</li>
</ul>

<ul dir="auto">
<li><a href="https://downloads.reactivemicro.com/Electronics/Reverse%20Engineering/6502%20-%20Guideline%20to%20Reverse%20Engineering%20v1.0.pdf" rel="nofollow">How to &#34;read&#34; die shots</a></li>
<li>nMOS variant <a href="https://siliconpr0n.org/map/zilog/z8400aps-z80acpu/bercovici_mz/" rel="nofollow">Z8400 with &#39;Zilog 75&#39;</a> marking and <a href="https://siliconpr0n.org/map/zilog/z0840008/marmontel_mz_ms20x/" rel="nofollow">Zilog Z8400 with &#39;DC&#39;</a> letter marking</li>
<li>CMOS variants <a href="http://visual6502.org/images/pages/Zilog_Z84C00_die_shots.html" rel="nofollow">Zilog Z84C00</a> and its <a href="https://siliconpr0n.org/map/zilog/z84c0008fec/marmontel_mz_ms20x/" rel="nofollow">8MHz version</a></li>
<li>Nintendo Z80 variant from Super Game Boy <a href="https://siliconpr0n.org/map/nintendo/sgb-cpu-01/mcmaster_mz_mit20x/" rel="nofollow">SGB-CPU 01</a> produced in 1994</li>
<li>Sean Riddle&#39;s image of Mostek MK3880 clone <a href="https://happytrees.org/dieshots/Mostek_-_MK3880_(top_metal_removed)#/media/File:Mostek_MK3880_top_metal_removed.jpg" rel="nofollow">metal layer removed</a></li>
<li>Pauli Rautakorpi&#39;s images of Z80 clones: <a href="https://commons.wikimedia.org/wiki/User:Birdman86#/media/File:NS_NSC800_die.jpg" rel="nofollow">National Semiconductor NSC800</a>, <a href="https://commons.wikimedia.org/wiki/User:Birdman86#/media/File:Mostek_MK3880_die.jpg" rel="nofollow">Mostek MK3880</a>, <a href="https://commons.wikimedia.org/wiki/User:Birdman86#/media/File:MME_80A-CPU_die.JPG" rel="nofollow">MME9201 with &#39;U880/5&#39;</a> markings</li>
<li>Zeptobarâ€™s images of <a href="https://zeptobars.com/en/read/Zilog-Z80-Z0840004PSC" rel="nofollow">Zilog Z0840004PSC</a> from 1990, <a href="https://happytrees.org/dieshots/Soviet_-_KR1858VM3#/media/File:KR1858VM3-HD.jpg" rel="nofollow">Soviet KR1858VM3</a> with an uncommon layout, <a href="https://zeptobars.com/en/read/Zilog-Z80-Z80A" rel="nofollow">MME Z80A</a> a clone on a 5um technology larger than the original Zilog chip, <a href="https://zeptobars.com/en/read/KR1858VM1-Z80-MME-Angstrem" rel="nofollow">Soviet KR1858VM1</a> a clone of U880/6 which is in turn a clone of Z80, <a href="https://zeptobars.com/en/read/t34vm1-z80-angstrem-mme" rel="nofollow">Soviet T34VM1</a> based on U880/5</li>
</ul>
<p dir="auto"><a target="_blank" rel="noopener noreferrer nofollow" href="https://camo.githubusercontent.com/e912e3f3eefbc46d3dd90060eaabd7252eec8a3d5fc78424e6b907ae6f7eb394/687474703a2f2f76697375616c363530322e6f72672f696d616765732f5a38344330302f5a38344330305f6469655f73686f745f3230785f31625f31363030772e6a7067"><img src="https://camo.githubusercontent.com/e912e3f3eefbc46d3dd90060eaabd7252eec8a3d5fc78424e6b907ae6f7eb394/687474703a2f2f76697375616c363530322e6f72672f696d616765732f5a38344330302f5a38344330305f6469655f73686f745f3230785f31625f31363030772e6a7067" alt="" data-canonical-src="http://visual6502.org/images/Z84C00/Z84C00_die_shot_20x_1b_1600w.jpg"/></a></p>

<ul dir="auto">
<li><a href="https://baltazarstudios.com/z80-instruction-register-deciphered/" rel="nofollow">Z80 Instruction Register deciphered</a></li>
<li><a href="https://baltazarstudios.com/anatomy-z80-gate/" rel="nofollow">Z80 Tri-stated Data &amp; Address bus gates</a></li>
<li><a href="https://baltazarstudios.com/zilog-z80-undocumented-behavior/" rel="nofollow">Z80 (un)documented behavior</a></li>
<li><a href="http://static.righto.com/files/z80-pla-table.html" rel="nofollow">The instruction decode PLA in the Z80 microprocessor</a></li>
<li><a href="http://www.righto.com/2014/09/why-z-80s-data-pins-are-scrambled.html" rel="nofollow">Why the Z-80&#39;s data pins are scrambled</a></li>
<li><a href="http://www.righto.com/2014/10/how-z80s-registers-are-implemented-down.html" rel="nofollow">How the Z80&#39;s registers are implemented</a></li>
<li><a href="http://www.righto.com/2013/11/the-z-80s-16-bit-incrementdecrement.html" rel="nofollow">The Z-80&#39;s 16-bit increment/decrement circuit reverse engineered</a></li>
<li><a href="http://www.righto.com/2013/09/the-z-80-has-4-bit-alu-heres-how-it.html" rel="nofollow">The Z-80 has a 4-bit ALU</a></li>
<li><a href="http://www.righto.com/2013/09/understanding-z-80-processor-one-gate.html" rel="nofollow">XOR, the silicon for two interesting gates explained</a></li>
<li><a href="https://baltazarstudios.com/webshare/A-Z80/memptr_eng.txt" rel="nofollow">WZ aka MEMPTR, esoteric register of the Z80</a></li>
</ul>
<div dir="auto"><h2 tabindex="-1" dir="auto">Existing Z80 implementations</h2><a id="user-content-existing-z80-implementations" aria-label="Permalink: Existing Z80 implementations" href="#existing-z80-implementations"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<ul dir="auto">
<li>TV80 in Verilog <a href="https://github.com/hutch31/tv80">https://github.com/hutch31/tv80</a></li>
<li>TV80 in Verilog <a href="https://github.com/Obijuan/Z80-FPGA">https://github.com/Obijuan/Z80-FPGA</a></li>
<li>A-Z80 in Verilog <a href="https://github.com/gdevic/A-Z80">https://github.com/gdevic/A-Z80</a> its <a href="https://baltazarstudios.com/z80-ground/" rel="nofollow">overview</a> and <a href="https://baltazarstudios.com/z80-cpu/" rel="nofollow">details</a></li>
<li>Z80 net-list level emulator <a href="https://github.com/gdevic/Z80Explorer">https://github.com/gdevic/Z80Explorer</a> and its <a href="https://baltazarstudios.com/z80explorer/" rel="nofollow">overview</a> and <a href="https://gdevic.github.io/Z80Explorer/" rel="nofollow">Users Guide</a></li>
</ul>

<p dir="auto">Tiny Tapeout is an educational project that aims to make it easier and cheaper than ever to get your digital designs manufactured on a real chip.</p>
<p dir="auto">To learn more and get started, visit <a href="https://tinytapeout.com" rel="nofollow">https://tinytapeout.com</a>.</p>

<ul dir="auto">
<li><a href="https://tinytapeout.com/faq/" rel="nofollow">FAQ</a></li>
<li><a href="https://tinytapeout.com/digital_design/" rel="nofollow">Digital design lessons</a></li>
<li><a href="https://tinytapeout.com/siliwiz/" rel="nofollow">Learn how semiconductors work</a></li>
<li><a href="https://tinytapeout.com/discord" rel="nofollow">Join the community</a></li>
<li><a href="https://docs.google.com/document/d/1aUUZ1jthRpg4QURIIyzlOaPWlmQzr-jBn3wZipVUPt4" rel="nofollow">Build your design locally</a></li>
</ul>
</article></div></div>
  </body>
</html>
