
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_omp-par-scope_f4ab9660_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	b085b5f0 	strdlt	fp, [r5], r0
   4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
   8:	28014605 	stmdacs	r1, {r0, r2, r9, sl, lr}
   c:	4816d803 	ldmdami	r6, {r0, r1, fp, ip, lr, pc}
  10:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  14:	4f15fffe 	svcmi	0x0015fffe
  18:	260b2464 	strcs	r2, [fp], -r4, ror #8
  1c:	447f9600 	ldrbtmi	r9, [pc], #-1536	; 0x24
  20:	fb05462a 	blx	0x1518d2
  24:	f06f4404 			; <UNDEFINED> instruction: 0xf06f4404
  28:	20010328 	andcs	r0, r1, r8, lsr #6
  2c:	052af06f 	streq	pc, [sl, #-111]!	; 0xffffff91
  30:	91011ca1 	smlatbls	r1, r1, ip, r1
  34:	340c6039 	strcc	r6, [ip], #-57	; 0xffffffc7
  38:	9402490d 	strls	r4, [r2], #-2317	; 0xfffff6f3
  3c:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  40:	480cfffe 	stmdami	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  44:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  48:	490bfffe 	stmdbmi	fp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  4c:	220d683b 	andcs	r6, sp, #3866624	; 0x3b0000
  50:	e9cd4479 	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
  54:	96014202 	strls	r4, [r1], -r2, lsl #4
  58:	0228f06f 	eoreq	pc, r8, #111	; 0x6f
  5c:	20019500 	andcs	r9, r1, r0, lsl #10
  60:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  64:	bdf0b005 	ldcllt	0, cr11, [r0, #20]!
  68:	00000054 	andeq	r0, r0, r4, asr r0
  6c:	0000004a 	andeq	r0, r0, sl, asr #32
  70:	00000030 	andeq	r0, r0, r0, lsr r0
  74:	0000002c 	andeq	r0, r0, ip, lsr #32
  78:	00000024 	andeq	r0, r0, r4, lsr #32
  7c:	b084b570 	addlt	fp, r4, r0, ror r5
  80:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  84:	28014605 	stmdacs	r1, {r0, r2, r9, sl, lr}
  88:	4813d803 	ldmdami	r3, {r0, r1, fp, ip, lr, pc}
  8c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  90:	2464fffe 	strbtcs	pc, [r4], #-4094	; 0xfffff002	; <UNPREDICTABLE>
  94:	23014911 	movwcs	r4, #6417	; 0x1911
  98:	4479462a 	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
  9c:	fb05260b 	blx	0x1498d2
  a0:	96004004 	strls	r4, [r0], -r4
  a4:	0415f100 	ldreq	pc, [r5], #-256	; 0xffffff00
  a8:	94014618 	strls	r4, [r1], #-1560	; 0xfffff9e8
  ac:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  b0:	4478480b 	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
  b4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  b8:	2201490a 	andcs	r4, r1, #163840	; 0x28000
  bc:	200c2316 	andcs	r2, ip, r6, lsl r3
  c0:	4302e9cd 	movwmi	lr, #10701	; 0x29cd
  c4:	44799001 	ldrbtmi	r9, [r9], #-1
  c8:	46102302 	ldrmi	r2, [r0], -r2, lsl #6
  cc:	f7ff9600 			; <UNDEFINED> instruction: 0xf7ff9600
  d0:	b004fffe 	strdlt	pc, [r4], -lr
  d4:	bf00bd70 	svclt	0x0000bd70
  d8:	00000048 	andeq	r0, r0, r8, asr #32
  dc:	0000003e 	andeq	r0, r0, lr, lsr r0
  e0:	0000002a 	andeq	r0, r0, sl, lsr #32
  e4:	0000001a 	andeq	r0, r0, sl, lsl r0
  e8:	2001b5f0 	strdcs	fp, [r1], -r0
  ec:	f7ffb083 			; <UNDEFINED> instruction: 0xf7ffb083
  f0:	2000fffe 	strdcs	pc, [r0], -lr
  f4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  f8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  fc:	28014605 	stmdacs	r1, {r0, r2, r9, sl, lr}
 100:	4818d803 	ldmdami	r8, {r0, r1, fp, ip, lr, pc}
 104:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 108:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 10c:	fb00fffe 	blx	0x4010e
 110:	f103f305 			; <UNDEFINED> instruction: 0xf103f305
 114:	f1030765 			; <UNDEFINED> instruction: 0xf1030765
 118:	f7ff0466 			; <UNDEFINED> instruction: 0xf7ff0466
 11c:	4606fffe 			; <UNDEFINED> instruction: 0x4606fffe
 120:	d8042801 	stmdale	r4, {r0, fp, sp}
 124:	44784810 	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
 128:	f7ff3004 			; <UNDEFINED> instruction: 0xf7ff3004
 12c:	4633fffe 	shsub8mi	pc, r3, lr	; <UNPREDICTABLE>
 130:	4e0f490e 	vmlami.f16	s8, s30, s28	; <UNPREDICTABLE>
 134:	4479462a 	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
 138:	447e2001 	ldrbtmi	r2, [lr], #-1
 13c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 140:	f7ff1d30 			; <UNDEFINED> instruction: 0xf7ff1d30
 144:	490bfffe 	stmdbmi	fp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 148:	462a463b 			; <UNDEFINED> instruction: 0x462a463b
 14c:	94004479 	strls	r4, [r0], #-1145	; 0xfffffb87
 150:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 154:	4630fffe 	shsub8mi	pc, r0, lr	; <UNPREDICTABLE>
 158:	e8bdb003 	pop	{r0, r1, ip, sp, pc}
 15c:	f7ff40f0 			; <UNDEFINED> instruction: 0xf7ff40f0
 160:	bf00bffe 	svclt	0x0000bffe
 164:	0000005c 	andeq	r0, r0, ip, asr r0
 168:	0000003e 	andeq	r0, r0, lr, lsr r0
 16c:	00000032 	andeq	r0, r0, r2, lsr r0
 170:	00000032 	andeq	r0, r0, r2, lsr r0
 174:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	4c0bb538 	cfstr32mi	mvfx11, [fp], {56}	; 0x38
   4:	4620447c 			; <UNDEFINED> instruction: 0x4620447c
   8:	f7ff1d25 			; <UNDEFINED> instruction: 0xf7ff1d25
   c:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
  10:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  14:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  18:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  1c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  20:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  24:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
  28:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  2c:	bd382000 	ldclt	0, cr2, [r8, #-0]
  30:	00000028 	andeq	r0, r0, r8, lsr #32
