digraph "CFG for '_Z16reduceUnrolling8PiS_j' function" {
	label="CFG for '_Z16reduceUnrolling8PiS_j' function";

	Node0x4b35e00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = shl i32 %5, 3\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %4\l  %14 = zext i32 %12 to i64\l  %15 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %14\l  %16 = mul nuw nsw i32 %11, 7\l  %17 = add i32 %13, %16\l  %18 = icmp ult i32 %17, %2\l  br i1 %18, label %19, label %62\l|{<s0>T|<s1>F}}"];
	Node0x4b35e00:s0 -> Node0x4b36b90;
	Node0x4b35e00:s1 -> Node0x4b38100;
	Node0x4b36b90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%19:\l19:                                               \l  %20 = add i32 %13, %11\l  %21 = zext i32 %20 to i64\l  %22 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %21\l  %23 = load i32, i32 addrspace(1)* %22, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %24 = zext i32 %13 to i64\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %24\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %27 = add nsw i32 %26, %23\l  %28 = shl nuw nsw i32 %11, 1\l  %29 = add i32 %13, %28\l  %30 = zext i32 %29 to i64\l  %31 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %30\l  %32 = load i32, i32 addrspace(1)* %31, align 4, !tbaa !7\l  %33 = add nsw i32 %32, %27\l  %34 = mul nuw nsw i32 %11, 3\l  %35 = add i32 %13, %34\l  %36 = zext i32 %35 to i64\l  %37 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %36\l  %38 = load i32, i32 addrspace(1)* %37, align 4, !tbaa !7\l  %39 = add nsw i32 %38, %33\l  %40 = shl nuw nsw i32 %11, 2\l  %41 = add i32 %13, %40\l  %42 = zext i32 %41 to i64\l  %43 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %42\l  %44 = load i32, i32 addrspace(1)* %43, align 4, !tbaa !7\l  %45 = add nsw i32 %44, %39\l  %46 = mul nuw nsw i32 %11, 5\l  %47 = add i32 %13, %46\l  %48 = zext i32 %47 to i64\l  %49 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %48\l  %50 = load i32, i32 addrspace(1)* %49, align 4, !tbaa !7\l  %51 = add nsw i32 %50, %45\l  %52 = mul nuw nsw i32 %11, 6\l  %53 = add i32 %13, %52\l  %54 = zext i32 %53 to i64\l  %55 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %54\l  %56 = load i32, i32 addrspace(1)* %55, align 4, !tbaa !7\l  %57 = add nsw i32 %56, %51\l  %58 = zext i32 %17 to i64\l  %59 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %58\l  %60 = load i32, i32 addrspace(1)* %59, align 4, !tbaa !7\l  %61 = add nsw i32 %60, %57\l  store i32 %61, i32 addrspace(1)* %25, align 4, !tbaa !7\l  br label %62\l}"];
	Node0x4b36b90 -> Node0x4b38100;
	Node0x4b38100 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%62:\l62:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %63 = icmp ult i16 %10, 2\l  br i1 %63, label %67, label %64\l|{<s0>T|<s1>F}}"];
	Node0x4b38100:s0 -> Node0x4b3ac60;
	Node0x4b38100:s1 -> Node0x4b3acf0;
	Node0x4b3acf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%64:\l64:                                               \l  %65 = zext i32 %4 to i64\l  %66 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %65\l  br label %69\l}"];
	Node0x4b3acf0 -> Node0x4b39850;
	Node0x4b3ac60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%67:\l67:                                               \l  %68 = icmp eq i32 %4, 0\l  br i1 %68, label %82, label %86\l|{<s0>T|<s1>F}}"];
	Node0x4b3ac60:s0 -> Node0x4b3b2d0;
	Node0x4b3ac60:s1 -> Node0x4b3b320;
	Node0x4b39850 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%69:\l69:                                               \l  %70 = phi i32 [ %11, %64 ], [ %71, %80 ]\l  %71 = lshr i32 %70, 1\l  %72 = icmp ult i32 %4, %71\l  br i1 %72, label %73, label %80\l|{<s0>T|<s1>F}}"];
	Node0x4b39850:s0 -> Node0x4b3b6f0;
	Node0x4b39850:s1 -> Node0x4b3b490;
	Node0x4b3b6f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%73:\l73:                                               \l  %74 = add nuw nsw i32 %71, %4\l  %75 = zext i32 %74 to i64\l  %76 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %75\l  %77 = load i32, i32 addrspace(1)* %76, align 4, !tbaa !7\l  %78 = load i32, i32 addrspace(1)* %66, align 4, !tbaa !7\l  %79 = add nsw i32 %78, %77\l  store i32 %79, i32 addrspace(1)* %66, align 4, !tbaa !7\l  br label %80\l}"];
	Node0x4b3b6f0 -> Node0x4b3b490;
	Node0x4b3b490 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%80:\l80:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %81 = icmp ult i32 %70, 4\l  br i1 %81, label %67, label %69, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4b3b490:s0 -> Node0x4b3ac60;
	Node0x4b3b490:s1 -> Node0x4b39850;
	Node0x4b3b2d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%82:\l82:                                               \l  %83 = load i32, i32 addrspace(1)* %15, align 4, !tbaa !7\l  %84 = zext i32 %5 to i64\l  %85 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %84\l  store i32 %83, i32 addrspace(1)* %85, align 4, !tbaa !7\l  br label %86\l}"];
	Node0x4b3b2d0 -> Node0x4b3b320;
	Node0x4b3b320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%86:\l86:                                               \l  ret void\l}"];
}
