
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
   0:	80 15 00 20 0d 15 00 00 83 40 00 00 e1 14 00 00     ... .....@......
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
  10:	e1 14 00 00 e1 14 00 00 e1 14 00 00 00 00 00 00     ................
	...

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
  2c:	49 11 00 00 e1 14 00 00 00 00 00 00 f5 10 00 00     I...............
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
  3c:	e1 14 00 00                                         ....

00000040 <_irq_vector_table>:
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
  40:	f9 11 00 00 f9 11 00 00 f9 11 00 00 f9 11 00 00     ................
	int arg_idx	      = -1; /* Argument index. Preincremented thus starting from -1.*/
  50:	f9 11 00 00 f9 11 00 00 f9 11 00 00 f9 11 00 00     ................

		/* copy va_list data over to our buffer */
		if (is_str_arg) {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
  60:	f9 11 00 00 f9 11 00 00 f9 11 00 00 f9 11 00 00     ................
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
  70:	f9 11 00 00 f9 11 00 00 f9 11 00 00 f9 11 00 00     ................
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);

			if (is_ro && !do_ro) {
				/* nothing to do */
			} else {
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
  80:	f9 11 00 00 f9 11 00 00 f9 11 00 00 f9 11 00 00     ................
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
					__ASSERT(false, "String with too many arguments");
					return -EINVAL;
				}

				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
  90:	f9 11 00 00 f9 11 00 00 f9 11 00 00 f9 11 00 00     ................
				if (buf0 != NULL) {
					/*
					 * Remember string pointer location.
					 * We will append non-ro strings later.
					 */
					str_ptr_pos[s_idx] = s_ptr_idx;
  a0:	f9 11 00 00 f9 11 00 00 f9 11 00 00 f9 11 00 00     ................
					if (is_ro) {
						/* flag read-only string. */
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
						s_ro_cnt++;
					} else {
						s_rw_cnt++;
  b0:	f9 11 00 00 f9 11 00 00 f9 11 00 00 f9 11 00 00     ................
			switch (*fmt) {
  c0:	f9 11 00 00 f9 11 00 00 f9 11 00 00 f9 11 00 00     ................
  d0:	f9 11 00 00 f9 11 00 00 f9 11 00 00                 ............

Disassembly of section text:

000000dc <__aeabi_uldivmod>:
      dc:	b953      	cbnz	r3, f4 <__aeabi_uldivmod+0x18>
      de:	b94a      	cbnz	r2, f4 <__aeabi_uldivmod+0x18>
      e0:	2900      	cmp	r1, #0
      e2:	bf08      	it	eq
      e4:	2800      	cmpeq	r0, #0
      e6:	bf1c      	itt	ne
      e8:	f04f 31ff 	movne.w	r1, #4294967295
      ec:	f04f 30ff 	movne.w	r0, #4294967295
      f0:	f000 b80c 	b.w	10c <__aeabi_idiv0>
      f4:	f1ad 0c08 	sub.w	ip, sp, #8
      f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
      fc:	f000 f808 	bl	110 <__udivmoddi4>
     100:	f8dd e004 	ldr.w	lr, [sp, #4]
     104:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     108:	b004      	add	sp, #16
     10a:	4770      	bx	lr

0000010c <__aeabi_idiv0>:
     10c:	4770      	bx	lr
     10e:	bf00      	nop

00000110 <__udivmoddi4>:
     110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     114:	4686      	mov	lr, r0
     116:	468c      	mov	ip, r1
     118:	4608      	mov	r0, r1
     11a:	9e08      	ldr	r6, [sp, #32]
     11c:	4615      	mov	r5, r2
				align = VA_STACK_ALIGN(void *);
     11e:	4674      	mov	r4, lr
     120:	4619      	mov	r1, r3
     122:	2b00      	cmp	r3, #0
			switch (*fmt) {
     124:	f040 80c2 	bne.w	2ac <CONFIG_FLASH_SIZE+0xac>
     128:	4285      	cmp	r5, r0
     12a:	fab2 f282 	clz	r2, r2
     12e:	d945      	bls.n	1bc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x4f>
     130:	b14a      	cbz	r2, 146 <CONFIG_IDLE_STACK_SIZE+0x6>
     132:	f1c2 0320 	rsb	r3, r2, #32
     136:	fa00 fc02 	lsl.w	ip, r0, r2
     13a:	fa2e f303 	lsr.w	r3, lr, r3
     13e:	4095      	lsls	r5, r2
     140:	ea43 0c0c 	orr.w	ip, r3, ip
		buf = (void *) ROUND_UP(buf, align);
     144:	4094      	lsls	r4, r2
     146:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     14a:	b2a8      	uxth	r0, r5
     14c:	fbbc f8fe 	udiv	r8, ip, lr
		if (buf0 != NULL && BUF_OFFSET + size > len) {
     150:	0c23      	lsrs	r3, r4, #16
     152:	fb0e cc18 	mls	ip, lr, r8, ip
     156:	fb08 f900 	mul.w	r9, r8, r0
     15a:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     15e:	4599      	cmp	r9, r3
		if (is_str_arg) {
     160:	d928      	bls.n	1b4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x47>
     162:	18eb      	adds	r3, r5, r3
				s_idx++;
			}
			buf += sizeof(char *);

			is_str_arg = false;
		} else if (size == sizeof(int)) {
     164:	f108 37ff 	add.w	r7, r8, #4294967295
			int v = va_arg(ap, int);
     168:	d204      	bcs.n	174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     16a:	4599      	cmp	r9, r3

			if (buf0 != NULL) {
				*(int *)buf = v;
     16c:	d902      	bls.n	174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
			}
			buf += sizeof(int);
     16e:	f1a8 0702 	sub.w	r7, r8, #2
     172:	442b      	add	r3, r5
				arg_idx--;
     174:	eba3 0309 	sub.w	r3, r3, r9
     178:	b2a4      	uxth	r4, r4
				parsing = false;
     17a:	fbb3 fcfe 	udiv	ip, r3, lr
				continue;
     17e:	fb0e 331c 	mls	r3, lr, ip, r3
				if (fmt[-1] == 'l') {
     182:	fb0c f000 	mul.w	r0, ip, r0
     186:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
					if (fmt[-2] == 'l') {
     18a:	42a0      	cmp	r0, r4
     18c:	d914      	bls.n	1b8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x4b>
     18e:	192c      	adds	r4, r5, r4
				parsing = false;
     190:	f10c 33ff 	add.w	r3, ip, #4294967295
						align = VA_STACK_ALIGN(long long);
     194:	d204      	bcs.n	1a0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x33>
     196:	42a0      	cmp	r0, r4
				size = sizeof(void *);
     198:	d902      	bls.n	1a0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x33>
     19a:	f1ac 0302 	sub.w	r3, ip, #2
					v.ld = va_arg(ap, long double);
     19e:	442c      	add	r4, r5
     1a0:	1a24      	subs	r4, r4, r0
     1a2:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
     1a6:	b11e      	cbz	r6, 1b0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x43>
     1a8:	40d4      	lsrs	r4, r2
				buf = (void *) ROUND_UP(buf, align);
     1aa:	2300      	movs	r3, #0
     1ac:	6034      	str	r4, [r6, #0]
				if (buf0 != NULL) {
     1ae:	6073      	str	r3, [r6, #4]
					if (BUF_OFFSET + size > len) {
     1b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1b4:	4647      	mov	r7, r8
     1b6:	e7dd      	b.n	174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     1b8:	4663      	mov	r3, ip
						*(long double *)buf = v.ld;
     1ba:	e7f1      	b.n	1a0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x33>
     1bc:	bb92      	cbnz	r2, 224 <CONFIG_FLASH_SIZE+0x24>
				buf += size;
     1be:	1b43      	subs	r3, r0, r5
				parsing = false;
     1c0:	2101      	movs	r1, #1
     1c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
			switch (*fmt) {
     1c6:	b2af      	uxth	r7, r5
     1c8:	fbb3 fcfe 	udiv	ip, r3, lr
			if (*++fmt == '\0') {
     1cc:	0c20      	lsrs	r0, r4, #16
     1ce:	fb0e 331c 	mls	r3, lr, ip, r3
			if (!parsing) {
     1d2:	fb0c f807 	mul.w	r8, ip, r7
     1d6:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
				if (*fmt == '%') {
     1da:	4598      	cmp	r8, r3
     1dc:	d962      	bls.n	2a4 <CONFIG_FLASH_SIZE+0xa4>
					arg_idx++;
     1de:	18eb      	adds	r3, r5, r3
     1e0:	f10c 30ff 	add.w	r0, ip, #4294967295
					parsing = true;
     1e4:	d204      	bcs.n	1f0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x83>
     1e6:	4598      	cmp	r8, r3
				align = VA_STACK_ALIGN(size_t);
     1e8:	d902      	bls.n	1f0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x83>
     1ea:	f1ac 0002 	sub.w	r0, ip, #2
			switch (*fmt) {
     1ee:	442b      	add	r3, r5
     1f0:	eba3 0308 	sub.w	r3, r3, r8
				parsing = false;
     1f4:	b2a4      	uxth	r4, r4
     1f6:	fbb3 fcfe 	udiv	ip, r3, lr

			if (buf0 != NULL) {
				*(long *)buf = v;
			}
			buf += sizeof(long);
		} else if (size == sizeof(long long)) {
     1fa:	fb0e 331c 	mls	r3, lr, ip, r3
					return -EINVAL;
     1fe:	fb0c f707 	mul.w	r7, ip, r7
			long long v = va_arg(ap, long long);
     202:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     206:	42a7      	cmp	r7, r4
     208:	d94e      	bls.n	2a8 <CONFIG_FLASH_SIZE+0xa8>
     20a:	192c      	adds	r4, r5, r4
     20c:	f10c 33ff 	add.w	r3, ip, #4294967295

			if (buf0 != NULL) {
				if (Z_CBPRINTF_VA_STACK_LL_DBL_MEMCPY) {
					memcpy(buf, &v, sizeof(long long));
				} else {
					*(long long *)buf = v;
     210:	d204      	bcs.n	21c <CONFIG_FLASH_SIZE+0x1c>
				}
			}
			buf += sizeof(long long);
     212:	42a7      	cmp	r7, r4
     214:	d902      	bls.n	21c <CONFIG_FLASH_SIZE+0x1c>
     216:	f1ac 0302 	sub.w	r3, ip, #2
		} else if (size == sizeof(int)) {
     21a:	442c      	add	r4, r5
     21c:	1be4      	subs	r4, r4, r7
			int v = va_arg(ap, int);
     21e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
			if (buf0 != NULL) {
     222:	e7c0      	b.n	1a6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x39>
		} else if (size == sizeof(long long)) {
     224:	f1c2 0320 	rsb	r3, r2, #32
			long long v = va_arg(ap, long long);
     228:	fa20 f103 	lsr.w	r1, r0, r3
     22c:	4095      	lsls	r5, r2
     22e:	4090      	lsls	r0, r2
     230:	fa2e f303 	lsr.w	r3, lr, r3
			if (buf0 != NULL) {
     234:	4303      	orrs	r3, r0
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     236:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     23a:	b2af      	uxth	r7, r5
			s = va_arg(ap, char *);
     23c:	fbb1 fcfe 	udiv	ip, r1, lr
     240:	fb0e 101c 	mls	r0, lr, ip, r1
			if (is_ro && !do_ro) {
     244:	0c19      	lsrs	r1, r3, #16
     246:	fb0c f807 	mul.w	r8, ip, r7
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     24a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     24e:	4588      	cmp	r8, r1
     250:	fa04 f402 	lsl.w	r4, r4, r2
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     254:	d922      	bls.n	29c <CONFIG_FLASH_SIZE+0x9c>
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     256:	1869      	adds	r1, r5, r1
     258:	f10c 30ff 	add.w	r0, ip, #4294967295
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
     25c:	d204      	bcs.n	268 <CONFIG_FLASH_SIZE+0x68>
     25e:	4588      	cmp	r8, r1
				if (buf0 != NULL) {
     260:	d902      	bls.n	268 <CONFIG_FLASH_SIZE+0x68>
					str_ptr_pos[s_idx] = s_ptr_idx;
     262:	f1ac 0002 	sub.w	r0, ip, #2
     266:	4429      	add	r1, r5
     268:	eba1 0108 	sub.w	r1, r1, r8
					str_ptr_arg[s_idx] = arg_idx;
     26c:	b29b      	uxth	r3, r3
					str_ptr_pos[s_idx] = s_ptr_idx;
     26e:	fbb1 fcfe 	udiv	ip, r1, lr
					str_ptr_arg[s_idx] = arg_idx;
     272:	fb0e 111c 	mls	r1, lr, ip, r1
					if (is_ro) {
     276:	fb0c f707 	mul.w	r7, ip, r7
     27a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
     27e:	429f      	cmp	r7, r3
     280:	d90e      	bls.n	2a0 <CONFIG_FLASH_SIZE+0xa0>
     282:	18eb      	adds	r3, r5, r3
     284:	f10c 31ff 	add.w	r1, ip, #4294967295
						s_ro_cnt++;
     288:	d204      	bcs.n	294 <CONFIG_FLASH_SIZE+0x94>
				s_idx++;
     28a:	429f      	cmp	r7, r3
					if (BUF_OFFSET + size > len) {
     28c:	d902      	bls.n	294 <CONFIG_FLASH_SIZE+0x94>
     28e:	f1ac 0102 	sub.w	r1, ip, #2
     292:	442b      	add	r3, r5
			switch (*fmt) {
     294:	1bdb      	subs	r3, r3, r7
     296:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     29a:	e792      	b.n	1c2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x55>
     29c:	4660      	mov	r0, ip
     29e:	e7e3      	b.n	268 <CONFIG_FLASH_SIZE+0x68>
				} else if (is_ro) {
     2a0:	4661      	mov	r1, ip
     2a2:	e7f7      	b.n	294 <CONFIG_FLASH_SIZE+0x94>
     2a4:	4660      	mov	r0, ip
					len += 1;
     2a6:	e7a3      	b.n	1f0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x83>
     2a8:	4663      	mov	r3, ip
				} else if (rws_pos_en) {
     2aa:	e7b7      	b.n	21c <CONFIG_FLASH_SIZE+0x1c>
					len += 2;
     2ac:	4283      	cmp	r3, r0
				} else if (rws_pos_en) {
     2ae:	d906      	bls.n	2be <CONFIG_FLASH_SIZE+0xbe>
     2b0:	b916      	cbnz	r6, 2b8 <CONFIG_FLASH_SIZE+0xb8>
					len += strlen(s) + 1 + 1;
     2b2:	2100      	movs	r1, #0
     2b4:	4608      	mov	r0, r1
     2b6:	e77b      	b.n	1b0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x43>
     2b8:	e9c6 e000 	strd	lr, r0, [r6]
     2bc:	e7f9      	b.n	2b2 <CONFIG_FLASH_SIZE+0xb2>
     2be:	fab3 f783 	clz	r7, r3
     2c2:	b98f      	cbnz	r7, 2e8 <CONFIG_FLASH_SIZE+0xe8>
	 * We remember the size of the argument list as a multiple of
	 * sizeof(int) and limit it to a 8-bit field. That means 1020 bytes
	 * worth of va_list, or about 127 arguments on a 64-bit system
	 * (twice that on 32-bit systems). That ought to be good enough.
	 */
	if (BUF_OFFSET / sizeof(int) > 255) {
     2c4:	4283      	cmp	r3, r0
     2c6:	d301      	bcc.n	2cc <CONFIG_FLASH_SIZE+0xcc>
     2c8:	4572      	cmp	r2, lr
     2ca:	d808      	bhi.n	2de <CONFIG_FLASH_SIZE+0xde>

	/*
	 * If all we wanted was to count required buffer size
	 * then we have it now.
	 */
	if (buf0 == NULL) {
     2cc:	ebbe 0402 	subs.w	r4, lr, r2
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
     2d0:	eb60 0303 	sbc.w	r3, r0, r3
     2d4:	2001      	movs	r0, #1
     2d6:	469c      	mov	ip, r3
     2d8:	b91e      	cbnz	r6, 2e2 <CONFIG_FLASH_SIZE+0xe2>
     2da:	2100      	movs	r1, #0
     2dc:	e768      	b.n	1b0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x43>
     2de:	4638      	mov	r0, r7
	*(char **)buf0 = NULL;

	/* Record end of argument list. */
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);

	if (rws_pos_en) {
     2e0:	e7fa      	b.n	2d8 <CONFIG_FLASH_SIZE+0xd8>
	*(char **)buf0 = NULL;
     2e2:	e9c6 4c00 	strd	r4, ip, [r6]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
     2e6:	e7f8      	b.n	2da <CONFIG_FLASH_SIZE+0xda>
		/* Strings are appended, update location counter. */
		pkg_hdr->desc.str_cnt = 0;
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
     2e8:	f1c7 0c20 	rsb	ip, r7, #32
	if (rws_pos_en) {
     2ec:	40bb      	lsls	r3, r7
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
     2ee:	fa22 f40c 	lsr.w	r4, r2, ip
		/* Strings are appended, update append counter. */
		pkg_hdr->desc.str_cnt = s_rw_cnt;
		pkg_hdr->desc.rw_str_cnt = 0;
	}

	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
     2f2:	431c      	orrs	r4, r3
#ifdef CONFIG_CBPRINTF_PACKAGE_HEADER_STORE_CREATION_FLAGS
	pkg_hdr->desc.pkg_flags = flags;
#endif

	/* Store strings pointer locations of read only strings. */
	if (s_ro_cnt) {
     2f4:	fa2e f10c 	lsr.w	r1, lr, ip
     2f8:	fa20 f30c 	lsr.w	r3, r0, ip
		for (i = 0; i < s_idx; i++) {
     2fc:	40b8      	lsls	r0, r7
			}

			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;

			/* make sure it fits */
			if (BUF_OFFSET + 1 > len) {
     2fe:	4301      	orrs	r1, r0
     300:	ea4f 4914 	mov.w	r9, r4, lsr #16
		for (i = 0; i < s_idx; i++) {
     304:	fa0e f507 	lsl.w	r5, lr, r7
			/* find the string length including terminating '\0' */
			size = strlen(s) + 1;
		}

		/* make sure it fits */
		if (BUF_OFFSET + 1 + size > len) {
     308:	fbb3 f8f9 	udiv	r8, r3, r9
     30c:	fa1f fe84 	uxth.w	lr, r4
			*buf++ = str_ptr_arg[i];
     310:	fb09 3018 	mls	r0, r9, r8, r3
     314:	0c0b      	lsrs	r3, r1, #16
     316:	fb08 fa0e 	mul.w	sl, r8, lr
	for (i = 0; i < s_idx; i++) {
     31a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
	/*
	 * TODO: remove pointers for appended strings since they're useless.
	 * TODO: explore leveraging same mechanism to remove alignment padding
	 */

	return BUF_OFFSET;
     31e:	459a      	cmp	sl, r3
		pkg_hdr->desc.str_cnt = s_rw_cnt;
     320:	fa02 f207 	lsl.w	r2, r2, r7
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
     324:	d940      	bls.n	3a8 <CONFIG_FLASH_SIZE+0x1a8>
     326:	18e3      	adds	r3, r4, r3
     328:	f108 30ff 	add.w	r0, r8, #4294967295
			if (BUF_OFFSET + 1 > len) {
     32c:	d204      	bcs.n	338 <CONFIG_FLASH_SIZE+0x138>
     32e:	459a      	cmp	sl, r3
     330:	d902      	bls.n	338 <CONFIG_FLASH_SIZE+0x138>
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
     332:	f1a8 0002 	sub.w	r0, r8, #2
			if (BUF_OFFSET + 1 > len) {
     336:	4423      	add	r3, r4
     338:	eba3 030a 	sub.w	r3, r3, sl
			*buf++ = pos;
     33c:	b289      	uxth	r1, r1
		for (i = 0; i < s_idx; i++) {
     33e:	fbb3 f8f9 	udiv	r8, r3, r9
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
     342:	fb09 3318 	mls	r3, r9, r8, r3
     346:	fb08 fe0e 	mul.w	lr, r8, lr
     34a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     34e:	458e      	cmp	lr, r1
		if (rws_pos_en) {
     350:	d92c      	bls.n	3ac <CONFIG_FLASH_SIZE+0x1ac>
     352:	1861      	adds	r1, r4, r1
			*buf++ = str_ptr_arg[i];
     354:	f108 33ff 	add.w	r3, r8, #4294967295
     358:	d204      	bcs.n	364 <CONFIG_FLASH_SIZE+0x164>
     35a:	458e      	cmp	lr, r1
			size = 0;
     35c:	d902      	bls.n	364 <CONFIG_FLASH_SIZE+0x164>
		if (BUF_OFFSET + 1 + size > len) {
     35e:	f1a8 0302 	sub.w	r3, r8, #2
     362:	4421      	add	r1, r4
     364:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     368:	fba0 9802 	umull	r9, r8, r0, r2
		*buf++ = str_ptr_pos[i];
     36c:	eba1 010e 	sub.w	r1, r1, lr
     370:	4541      	cmp	r1, r8
		memcpy(buf, s, size);
     372:	46ce      	mov	lr, r9
     374:	4643      	mov	r3, r8
     376:	d302      	bcc.n	37e <CONFIG_FLASH_SIZE+0x17e>
     378:	d106      	bne.n	388 <CONFIG_FLASH_SIZE+0x188>
     37a:	454d      	cmp	r5, r9
		buf += size;
     37c:	d204      	bcs.n	388 <CONFIG_FLASH_SIZE+0x188>
     37e:	ebb9 0e02 	subs.w	lr, r9, r2
	for (i = 0; i < s_idx; i++) {
     382:	eb68 0304 	sbc.w	r3, r8, r4
     386:	3801      	subs	r0, #1
     388:	2e00      	cmp	r6, #0
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
     38a:	d0a6      	beq.n	2da <CONFIG_FLASH_SIZE+0xda>
     38c:	ebb5 020e 	subs.w	r2, r5, lr
     390:	eb61 0103 	sbc.w	r1, r1, r3
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
     394:	fa01 fc0c 	lsl.w	ip, r1, ip
     398:	fa22 f307 	lsr.w	r3, r2, r7
			size = strlen(s) + 1;
     39c:	ea4c 0303 	orr.w	r3, ip, r3
     3a0:	40f9      	lsrs	r1, r7
     3a2:	e9c6 3100 	strd	r3, r1, [r6]
		return -EFAULT;
     3a6:	e798      	b.n	2da <CONFIG_FLASH_SIZE+0xda>
     3a8:	4640      	mov	r0, r8
     3aa:	e7c5      	b.n	338 <CONFIG_FLASH_SIZE+0x138>
     3ac:	4643      	mov	r3, r8
     3ae:	e7d9      	b.n	364 <CONFIG_FLASH_SIZE+0x164>

000003b0 <char_out>:
}

static int char_out(int c, void *ctx_p)
{
	(void) ctx_p;
	return _char_out(c);
     3b0:	4b01      	ldr	r3, [pc, #4]	; (3b8 <char_out+0x8>)
     3b2:	681b      	ldr	r3, [r3, #0]
     3b4:	4718      	bx	r3
     3b6:	bf00      	nop
     3b8:	20000000 	.word	0x20000000

000003bc <__printk_hook_install>:
	_char_out = fn;
     3bc:	4b01      	ldr	r3, [pc, #4]	; (3c4 <__printk_hook_install+0x8>)
     3be:	6018      	str	r0, [r3, #0]
}
     3c0:	4770      	bx	lr
     3c2:	bf00      	nop
     3c4:	20000000 	.word	0x20000000

000003c8 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
     3c8:	b507      	push	{r0, r1, r2, lr}
     3ca:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
     3cc:	2100      	movs	r1, #0
     3ce:	4602      	mov	r2, r0
     3d0:	9100      	str	r1, [sp, #0]
     3d2:	4803      	ldr	r0, [pc, #12]	; (3e0 <vprintk+0x18>)
     3d4:	f000 f914 	bl	600 <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     3d8:	b003      	add	sp, #12
     3da:	f85d fb04 	ldr.w	pc, [sp], #4
     3de:	bf00      	nop
     3e0:	000003b1 	.word	0x000003b1

000003e4 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     3e8:	8b05      	ldrh	r5, [r0, #24]
{
     3ea:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     3ec:	0728      	lsls	r0, r5, #28
{
     3ee:	4690      	mov	r8, r2
	if (processing) {
     3f0:	d411      	bmi.n	416 <CONFIG_MAIN_STACK_SIZE+0x16>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
     3f2:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     3f4:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     3f8:	f040 80cd 	bne.w	596 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xae>
			evt = process_recheck(mgr);
     3fc:	4620      	mov	r0, r4
     3fe:	f003 fcff 	bl	3e00 <process_recheck>
		}

		if (evt == EVT_NOP) {
     402:	b178      	cbz	r0, 424 <CONFIG_MAIN_STACK_SIZE+0x24>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
     404:	3801      	subs	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     406:	8b21      	ldrh	r1, [r4, #24]
     408:	2804      	cmp	r0, #4
     40a:	d811      	bhi.n	430 <CONFIG_MAIN_STACK_SIZE+0x30>
     40c:	e8df f000 	tbb	[pc, r0]
     410:	856d10c3 	.word	0x856d10c3
     414:	95          	.byte	0x95
     415:	00          	.byte	0x00
		if (evt == EVT_COMPLETE) {
     416:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     418:	bf0c      	ite	eq
     41a:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
     41e:	f045 0520 	orrne.w	r5, r5, #32
     422:	8325      	strh	r5, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     424:	f388 8811 	msr	BASEPRI, r8
     428:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     42c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     430:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     434:	45aa      	cmp	sl, r5
     436:	f000 80a6 	beq.w	586 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9e>
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
     43a:	2700      	movs	r7, #0
     43c:	46b9      	mov	r9, r7
     43e:	463e      	mov	r6, r7
     440:	68a3      	ldr	r3, [r4, #8]
     442:	2b00      	cmp	r3, #0
     444:	f000 80bd 	beq.w	5c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xda>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     448:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     44c:	8321      	strh	r1, [r4, #24]
     44e:	f388 8811 	msr	BASEPRI, r8
     452:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     456:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     458:	2900      	cmp	r1, #0
     45a:	f000 80bb 	beq.w	5d4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xec>
	return node->next;
     45e:	680d      	ldr	r5, [r1, #0]
     460:	2900      	cmp	r1, #0
     462:	f000 80b7 	beq.w	5d4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xec>
		mon->callback(mgr, mon, state, res);
     466:	f8d1 8004 	ldr.w	r8, [r1, #4]
     46a:	4633      	mov	r3, r6
     46c:	4652      	mov	r2, sl
     46e:	4620      	mov	r0, r4
     470:	47c0      	blx	r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     472:	2d00      	cmp	r5, #0
     474:	d076      	beq.n	564 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x7c>
     476:	682b      	ldr	r3, [r5, #0]
     478:	4629      	mov	r1, r5
     47a:	461d      	mov	r5, r3
     47c:	e7f0      	b.n	460 <CONFIG_MAIN_STACK_SIZE+0x60>
     47e:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     482:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     484:	2a01      	cmp	r2, #1
     486:	d81b      	bhi.n	4c0 <CONFIG_MAIN_STACK_SIZE+0xc0>
	list->head = NULL;
     488:	2200      	movs	r2, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     48a:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     48e:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     490:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     492:	b289      	uxth	r1, r1
	list->tail = NULL;
     494:	e9c4 2200 	strd	r2, r2, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     498:	d109      	bne.n	4ae <CONFIG_MAIN_STACK_SIZE+0xae>
     49a:	463b      	mov	r3, r7
     49c:	e003      	b.n	4a6 <CONFIG_MAIN_STACK_SIZE+0xa6>
				mgr->refs += 1U;
     49e:	8b62      	ldrh	r2, [r4, #26]
     4a0:	3201      	adds	r2, #1
     4a2:	8362      	strh	r2, [r4, #26]
	return node->next;
     4a4:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     4a6:	2b00      	cmp	r3, #0
     4a8:	d1f9      	bne.n	49e <CONFIG_MAIN_STACK_SIZE+0x9e>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4aa:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     4ae:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     4b0:	4620      	mov	r0, r4
     4b2:	f003 fca5 	bl	3e00 <process_recheck>
     4b6:	2800      	cmp	r0, #0
     4b8:	d07b      	beq.n	5b2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xca>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     4ba:	f041 0120 	orr.w	r1, r1, #32
     4be:	e077      	b.n	5b0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc8>
	} else if (state == ONOFF_STATE_TO_OFF) {
     4c0:	2b04      	cmp	r3, #4
     4c2:	d10a      	bne.n	4da <CONFIG_MAIN_STACK_SIZE+0xda>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4c4:	f021 0107 	bic.w	r1, r1, #7
     4c8:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     4ca:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     4cc:	4620      	mov	r0, r4
     4ce:	f003 fc97 	bl	3e00 <process_recheck>
     4d2:	b110      	cbz	r0, 4da <CONFIG_MAIN_STACK_SIZE+0xda>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     4d4:	f041 0120 	orr.w	r1, r1, #32
     4d8:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     4da:	8b21      	ldrh	r1, [r4, #24]
     4dc:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     4e0:	45aa      	cmp	sl, r5
     4e2:	d050      	beq.n	586 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9e>
     4e4:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
     4e6:	46b9      	mov	r9, r7
     4e8:	e7aa      	b.n	440 <CONFIG_MAIN_STACK_SIZE+0x40>
			transit = mgr->transitions->start;
     4ea:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4ec:	f021 0107 	bic.w	r1, r1, #7
     4f0:	f041 0106 	orr.w	r1, r1, #6
				   && !sys_slist_is_empty(&mgr->monitors);
     4f4:	2d06      	cmp	r5, #6
			transit = mgr->transitions->start;
     4f6:	f8d3 9000 	ldr.w	r9, [r3]
	mgr->flags = (state & ONOFF_STATE_MASK)
     4fa:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     4fc:	d12d      	bne.n	55a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x72>
		    || (transit != NULL)) {
     4fe:	f1b9 0f00 	cmp.w	r9, #0
     502:	d040      	beq.n	586 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9e>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     504:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     508:	8321      	strh	r1, [r4, #24]
     50a:	f388 8811 	msr	BASEPRI, r8
     50e:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
     512:	493a      	ldr	r1, [pc, #232]	; (5fc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x114>)
     514:	4620      	mov	r0, r4
     516:	47c8      	blx	r9
     518:	e029      	b.n	56e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x86>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     51a:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->stop;
     51e:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     520:	f041 0104 	orr.w	r1, r1, #4
     524:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     526:	2d04      	cmp	r5, #4
			transit = mgr->transitions->stop;
     528:	f8d3 9004 	ldr.w	r9, [r3, #4]
	mgr->flags = (state & ONOFF_STATE_MASK)
     52c:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     52e:	d0e6      	beq.n	4fe <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x16>
     530:	2700      	movs	r7, #0
		res = 0;
     532:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     534:	f04f 0a04 	mov.w	sl, #4
     538:	e782      	b.n	440 <CONFIG_MAIN_STACK_SIZE+0x40>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     53a:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->reset;
     53e:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     540:	f041 0105 	orr.w	r1, r1, #5
     544:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     546:	2d05      	cmp	r5, #5
			transit = mgr->transitions->reset;
     548:	f8d3 9008 	ldr.w	r9, [r3, #8]
	mgr->flags = (state & ONOFF_STATE_MASK)
     54c:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     54e:	d0d6      	beq.n	4fe <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x16>
     550:	2700      	movs	r7, #0
		res = 0;
     552:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     554:	f04f 0a05 	mov.w	sl, #5
     558:	e772      	b.n	440 <CONFIG_MAIN_STACK_SIZE+0x40>
				   && !sys_slist_is_empty(&mgr->monitors);
     55a:	2700      	movs	r7, #0
		res = 0;
     55c:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     55e:	f04f 0a06 	mov.w	sl, #6
     562:	e76d      	b.n	440 <CONFIG_MAIN_STACK_SIZE+0x40>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     564:	462b      	mov	r3, r5
     566:	e787      	b.n	478 <CONFIG_MAIN_STACK_SIZE+0x78>
			if (transit != NULL) {
     568:	f1b9 0f00 	cmp.w	r9, #0
     56c:	d1d1      	bne.n	512 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2a>
	__asm__ volatile(
     56e:	f04f 0320 	mov.w	r3, #32
     572:	f3ef 8811 	mrs	r8, BASEPRI
     576:	f383 8812 	msr	BASEPRI_MAX, r3
     57a:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     57e:	8b23      	ldrh	r3, [r4, #24]
     580:	f023 0308 	bic.w	r3, r3, #8
     584:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     586:	8b25      	ldrh	r5, [r4, #24]
     588:	06ea      	lsls	r2, r5, #27
     58a:	d52e      	bpl.n	5ea <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x102>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     58c:	f025 0310 	bic.w	r3, r5, #16
     590:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     592:	f005 0507 	and.w	r5, r5, #7
			res = mgr->last_res;
     596:	6966      	ldr	r6, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     598:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     59a:	2e00      	cmp	r6, #0
     59c:	f6bf af6f 	bge.w	47e <CONFIG_MAIN_STACK_SIZE+0x7e>
	list->head = NULL;
     5a0:	2300      	movs	r3, #0
		*clients = mgr->clients;
     5a2:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
     5a4:	e9c4 3300 	strd	r3, r3, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5a8:	f021 0107 	bic.w	r1, r1, #7
     5ac:	f041 0101 	orr.w	r1, r1, #1
			mgr->flags |= ONOFF_FLAG_RECHECK;
     5b0:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     5b2:	8b21      	ldrh	r1, [r4, #24]
     5b4:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     5b8:	45aa      	cmp	sl, r5
     5ba:	f04f 0900 	mov.w	r9, #0
     5be:	f47f af3f 	bne.w	440 <CONFIG_MAIN_STACK_SIZE+0x40>
		    || !sys_slist_is_empty(&clients)
     5c2:	2f00      	cmp	r7, #0
     5c4:	d09b      	beq.n	4fe <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x16>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     5c6:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     5ca:	8321      	strh	r1, [r4, #24]
	__asm__ volatile(
     5cc:	f388 8811 	msr	BASEPRI, r8
     5d0:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
     5d4:	2f00      	cmp	r7, #0
     5d6:	d0c7      	beq.n	568 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x80>
	return node->next;
     5d8:	683d      	ldr	r5, [r7, #0]
		notify_one(mgr, cli, state, res);
     5da:	4639      	mov	r1, r7
     5dc:	4633      	mov	r3, r6
     5de:	4652      	mov	r2, sl
     5e0:	4620      	mov	r0, r4
     5e2:	f003 fc39 	bl	3e58 <notify_one>
	list->head = node;
     5e6:	462f      	mov	r7, r5
	while (!sys_slist_is_empty(list)) {
     5e8:	e7f4      	b.n	5d4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xec>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     5ea:	06ab      	lsls	r3, r5, #26
     5ec:	f57f af1a 	bpl.w	424 <CONFIG_MAIN_STACK_SIZE+0x24>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     5f0:	f025 0320 	bic.w	r3, r5, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     5f4:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     5f6:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     5fa:	e6ff      	b.n	3fc <process_event+0x18>
     5fc:	00003e85 	.word	0x00003e85

00000600 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
     600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     604:	4681      	mov	r9, r0
     606:	b095      	sub	sp, #84	; 0x54
     608:	468b      	mov	fp, r1
     60a:	4617      	mov	r7, r2
     60c:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     60e:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     610:	7838      	ldrb	r0, [r7, #0]
     612:	b908      	cbnz	r0, 618 <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
     614:	4628      	mov	r0, r5
     616:	e358      	b.n	cca <__z_interrupt_stack_SIZEOF+0x48a>
			OUTC(*fp++);
     618:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
     61a:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     61c:	9303      	str	r3, [sp, #12]
		if (*fp != '%') {
     61e:	d006      	beq.n	62e <z_cbvprintf_impl+0x2e>
			OUTC('%');
     620:	4659      	mov	r1, fp
     622:	47c8      	blx	r9
     624:	2800      	cmp	r0, #0
     626:	f2c0 8350 	blt.w	cca <__z_interrupt_stack_SIZEOF+0x48a>
     62a:	3501      	adds	r5, #1
		if (bps == NULL) {
     62c:	e1fb      	b.n	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
		} state = {
     62e:	2218      	movs	r2, #24
     630:	2100      	movs	r1, #0
     632:	a80e      	add	r0, sp, #56	; 0x38
     634:	f003 fd51 	bl	40da <memset>
	if (*sp == '%') {
     638:	787b      	ldrb	r3, [r7, #1]
     63a:	2b25      	cmp	r3, #37	; 0x25
     63c:	d07d      	beq.n	73a <z_cbvprintf_impl+0x13a>
     63e:	2300      	movs	r3, #0
     640:	1c78      	adds	r0, r7, #1
     642:	4698      	mov	r8, r3
     644:	469e      	mov	lr, r3
     646:	469c      	mov	ip, r3
     648:	461e      	mov	r6, r3
     64a:	4601      	mov	r1, r0
		switch (*sp) {
     64c:	f810 2b01 	ldrb.w	r2, [r0], #1
     650:	2a2b      	cmp	r2, #43	; 0x2b
     652:	f000 80a1 	beq.w	798 <z_cbvprintf_impl+0x198>
     656:	f200 8098 	bhi.w	78a <z_cbvprintf_impl+0x18a>
     65a:	2a20      	cmp	r2, #32
     65c:	f000 809f 	beq.w	79e <z_cbvprintf_impl+0x19e>
     660:	2a23      	cmp	r2, #35	; 0x23
     662:	f000 809f 	beq.w	7a4 <z_cbvprintf_impl+0x1a4>
     666:	b12b      	cbz	r3, 674 <z_cbvprintf_impl+0x74>
     668:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     66c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     670:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     674:	f1b8 0f00 	cmp.w	r8, #0
     678:	d005      	beq.n	686 <z_cbvprintf_impl+0x86>
     67a:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     67e:	f043 0320 	orr.w	r3, r3, #32
     682:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     686:	f1be 0f00 	cmp.w	lr, #0
     68a:	d005      	beq.n	698 <z_cbvprintf_impl+0x98>
     68c:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     690:	f043 0310 	orr.w	r3, r3, #16
     694:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     698:	f1bc 0f00 	cmp.w	ip, #0
     69c:	d005      	beq.n	6aa <z_cbvprintf_impl+0xaa>
     69e:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     6a2:	f043 0308 	orr.w	r3, r3, #8
     6a6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     6aa:	b12e      	cbz	r6, 6b8 <z_cbvprintf_impl+0xb8>
     6ac:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     6b0:	f043 0304 	orr.w	r3, r3, #4
     6b4:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (conv->flag_zero && conv->flag_dash) {
     6b8:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     6bc:	f003 0044 	and.w	r0, r3, #68	; 0x44
     6c0:	2844      	cmp	r0, #68	; 0x44
     6c2:	d103      	bne.n	6cc <z_cbvprintf_impl+0xcc>
		conv->flag_zero = false;
     6c4:	f36f 1386 	bfc	r3, #6, #1
     6c8:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	conv->width_present = true;
     6cc:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     6d0:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
     6d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     6d6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     6da:	d17f      	bne.n	7dc <z_cbvprintf_impl+0x1dc>
		conv->width_star = true;
     6dc:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     6e0:	f042 0201 	orr.w	r2, r2, #1
		return ++sp;
     6e4:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     6e6:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	conv->prec_present = (*sp == '.');
     6ea:	781a      	ldrb	r2, [r3, #0]
     6ec:	2a2e      	cmp	r2, #46	; 0x2e
     6ee:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     6f2:	bf0c      	ite	eq
     6f4:	2101      	moveq	r1, #1
     6f6:	2100      	movne	r1, #0
     6f8:	f361 0241 	bfi	r2, r1, #1, #1
     6fc:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	if (!conv->prec_present) {
     700:	d178      	bne.n	7f4 <z_cbvprintf_impl+0x1f4>
	if (*sp == '*') {
     702:	785a      	ldrb	r2, [r3, #1]
     704:	2a2a      	cmp	r2, #42	; 0x2a
     706:	d06e      	beq.n	7e6 <z_cbvprintf_impl+0x1e6>
	++sp;
     708:	3301      	adds	r3, #1
	size_t val = 0;
     70a:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     70c:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     710:	4619      	mov	r1, r3
     712:	f811 0b01 	ldrb.w	r0, [r1], #1
     716:	f1a0 0630 	sub.w	r6, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
     71a:	2e09      	cmp	r6, #9
     71c:	f240 8095 	bls.w	84a <__z_interrupt_stack_SIZEOF+0xa>
	conv->unsupported |= ((conv->prec_value < 0)
     720:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
	conv->prec_value = prec;
     724:	9212      	str	r2, [sp, #72]	; 0x48
	conv->unsupported |= ((conv->prec_value < 0)
     726:	f3c1 0040 	ubfx	r0, r1, #1, #1
     72a:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
     72e:	460a      	mov	r2, r1
     730:	f360 0241 	bfi	r2, r0, #1, #1
     734:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
     738:	e05c      	b.n	7f4 <z_cbvprintf_impl+0x1f4>
		conv->specifier = *sp++;
     73a:	1cba      	adds	r2, r7, #2
     73c:	9203      	str	r2, [sp, #12]
     73e:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->width_star) {
     742:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     746:	07da      	lsls	r2, r3, #31
     748:	f140 812e 	bpl.w	9a8 <__z_interrupt_stack_SIZEOF+0x168>
			width = va_arg(ap, int);
     74c:	f854 8b04 	ldr.w	r8, [r4], #4
			if (width < 0) {
     750:	f1b8 0f00 	cmp.w	r8, #0
     754:	da07      	bge.n	766 <z_cbvprintf_impl+0x166>
				conv->flag_dash = true;
     756:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
     75a:	f042 0204 	orr.w	r2, r2, #4
     75e:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				width = -width;
     762:	f1c8 0800 	rsb	r8, r8, #0
		if (conv->prec_star) {
     766:	075e      	lsls	r6, r3, #29
     768:	f140 8127 	bpl.w	9ba <__z_interrupt_stack_SIZEOF+0x17a>
			int arg = va_arg(ap, int);
     76c:	f854 ab04 	ldr.w	sl, [r4], #4
			if (arg < 0) {
     770:	f1ba 0f00 	cmp.w	sl, #0
     774:	f280 8126 	bge.w	9c4 <__z_interrupt_stack_SIZEOF+0x184>
				conv->prec_present = false;
     778:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     77c:	f36f 0341 	bfc	r3, #1, #1
     780:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
		int precision = -1;
     784:	f04f 3aff 	mov.w	sl, #4294967295
     788:	e11c      	b.n	9c4 <__z_interrupt_stack_SIZEOF+0x184>
		switch (*sp) {
     78a:	2a2d      	cmp	r2, #45	; 0x2d
     78c:	d00d      	beq.n	7aa <z_cbvprintf_impl+0x1aa>
     78e:	2a30      	cmp	r2, #48	; 0x30
     790:	f47f af69 	bne.w	666 <z_cbvprintf_impl+0x66>
     794:	2301      	movs	r3, #1
	} while (loop);
     796:	e758      	b.n	64a <z_cbvprintf_impl+0x4a>
		switch (*sp) {
     798:	f04f 0c01 	mov.w	ip, #1
     79c:	e755      	b.n	64a <z_cbvprintf_impl+0x4a>
     79e:	f04f 0e01 	mov.w	lr, #1
     7a2:	e752      	b.n	64a <z_cbvprintf_impl+0x4a>
     7a4:	f04f 0801 	mov.w	r8, #1
     7a8:	e74f      	b.n	64a <z_cbvprintf_impl+0x4a>
     7aa:	2601      	movs	r6, #1
     7ac:	e74d      	b.n	64a <z_cbvprintf_impl+0x4a>
		val = 10U * val + *sp++ - '0';
     7ae:	fb0e 6202 	mla	r2, lr, r2, r6
     7b2:	3a30      	subs	r2, #48	; 0x30
     7b4:	4603      	mov	r3, r0
     7b6:	4618      	mov	r0, r3
     7b8:	f810 6b01 	ldrb.w	r6, [r0], #1
     7bc:	f1a6 0c30 	sub.w	ip, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
     7c0:	f1bc 0f09 	cmp.w	ip, #9
     7c4:	d9f3      	bls.n	7ae <z_cbvprintf_impl+0x1ae>
	if (sp != wp) {
     7c6:	4299      	cmp	r1, r3
     7c8:	d08f      	beq.n	6ea <z_cbvprintf_impl+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     7ca:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
		conv->width_value = width;
     7ce:	9211      	str	r2, [sp, #68]	; 0x44
				      || (width != (size_t)conv->width_value));
     7d0:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     7d2:	f362 0141 	bfi	r1, r2, #1, #1
     7d6:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
     7da:	e786      	b.n	6ea <z_cbvprintf_impl+0xea>
     7dc:	460b      	mov	r3, r1
	size_t val = 0;
     7de:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     7e0:	f04f 0e0a 	mov.w	lr, #10
     7e4:	e7e7      	b.n	7b6 <z_cbvprintf_impl+0x1b6>
		conv->prec_star = true;
     7e6:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     7ea:	f042 0204 	orr.w	r2, r2, #4
     7ee:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		return ++sp;
     7f2:	3302      	adds	r3, #2
	switch (*sp) {
     7f4:	781a      	ldrb	r2, [r3, #0]
     7f6:	2a6c      	cmp	r2, #108	; 0x6c
     7f8:	d047      	beq.n	88a <__z_interrupt_stack_SIZEOF+0x4a>
     7fa:	d82b      	bhi.n	854 <__z_interrupt_stack_SIZEOF+0x14>
     7fc:	2a68      	cmp	r2, #104	; 0x68
     7fe:	d031      	beq.n	864 <__z_interrupt_stack_SIZEOF+0x24>
     800:	2a6a      	cmp	r2, #106	; 0x6a
     802:	d04b      	beq.n	89c <__z_interrupt_stack_SIZEOF+0x5c>
     804:	2a4c      	cmp	r2, #76	; 0x4c
     806:	d051      	beq.n	8ac <__z_interrupt_stack_SIZEOF+0x6c>
	conv->specifier = *sp++;
     808:	461a      	mov	r2, r3
     80a:	f812 3b01 	ldrb.w	r3, [r2], #1
     80e:	9203      	str	r2, [sp, #12]
	switch (conv->specifier) {
     810:	2b78      	cmp	r3, #120	; 0x78
		if (conv->length_mod == LENGTH_UPPER_L) {
     812:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
	conv->specifier = *sp++;
     816:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
	switch (conv->specifier) {
     81a:	f200 80be 	bhi.w	99a <__z_interrupt_stack_SIZEOF+0x15a>
     81e:	2b6d      	cmp	r3, #109	; 0x6d
     820:	d851      	bhi.n	8c6 <__z_interrupt_stack_SIZEOF+0x86>
     822:	2b69      	cmp	r3, #105	; 0x69
     824:	f200 80b9 	bhi.w	99a <__z_interrupt_stack_SIZEOF+0x15a>
     828:	2b57      	cmp	r3, #87	; 0x57
     82a:	d867      	bhi.n	8fc <__z_interrupt_stack_SIZEOF+0xbc>
     82c:	2b41      	cmp	r3, #65	; 0x41
     82e:	d003      	beq.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
     830:	3b45      	subs	r3, #69	; 0x45
     832:	2b02      	cmp	r3, #2
     834:	f200 80b1 	bhi.w	99a <__z_interrupt_stack_SIZEOF+0x15a>
		conv->specifier_cat = SPECIFIER_FP;
     838:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     83c:	2204      	movs	r2, #4
     83e:	f362 0302 	bfi	r3, r2, #0, #3
     842:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
			unsupported = true;
     846:	2301      	movs	r3, #1
			break;
     848:	e073      	b.n	932 <__z_interrupt_stack_SIZEOF+0xf2>
		val = 10U * val + *sp++ - '0';
     84a:	fb0c 0202 	mla	r2, ip, r2, r0
     84e:	3a30      	subs	r2, #48	; 0x30
     850:	460b      	mov	r3, r1
     852:	e75d      	b.n	710 <z_cbvprintf_impl+0x110>
	switch (*sp) {
     854:	2a74      	cmp	r2, #116	; 0x74
     856:	d025      	beq.n	8a4 <__z_interrupt_stack_SIZEOF+0x64>
     858:	2a7a      	cmp	r2, #122	; 0x7a
     85a:	d1d5      	bne.n	808 <CONFIG_ISR_STACK_SIZE+0x8>
		conv->length_mod = LENGTH_Z;
     85c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     860:	2106      	movs	r1, #6
     862:	e00c      	b.n	87e <__z_interrupt_stack_SIZEOF+0x3e>
		if (*++sp == 'h') {
     864:	785a      	ldrb	r2, [r3, #1]
     866:	2a68      	cmp	r2, #104	; 0x68
     868:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     86c:	d106      	bne.n	87c <__z_interrupt_stack_SIZEOF+0x3c>
			conv->length_mod = LENGTH_HH;
     86e:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     870:	f361 02c6 	bfi	r2, r1, #3, #4
     874:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
			++sp;
     878:	3302      	adds	r3, #2
     87a:	e7c5      	b.n	808 <CONFIG_ISR_STACK_SIZE+0x8>
			conv->length_mod = LENGTH_H;
     87c:	2102      	movs	r1, #2
     87e:	f361 02c6 	bfi	r2, r1, #3, #4
     882:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		if (*++sp == 'h') {
     886:	3301      	adds	r3, #1
     888:	e7be      	b.n	808 <CONFIG_ISR_STACK_SIZE+0x8>
		if (*++sp == 'l') {
     88a:	785a      	ldrb	r2, [r3, #1]
     88c:	2a6c      	cmp	r2, #108	; 0x6c
     88e:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     892:	d101      	bne.n	898 <__z_interrupt_stack_SIZEOF+0x58>
			conv->length_mod = LENGTH_LL;
     894:	2104      	movs	r1, #4
     896:	e7eb      	b.n	870 <__z_interrupt_stack_SIZEOF+0x30>
			conv->length_mod = LENGTH_L;
     898:	2103      	movs	r1, #3
     89a:	e7f0      	b.n	87e <__z_interrupt_stack_SIZEOF+0x3e>
		conv->length_mod = LENGTH_J;
     89c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     8a0:	2105      	movs	r1, #5
     8a2:	e7ec      	b.n	87e <__z_interrupt_stack_SIZEOF+0x3e>
		conv->length_mod = LENGTH_T;
     8a4:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     8a8:	2107      	movs	r1, #7
     8aa:	e7e8      	b.n	87e <__z_interrupt_stack_SIZEOF+0x3e>
		conv->unsupported = true;
     8ac:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
     8b0:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
     8b4:	f022 0202 	bic.w	r2, r2, #2
     8b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
     8bc:	f042 0202 	orr.w	r2, r2, #2
     8c0:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
		break;
     8c4:	e7df      	b.n	886 <__z_interrupt_stack_SIZEOF+0x46>
	switch (conv->specifier) {
     8c6:	3b6e      	subs	r3, #110	; 0x6e
     8c8:	b2d9      	uxtb	r1, r3
     8ca:	2301      	movs	r3, #1
     8cc:	408b      	lsls	r3, r1
     8ce:	f240 4182 	movw	r1, #1154	; 0x482
     8d2:	420b      	tst	r3, r1
     8d4:	d137      	bne.n	946 <__z_interrupt_stack_SIZEOF+0x106>
     8d6:	f013 0f24 	tst.w	r3, #36	; 0x24
     8da:	d151      	bne.n	980 <__z_interrupt_stack_SIZEOF+0x140>
     8dc:	07d8      	lsls	r0, r3, #31
     8de:	d55c      	bpl.n	99a <__z_interrupt_stack_SIZEOF+0x15a>
		conv->specifier_cat = SPECIFIER_PTR;
     8e0:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     8e4:	2103      	movs	r1, #3
     8e6:	f361 0302 	bfi	r3, r1, #0, #3
     8ea:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
     8ee:	f002 0378 	and.w	r3, r2, #120	; 0x78
     8f2:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
     8f6:	424b      	negs	r3, r1
     8f8:	414b      	adcs	r3, r1
     8fa:	e01a      	b.n	932 <__z_interrupt_stack_SIZEOF+0xf2>
	switch (conv->specifier) {
     8fc:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
     900:	b2c9      	uxtb	r1, r1
     902:	2001      	movs	r0, #1
     904:	fa00 f101 	lsl.w	r1, r0, r1
     908:	f411 4f62 	tst.w	r1, #57856	; 0xe200
     90c:	d194      	bne.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
     90e:	f640 0601 	movw	r6, #2049	; 0x801
     912:	4231      	tst	r1, r6
     914:	d11d      	bne.n	952 <__z_interrupt_stack_SIZEOF+0x112>
     916:	f411 3f04 	tst.w	r1, #135168	; 0x21000
     91a:	d03e      	beq.n	99a <__z_interrupt_stack_SIZEOF+0x15a>
		conv->specifier_cat = SPECIFIER_SINT;
     91c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     920:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     924:	f002 0278 	and.w	r2, r2, #120	; 0x78
     928:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
     92a:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
     92e:	d034      	beq.n	99a <__z_interrupt_stack_SIZEOF+0x15a>
	bool unsupported = false;
     930:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
     932:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
     936:	f3c2 0140 	ubfx	r1, r2, #1, #1
     93a:	430b      	orrs	r3, r1
     93c:	f363 0241 	bfi	r2, r3, #1, #1
     940:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
     944:	e6fd      	b.n	742 <z_cbvprintf_impl+0x142>
		conv->specifier_cat = SPECIFIER_UINT;
     946:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     94a:	2102      	movs	r1, #2
     94c:	f361 0302 	bfi	r3, r1, #0, #3
     950:	e7e8      	b.n	924 <__z_interrupt_stack_SIZEOF+0xe4>
     952:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
     956:	2002      	movs	r0, #2
		if (conv->length_mod == LENGTH_UPPER_L) {
     958:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     95c:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     960:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     962:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
			conv->invalid = true;
     966:	bf02      	ittt	eq
     968:	f89d 1040 	ldrbeq.w	r1, [sp, #64]	; 0x40
     96c:	f041 0101 	orreq.w	r1, r1, #1
     970:	f88d 1040 	strbeq.w	r1, [sp, #64]	; 0x40
		if (conv->specifier == 'c') {
     974:	2b63      	cmp	r3, #99	; 0x63
     976:	d1db      	bne.n	930 <__z_interrupt_stack_SIZEOF+0xf0>
			unsupported = (conv->length_mod != LENGTH_NONE);
     978:	1e13      	subs	r3, r2, #0
     97a:	bf18      	it	ne
     97c:	2301      	movne	r3, #1
     97e:	e7d8      	b.n	932 <__z_interrupt_stack_SIZEOF+0xf2>
		conv->specifier_cat = SPECIFIER_PTR;
     980:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     984:	2103      	movs	r1, #3
     986:	f361 0302 	bfi	r3, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
     98a:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     98e:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
     992:	bf14      	ite	ne
     994:	2301      	movne	r3, #1
     996:	2300      	moveq	r3, #0
     998:	e7cb      	b.n	932 <__z_interrupt_stack_SIZEOF+0xf2>
		conv->invalid = true;
     99a:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     99e:	f043 0301 	orr.w	r3, r3, #1
     9a2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		break;
     9a6:	e7c3      	b.n	930 <__z_interrupt_stack_SIZEOF+0xf0>
		} else if (conv->width_present) {
     9a8:	f99d 2040 	ldrsb.w	r2, [sp, #64]	; 0x40
     9ac:	2a00      	cmp	r2, #0
			width = conv->width_value;
     9ae:	bfb4      	ite	lt
     9b0:	f8dd 8044 	ldrlt.w	r8, [sp, #68]	; 0x44
		int width = -1;
     9b4:	f04f 38ff 	movge.w	r8, #4294967295
     9b8:	e6d5      	b.n	766 <z_cbvprintf_impl+0x166>
		} else if (conv->prec_present) {
     9ba:	0798      	lsls	r0, r3, #30
     9bc:	f57f aee2 	bpl.w	784 <z_cbvprintf_impl+0x184>
			precision = conv->prec_value;
     9c0:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
			= (enum length_mod_enum)conv->length_mod;
     9c4:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
		conv->pad0_value = 0;
     9c8:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     9ca:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
			= (enum specifier_cat_enum)conv->specifier_cat;
     9ce:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
		enum specifier_cat_enum specifier_cat
     9d2:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     9d6:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     9d8:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     9dc:	d133      	bne.n	a46 <__z_interrupt_stack_SIZEOF+0x206>
			switch (length_mod) {
     9de:	1ecb      	subs	r3, r1, #3
     9e0:	2b04      	cmp	r3, #4
     9e2:	d804      	bhi.n	9ee <__z_interrupt_stack_SIZEOF+0x1ae>
     9e4:	e8df f003 	tbb	[pc, r3]
     9e8:	21464621 	.word	0x21464621
     9ec:	21          	.byte	0x21
     9ed:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     9ee:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
     9f0:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
     9f2:	ea4f 72e3 	mov.w	r2, r3, asr #31
     9f6:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
     9fa:	d11c      	bne.n	a36 <__z_interrupt_stack_SIZEOF+0x1f6>
				value->sint = (signed char)value->sint;
     9fc:	f99d 3038 	ldrsb.w	r3, [sp, #56]	; 0x38
     a00:	17da      	asrs	r2, r3, #31
     a02:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
				value->sint = va_arg(ap, int);
     a06:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
     a08:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     a0c:	f013 0603 	ands.w	r6, r3, #3
     a10:	d050      	beq.n	ab4 <__z_interrupt_stack_SIZEOF+0x274>
			OUTS(sp, fp);
     a12:	9b03      	ldr	r3, [sp, #12]
     a14:	463a      	mov	r2, r7
     a16:	4659      	mov	r1, fp
     a18:	4648      	mov	r0, r9
     a1a:	f003 fb10 	bl	403e <outs>
     a1e:	2800      	cmp	r0, #0
     a20:	f2c0 8153 	blt.w	cca <__z_interrupt_stack_SIZEOF+0x48a>
     a24:	4405      	add	r5, r0
			continue;
     a26:	9f03      	ldr	r7, [sp, #12]
     a28:	e5f2      	b.n	610 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     a2a:	f854 3b04 	ldr.w	r3, [r4], #4
     a2e:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
     a30:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
     a34:	e7e8      	b.n	a08 <__z_interrupt_stack_SIZEOF+0x1c8>
			} else if (length_mod == LENGTH_H) {
     a36:	2902      	cmp	r1, #2
     a38:	d1e5      	bne.n	a06 <__z_interrupt_stack_SIZEOF+0x1c6>
				value->sint = (short)value->sint;
     a3a:	b21a      	sxth	r2, r3
     a3c:	f343 33c0 	sbfx	r3, r3, #15, #1
     a40:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
     a44:	e7df      	b.n	a06 <__z_interrupt_stack_SIZEOF+0x1c6>
		} else if (specifier_cat == SPECIFIER_UINT) {
     a46:	2b02      	cmp	r3, #2
     a48:	d124      	bne.n	a94 <__z_interrupt_stack_SIZEOF+0x254>
			switch (length_mod) {
     a4a:	1ecb      	subs	r3, r1, #3
     a4c:	2b04      	cmp	r3, #4
     a4e:	d804      	bhi.n	a5a <__z_interrupt_stack_SIZEOF+0x21a>
     a50:	e8df f003 	tbb	[pc, r3]
     a54:	18101018 	.word	0x18101018
     a58:	18          	.byte	0x18
     a59:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
     a5a:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
     a5c:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     a60:	f04f 0200 	mov.w	r2, #0
     a64:	d014      	beq.n	a90 <__z_interrupt_stack_SIZEOF+0x250>
			} else if (length_mod == LENGTH_H) {
     a66:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
     a68:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			} else if (length_mod == LENGTH_H) {
     a6c:	d1cc      	bne.n	a08 <__z_interrupt_stack_SIZEOF+0x1c8>
				value->uint = (unsigned short)value->uint;
     a6e:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
     a70:	930e      	str	r3, [sp, #56]	; 0x38
     a72:	e7c9      	b.n	a08 <__z_interrupt_stack_SIZEOF+0x1c8>
					(uint_value_type)va_arg(ap,
     a74:	3407      	adds	r4, #7
     a76:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
     a7a:	e8f4 2302 	ldrd	r2, r3, [r4], #8
     a7e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
     a82:	e7c1      	b.n	a08 <__z_interrupt_stack_SIZEOF+0x1c8>
					(uint_value_type)va_arg(ap, size_t);
     a84:	f854 3b04 	ldr.w	r3, [r4], #4
     a88:	930e      	str	r3, [sp, #56]	; 0x38
     a8a:	2300      	movs	r3, #0
     a8c:	930f      	str	r3, [sp, #60]	; 0x3c
			} else if (length_mod == LENGTH_H) {
     a8e:	e7bb      	b.n	a08 <__z_interrupt_stack_SIZEOF+0x1c8>
				value->uint = (unsigned char)value->uint;
     a90:	b2db      	uxtb	r3, r3
     a92:	e7cd      	b.n	a30 <__z_interrupt_stack_SIZEOF+0x1f0>
		} else if (specifier_cat == SPECIFIER_FP) {
     a94:	2b04      	cmp	r3, #4
     a96:	d108      	bne.n	aaa <__z_interrupt_stack_SIZEOF+0x26a>
					(sint_value_type)va_arg(ap, long long);
     a98:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
     a9a:	f024 0407 	bic.w	r4, r4, #7
     a9e:	e9d4 2300 	ldrd	r2, r3, [r4]
     aa2:	3408      	adds	r4, #8
     aa4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
     aa8:	e7ae      	b.n	a08 <__z_interrupt_stack_SIZEOF+0x1c8>
		} else if (specifier_cat == SPECIFIER_PTR) {
     aaa:	2b03      	cmp	r3, #3
     aac:	d1ac      	bne.n	a08 <__z_interrupt_stack_SIZEOF+0x1c8>
			value->ptr = va_arg(ap, void *);
     aae:	f854 3b04 	ldr.w	r3, [r4], #4
     ab2:	e7dd      	b.n	a70 <__z_interrupt_stack_SIZEOF+0x230>
		switch (conv->specifier) {
     ab4:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
     ab8:	2878      	cmp	r0, #120	; 0x78
     aba:	d8b4      	bhi.n	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
     abc:	2862      	cmp	r0, #98	; 0x62
     abe:	d81c      	bhi.n	afa <__z_interrupt_stack_SIZEOF+0x2ba>
     ac0:	2825      	cmp	r0, #37	; 0x25
     ac2:	f43f adad 	beq.w	620 <z_cbvprintf_impl+0x20>
     ac6:	2858      	cmp	r0, #88	; 0x58
     ac8:	d1ad      	bne.n	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
			bps = encode_uint(value->uint, conv, buf, bpe);
     aca:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     ace:	9300      	str	r3, [sp, #0]
     ad0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
     ad4:	ab08      	add	r3, sp, #32
     ad6:	aa10      	add	r2, sp, #64	; 0x40
     ad8:	f003 fa6b 	bl	3fb2 <encode_uint>
			if (precision >= 0) {
     adc:	f1ba 0f00 	cmp.w	sl, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
     ae0:	4607      	mov	r7, r0
			if (precision >= 0) {
     ae2:	f280 809a 	bge.w	c1a <__z_interrupt_stack_SIZEOF+0x3da>
		if (bps == NULL) {
     ae6:	2f00      	cmp	r7, #0
     ae8:	d09d      	beq.n	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
		size_t nj_len = (bpe - bps);
     aea:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     aee:	1bd8      	subs	r0, r3, r7
		if (sign != 0) {
     af0:	2e00      	cmp	r6, #0
     af2:	f000 80c1 	beq.w	c78 <__z_interrupt_stack_SIZEOF+0x438>
			nj_len += 1U;
     af6:	3001      	adds	r0, #1
     af8:	e0be      	b.n	c78 <__z_interrupt_stack_SIZEOF+0x438>
		switch (conv->specifier) {
     afa:	3863      	subs	r0, #99	; 0x63
     afc:	2815      	cmp	r0, #21
     afe:	d892      	bhi.n	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
     b00:	a201      	add	r2, pc, #4	; (adr r2, b08 <__z_interrupt_stack_SIZEOF+0x2c8>)
     b02:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
     b06:	bf00      	nop
     b08:	00000bdd 	.word	0x00000bdd
     b0c:	00000bef 	.word	0x00000bef
     b10:	00000a27 	.word	0x00000a27
     b14:	00000a27 	.word	0x00000a27
     b18:	00000a27 	.word	0x00000a27
     b1c:	00000a27 	.word	0x00000a27
     b20:	00000bef 	.word	0x00000bef
     b24:	00000a27 	.word	0x00000a27
     b28:	00000a27 	.word	0x00000a27
     b2c:	00000a27 	.word	0x00000a27
     b30:	00000a27 	.word	0x00000a27
     b34:	00000c7d 	.word	0x00000c7d
     b38:	00000c15 	.word	0x00000c15
     b3c:	00000c3b 	.word	0x00000c3b
     b40:	00000a27 	.word	0x00000a27
     b44:	00000a27 	.word	0x00000a27
     b48:	00000b61 	.word	0x00000b61
     b4c:	00000a27 	.word	0x00000a27
     b50:	00000c15 	.word	0x00000c15
     b54:	00000a27 	.word	0x00000a27
     b58:	00000a27 	.word	0x00000a27
     b5c:	00000c15 	.word	0x00000c15
			if (precision >= 0) {
     b60:	f1ba 0f00 	cmp.w	sl, #0
			bps = (const char *)value->ptr;
     b64:	9f0e      	ldr	r7, [sp, #56]	; 0x38
			if (precision >= 0) {
     b66:	db35      	blt.n	bd4 <__z_interrupt_stack_SIZEOF+0x394>
				len = strnlen(bps, precision);
     b68:	4651      	mov	r1, sl
     b6a:	4638      	mov	r0, r7
     b6c:	f003 faa1 	bl	40b2 <strnlen>
			bpe = bps + len;
     b70:	eb07 0a00 	add.w	sl, r7, r0
		if (bps == NULL) {
     b74:	2f00      	cmp	r7, #0
     b76:	f43f af56 	beq.w	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
		char sign = 0;
     b7a:	2600      	movs	r6, #0
		if (conv->altform_0c) {
     b7c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     b80:	f013 0210 	ands.w	r2, r3, #16
     b84:	9205      	str	r2, [sp, #20]
     b86:	f000 8093 	beq.w	cb0 <__z_interrupt_stack_SIZEOF+0x470>
			nj_len += 2U;
     b8a:	3002      	adds	r0, #2
		if (conv->pad_fp) {
     b8c:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
     b8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
			nj_len += conv->pad0_pre_exp;
     b90:	bf48      	it	mi
     b92:	9b12      	ldrmi	r3, [sp, #72]	; 0x48
		nj_len += conv->pad0_value;
     b94:	9204      	str	r2, [sp, #16]
     b96:	4410      	add	r0, r2
			nj_len += conv->pad0_pre_exp;
     b98:	bf48      	it	mi
     b9a:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
     b9c:	f1b8 0f00 	cmp.w	r8, #0
     ba0:	f340 80a0 	ble.w	ce4 <__z_interrupt_stack_SIZEOF+0x4a4>
			if (!conv->flag_dash) {
     ba4:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
			width -= (int)nj_len;
     ba8:	eba8 0800 	sub.w	r8, r8, r0
			if (!conv->flag_dash) {
     bac:	f3c2 0380 	ubfx	r3, r2, #2, #1
     bb0:	0750      	lsls	r0, r2, #29
     bb2:	9306      	str	r3, [sp, #24]
     bb4:	f100 8096 	bmi.w	ce4 <__z_interrupt_stack_SIZEOF+0x4a4>
				if (conv->flag_zero) {
     bb8:	0651      	lsls	r1, r2, #25
     bba:	f140 8089 	bpl.w	cd0 <__z_interrupt_stack_SIZEOF+0x490>
					if (sign != 0) {
     bbe:	b13e      	cbz	r6, bd0 <__z_interrupt_stack_SIZEOF+0x390>
						OUTC(sign);
     bc0:	4659      	mov	r1, fp
     bc2:	4630      	mov	r0, r6
     bc4:	47c8      	blx	r9
     bc6:	2800      	cmp	r0, #0
     bc8:	db7f      	blt.n	cca <__z_interrupt_stack_SIZEOF+0x48a>
     bca:	9b06      	ldr	r3, [sp, #24]
     bcc:	3501      	adds	r5, #1
     bce:	461e      	mov	r6, r3
					pad = '0';
     bd0:	2230      	movs	r2, #48	; 0x30
     bd2:	e07e      	b.n	cd2 <__z_interrupt_stack_SIZEOF+0x492>
				len = strlen(bps);
     bd4:	4638      	mov	r0, r7
     bd6:	f003 fa65 	bl	40a4 <strlen>
     bda:	e7c9      	b.n	b70 <__z_interrupt_stack_SIZEOF+0x330>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     bdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
     bde:	f88d 3020 	strb.w	r3, [sp, #32]
		char sign = 0;
     be2:	2600      	movs	r6, #0
			bps = buf;
     be4:	af08      	add	r7, sp, #32
			bpe = buf + 1;
     be6:	f10d 0a21 	add.w	sl, sp, #33	; 0x21
		size_t nj_len = (bpe - bps);
     bea:	2001      	movs	r0, #1
     bec:	e7c6      	b.n	b7c <__z_interrupt_stack_SIZEOF+0x33c>
			if (conv->flag_plus) {
     bee:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
     bf0:	bf5c      	itt	pl
     bf2:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
     bf6:	015e      	lslpl	r6, r3, #5
			sint = value->sint;
     bf8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
				sign = '+';
     bfc:	bf48      	it	mi
     bfe:	262b      	movmi	r6, #43	; 0x2b
			if (sint < 0) {
     c00:	2b00      	cmp	r3, #0
     c02:	f6bf af62 	bge.w	aca <__z_interrupt_stack_SIZEOF+0x28a>
				value->uint = (uint_value_type)-sint;
     c06:	4252      	negs	r2, r2
     c08:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     c0c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
				sign = '-';
     c10:	262d      	movs	r6, #45	; 0x2d
     c12:	e75a      	b.n	aca <__z_interrupt_stack_SIZEOF+0x28a>
		switch (conv->specifier) {
     c14:	2600      	movs	r6, #0
     c16:	e758      	b.n	aca <__z_interrupt_stack_SIZEOF+0x28a>
		char sign = 0;
     c18:	2600      	movs	r6, #0
				conv->flag_zero = false;
     c1a:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				size_t len = bpe - bps;
     c1e:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     c22:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
     c24:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     c28:	459a      	cmp	sl, r3
				conv->flag_zero = false;
     c2a:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				if (len < (size_t)precision) {
     c2e:	f67f af5a 	bls.w	ae6 <__z_interrupt_stack_SIZEOF+0x2a6>
					conv->pad0_value = precision - (int)len;
     c32:	ebaa 0303 	sub.w	r3, sl, r3
     c36:	9311      	str	r3, [sp, #68]	; 0x44
     c38:	e755      	b.n	ae6 <__z_interrupt_stack_SIZEOF+0x2a6>
			if (value->ptr != NULL) {
     c3a:	980e      	ldr	r0, [sp, #56]	; 0x38
     c3c:	b390      	cbz	r0, ca4 <__z_interrupt_stack_SIZEOF+0x464>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c3e:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     c42:	9300      	str	r3, [sp, #0]
     c44:	aa10      	add	r2, sp, #64	; 0x40
     c46:	ab08      	add	r3, sp, #32
     c48:	2100      	movs	r1, #0
     c4a:	f003 f9b2 	bl	3fb2 <encode_uint>
				conv->altform_0c = true;
     c4e:	f8bd 3042 	ldrh.w	r3, [sp, #66]	; 0x42
     c52:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     c56:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     c5a:	f043 0310 	orr.w	r3, r3, #16
			if (precision >= 0) {
     c5e:	f1ba 0f00 	cmp.w	sl, #0
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c62:	4607      	mov	r7, r0
				conv->altform_0c = true;
     c64:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
     c68:	dad6      	bge.n	c18 <__z_interrupt_stack_SIZEOF+0x3d8>
		if (bps == NULL) {
     c6a:	2800      	cmp	r0, #0
     c6c:	f43f aedb 	beq.w	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
		size_t nj_len = (bpe - bps);
     c70:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     c74:	1a18      	subs	r0, r3, r0
		char sign = 0;
     c76:	2600      	movs	r6, #0
     c78:	469a      	mov	sl, r3
     c7a:	e77f      	b.n	b7c <__z_interrupt_stack_SIZEOF+0x33c>
				store_count(conv, value->ptr, count);
     c7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	switch ((enum length_mod_enum)conv->length_mod) {
     c7e:	2907      	cmp	r1, #7
     c80:	f63f aed1 	bhi.w	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
     c84:	e8df f001 	tbb	[pc, r1]
     c88:	0c06040c 	.word	0x0c06040c
     c8c:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
     c90:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
     c92:	e6c8      	b.n	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
		*(short *)dp = (short)count;
     c94:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
     c96:	e6c6      	b.n	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
		*(intmax_t *)dp = (intmax_t)count;
     c98:	17ea      	asrs	r2, r5, #31
     c9a:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
     c9e:	e6c2      	b.n	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     ca0:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
     ca2:	e6c0      	b.n	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
     ca4:	4f2e      	ldr	r7, [pc, #184]	; (d60 <__z_interrupt_stack_SIZEOF+0x520>)
		char sign = 0;
     ca6:	4606      	mov	r6, r0
			bpe = bps + 5;
     ca8:	f107 0a05 	add.w	sl, r7, #5
		size_t nj_len = (bpe - bps);
     cac:	2005      	movs	r0, #5
     cae:	e765      	b.n	b7c <__z_interrupt_stack_SIZEOF+0x33c>
		} else if (conv->altform_0) {
     cb0:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
     cb2:	bf48      	it	mi
     cb4:	3001      	addmi	r0, #1
     cb6:	e769      	b.n	b8c <__z_interrupt_stack_SIZEOF+0x34c>
     cb8:	9307      	str	r3, [sp, #28]
					OUTC(pad);
     cba:	4610      	mov	r0, r2
     cbc:	9206      	str	r2, [sp, #24]
     cbe:	4659      	mov	r1, fp
     cc0:	47c8      	blx	r9
     cc2:	2800      	cmp	r0, #0
     cc4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
     cc8:	da04      	bge.n	cd4 <__z_interrupt_stack_SIZEOF+0x494>
#undef OUTS
#undef OUTC
}
     cca:	b015      	add	sp, #84	; 0x54
     ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     cd0:	2220      	movs	r2, #32
					pad = '0';
     cd2:	4643      	mov	r3, r8
				while (width-- > 0) {
     cd4:	4619      	mov	r1, r3
     cd6:	2900      	cmp	r1, #0
     cd8:	f103 33ff 	add.w	r3, r3, #4294967295
     cdc:	dcec      	bgt.n	cb8 <__z_interrupt_stack_SIZEOF+0x478>
     cde:	4445      	add	r5, r8
     ce0:	1a6d      	subs	r5, r5, r1
     ce2:	4698      	mov	r8, r3
		if (sign != 0) {
     ce4:	b12e      	cbz	r6, cf2 <__z_interrupt_stack_SIZEOF+0x4b2>
			OUTC(sign);
     ce6:	4659      	mov	r1, fp
     ce8:	4630      	mov	r0, r6
     cea:	47c8      	blx	r9
     cec:	2800      	cmp	r0, #0
     cee:	dbec      	blt.n	cca <__z_interrupt_stack_SIZEOF+0x48a>
     cf0:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     cf2:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     cf6:	06da      	lsls	r2, r3, #27
     cf8:	d401      	bmi.n	cfe <__z_interrupt_stack_SIZEOF+0x4be>
     cfa:	071b      	lsls	r3, r3, #28
     cfc:	d505      	bpl.n	d0a <__z_interrupt_stack_SIZEOF+0x4ca>
				OUTC('0');
     cfe:	4659      	mov	r1, fp
     d00:	2030      	movs	r0, #48	; 0x30
     d02:	47c8      	blx	r9
     d04:	2800      	cmp	r0, #0
     d06:	dbe0      	blt.n	cca <__z_interrupt_stack_SIZEOF+0x48a>
     d08:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     d0a:	9b05      	ldr	r3, [sp, #20]
     d0c:	b133      	cbz	r3, d1c <__z_interrupt_stack_SIZEOF+0x4dc>
				OUTC(conv->specifier);
     d0e:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
     d12:	4659      	mov	r1, fp
     d14:	47c8      	blx	r9
     d16:	2800      	cmp	r0, #0
     d18:	dbd7      	blt.n	cca <__z_interrupt_stack_SIZEOF+0x48a>
     d1a:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     d1c:	9e04      	ldr	r6, [sp, #16]
     d1e:	442e      	add	r6, r5
     d20:	e005      	b.n	d2e <__z_interrupt_stack_SIZEOF+0x4ee>
				OUTC('0');
     d22:	4659      	mov	r1, fp
     d24:	2030      	movs	r0, #48	; 0x30
     d26:	47c8      	blx	r9
     d28:	2800      	cmp	r0, #0
     d2a:	dbce      	blt.n	cca <__z_interrupt_stack_SIZEOF+0x48a>
     d2c:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     d2e:	1b73      	subs	r3, r6, r5
     d30:	2b00      	cmp	r3, #0
     d32:	dcf6      	bgt.n	d22 <__z_interrupt_stack_SIZEOF+0x4e2>
			OUTS(bps, bpe);
     d34:	4653      	mov	r3, sl
     d36:	463a      	mov	r2, r7
     d38:	4659      	mov	r1, fp
     d3a:	4648      	mov	r0, r9
     d3c:	f003 f97f 	bl	403e <outs>
     d40:	2800      	cmp	r0, #0
     d42:	dbc2      	blt.n	cca <__z_interrupt_stack_SIZEOF+0x48a>
     d44:	4405      	add	r5, r0
		while (width > 0) {
     d46:	44a8      	add	r8, r5
     d48:	eba8 0305 	sub.w	r3, r8, r5
     d4c:	2b00      	cmp	r3, #0
     d4e:	f77f ae6a 	ble.w	a26 <__z_interrupt_stack_SIZEOF+0x1e6>
			OUTC(' ');
     d52:	4659      	mov	r1, fp
     d54:	2020      	movs	r0, #32
     d56:	47c8      	blx	r9
     d58:	2800      	cmp	r0, #0
     d5a:	dbb6      	blt.n	cca <__z_interrupt_stack_SIZEOF+0x48a>
     d5c:	3501      	adds	r5, #1
			--width;
     d5e:	e7f3      	b.n	d48 <__z_interrupt_stack_SIZEOF+0x508>
     d60:	00004ad5 	.word	0x00004ad5

00000d64 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
     d64:	f001 bbfa 	b.w	255c <SystemInit>

00000d68 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     d6c:	4605      	mov	r5, r0
	__asm__ volatile(
     d6e:	f04f 0320 	mov.w	r3, #32
     d72:	f3ef 8611 	mrs	r6, BASEPRI
     d76:	f383 8812 	msr	BASEPRI_MAX, r3
     d7a:	f3bf 8f6f 	isb	sy
	return list->head;
     d7e:	4b0e      	ldr	r3, [pc, #56]	; (db8 <pm_state_notify+0x50>)
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
     d80:	4f0e      	ldr	r7, [pc, #56]	; (dbc <pm_state_notify+0x54>)
     d82:	681c      	ldr	r4, [r3, #0]
     d84:	f8df 8038 	ldr.w	r8, [pc, #56]	; dc0 <pm_state_notify+0x58>
     d88:	f04f 090c 	mov.w	r9, #12
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     d8c:	b92c      	cbnz	r4, d9a <pm_state_notify+0x32>
	__asm__ volatile(
     d8e:	f386 8811 	msr	BASEPRI, r6
     d92:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
     d9a:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
     d9e:	2d00      	cmp	r5, #0
     da0:	bf18      	it	ne
     da2:	4613      	movne	r3, r2
		if (callback) {
     da4:	b12b      	cbz	r3, db2 <pm_state_notify+0x4a>
			callback(z_cpus_pm_state[_current_cpu->id].state);
     da6:	f898 2010 	ldrb.w	r2, [r8, #16]
     daa:	fb09 f202 	mul.w	r2, r9, r2
     dae:	5cb8      	ldrb	r0, [r7, r2]
     db0:	4798      	blx	r3
	return node->next;
     db2:	6824      	ldr	r4, [r4, #0]
     db4:	e7ea      	b.n	d8c <pm_state_notify+0x24>
     db6:	bf00      	nop
     db8:	200001f0 	.word	0x200001f0
     dbc:	200001e4 	.word	0x200001e4
     dc0:	20000338 	.word	0x20000338

00000dc4 <pm_system_resume>:

void pm_system_resume(void)
{
     dc4:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
     dc6:	4b19      	ldr	r3, [pc, #100]	; (e2c <pm_system_resume+0x68>)
     dc8:	7c1c      	ldrb	r4, [r3, #16]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     dca:	f3bf 8f5b 	dmb	ish
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     dce:	f004 031f 	and.w	r3, r4, #31
     dd2:	2201      	movs	r2, #1
     dd4:	409a      	lsls	r2, r3
     dd6:	4b16      	ldr	r3, [pc, #88]	; (e30 <pm_system_resume+0x6c>)
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     dd8:	0961      	lsrs	r1, r4, #5
     dda:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     dde:	43d0      	mvns	r0, r2
     de0:	e853 1f00 	ldrex	r1, [r3]
     de4:	ea01 0500 	and.w	r5, r1, r0
     de8:	e843 5600 	strex	r6, r5, [r3]
     dec:	2e00      	cmp	r6, #0
     dee:	d1f7      	bne.n	de0 <pm_system_resume+0x1c>
     df0:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     df4:	420a      	tst	r2, r1
     df6:	d013      	beq.n	e20 <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
     df8:	4b0e      	ldr	r3, [pc, #56]	; (e34 <pm_system_resume+0x70>)
     dfa:	4d0f      	ldr	r5, [pc, #60]	; (e38 <pm_system_resume+0x74>)
     dfc:	b18b      	cbz	r3, e22 <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
     dfe:	230c      	movs	r3, #12
     e00:	4363      	muls	r3, r4
     e02:	18ea      	adds	r2, r5, r3
     e04:	5ce8      	ldrb	r0, [r5, r3]
     e06:	7851      	ldrb	r1, [r2, #1]
     e08:	f003 f97f 	bl	410a <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
     e0c:	2000      	movs	r0, #0
     e0e:	f7ff ffab 	bl	d68 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     e12:	230c      	movs	r3, #12
     e14:	435c      	muls	r4, r3
     e16:	192a      	adds	r2, r5, r4
     e18:	2300      	movs	r3, #0
     e1a:	512b      	str	r3, [r5, r4]
     e1c:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
     e20:	bd70      	pop	{r4, r5, r6, pc}
     e22:	f383 8811 	msr	BASEPRI, r3
     e26:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
     e2a:	e7ef      	b.n	e0c <pm_system_resume+0x48>
     e2c:	20000338 	.word	0x20000338
     e30:	200001f8 	.word	0x200001f8
     e34:	0000410b 	.word	0x0000410b
     e38:	200001e4 	.word	0x200001e4

00000e3c <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
     e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
     e40:	4b35      	ldr	r3, [pc, #212]	; (f18 <pm_system_suspend+0xdc>)
{
     e42:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
     e44:	7c1d      	ldrb	r5, [r3, #16]
	__asm__ volatile(
     e46:	f04f 0320 	mov.w	r3, #32
     e4a:	f3ef 8811 	mrs	r8, BASEPRI
     e4e:	f383 8812 	msr	BASEPRI_MAX, r3
     e52:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
     e56:	240c      	movs	r4, #12
     e58:	4b30      	ldr	r3, [pc, #192]	; (f1c <pm_system_suspend+0xe0>)
     e5a:	4e31      	ldr	r6, [pc, #196]	; (f20 <pm_system_suspend+0xe4>)
     e5c:	436c      	muls	r4, r5
     e5e:	191a      	adds	r2, r3, r4
     e60:	5d19      	ldrb	r1, [r3, r4]
     e62:	2900      	cmp	r1, #0
     e64:	d04c      	beq.n	f00 <pm_system_suspend+0xc4>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
     e66:	ca07      	ldmia	r2, {r0, r1, r2}
     e68:	eb06 0c04 	add.w	ip, r6, r4
     e6c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
     e70:	2200      	movs	r2, #0
     e72:	551a      	strb	r2, [r3, r4]
	__asm__ volatile(
     e74:	f388 8811 	msr	BASEPRI, r8
     e78:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
     e7c:	230c      	movs	r3, #12
     e7e:	436b      	muls	r3, r5
     e80:	18f2      	adds	r2, r6, r3
     e82:	5cf0      	ldrb	r0, [r6, r3]
     e84:	2800      	cmp	r0, #0
     e86:	d039      	beq.n	efc <pm_system_suspend+0xc0>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
     e88:	1c7b      	adds	r3, r7, #1
     e8a:	d010      	beq.n	eae <pm_system_suspend+0x72>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
     e8c:	f8d2 c008 	ldr.w	ip, [r2, #8]
     e90:	4c24      	ldr	r4, [pc, #144]	; (f24 <pm_system_suspend+0xe8>)
     e92:	4a25      	ldr	r2, [pc, #148]	; (f28 <pm_system_suspend+0xec>)
     e94:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     e98:	2100      	movs	r1, #0
     e9a:	fbec 4100 	umlal	r4, r1, ip, r0
     e9e:	2300      	movs	r3, #0
     ea0:	4620      	mov	r0, r4
     ea2:	f7ff f91b 	bl	dc <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		sys_clock_set_timeout(ticks -
     ea6:	2101      	movs	r1, #1
     ea8:	1a38      	subs	r0, r7, r0
     eaa:	f001 faff 	bl	24ac <sys_clock_set_timeout>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
     eae:	f002 fcdd 	bl	386c <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
     eb2:	2001      	movs	r0, #1
     eb4:	f7ff ff58 	bl	d68 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     eb8:	f3bf 8f5b 	dmb	ish
     ebc:	4b1b      	ldr	r3, [pc, #108]	; (f2c <pm_system_suspend+0xf0>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
     ebe:	096a      	lsrs	r2, r5, #5
     ec0:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
     ec4:	f005 011f 	and.w	r1, r5, #31
     ec8:	2201      	movs	r2, #1
     eca:	408a      	lsls	r2, r1
     ecc:	e853 0f00 	ldrex	r0, [r3]
     ed0:	4310      	orrs	r0, r2
     ed2:	e843 0100 	strex	r1, r0, [r3]
     ed6:	2900      	cmp	r1, #0
     ed8:	d1f8      	bne.n	ecc <pm_system_suspend+0x90>
     eda:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
     ede:	4b14      	ldr	r3, [pc, #80]	; (f30 <pm_system_suspend+0xf4>)
     ee0:	b13b      	cbz	r3, ef2 <pm_system_suspend+0xb6>
		pm_state_set(info->state, info->substate_id);
     ee2:	230c      	movs	r3, #12
     ee4:	fb03 f005 	mul.w	r0, r3, r5
     ee8:	1833      	adds	r3, r6, r0
     eea:	5c30      	ldrb	r0, [r6, r0]
     eec:	7859      	ldrb	r1, [r3, #1]
     eee:	f003 f900 	bl	40f2 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
     ef2:	f7ff ff67 	bl	dc4 <pm_system_resume>
	k_sched_unlock();
     ef6:	f002 fccd 	bl	3894 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
     efa:	2001      	movs	r0, #1
}
     efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		info = pm_policy_next_state(id, ticks);
     f00:	4601      	mov	r1, r0
     f02:	4628      	mov	r0, r5
     f04:	f000 f816 	bl	f34 <pm_policy_next_state>
		if (info != NULL) {
     f08:	2800      	cmp	r0, #0
     f0a:	d0b3      	beq.n	e74 <pm_system_suspend+0x38>
			z_cpus_pm_state[id] = *info;
     f0c:	c807      	ldmia	r0, {r0, r1, r2}
     f0e:	4434      	add	r4, r6
     f10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
     f14:	e7ae      	b.n	e74 <pm_system_suspend+0x38>
     f16:	bf00      	nop
     f18:	20000338 	.word	0x20000338
     f1c:	200001d8 	.word	0x200001d8
     f20:	200001e4 	.word	0x200001e4
     f24:	000f423f 	.word	0x000f423f
     f28:	000f4240 	.word	0x000f4240
     f2c:	200001f8 	.word	0x200001f8
     f30:	000040f3 	.word	0x000040f3

00000f34 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
     f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     f38:	b085      	sub	sp, #20
     f3a:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
     f3c:	a903      	add	r1, sp, #12
     f3e:	f000 f843 	bl	fc8 <pm_state_cpu_get_all>

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
     f42:	4b1e      	ldr	r3, [pc, #120]	; (fbc <pm_policy_next_state+0x88>)
     f44:	9d03      	ldr	r5, [sp, #12]
     f46:	f8d3 a000 	ldr.w	sl, [r3]
     f4a:	f8df 8074 	ldr.w	r8, [pc, #116]	; fc0 <pm_policy_next_state+0x8c>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     f4e:	1e43      	subs	r3, r0, #1
     f50:	b21b      	sxth	r3, r3
     f52:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
     f56:	4604      	mov	r4, r0
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     f58:	eb05 0583 	add.w	r5, r5, r3, lsl #2
     f5c:	f44f 4700 	mov.w	r7, #32768	; 0x8000
     f60:	f04f 0b00 	mov.w	fp, #0
     f64:	b924      	cbnz	r4, f70 <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
     f66:	46a1      	mov	r9, r4
}
     f68:	4648      	mov	r0, r9
     f6a:	b005      	add	sp, #20
     f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     f70:	6868      	ldr	r0, [r5, #4]
     f72:	4a14      	ldr	r2, [pc, #80]	; (fc4 <pm_policy_next_state+0x90>)
     f74:	46c4      	mov	ip, r8
     f76:	4659      	mov	r1, fp
     f78:	fbe0 c107 	umlal	ip, r1, r0, r7
     f7c:	2300      	movs	r3, #0
     f7e:	4660      	mov	r0, ip
     f80:	f7ff f8ac 	bl	dc <__aeabi_uldivmod>
     f84:	9001      	str	r0, [sp, #4]
     f86:	68a8      	ldr	r0, [r5, #8]
     f88:	4a0e      	ldr	r2, [pc, #56]	; (fc4 <pm_policy_next_state+0x90>)
     f8a:	46c4      	mov	ip, r8
     f8c:	4659      	mov	r1, fp
     f8e:	fbe0 c107 	umlal	ip, r1, r0, r7
     f92:	2300      	movs	r3, #0
     f94:	4660      	mov	r0, ip
     f96:	f7ff f8a1 	bl	dc <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
     f9a:	f1ba 3fff 	cmp.w	sl, #4294967295
		const struct pm_state_info *state = &cpu_states[i];
     f9e:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
     fa0:	d001      	beq.n	fa6 <pm_policy_next_state+0x72>
     fa2:	4582      	cmp	sl, r0
     fa4:	d905      	bls.n	fb2 <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
     fa6:	1c73      	adds	r3, r6, #1
     fa8:	d0de      	beq.n	f68 <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
     faa:	9b01      	ldr	r3, [sp, #4]
     fac:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
     fae:	42b0      	cmp	r0, r6
     fb0:	d9da      	bls.n	f68 <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     fb2:	3c01      	subs	r4, #1
     fb4:	b2a4      	uxth	r4, r4
     fb6:	3d0c      	subs	r5, #12
     fb8:	e7d4      	b.n	f64 <pm_policy_next_state+0x30>
     fba:	bf00      	nop
     fbc:	20000004 	.word	0x20000004
     fc0:	000f423f 	.word	0x000f423f
     fc4:	000f4240 	.word	0x000f4240

00000fc8 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
     fc8:	b908      	cbnz	r0, fce <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
     fca:	4b02      	ldr	r3, [pc, #8]	; (fd4 <pm_state_cpu_get_all+0xc>)
     fcc:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
     fce:	2000      	movs	r0, #0
     fd0:	4770      	bx	lr
     fd2:	bf00      	nop
     fd4:	000049c8 	.word	0x000049c8

00000fd8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
     fd8:	4901      	ldr	r1, [pc, #4]	; (fe0 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
     fda:	2210      	movs	r2, #16
	str	r2, [r1]
     fdc:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
     fde:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
     fe0:	e000ed10 	.word	0xe000ed10

00000fe4 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
     fe4:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
     fe6:	4040      	eors	r0, r0
	msr	BASEPRI, r0
     fe8:	f380 8811 	msr	BASEPRI, r0
	isb
     fec:	f3bf 8f6f 	isb	sy
	 * (i.e. if the caller sets _kernel.idle).
	 */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	/* Enter low power state */
	_sleep_if_allowed wfi
     ff0:	f3bf 8f4f 	dsb	sy
     ff4:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
     ff6:	b662      	cpsie	i
	isb
     ff8:	f3bf 8f6f 	isb	sy

	bx	lr
     ffc:	4770      	bx	lr
     ffe:	bf00      	nop

00001000 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1000:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    1002:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1004:	f381 8811 	msr	BASEPRI, r1

	_sleep_if_allowed wfe
    1008:	f3bf 8f4f 	dsb	sy
    100c:	bf20      	wfe

	msr	BASEPRI, r0
    100e:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    1012:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1014:	4770      	bx	lr
    1016:	bf00      	nop

00001018 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1018:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    101a:	2800      	cmp	r0, #0
    101c:	db07      	blt.n	102e <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    101e:	4a04      	ldr	r2, [pc, #16]	; (1030 <arch_irq_enable+0x18>)
    1020:	0941      	lsrs	r1, r0, #5
    1022:	2301      	movs	r3, #1
    1024:	f000 001f 	and.w	r0, r0, #31
    1028:	4083      	lsls	r3, r0
    102a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    102e:	4770      	bx	lr
    1030:	e000e100 	.word	0xe000e100

00001034 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1034:	4b05      	ldr	r3, [pc, #20]	; (104c <arch_irq_is_enabled+0x18>)
    1036:	0942      	lsrs	r2, r0, #5
    1038:	f000 001f 	and.w	r0, r0, #31
    103c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1040:	2301      	movs	r3, #1
    1042:	fa03 f000 	lsl.w	r0, r3, r0
}
    1046:	4010      	ands	r0, r2
    1048:	4770      	bx	lr
    104a:	bf00      	nop
    104c:	e000e100 	.word	0xe000e100

00001050 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1050:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1052:	2800      	cmp	r0, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1054:	bfa8      	it	ge
    1056:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    105a:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    105e:	bfb8      	it	lt
    1060:	4b06      	ldrlt	r3, [pc, #24]	; (107c <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1062:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1066:	bfac      	ite	ge
    1068:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    106c:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1070:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1072:	bfb4      	ite	lt
    1074:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1076:	f880 1300 	strbge.w	r1, [r0, #768]	; 0x300
}
    107a:	4770      	bx	lr
    107c:	e000ed14 	.word	0xe000ed14

00001080 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1080:	bf30      	wfi
    b z_SysNmiOnReset
    1082:	f7ff bffd 	b.w	1080 <z_SysNmiOnReset>
    1086:	bf00      	nop

00001088 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1088:	4a0b      	ldr	r2, [pc, #44]	; (10b8 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    108a:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    108c:	4b0b      	ldr	r3, [pc, #44]	; (10bc <z_arm_prep_c+0x34>)
    108e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    1092:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1094:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1098:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    109c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    10a0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    10a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    10a8:	f002 f87a 	bl	31a0 <z_bss_zero>
	z_data_copy();
    10ac:	f002 fd18 	bl	3ae0 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    10b0:	f000 fa20 	bl	14f4 <z_arm_interrupt_init>
	z_cstart();
    10b4:	f002 f8b8 	bl	3228 <z_cstart>
    10b8:	00000000 	.word	0x00000000
    10bc:	e000ed00 	.word	0xe000ed00

000010c0 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    10c0:	4a09      	ldr	r2, [pc, #36]	; (10e8 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    10c2:	490a      	ldr	r1, [pc, #40]	; (10ec <arch_swap+0x2c>)
	_current->arch.basepri = key;
    10c4:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    10c6:	6809      	ldr	r1, [r1, #0]
    10c8:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    10ca:	4909      	ldr	r1, [pc, #36]	; (10f0 <arch_swap+0x30>)
	_current->arch.basepri = key;
    10cc:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    10ce:	684b      	ldr	r3, [r1, #4]
    10d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    10d4:	604b      	str	r3, [r1, #4]
    10d6:	2300      	movs	r3, #0
    10d8:	f383 8811 	msr	BASEPRI, r3
    10dc:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    10e0:	6893      	ldr	r3, [r2, #8]
}
    10e2:	6f98      	ldr	r0, [r3, #120]	; 0x78
    10e4:	4770      	bx	lr
    10e6:	bf00      	nop
    10e8:	20000338 	.word	0x20000338
    10ec:	00004aa8 	.word	0x00004aa8
    10f0:	e000ed00 	.word	0xe000ed00

000010f4 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    10f4:	4912      	ldr	r1, [pc, #72]	; (1140 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    10f6:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    10f8:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    10fc:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    10fe:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1102:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1106:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    1108:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    110c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1110:	4f0c      	ldr	r7, [pc, #48]	; (1144 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1112:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1116:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
    1118:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    111a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    111c:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    111e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1120:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    1122:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1126:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1128:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    112a:	f000 fa7f 	bl	162c <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    112e:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    1132:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1136:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    113a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    113e:	4770      	bx	lr
    ldr r1, =_kernel
    1140:	20000338 	.word	0x20000338
    ldr v4, =_SCS_ICSR
    1144:	e000ed04 	.word	0xe000ed04

00001148 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1148:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    114c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    114e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    1152:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1156:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1158:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    115c:	2902      	cmp	r1, #2
    beq _oops
    115e:	d0ff      	beq.n	1160 <_oops>

00001160 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1160:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    1162:	f002 ff86 	bl	4072 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    1166:	bd01      	pop	{r0, pc}

00001168 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1168:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    116c:	9b00      	ldr	r3, [sp, #0]
    116e:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    1172:	490a      	ldr	r1, [pc, #40]	; (119c <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    1174:	9b01      	ldr	r3, [sp, #4]
    1176:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    117a:	9b02      	ldr	r3, [sp, #8]
    117c:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    1180:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1184:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1188:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    118c:	f842 1c08 	str.w	r1, [r2, #-8]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    1190:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    1192:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    1194:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1196:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1198:	4770      	bx	lr
    119a:	bf00      	nop
    119c:	00003ded 	.word	0x00003ded

000011a0 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    11a0:	4a09      	ldr	r2, [pc, #36]	; (11c8 <z_check_thread_stack_fail+0x28>)
{
    11a2:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    11a4:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    11a6:	b170      	cbz	r0, 11c6 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    11a8:	f113 0f16 	cmn.w	r3, #22
    11ac:	6e40      	ldr	r0, [r0, #100]	; 0x64
    11ae:	d005      	beq.n	11bc <z_check_thread_stack_fail+0x1c>
    11b0:	f1a0 0240 	sub.w	r2, r0, #64	; 0x40
    11b4:	429a      	cmp	r2, r3
    11b6:	d805      	bhi.n	11c4 <z_check_thread_stack_fail+0x24>
    11b8:	4283      	cmp	r3, r0
    11ba:	d203      	bcs.n	11c4 <z_check_thread_stack_fail+0x24>
		return 0;
    11bc:	4281      	cmp	r1, r0
    11be:	bf28      	it	cs
    11c0:	2000      	movcs	r0, #0
    11c2:	4770      	bx	lr
    11c4:	2000      	movs	r0, #0
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
}
    11c6:	4770      	bx	lr
    11c8:	20000338 	.word	0x20000338

000011cc <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    11cc:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    11ce:	4b09      	ldr	r3, [pc, #36]	; (11f4 <arch_switch_to_main_thread+0x28>)
{
    11d0:	460d      	mov	r5, r1
    11d2:	4614      	mov	r4, r2
	_current = main_thread;
    11d4:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    11d6:	f000 fa29 	bl	162c <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    11da:	4620      	mov	r0, r4
    11dc:	f385 8809 	msr	PSP, r5
    11e0:	2100      	movs	r1, #0
    11e2:	b663      	cpsie	if
    11e4:	f381 8811 	msr	BASEPRI, r1
    11e8:	f3bf 8f6f 	isb	sy
    11ec:	2200      	movs	r2, #0
    11ee:	2300      	movs	r3, #0
    11f0:	f002 fdfc 	bl	3dec <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    11f4:	20000338 	.word	0x20000338

000011f8 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    11f8:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    11fa:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    11fc:	4a0b      	ldr	r2, [pc, #44]	; (122c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    11fe:	6950      	ldr	r0, [r2, #20]
	cmp r0, #0
    1200:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    1202:	bf1e      	ittt	ne
	movne	r1, #0
    1204:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1206:	6151      	strne	r1, [r2, #20]
		blne	z_pm_save_idle_exit
    1208:	f003 f9e5 	blne	45d6 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    120c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    120e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    1212:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1216:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    121a:	4905      	ldr	r1, [pc, #20]	; (1230 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    121c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    121e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    1220:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    1222:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1226:	4903      	ldr	r1, [pc, #12]	; (1234 <_isr_wrapper+0x3c>)
	bx r1
    1228:	4708      	bx	r1
    122a:	0000      	.short	0x0000
	ldr r2, =_kernel
    122c:	20000338 	.word	0x20000338
	ldr r1, =_sw_isr_table
    1230:	00004810 	.word	0x00004810
	ldr r1, =z_arm_int_exit
    1234:	00001239 	.word	0x00001239

00001238 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1238:	4b04      	ldr	r3, [pc, #16]	; (124c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    123a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    123c:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
    123e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1240:	d003      	beq.n	124a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    1242:	4903      	ldr	r1, [pc, #12]	; (1250 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1244:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1248:	600a      	str	r2, [r1, #0]

0000124a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    124a:	4770      	bx	lr
	ldr r3, =_kernel
    124c:	20000338 	.word	0x20000338
	ldr r1, =_SCS_ICSR
    1250:	e000ed04 	.word	0xe000ed04

00001254 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    1254:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1256:	4b26      	ldr	r3, [pc, #152]	; (12f0 <mem_manage_fault+0x9c>)
{
    1258:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    125a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
    125c:	f012 0f10 	tst.w	r2, #16
		reason = K_ERR_ARM_MEM_STACKING;
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1260:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
    1262:	bf14      	ite	ne
    1264:	2411      	movne	r4, #17
    1266:	2410      	moveq	r4, #16
		reason = K_ERR_ARM_MEM_UNSTACKING;
    1268:	f012 0f08 	tst.w	r2, #8
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    126c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_UNSTACKING;
    126e:	bf18      	it	ne
    1270:	2412      	movne	r4, #18
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1272:	0792      	lsls	r2, r2, #30
{
    1274:	4606      	mov	r6, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1276:	d50a      	bpl.n	128e <mem_manage_fault+0x3a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1278:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    127a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    127c:	0614      	lsls	r4, r2, #24
    127e:	d534      	bpl.n	12ea <mem_manage_fault+0x96>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    1280:	b119      	cbz	r1, 128a <mem_manage_fault+0x36>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1282:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1284:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1288:	629a      	str	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_DATA_ACCESS;
    128a:	2413      	movs	r4, #19
    128c:	e001      	b.n	1292 <mem_manage_fault+0x3e>
	uint32_t mmfar = -EINVAL;
    128e:	f06f 0015 	mvn.w	r0, #21
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1292:	4b17      	ldr	r3, [pc, #92]	; (12f0 <mem_manage_fault+0x9c>)
    1294:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
    1296:	f012 0f01 	tst.w	r2, #1
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    129a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
    129c:	bf18      	it	ne
    129e:	2414      	movne	r4, #20
		reason = K_ERR_ARM_MEM_FP_LAZY_STATE_PRESERVATION;
    12a0:	f012 0f20 	tst.w	r2, #32
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    12a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_FP_LAZY_STATE_PRESERVATION;
    12a6:	bf18      	it	ne
    12a8:	2415      	movne	r4, #21
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    12aa:	06d2      	lsls	r2, r2, #27
    12ac:	d402      	bmi.n	12b4 <mem_manage_fault+0x60>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    12ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    12b0:	079b      	lsls	r3, r3, #30
    12b2:	d50a      	bpl.n	12ca <mem_manage_fault+0x76>
		 * not accompanied by a data access violation error (i.e.
		 * when stack overflows due to the exception entry frame
		 * stacking): z_check_thread_stack_fail() shall be able to
		 * handle the case of 'mmfar' holding the -EINVAL value.
		 */
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    12b4:	4b0e      	ldr	r3, [pc, #56]	; (12f0 <mem_manage_fault+0x9c>)
    12b6:	685b      	ldr	r3, [r3, #4]
    12b8:	0519      	lsls	r1, r3, #20
    12ba:	d506      	bpl.n	12ca <mem_manage_fault+0x76>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    12bc:	4631      	mov	r1, r6
    12be:	f7ff ff6f 	bl	11a0 <z_check_thread_stack_fail>
				((uint32_t) &esf[0]));

			if (min_stack_ptr) {
    12c2:	b110      	cbz	r0, 12ca <mem_manage_fault+0x76>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    12c4:	f380 8809 	msr	PSP, r0
				 * fatal error and a thread that corrupted its
				 * stack needs to be aborted.
				 */
				__set_PSP(min_stack_ptr);

				reason = K_ERR_STACK_CHK_FAIL;
    12c8:	2402      	movs	r4, #2
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    12ca:	4b09      	ldr	r3, [pc, #36]	; (12f0 <mem_manage_fault+0x9c>)
    12cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    12ce:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    12d0:	bf42      	ittt	mi
    12d2:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    12d4:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    12d8:	625a      	strmi	r2, [r3, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    12da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    12dc:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    12e0:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    12e2:	2300      	movs	r3, #0
    12e4:	702b      	strb	r3, [r5, #0]

	return reason;
}
    12e6:	4620      	mov	r0, r4
    12e8:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    12ea:	f06f 0015 	mvn.w	r0, #21
    12ee:	e7cc      	b.n	128a <mem_manage_fault+0x36>
    12f0:	e000ed00 	.word	0xe000ed00

000012f4 <usage_fault.constprop.0>:
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    12f4:	4b13      	ldr	r3, [pc, #76]	; (1344 <usage_fault.constprop.0+0x50>)
    12f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
    12f8:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
		reason = K_ERR_ARM_USAGE_DIV_0;
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    12fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
    12fe:	bf14      	ite	ne
    1300:	201e      	movne	r0, #30
    1302:	201d      	moveq	r0, #29
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
    1304:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1308:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
    130a:	bf18      	it	ne
    130c:	201f      	movne	r0, #31
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
    130e:	f412 2f00 	tst.w	r2, #524288	; 0x80000
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1312:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
    1314:	bf18      	it	ne
    1316:	2021      	movne	r0, #33	; 0x21
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
    1318:	f412 2f80 	tst.w	r2, #262144	; 0x40000
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    131c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
    131e:	bf18      	it	ne
    1320:	2022      	movne	r0, #34	; 0x22
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
    1322:	f412 3f00 	tst.w	r2, #131072	; 0x20000
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1326:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
    1328:	bf18      	it	ne
    132a:	2023      	movne	r0, #35	; 0x23
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
    132c:	f412 3f80 	tst.w	r2, #65536	; 0x10000
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1330:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1332:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1336:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    133a:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    133c:	bf18      	it	ne
    133e:	2024      	movne	r0, #36	; 0x24
    1340:	4770      	bx	lr
    1342:	bf00      	nop
    1344:	e000ed00 	.word	0xe000ed00

00001348 <bus_fault.constprop.0>:
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    1348:	b510      	push	{r4, lr}
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    134a:	4b19      	ldr	r3, [pc, #100]	; (13b0 <bus_fault.constprop.0+0x68>)
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    134c:	4602      	mov	r2, r0
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    134e:	6a98      	ldr	r0, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1350:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_BUS_GENERIC;
    1352:	f410 5f80 	tst.w	r0, #4096	; 0x1000
    1356:	bf14      	ite	ne
    1358:	2017      	movne	r0, #23
    135a:	2016      	moveq	r0, #22
		reason = K_ERR_ARM_BUS_UNSTACKING;
    135c:	f414 6f00 	tst.w	r4, #2048	; 0x800
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1360:	6a9c      	ldr	r4, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_UNSTACKING;
    1362:	bf18      	it	ne
    1364:	2018      	movne	r0, #24
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1366:	05a4      	lsls	r4, r4, #22
    1368:	d509      	bpl.n	137e <bus_fault.constprop.0+0x36>
		STORE_xFAR(bfar, SCB->BFAR);
    136a:	6b98      	ldr	r0, [r3, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    136c:	6a98      	ldr	r0, [r3, #40]	; 0x28
    136e:	0400      	lsls	r0, r0, #16
    1370:	d504      	bpl.n	137c <bus_fault.constprop.0+0x34>
			if (from_hard_fault != 0) {
    1372:	b11a      	cbz	r2, 137c <bus_fault.constprop.0+0x34>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1374:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1376:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    137a:	629a      	str	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_PRECISE_DATA_BUS;
    137c:	2019      	movs	r0, #25
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    137e:	4b0c      	ldr	r3, [pc, #48]	; (13b0 <bus_fault.constprop.0+0x68>)
    1380:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
    1382:	f412 6f80 	tst.w	r2, #1024	; 0x400
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1386:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
    1388:	bf18      	it	ne
    138a:	201a      	movne	r0, #26
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    138c:	05d2      	lsls	r2, r2, #23
    138e:	d40c      	bmi.n	13aa <bus_fault.constprop.0+0x62>
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_FP_LAZY_STATE_PRESERVATION;
    1392:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    1396:	bf18      	it	ne
    1398:	201c      	movne	r0, #28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    139a:	4a05      	ldr	r2, [pc, #20]	; (13b0 <bus_fault.constprop.0+0x68>)
    139c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    139e:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    13a2:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    13a4:	2300      	movs	r3, #0
    13a6:	700b      	strb	r3, [r1, #0]
}
    13a8:	bd10      	pop	{r4, pc}
		reason = K_ERR_ARM_BUS_INSTRUCTION_BUS;
    13aa:	201b      	movs	r0, #27
    13ac:	e7f5      	b.n	139a <bus_fault.constprop.0+0x52>
    13ae:	bf00      	nop
    13b0:	e000ed00 	.word	0xe000ed00

000013b4 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    13b4:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    13b6:	4b45      	ldr	r3, [pc, #276]	; (14cc <z_arm_fault+0x118>)
    13b8:	685b      	ldr	r3, [r3, #4]
{
    13ba:	b08a      	sub	sp, #40	; 0x28
    13bc:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    13be:	f3c3 0308 	ubfx	r3, r3, #0, #9
    13c2:	2600      	movs	r6, #0
    13c4:	f386 8811 	msr	BASEPRI, r6
    13c8:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    13cc:	f002 407f 	and.w	r0, r2, #4278190080	; 0xff000000
    13d0:	f1b0 4f7f 	cmp.w	r0, #4278190080	; 0xff000000
    13d4:	d111      	bne.n	13fa <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    13d6:	f002 000c 	and.w	r0, r2, #12
    13da:	2808      	cmp	r0, #8
    13dc:	d00d      	beq.n	13fa <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    13de:	0710      	lsls	r0, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    13e0:	bf4c      	ite	mi
    13e2:	460d      	movmi	r5, r1
			*nested_exc = true;
    13e4:	2601      	movpl	r6, #1
	*recoverable = false;
    13e6:	2200      	movs	r2, #0
	switch (fault) {
    13e8:	3b03      	subs	r3, #3
	*recoverable = false;
    13ea:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    13ee:	2b03      	cmp	r3, #3
    13f0:	d805      	bhi.n	13fe <z_arm_fault+0x4a>
    13f2:	e8df f003 	tbb	[pc, r3]
    13f6:	5d1e      	.short	0x5d1e
    13f8:	5a61      	.short	0x5a61
		return NULL;
    13fa:	4635      	mov	r5, r6
    13fc:	e7f3      	b.n	13e6 <z_arm_fault+0x32>
    13fe:	2400      	movs	r4, #0
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    1400:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1404:	b99b      	cbnz	r3, 142e <z_arm_fault+0x7a>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    1406:	2220      	movs	r2, #32
    1408:	4629      	mov	r1, r5
    140a:	a802      	add	r0, sp, #8
    140c:	f002 fe5a 	bl	40c4 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    1410:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1412:	2e00      	cmp	r6, #0
    1414:	d054      	beq.n	14c0 <z_arm_fault+0x10c>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1416:	f3c3 0208 	ubfx	r2, r3, #0, #9
    141a:	b922      	cbnz	r2, 1426 <z_arm_fault+0x72>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    141c:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1420:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1424:	9309      	str	r3, [sp, #36]	; 0x24

	if (IS_ENABLED(CONFIG_SIMPLIFIED_EXCEPTION_CODES) && (reason >= K_ERR_ARCH_START)) {
		reason = K_ERR_CPU_EXCEPTION;
	}

	z_arm_fatal_error(reason, &esf_copy);
    1426:	a902      	add	r1, sp, #8
    1428:	4620      	mov	r0, r4
    142a:	f002 fe20 	bl	406e <z_arm_fatal_error>
}
    142e:	b00a      	add	sp, #40	; 0x28
    1430:	bd70      	pop	{r4, r5, r6, pc}
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1432:	4b26      	ldr	r3, [pc, #152]	; (14cc <z_arm_fault+0x118>)
    1434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1436:	0791      	lsls	r1, r2, #30
    1438:	d4e1      	bmi.n	13fe <z_arm_fault+0x4a>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    143a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    143c:	2a00      	cmp	r2, #0
    143e:	dbde      	blt.n	13fe <z_arm_fault+0x4a>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1442:	0052      	lsls	r2, r2, #1
    1444:	d5db      	bpl.n	13fe <z_arm_fault+0x4a>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    1446:	695a      	ldr	r2, [r3, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    1448:	69a9      	ldr	r1, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    144a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    144e:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    1450:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1454:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    1458:	695a      	ldr	r2, [r3, #20]
	uint16_t fault_insn = *(ret_addr - 1);
    145a:	f831 1c02 	ldrh.w	r1, [r1, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    145e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1462:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    1464:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1468:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    146c:	f64d 7202 	movw	r2, #57090	; 0xdf02
    1470:	4291      	cmp	r1, r2
    1472:	d00a      	beq.n	148a <z_arm_fault+0xd6>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    1474:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1476:	b2d2      	uxtb	r2, r2
    1478:	b14a      	cbz	r2, 148e <z_arm_fault+0xda>
			reason = mem_manage_fault(esf, 1, recoverable);
    147a:	f10d 0207 	add.w	r2, sp, #7
    147e:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    1480:	4628      	mov	r0, r5
    1482:	f7ff fee7 	bl	1254 <mem_manage_fault>
		reason = usage_fault(esf);
    1486:	4604      	mov	r4, r0
		break;
    1488:	e7ba      	b.n	1400 <z_arm_fault+0x4c>
			reason = esf->basic.r0;
    148a:	682c      	ldr	r4, [r5, #0]
    148c:	e7b8      	b.n	1400 <z_arm_fault+0x4c>
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    148e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1490:	f412 4f7f 	tst.w	r2, #65280	; 0xff00
    1494:	d005      	beq.n	14a2 <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    1496:	f10d 0107 	add.w	r1, sp, #7
    149a:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    149c:	f7ff ff54 	bl	1348 <bus_fault.constprop.0>
    14a0:	e7f1      	b.n	1486 <z_arm_fault+0xd2>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    14a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    14a8:	d3a9      	bcc.n	13fe <z_arm_fault+0x4a>
		reason = usage_fault(esf);
    14aa:	f7ff ff23 	bl	12f4 <usage_fault.constprop.0>
    14ae:	e7ea      	b.n	1486 <z_arm_fault+0xd2>
		reason = mem_manage_fault(esf, 0, recoverable);
    14b0:	f10d 0207 	add.w	r2, sp, #7
    14b4:	2100      	movs	r1, #0
    14b6:	e7e3      	b.n	1480 <z_arm_fault+0xcc>
		reason = bus_fault(esf, 0, recoverable);
    14b8:	f10d 0107 	add.w	r1, sp, #7
    14bc:	2000      	movs	r0, #0
    14be:	e7ed      	b.n	149c <z_arm_fault+0xe8>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    14c0:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    14c4:	f023 0301 	bic.w	r3, r3, #1
    14c8:	e7ac      	b.n	1424 <z_arm_fault+0x70>
    14ca:	bf00      	nop
    14cc:	e000ed00 	.word	0xe000ed00

000014d0 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    14d0:	4a02      	ldr	r2, [pc, #8]	; (14dc <z_arm_fault_init+0xc>)
    14d2:	6953      	ldr	r3, [r2, #20]
    14d4:	f043 0310 	orr.w	r3, r3, #16
    14d8:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    14da:	4770      	bx	lr
    14dc:	e000ed00 	.word	0xe000ed00

000014e0 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    14e0:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    14e4:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    14e8:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    14ea:	4672      	mov	r2, lr
	bl z_arm_fault
    14ec:	f7ff ff62 	bl	13b4 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    14f0:	bd01      	pop	{r0, pc}
    14f2:	bf00      	nop

000014f4 <z_arm_interrupt_init>:
    14f4:	4804      	ldr	r0, [pc, #16]	; (1508 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    14f6:	2300      	movs	r3, #0
    14f8:	2120      	movs	r1, #32
    14fa:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    14fc:	3301      	adds	r3, #1
    14fe:	2b27      	cmp	r3, #39	; 0x27
    1500:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1504:	d1f9      	bne.n	14fa <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1506:	4770      	bx	lr
    1508:	e000e100 	.word	0xe000e100

0000150c <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    150c:	2000      	movs	r0, #0
    msr CONTROL, r0
    150e:	f380 8814 	msr	CONTROL, r0
    isb
    1512:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1516:	f7ff fc25 	bl	d64 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    151a:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    151c:	490d      	ldr	r1, [pc, #52]	; (1554 <__start+0x48>)
    str r0, [r1]
    151e:	6008      	str	r0, [r1, #0]
    dsb
    1520:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1524:	480c      	ldr	r0, [pc, #48]	; (1558 <__start+0x4c>)
    msr msp, r0
    1526:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    152a:	f000 f82b 	bl	1584 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    152e:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1530:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1534:	4809      	ldr	r0, [pc, #36]	; (155c <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1536:	f44f 6104 	mov.w	r1, #2112	; 0x840
    adds r0, r0, r1
    153a:	1840      	adds	r0, r0, r1
    msr PSP, r0
    153c:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1540:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1544:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1546:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1548:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    154c:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1550:	f7ff fd9a 	bl	1088 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    1554:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1558:	20001580 	.word	0x20001580
    ldr r0, =z_interrupt_stacks
    155c:	200007c0 	.word	0x200007c0

00001560 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1560:	4907      	ldr	r1, [pc, #28]	; (1580 <z_arm_clear_arm_mpu_config+0x20>)
    1562:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    1566:	2300      	movs	r3, #0
	int num_regions =
    1568:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    156c:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    156e:	4293      	cmp	r3, r2
    1570:	db00      	blt.n	1574 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    1572:	4770      	bx	lr
  MPU->RNR = rnr;
    1574:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    1578:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    157c:	3301      	adds	r3, #1
    157e:	e7f6      	b.n	156e <z_arm_clear_arm_mpu_config+0xe>
    1580:	e000ed00 	.word	0xe000ed00

00001584 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    1584:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    1586:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1588:	2300      	movs	r3, #0
    158a:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    158e:	f7ff ffe7 	bl	1560 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    1592:	4b14      	ldr	r3, [pc, #80]	; (15e4 <z_arm_init_arch_hw_at_boot+0x60>)
    1594:	f04f 32ff 	mov.w	r2, #4294967295
    1598:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    159c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    15a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    15a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    15a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    15ac:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    15b0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    15b4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    15b8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    15bc:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    15c0:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    15c4:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    15c8:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    15cc:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    15d0:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    15d4:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    15d8:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    15da:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    15de:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    15e2:	bd08      	pop	{r3, pc}
    15e4:	e000e100 	.word	0xe000e100

000015e8 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    15e8:	4b08      	ldr	r3, [pc, #32]	; (160c <z_impl_k_thread_abort+0x24>)
    15ea:	689b      	ldr	r3, [r3, #8]
    15ec:	4283      	cmp	r3, r0
    15ee:	d10b      	bne.n	1608 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    15f0:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    15f4:	b143      	cbz	r3, 1608 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    15f6:	4b06      	ldr	r3, [pc, #24]	; (1610 <z_impl_k_thread_abort+0x28>)
    15f8:	685a      	ldr	r2, [r3, #4]
    15fa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    15fe:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    1600:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1602:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1606:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    1608:	f002 ba0a 	b.w	3a20 <z_thread_abort>
    160c:	20000338 	.word	0x20000338
    1610:	e000ed00 	.word	0xe000ed00

00001614 <z_arm_configure_static_mpu_regions>:
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1614:	4b02      	ldr	r3, [pc, #8]	; (1620 <z_arm_configure_static_mpu_regions+0xc>)
    1616:	4a03      	ldr	r2, [pc, #12]	; (1624 <z_arm_configure_static_mpu_regions+0x10>)
    1618:	4803      	ldr	r0, [pc, #12]	; (1628 <z_arm_configure_static_mpu_regions+0x14>)
    161a:	2101      	movs	r1, #1
    161c:	f000 b870 	b.w	1700 <arm_core_mpu_configure_static_mpu_regions>
    1620:	20010000 	.word	0x20010000
    1624:	20000000 	.word	0x20000000
    1628:	000049c8 	.word	0x000049c8

0000162c <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    162c:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    162e:	4b05      	ldr	r3, [pc, #20]	; (1644 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    1630:	3a40      	subs	r2, #64	; 0x40
	dynamic_regions[region_num].start = guard_start;
    1632:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    1634:	4a04      	ldr	r2, [pc, #16]	; (1648 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    1636:	2140      	movs	r1, #64	; 0x40
    1638:	e9c3 1201 	strd	r1, r2, [r3, #4]

	/* Configure the dynamic MPU regions */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    163c:	4618      	mov	r0, r3
    163e:	2101      	movs	r1, #1
    1640:	f000 b868 	b.w	1714 <arm_core_mpu_configure_dynamic_mpu_regions>
    1644:	200001fc 	.word	0x200001fc
    1648:	150b0000 	.word	0x150b0000

0000164c <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    164c:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    164e:	4e20      	ldr	r6, [pc, #128]	; (16d0 <mpu_configure_regions+0x84>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    1650:	2500      	movs	r5, #0
    1652:	428d      	cmp	r5, r1
    1654:	da39      	bge.n	16ca <mpu_configure_regions+0x7e>
		if (regions[i].size == 0U) {
    1656:	6844      	ldr	r4, [r0, #4]
    1658:	b374      	cbz	r4, 16b8 <mpu_configure_regions+0x6c>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    165a:	b153      	cbz	r3, 1672 <mpu_configure_regions+0x26>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    165c:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    1660:	ea14 0f0c 	tst.w	r4, ip
    1664:	d12f      	bne.n	16c6 <mpu_configure_regions+0x7a>
		&&
    1666:	2c1f      	cmp	r4, #31
    1668:	d92d      	bls.n	16c6 <mpu_configure_regions+0x7a>
		((part->start & (part->size - 1U)) == 0U);
    166a:	6807      	ldr	r7, [r0, #0]
		&&
    166c:	ea1c 0f07 	tst.w	ip, r7
    1670:	d129      	bne.n	16c6 <mpu_configure_regions+0x7a>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    1672:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    1674:	6807      	ldr	r7, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    1676:	f8d0 c008 	ldr.w	ip, [r0, #8]
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
    167a:	fa5f fe82 	uxtb.w	lr, r2
	if (size <= 32U) {
    167e:	d91e      	bls.n	16be <mpu_configure_regions+0x72>
	if (size > (1UL << 31)) {
    1680:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    1684:	d81d      	bhi.n	16c2 <mpu_configure_regions+0x76>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    1686:	3c01      	subs	r4, #1
    1688:	fab4 f484 	clz	r4, r4
    168c:	f1c4 041f 	rsb	r4, r4, #31
    1690:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    1692:	f1be 0f07 	cmp.w	lr, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    1696:	ea4c 0c04 	orr.w	ip, ip, r4
    169a:	d814      	bhi.n	16c6 <mpu_configure_regions+0x7a>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    169c:	f027 041f 	bic.w	r4, r7, #31
				| MPU_RBAR_VALID_Msk | index;
    16a0:	4314      	orrs	r4, r2
    16a2:	f044 0410 	orr.w	r4, r4, #16
    16a6:	f8c6 2098 	str.w	r2, [r6, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    16aa:	f8c6 409c 	str.w	r4, [r6, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    16ae:	f04c 0401 	orr.w	r4, ip, #1
    16b2:	f8c6 40a0 	str.w	r4, [r6, #160]	; 0xa0
		if (reg_index == -EINVAL) {
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
    16b6:	3201      	adds	r2, #1
	for (i = 0; i < regions_num; i++) {
    16b8:	3501      	adds	r5, #1
    16ba:	300c      	adds	r0, #12
    16bc:	e7c9      	b.n	1652 <mpu_configure_regions+0x6>
		return REGION_32B;
    16be:	2408      	movs	r4, #8
    16c0:	e7e7      	b.n	1692 <mpu_configure_regions+0x46>
		return REGION_4G;
    16c2:	243e      	movs	r4, #62	; 0x3e
    16c4:	e7e5      	b.n	1692 <mpu_configure_regions+0x46>
			return -EINVAL;
    16c6:	f06f 0215 	mvn.w	r2, #21
	}

	return reg_index;
}
    16ca:	4610      	mov	r0, r2
    16cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    16ce:	bf00      	nop
    16d0:	e000ed00 	.word	0xe000ed00

000016d4 <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    16d4:	4b04      	ldr	r3, [pc, #16]	; (16e8 <arm_core_mpu_enable+0x14>)
    16d6:	2205      	movs	r2, #5
    16d8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    16dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    16e0:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    16e4:	4770      	bx	lr
    16e6:	bf00      	nop
    16e8:	e000ed00 	.word	0xe000ed00

000016ec <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    16ec:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    16f0:	4b02      	ldr	r3, [pc, #8]	; (16fc <arm_core_mpu_disable+0x10>)
    16f2:	2200      	movs	r2, #0
    16f4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    16f8:	4770      	bx	lr
    16fa:	bf00      	nop
    16fc:	e000ed00 	.word	0xe000ed00

00001700 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    1700:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    1702:	4c03      	ldr	r4, [pc, #12]	; (1710 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    1704:	2301      	movs	r3, #1
    1706:	7822      	ldrb	r2, [r4, #0]
    1708:	f7ff ffa0 	bl	164c <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    170c:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    170e:	bd10      	pop	{r4, pc}
    1710:	2000036c 	.word	0x2000036c

00001714 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	*dynamic_regions, uint8_t regions_num)
{
    1714:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    1716:	4a09      	ldr	r2, [pc, #36]	; (173c <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    1718:	2300      	movs	r3, #0
    171a:	7812      	ldrb	r2, [r2, #0]
    171c:	f7ff ff96 	bl	164c <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    1720:	f110 0f16 	cmn.w	r0, #22
    1724:	d002      	beq.n	172c <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
  MPU->RNR = rnr;
    1726:	4a06      	ldr	r2, [pc, #24]	; (1740 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1728:	2807      	cmp	r0, #7
    172a:	dd00      	ble.n	172e <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    172c:	bd08      	pop	{r3, pc}
    172e:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    1732:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    1736:	3001      	adds	r0, #1
    1738:	e7f6      	b.n	1728 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    173a:	bf00      	nop
    173c:	2000036c 	.word	0x2000036c
    1740:	e000ed00 	.word	0xe000ed00

00001744 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1744:	4914      	ldr	r1, [pc, #80]	; (1798 <z_arm_mpu_init+0x54>)
    1746:	6808      	ldr	r0, [r1, #0]
    1748:	2808      	cmp	r0, #8
{
    174a:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    174c:	d821      	bhi.n	1792 <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    174e:	f7ff ffcd 	bl	16ec <arm_core_mpu_disable>
    1752:	4c12      	ldr	r4, [pc, #72]	; (179c <z_arm_mpu_init+0x58>)
    1754:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1756:	2200      	movs	r2, #0
    1758:	4290      	cmp	r0, r2
    175a:	f101 010c 	add.w	r1, r1, #12
    175e:	d105      	bne.n	176c <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1760:	4b0f      	ldr	r3, [pc, #60]	; (17a0 <z_arm_mpu_init+0x5c>)
    1762:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    1764:	f7ff ffb6 	bl	16d4 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1768:	2000      	movs	r0, #0
}
    176a:	bd10      	pop	{r4, pc}
    176c:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1770:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    1774:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    1778:	4313      	orrs	r3, r2
    177a:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    177e:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1782:	f851 3c04 	ldr.w	r3, [r1, #-4]
    1786:	f043 0301 	orr.w	r3, r3, #1
    178a:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    178e:	3201      	adds	r2, #1
    1790:	e7e2      	b.n	1758 <z_arm_mpu_init+0x14>
		return -1;
    1792:	f04f 30ff 	mov.w	r0, #4294967295
    1796:	e7e8      	b.n	176a <z_arm_mpu_init+0x26>
    1798:	000049d4 	.word	0x000049d4
    179c:	e000ed00 	.word	0xe000ed00
    17a0:	2000036c 	.word	0x2000036c

000017a4 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    17a4:	4b01      	ldr	r3, [pc, #4]	; (17ac <__stdout_hook_install+0x8>)
    17a6:	6018      	str	r0, [r3, #0]
}
    17a8:	4770      	bx	lr
    17aa:	bf00      	nop
    17ac:	20000008 	.word	0x20000008

000017b0 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    17b0:	f04f 0320 	mov.w	r3, #32
    17b4:	f3ef 8211 	mrs	r2, BASEPRI
    17b8:	f383 8812 	msr	BASEPRI_MAX, r3
    17bc:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    17c0:	4906      	ldr	r1, [pc, #24]	; (17dc <nordicsemi_nrf52_init+0x2c>)
    17c2:	2301      	movs	r3, #1
    17c4:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    17c8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    17cc:	f8c1 3578 	str.w	r3, [r1, #1400]	; 0x578
	__asm__ volatile(
    17d0:	f382 8811 	msr	BASEPRI, r2
    17d4:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    17d8:	2000      	movs	r0, #0
    17da:	4770      	bx	lr
    17dc:	4001e000 	.word	0x4001e000

000017e0 <sys_arch_reboot>:
    *p_gpregret = val;
    17e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    17e4:	b2c0      	uxtb	r0, r0
    17e6:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    17ea:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    17ee:	4905      	ldr	r1, [pc, #20]	; (1804 <sys_arch_reboot+0x24>)
    17f0:	4b05      	ldr	r3, [pc, #20]	; (1808 <sys_arch_reboot+0x28>)
    17f2:	68ca      	ldr	r2, [r1, #12]
    17f4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    17f8:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    17fa:	60cb      	str	r3, [r1, #12]
    17fc:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1800:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1802:	e7fd      	b.n	1800 <sys_arch_reboot+0x20>
    1804:	e000ed00 	.word	0xe000ed00
    1808:	05fa0004 	.word	0x05fa0004

0000180c <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    180c:	b120      	cbz	r0, 1818 <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    180e:	4b03      	ldr	r3, [pc, #12]	; (181c <arch_busy_wait+0x10>)
    1810:	0180      	lsls	r0, r0, #6
    1812:	f043 0301 	orr.w	r3, r3, #1
    1816:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    1818:	4770      	bx	lr
    181a:	bf00      	nop
    181c:	000049c0 	.word	0x000049c0

00001820 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1820:	4b08      	ldr	r3, [pc, #32]	; (1844 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1822:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    1824:	1ac3      	subs	r3, r0, r3
{
    1826:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1828:	4907      	ldr	r1, [pc, #28]	; (1848 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    182a:	109b      	asrs	r3, r3, #2
{
    182c:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    182e:	4359      	muls	r1, r3
    1830:	4806      	ldr	r0, [pc, #24]	; (184c <onoff_stop+0x2c>)
    1832:	2240      	movs	r2, #64	; 0x40
    1834:	f002 fc8b 	bl	414e <stop>
	notify(mgr, res);
    1838:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    183a:	4601      	mov	r1, r0
	notify(mgr, res);
    183c:	4620      	mov	r0, r4
}
    183e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    1842:	4718      	bx	r3
    1844:	2000021c 	.word	0x2000021c
    1848:	b6db6db7 	.word	0xb6db6db7
    184c:	000047c8 	.word	0x000047c8

00001850 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1850:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    1852:	4c0c      	ldr	r4, [pc, #48]	; (1884 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1854:	4a0c      	ldr	r2, [pc, #48]	; (1888 <onoff_start+0x38>)
    1856:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    1858:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    185a:	9300      	str	r3, [sp, #0]
{
    185c:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    185e:	460b      	mov	r3, r1
    1860:	490a      	ldr	r1, [pc, #40]	; (188c <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    1862:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1864:	4361      	muls	r1, r4
{
    1866:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1868:	4809      	ldr	r0, [pc, #36]	; (1890 <onoff_start+0x40>)
    186a:	f002 fc9d 	bl	41a8 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    186e:	1e01      	subs	r1, r0, #0
    1870:	da05      	bge.n	187e <onoff_start+0x2e>
		notify(mgr, err);
    1872:	4630      	mov	r0, r6
    1874:	462b      	mov	r3, r5
	}
}
    1876:	b002      	add	sp, #8
    1878:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    187c:	4718      	bx	r3
}
    187e:	b002      	add	sp, #8
    1880:	bd70      	pop	{r4, r5, r6, pc}
    1882:	bf00      	nop
    1884:	2000021c 	.word	0x2000021c
    1888:	00004215 	.word	0x00004215
    188c:	b6db6db7 	.word	0xb6db6db7
    1890:	000047c8 	.word	0x000047c8

00001894 <generic_hfclk_stop>:
{
    1894:	b510      	push	{r4, lr}
	__asm__ volatile(
    1896:	f04f 0320 	mov.w	r3, #32
    189a:	f3ef 8411 	mrs	r4, BASEPRI
    189e:	f383 8812 	msr	BASEPRI_MAX, r3
    18a2:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
    18a6:	4a07      	ldr	r2, [pc, #28]	; (18c4 <generic_hfclk_stop+0x30>)
    18a8:	6813      	ldr	r3, [r2, #0]
    18aa:	f023 0102 	bic.w	r1, r3, #2
	if (!(hfclk_users & HF_USER_BT)) {
    18ae:	07db      	lsls	r3, r3, #31
	hfclk_users &= ~HF_USER_GENERIC;
    18b0:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
    18b2:	d402      	bmi.n	18ba <generic_hfclk_stop+0x26>
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    18b4:	2001      	movs	r0, #1
    18b6:	f002 fe46 	bl	4546 <nrfx_clock_stop>
	__asm__ volatile(
    18ba:	f384 8811 	msr	BASEPRI, r4
    18be:	f3bf 8f6f 	isb	sy
}
    18c2:	bd10      	pop	{r4, pc}
    18c4:	2000026c 	.word	0x2000026c

000018c8 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    18c8:	2200      	movs	r2, #0
{
    18ca:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    18cc:	2101      	movs	r1, #1
{
    18ce:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    18d0:	4610      	mov	r0, r2
    18d2:	f7ff fbbd 	bl	1050 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    18d6:	480f      	ldr	r0, [pc, #60]	; (1914 <clk_init+0x4c>)
    18d8:	f001 f820 	bl	291c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    18dc:	4b0e      	ldr	r3, [pc, #56]	; (1918 <clk_init+0x50>)
    18de:	4298      	cmp	r0, r3
    18e0:	d115      	bne.n	190e <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    18e2:	f002 fe23 	bl	452c <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    18e6:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    18e8:	490c      	ldr	r1, [pc, #48]	; (191c <clk_init+0x54>)
    18ea:	4630      	mov	r0, r6
    18ec:	f002 fad8 	bl	3ea0 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    18f0:	2800      	cmp	r0, #0
    18f2:	db0b      	blt.n	190c <clk_init+0x44>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    18f4:	2501      	movs	r5, #1
    18f6:	6435      	str	r5, [r6, #64]	; 0x40
	struct nrf_clock_control_data *data = dev->data;
    18f8:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    18fa:	4908      	ldr	r1, [pc, #32]	; (191c <clk_init+0x54>)
    18fc:	f104 001c 	add.w	r0, r4, #28
    1900:	f002 face 	bl	3ea0 <onoff_manager_init>
		if (err < 0) {
    1904:	2800      	cmp	r0, #0
    1906:	db01      	blt.n	190c <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1908:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    190a:	2000      	movs	r0, #0
}
    190c:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    190e:	f06f 0004 	mvn.w	r0, #4
    1912:	e7fb      	b.n	190c <clk_init+0x44>
    1914:	00001955 	.word	0x00001955
    1918:	0bad0000 	.word	0x0bad0000
    191c:	000049f4 	.word	0x000049f4

00001920 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    1920:	b570      	push	{r4, r5, r6, lr}
    1922:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    1924:	230c      	movs	r3, #12
    1926:	4809      	ldr	r0, [pc, #36]	; (194c <clkstarted_handle.constprop.0+0x2c>)
    1928:	434b      	muls	r3, r1
    192a:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    192c:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    1930:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    1932:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    1934:	4418      	add	r0, r3
	sub_data->cb = NULL;
    1936:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    1938:	f002 fbf6 	bl	4128 <set_on_state>
	if (callback) {
    193c:	b12d      	cbz	r5, 194a <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    193e:	4632      	mov	r2, r6
    1940:	462b      	mov	r3, r5
    1942:	4803      	ldr	r0, [pc, #12]	; (1950 <clkstarted_handle.constprop.0+0x30>)
}
    1944:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    1948:	4718      	bx	r3
}
    194a:	bd70      	pop	{r4, r5, r6, pc}
    194c:	2000021c 	.word	0x2000021c
    1950:	000047c8 	.word	0x000047c8

00001954 <clock_event_handler>:
	switch (event) {
    1954:	b110      	cbz	r0, 195c <clock_event_handler+0x8>
    1956:	2801      	cmp	r0, #1
    1958:	d004      	beq.n	1964 <clock_event_handler+0x10>
    195a:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    195c:	4b03      	ldr	r3, [pc, #12]	; (196c <clock_event_handler+0x18>)
    195e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    1960:	075b      	lsls	r3, r3, #29
    1962:	d101      	bne.n	1968 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1964:	f7ff bfdc 	b.w	1920 <clkstarted_handle.constprop.0>
}
    1968:	4770      	bx	lr
    196a:	bf00      	nop
    196c:	2000021c 	.word	0x2000021c

00001970 <generic_hfclk_start>:
{
    1970:	b508      	push	{r3, lr}
	__asm__ volatile(
    1972:	f04f 0320 	mov.w	r3, #32
    1976:	f3ef 8111 	mrs	r1, BASEPRI
    197a:	f383 8812 	msr	BASEPRI_MAX, r3
    197e:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1982:	4a12      	ldr	r2, [pc, #72]	; (19cc <generic_hfclk_start+0x5c>)
    1984:	6813      	ldr	r3, [r2, #0]
    1986:	f043 0002 	orr.w	r0, r3, #2
    198a:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    198c:	07da      	lsls	r2, r3, #31
    198e:	d408      	bmi.n	19a2 <generic_hfclk_start+0x32>
	__asm__ volatile(
    1990:	f381 8811 	msr	BASEPRI, r1
    1994:	f3bf 8f6f 	isb	sy
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    1998:	2001      	movs	r0, #1
}
    199a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    199e:	f000 bfcd 	b.w	293c <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    19a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    19a6:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    19aa:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    19ae:	07d3      	lsls	r3, r2, #31
    19b0:	d5ee      	bpl.n	1990 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    19b2:	4807      	ldr	r0, [pc, #28]	; (19d0 <generic_hfclk_start+0x60>)
    19b4:	f002 fbb8 	bl	4128 <set_on_state>
    19b8:	f381 8811 	msr	BASEPRI, r1
    19bc:	f3bf 8f6f 	isb	sy
		clkstarted_handle(CLOCK_DEVICE,
    19c0:	2000      	movs	r0, #0
}
    19c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    19c6:	f7ff bfab 	b.w	1920 <clkstarted_handle.constprop.0>
    19ca:	bf00      	nop
    19cc:	2000026c 	.word	0x2000026c
    19d0:	2000025c 	.word	0x2000025c

000019d4 <api_blocking_start>:
{
    19d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    19d6:	2200      	movs	r2, #0
    19d8:	2301      	movs	r3, #1
    19da:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    19de:	4a09      	ldr	r2, [pc, #36]	; (1a04 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    19e0:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    19e4:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    19e6:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    19ea:	f002 fc0c 	bl	4206 <api_start>
	if (err < 0) {
    19ee:	2800      	cmp	r0, #0
    19f0:	db05      	blt.n	19fe <api_blocking_start+0x2a>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    19f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    19f6:	2300      	movs	r3, #0
    19f8:	4668      	mov	r0, sp
    19fa:	f001 fd4d 	bl	3498 <z_impl_k_sem_take>
}
    19fe:	b005      	add	sp, #20
    1a00:	f85d fb04 	ldr.w	pc, [sp], #4
    1a04:	0000422d 	.word	0x0000422d

00001a08 <lfclk_start>:
{
    1a08:	b510      	push	{r4, lr}
	if (!once) {
    1a0a:	4c07      	ldr	r4, [pc, #28]	; (1a28 <lfclk_start+0x20>)
    1a0c:	7823      	ldrb	r3, [r4, #0]
    1a0e:	b92b      	cbnz	r3, 1a1c <lfclk_start+0x14>
	z_impl_k_busy_wait(usec_to_wait);
    1a10:	f44f 70a5 	mov.w	r0, #330	; 0x14a
    1a14:	f002 feb2 	bl	477c <z_impl_k_busy_wait>
		once = true;
    1a18:	2301      	movs	r3, #1
    1a1a:	7023      	strb	r3, [r4, #0]
}
    1a1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    1a20:	2000      	movs	r0, #0
    1a22:	f000 bf8b 	b.w	293c <nrfx_clock_start>
    1a26:	bf00      	nop
    1a28:	2000036d 	.word	0x2000036d

00001a2c <z_nrf_clock_control_lf_on>:
{
    1a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1a30:	4938      	ldr	r1, [pc, #224]	; (1b14 <z_nrf_clock_control_lf_on+0xe8>)
    1a32:	f3bf 8f5b 	dmb	ish
    1a36:	4607      	mov	r7, r0
    1a38:	2201      	movs	r2, #1
    1a3a:	e851 3f00 	ldrex	r3, [r1]
    1a3e:	e841 2000 	strex	r0, r2, [r1]
    1a42:	2800      	cmp	r0, #0
    1a44:	d1f9      	bne.n	1a3a <z_nrf_clock_control_lf_on+0xe>
    1a46:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    1a4a:	b933      	cbnz	r3, 1a5a <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1a4c:	4932      	ldr	r1, [pc, #200]	; (1b18 <z_nrf_clock_control_lf_on+0xec>)
		err = onoff_request(mgr, &cli);
    1a4e:	4833      	ldr	r0, [pc, #204]	; (1b1c <z_nrf_clock_control_lf_on+0xf0>)
    1a50:	604b      	str	r3, [r1, #4]
    1a52:	60cb      	str	r3, [r1, #12]
    1a54:	608a      	str	r2, [r1, #8]
    1a56:	f002 fa36 	bl	3ec6 <onoff_request>
	switch (start_mode) {
    1a5a:	1e7b      	subs	r3, r7, #1
    1a5c:	2b01      	cmp	r3, #1
    1a5e:	d82b      	bhi.n	1ab8 <z_nrf_clock_control_lf_on+0x8c>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1a60:	2f01      	cmp	r7, #1
    1a62:	d107      	bne.n	1a74 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1a64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1a68:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1a6c:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1a70:	2b01      	cmp	r3, #1
    1a72:	d021      	beq.n	1ab8 <z_nrf_clock_control_lf_on+0x8c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1a74:	f002 fda9 	bl	45ca <k_is_in_isr>
    1a78:	4605      	mov	r5, r0
    1a7a:	b9f8      	cbnz	r0, 1abc <z_nrf_clock_control_lf_on+0x90>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    1a7c:	4b28      	ldr	r3, [pc, #160]	; (1b20 <z_nrf_clock_control_lf_on+0xf4>)
    1a7e:	781b      	ldrb	r3, [r3, #0]
    1a80:	b1e3      	cbz	r3, 1abc <z_nrf_clock_control_lf_on+0x90>
    p_reg->INTENCLR = mask;
    1a82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1a86:	2202      	movs	r2, #2
    1a88:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    1a8c:	4606      	mov	r6, r0
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a8e:	f8df 8094 	ldr.w	r8, [pc, #148]	; 1b24 <z_nrf_clock_control_lf_on+0xf8>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1a92:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    1a96:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1a9a:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
    1a9e:	03d2      	lsls	r2, r2, #15
    1aa0:	d516      	bpl.n	1ad0 <z_nrf_clock_control_lf_on+0xa4>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1aa2:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1aa6:	2b01      	cmp	r3, #1
    1aa8:	d001      	beq.n	1aae <z_nrf_clock_control_lf_on+0x82>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1aaa:	2f01      	cmp	r7, #1
    1aac:	d110      	bne.n	1ad0 <z_nrf_clock_control_lf_on+0xa4>
	if (isr_mode) {
    1aae:	b35d      	cbz	r5, 1b08 <z_nrf_clock_control_lf_on+0xdc>
    1ab0:	f386 8811 	msr	BASEPRI, r6
    1ab4:	f3bf 8f6f 	isb	sy
}
    1ab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
    1abc:	f04f 0320 	mov.w	r3, #32
    1ac0:	f3ef 8611 	mrs	r6, BASEPRI
    1ac4:	f383 8812 	msr	BASEPRI_MAX, r3
    1ac8:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1acc:	2501      	movs	r5, #1
    1ace:	e7de      	b.n	1a8e <z_nrf_clock_control_lf_on+0x62>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1ad0:	b1ad      	cbz	r5, 1afe <z_nrf_clock_control_lf_on+0xd2>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1ad2:	4630      	mov	r0, r6
    1ad4:	f7ff fa94 	bl	1000 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1ad8:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1adc:	2b00      	cmp	r3, #0
    1ade:	d1da      	bne.n	1a96 <z_nrf_clock_control_lf_on+0x6a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1ae0:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1ae4:	2a00      	cmp	r2, #0
    1ae6:	d0d6      	beq.n	1a96 <z_nrf_clock_control_lf_on+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1ae8:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1aec:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1af0:	2301      	movs	r3, #1
    1af2:	f8c4 3518 	str.w	r3, [r4, #1304]	; 0x518
    1af6:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1afa:	60a3      	str	r3, [r4, #8]
}
    1afc:	e7cb      	b.n	1a96 <z_nrf_clock_control_lf_on+0x6a>
	return z_impl_k_sleep(timeout);
    1afe:	2100      	movs	r1, #0
    1b00:	2021      	movs	r0, #33	; 0x21
    1b02:	f001 ff6d 	bl	39e0 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1b06:	e7e7      	b.n	1ad8 <z_nrf_clock_control_lf_on+0xac>
    p_reg->INTENSET = mask;
    1b08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1b0c:	2202      	movs	r2, #2
    1b0e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1b12:	e7d1      	b.n	1ab8 <z_nrf_clock_control_lf_on+0x8c>
    1b14:	20000218 	.word	0x20000218
    1b18:	20000208 	.word	0x20000208
    1b1c:	20000238 	.word	0x20000238
    1b20:	20000780 	.word	0x20000780
    1b24:	e000e100 	.word	0xe000e100

00001b28 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(void)
{
    1b28:	b508      	push	{r3, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    1b2a:	4807      	ldr	r0, [pc, #28]	; (1b48 <uart_console_init+0x20>)
    1b2c:	f002 fd23 	bl	4576 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    1b30:	b138      	cbz	r0, 1b42 <uart_console_init+0x1a>
	__stdout_hook_install(console_out);
    1b32:	4806      	ldr	r0, [pc, #24]	; (1b4c <uart_console_init+0x24>)
    1b34:	f7ff fe36 	bl	17a4 <__stdout_hook_install>
	__printk_hook_install(console_out);
    1b38:	4804      	ldr	r0, [pc, #16]	; (1b4c <uart_console_init+0x24>)
    1b3a:	f7fe fc3f 	bl	3bc <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    1b3e:	2000      	movs	r0, #0
}
    1b40:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1b42:	f06f 0012 	mvn.w	r0, #18
    1b46:	e7fb      	b.n	1b40 <uart_console_init+0x18>
    1b48:	000047f8 	.word	0x000047f8
    1b4c:	00001b51 	.word	0x00001b51

00001b50 <console_out>:
	if ('\n' == c) {
    1b50:	280a      	cmp	r0, #10
{
    1b52:	b538      	push	{r3, r4, r5, lr}
    1b54:	4d07      	ldr	r5, [pc, #28]	; (1b74 <console_out+0x24>)
    1b56:	4604      	mov	r4, r0
	if ('\n' == c) {
    1b58:	d104      	bne.n	1b64 <console_out+0x14>
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1b5a:	68ab      	ldr	r3, [r5, #8]
    1b5c:	210d      	movs	r1, #13
    1b5e:	685b      	ldr	r3, [r3, #4]
    1b60:	4628      	mov	r0, r5
    1b62:	4798      	blx	r3
    1b64:	68ab      	ldr	r3, [r5, #8]
    1b66:	4803      	ldr	r0, [pc, #12]	; (1b74 <console_out+0x24>)
    1b68:	685b      	ldr	r3, [r3, #4]
    1b6a:	b2e1      	uxtb	r1, r4
    1b6c:	4798      	blx	r3
}
    1b6e:	4620      	mov	r0, r4
    1b70:	bd38      	pop	{r3, r4, r5, pc}
    1b72:	bf00      	nop
    1b74:	000047f8 	.word	0x000047f8

00001b78 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    1b78:	b530      	push	{r4, r5, lr}
	return port->config;
    1b7a:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1b7c:	7b05      	ldrb	r5, [r0, #12]
    1b7e:	f001 041f 	and.w	r4, r1, #31
	nrfx_err_t err;
	uint8_t ch;

	if (mode == GPIO_INT_MODE_DISABLED) {
    1b82:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
    1b86:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1b88:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    1b8c:	d105      	bne.n	1b9a <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    1b8e:	4620      	mov	r0, r4
    1b90:	f001 f998 	bl	2ec4 <nrfx_gpiote_trigger_disable>

		return 0;
    1b94:	2000      	movs	r0, #0
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
}
    1b96:	b005      	add	sp, #20
    1b98:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b9a:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
    1b9c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1ba0:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    1ba4:	d114      	bne.n	1bd0 <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    1ba6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1baa:	bf0c      	ite	eq
    1bac:	2304      	moveq	r3, #4
    1bae:	2305      	movne	r3, #5
    1bb0:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1bb4:	2300      	movs	r3, #0
    1bb6:	4619      	mov	r1, r3
    1bb8:	aa02      	add	r2, sp, #8
    1bba:	4620      	mov	r0, r4
    1bbc:	f000 ffb8 	bl	2b30 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1bc0:	4b1d      	ldr	r3, [pc, #116]	; (1c38 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    1bc2:	4298      	cmp	r0, r3
    1bc4:	d135      	bne.n	1c32 <gpio_nrfx_pin_interrupt_configure+0xba>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1bc6:	2101      	movs	r1, #1
    1bc8:	4620      	mov	r0, r4
    1bca:	f001 f937 	bl	2e3c <nrfx_gpiote_trigger_enable>
	return 0;
    1bce:	e7e1      	b.n	1b94 <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1bd0:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    1bd4:	d022      	beq.n	1c1c <gpio_nrfx_pin_interrupt_configure+0xa4>
    1bd6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    1bda:	bf14      	ite	ne
    1bdc:	2301      	movne	r3, #1
    1bde:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1be0:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1be4:	6883      	ldr	r3, [r0, #8]
    1be6:	40cb      	lsrs	r3, r1
    1be8:	07d9      	lsls	r1, r3, #31
    1bea:	d4e3      	bmi.n	1bb4 <gpio_nrfx_pin_interrupt_configure+0x3c>
    1bec:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    1bf0:	d1e0      	bne.n	1bb4 <gpio_nrfx_pin_interrupt_configure+0x3c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    1bf2:	f004 031f 	and.w	r3, r4, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1bf6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    1bfa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    1bfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1c02:	07db      	lsls	r3, r3, #31
    1c04:	d4d6      	bmi.n	1bb4 <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1c06:	f10d 0507 	add.w	r5, sp, #7
    1c0a:	4629      	mov	r1, r5
    1c0c:	4620      	mov	r0, r4
    1c0e:	f001 f8c1 	bl	2d94 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1c12:	4b0a      	ldr	r3, [pc, #40]	; (1c3c <gpio_nrfx_pin_interrupt_configure+0xc4>)
    1c14:	4298      	cmp	r0, r3
    1c16:	d003      	beq.n	1c20 <gpio_nrfx_pin_interrupt_configure+0xa8>
		trigger_config.p_in_channel = &ch;
    1c18:	9503      	str	r5, [sp, #12]
    1c1a:	e7cb      	b.n	1bb4 <gpio_nrfx_pin_interrupt_configure+0x3c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1c1c:	2303      	movs	r3, #3
    1c1e:	e7df      	b.n	1be0 <gpio_nrfx_pin_interrupt_configure+0x68>
			err = nrfx_gpiote_channel_alloc(&ch);
    1c20:	4628      	mov	r0, r5
    1c22:	f001 f905 	bl	2e30 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1c26:	4b04      	ldr	r3, [pc, #16]	; (1c38 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    1c28:	4298      	cmp	r0, r3
    1c2a:	d0f5      	beq.n	1c18 <gpio_nrfx_pin_interrupt_configure+0xa0>
				return -ENOMEM;
    1c2c:	f06f 000b 	mvn.w	r0, #11
    1c30:	e7b1      	b.n	1b96 <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
    1c32:	f06f 0015 	mvn.w	r0, #21
    1c36:	e7ae      	b.n	1b96 <gpio_nrfx_pin_interrupt_configure+0x1e>
    1c38:	0bad0000 	.word	0x0bad0000
    1c3c:	0bad0004 	.word	0x0bad0004

00001c40 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    1c40:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    1c42:	f001 f8e5 	bl	2e10 <nrfx_gpiote_is_init>
    1c46:	4604      	mov	r4, r0
    1c48:	b968      	cbnz	r0, 1c66 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    1c4a:	f001 f8b9 	bl	2dc0 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    1c4e:	4b08      	ldr	r3, [pc, #32]	; (1c70 <gpio_nrfx_init+0x30>)
    1c50:	4298      	cmp	r0, r3
    1c52:	d10a      	bne.n	1c6a <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    1c54:	4807      	ldr	r0, [pc, #28]	; (1c74 <gpio_nrfx_init+0x34>)
    1c56:	4621      	mov	r1, r4
    1c58:	f001 f896 	bl	2d88 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1c5c:	4622      	mov	r2, r4
    1c5e:	2105      	movs	r1, #5
    1c60:	2006      	movs	r0, #6
    1c62:	f7ff f9f5 	bl	1050 <z_arm_irq_priority_set>
		return 0;
    1c66:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    1c68:	bd10      	pop	{r4, pc}
		return -EIO;
    1c6a:	f06f 0004 	mvn.w	r0, #4
    1c6e:	e7fb      	b.n	1c68 <gpio_nrfx_init+0x28>
    1c70:	0bad0000 	.word	0x0bad0000
    1c74:	00001c79 	.word	0x00001c79

00001c78 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1c78:	0943      	lsrs	r3, r0, #5
{
    1c7a:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1c7c:	d107      	bne.n	1c8e <nrfx_gpio_handler+0x16>
	return list->head;
    1c7e:	4b0b      	ldr	r3, [pc, #44]	; (1cac <nrfx_gpio_handler+0x34>)
    1c80:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1c82:	b121      	cbz	r1, 1c8e <nrfx_gpio_handler+0x16>
	gpio_fire_callbacks(list, port, BIT(pin));
    1c84:	2501      	movs	r5, #1
	return node->next;
    1c86:	680c      	ldr	r4, [r1, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    1c88:	4e09      	ldr	r6, [pc, #36]	; (1cb0 <nrfx_gpio_handler+0x38>)
    1c8a:	4085      	lsls	r5, r0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1c8c:	b901      	cbnz	r1, 1c90 <nrfx_gpio_handler+0x18>
}
    1c8e:	bd70      	pop	{r4, r5, r6, pc}
		if (cb->pin_mask & pins) {
    1c90:	688a      	ldr	r2, [r1, #8]
    1c92:	402a      	ands	r2, r5
    1c94:	d002      	beq.n	1c9c <nrfx_gpio_handler+0x24>
			cb->handler(port, cb, cb->pin_mask & pins);
    1c96:	684b      	ldr	r3, [r1, #4]
    1c98:	4630      	mov	r0, r6
    1c9a:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1c9c:	b11c      	cbz	r4, 1ca6 <nrfx_gpio_handler+0x2e>
    1c9e:	6823      	ldr	r3, [r4, #0]
    1ca0:	4621      	mov	r1, r4
    1ca2:	461c      	mov	r4, r3
    1ca4:	e7f2      	b.n	1c8c <nrfx_gpio_handler+0x14>
    1ca6:	4623      	mov	r3, r4
    1ca8:	e7fa      	b.n	1ca0 <nrfx_gpio_handler+0x28>
    1caa:	bf00      	nop
    1cac:	20000270 	.word	0x20000270
    1cb0:	000047e0 	.word	0x000047e0

00001cb4 <gpio_nrfx_pin_configure>:
{
    1cb4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
    1cb8:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1cba:	7b3b      	ldrb	r3, [r7, #12]
    1cbc:	f001 051f 	and.w	r5, r1, #31
    1cc0:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
    1cc4:	460e      	mov	r6, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1cc6:	4628      	mov	r0, r5
    1cc8:	f10d 0103 	add.w	r1, sp, #3
{
    1ccc:	4614      	mov	r4, r2
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1cce:	f001 f861 	bl	2d94 <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    1cd2:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1cd6:	4680      	mov	r8, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    1cd8:	d10b      	bne.n	1cf2 <gpio_nrfx_pin_configure+0x3e>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    1cda:	4628      	mov	r0, r5
    1cdc:	f001 f91a 	bl	2f14 <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    1ce0:	4b3d      	ldr	r3, [pc, #244]	; (1dd8 <gpio_nrfx_pin_configure+0x124>)
    1ce2:	4598      	cmp	r8, r3
    1ce4:	d103      	bne.n	1cee <gpio_nrfx_pin_configure+0x3a>
			err = nrfx_gpiote_channel_free(ch);
    1ce6:	f89d 0003 	ldrb.w	r0, [sp, #3]
    1cea:	f001 f89b 	bl	2e24 <nrfx_gpiote_channel_free>
		return 0;
    1cee:	2000      	movs	r0, #0
    1cf0:	e00c      	b.n	1d0c <gpio_nrfx_pin_configure+0x58>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1cf2:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1cf4:	4619      	mov	r1, r3
    1cf6:	aa02      	add	r2, sp, #8
    1cf8:	4628      	mov	r0, r5
	nrfx_gpiote_trigger_config_t trigger_config = {
    1cfa:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1cfe:	f000 ff17 	bl	2b30 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1d02:	4b35      	ldr	r3, [pc, #212]	; (1dd8 <gpio_nrfx_pin_configure+0x124>)
    1d04:	4298      	cmp	r0, r3
    1d06:	d004      	beq.n	1d12 <gpio_nrfx_pin_configure+0x5e>
		return NRF_GPIO_PIN_PULLUP;
    1d08:	f06f 0015 	mvn.w	r0, #21
}
    1d0c:	b004      	add	sp, #16
    1d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
    1d12:	4580      	cmp	r8, r0
    1d14:	d103      	bne.n	1d1e <gpio_nrfx_pin_configure+0x6a>
		err = nrfx_gpiote_channel_free(ch);
    1d16:	f89d 0003 	ldrb.w	r0, [sp, #3]
    1d1a:	f001 f883 	bl	2e24 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    1d1e:	03a3      	lsls	r3, r4, #14
    1d20:	d54b      	bpl.n	1dba <gpio_nrfx_pin_configure+0x106>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1d22:	f240 3306 	movw	r3, #774	; 0x306
    1d26:	4023      	ands	r3, r4
    1d28:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
    1d2c:	d019      	beq.n	1d62 <gpio_nrfx_pin_configure+0xae>
    1d2e:	d80c      	bhi.n	1d4a <gpio_nrfx_pin_configure+0x96>
    1d30:	2b06      	cmp	r3, #6
    1d32:	d017      	beq.n	1d64 <gpio_nrfx_pin_configure+0xb0>
    1d34:	d804      	bhi.n	1d40 <gpio_nrfx_pin_configure+0x8c>
    1d36:	b1ab      	cbz	r3, 1d64 <gpio_nrfx_pin_configure+0xb0>
    1d38:	2b02      	cmp	r3, #2
    1d3a:	d1e5      	bne.n	1d08 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0S1;
    1d3c:	2304      	movs	r3, #4
    1d3e:	e011      	b.n	1d64 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1d40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    1d44:	d1e0      	bne.n	1d08 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_H0S1;
    1d46:	2301      	movs	r3, #1
    1d48:	e00c      	b.n	1d64 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1d4a:	f240 2202 	movw	r2, #514	; 0x202
    1d4e:	4293      	cmp	r3, r2
    1d50:	d027      	beq.n	1da2 <gpio_nrfx_pin_configure+0xee>
    1d52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    1d56:	d026      	beq.n	1da6 <gpio_nrfx_pin_configure+0xf2>
    1d58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    1d5c:	d1d4      	bne.n	1d08 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_S0H1;
    1d5e:	2302      	movs	r3, #2
    1d60:	e000      	b.n	1d64 <gpio_nrfx_pin_configure+0xb0>
		*drive = NRF_GPIO_PIN_H0D1;
    1d62:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
    1d64:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    1d68:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    1d6c:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    1d70:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    1d72:	f88d 3005 	strb.w	r3, [sp, #5]
	} else if (flags & GPIO_PULL_DOWN) {
    1d76:	bf54      	ite	pl
    1d78:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    1d7c:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1d7e:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    1d80:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1d84:	d511      	bpl.n	1daa <gpio_nrfx_pin_configure+0xf6>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    1d86:	687a      	ldr	r2, [r7, #4]
    1d88:	2301      	movs	r3, #1
    1d8a:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    1d8c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    1d90:	2200      	movs	r2, #0
    1d92:	a901      	add	r1, sp, #4
    1d94:	4628      	mov	r0, r5
    1d96:	f000 ff79 	bl	2c8c <nrfx_gpiote_output_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1d9a:	4b0f      	ldr	r3, [pc, #60]	; (1dd8 <gpio_nrfx_pin_configure+0x124>)
    1d9c:	4298      	cmp	r0, r3
    1d9e:	d0a6      	beq.n	1cee <gpio_nrfx_pin_configure+0x3a>
    1da0:	e7b2      	b.n	1d08 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0H1;
    1da2:	2305      	movs	r3, #5
    1da4:	e7de      	b.n	1d64 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    1da6:	2303      	movs	r3, #3
    1da8:	e7dc      	b.n	1d64 <gpio_nrfx_pin_configure+0xb0>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    1daa:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    1dac:	bf41      	itttt	mi
    1dae:	2301      	movmi	r3, #1
    1db0:	687a      	ldrmi	r2, [r7, #4]
    1db2:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    1db4:	f8c2 350c 	strmi.w	r3, [r2, #1292]	; 0x50c
}
    1db8:	e7ea      	b.n	1d90 <gpio_nrfx_pin_configure+0xdc>
	if (flags & GPIO_PULL_UP) {
    1dba:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1dbc:	f04f 0300 	mov.w	r3, #0
	} else if (flags & GPIO_PULL_DOWN) {
    1dc0:	bf54      	ite	pl
    1dc2:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    1dc6:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1dc8:	461a      	mov	r2, r3
    1dca:	a901      	add	r1, sp, #4
    1dcc:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    1dce:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1dd2:	f000 fead 	bl	2b30 <nrfx_gpiote_input_configure>
    1dd6:	e7e0      	b.n	1d9a <gpio_nrfx_pin_configure+0xe6>
    1dd8:	0bad0000 	.word	0x0bad0000

00001ddc <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    1ddc:	b570      	push	{r4, r5, r6, lr}
		break;
	default:
		return -ENOTSUP;
	}
#else
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
    1dde:	794b      	ldrb	r3, [r1, #5]
    1de0:	2b01      	cmp	r3, #1
    1de2:	d120      	bne.n	1e26 <uarte_nrfx_configure+0x4a>
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    1de4:	798b      	ldrb	r3, [r1, #6]
    1de6:	2b03      	cmp	r3, #3
    1de8:	d11d      	bne.n	1e26 <uarte_nrfx_configure+0x4a>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    1dea:	79cd      	ldrb	r5, [r1, #7]
    1dec:	b10d      	cbz	r5, 1df2 <uarte_nrfx_configure+0x16>
    1dee:	2d01      	cmp	r5, #1
    1df0:	d119      	bne.n	1e26 <uarte_nrfx_configure+0x4a>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    1df2:	790a      	ldrb	r2, [r1, #4]
    1df4:	b112      	cbz	r2, 1dfc <uarte_nrfx_configure+0x20>
    1df6:	2a02      	cmp	r2, #2
    1df8:	d115      	bne.n	1e26 <uarte_nrfx_configure+0x4a>
    1dfa:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    1dfc:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    1dfe:	6844      	ldr	r4, [r0, #4]
	switch (baudrate) {
    1e00:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    1e04:	6826      	ldr	r6, [r4, #0]
	switch (baudrate) {
    1e06:	d064      	beq.n	1ed2 <uarte_nrfx_configure+0xf6>
    1e08:	d82b      	bhi.n	1e62 <uarte_nrfx_configure+0x86>
    1e0a:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    1e0e:	d063      	beq.n	1ed8 <uarte_nrfx_configure+0xfc>
    1e10:	d814      	bhi.n	1e3c <uarte_nrfx_configure+0x60>
    1e12:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    1e16:	d061      	beq.n	1edc <uarte_nrfx_configure+0x100>
    1e18:	d808      	bhi.n	1e2c <uarte_nrfx_configure+0x50>
    1e1a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    1e1e:	d060      	beq.n	1ee2 <uarte_nrfx_configure+0x106>
    1e20:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    1e24:	d060      	beq.n	1ee8 <uarte_nrfx_configure+0x10c>
    1e26:	f06f 0085 	mvn.w	r0, #133	; 0x85
    1e2a:	e051      	b.n	1ed0 <uarte_nrfx_configure+0xf4>
    1e2c:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    1e30:	d05d      	beq.n	1eee <uarte_nrfx_configure+0x112>
    1e32:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    1e36:	d1f6      	bne.n	1e26 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    1e38:	4b37      	ldr	r3, [pc, #220]	; (1f18 <uarte_nrfx_configure+0x13c>)
    1e3a:	e03c      	b.n	1eb6 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    1e3c:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    1e40:	d058      	beq.n	1ef4 <uarte_nrfx_configure+0x118>
    1e42:	d807      	bhi.n	1e54 <uarte_nrfx_configure+0x78>
    1e44:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    1e48:	d056      	beq.n	1ef8 <uarte_nrfx_configure+0x11c>
    1e4a:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    1e4e:	d1ea      	bne.n	1e26 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    1e50:	4b32      	ldr	r3, [pc, #200]	; (1f1c <uarte_nrfx_configure+0x140>)
    1e52:	e030      	b.n	1eb6 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    1e54:	f647 2412 	movw	r4, #31250	; 0x7a12
    1e58:	42a3      	cmp	r3, r4
    1e5a:	d1e4      	bne.n	1e26 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    1e5c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    1e60:	e029      	b.n	1eb6 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    1e62:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    1e66:	d049      	beq.n	1efc <uarte_nrfx_configure+0x120>
    1e68:	d813      	bhi.n	1e92 <uarte_nrfx_configure+0xb6>
    1e6a:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    1e6e:	d048      	beq.n	1f02 <uarte_nrfx_configure+0x126>
    1e70:	d809      	bhi.n	1e86 <uarte_nrfx_configure+0xaa>
    1e72:	f64d 24c0 	movw	r4, #56000	; 0xdac0
    1e76:	42a3      	cmp	r3, r4
    1e78:	d045      	beq.n	1f06 <uarte_nrfx_configure+0x12a>
    1e7a:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    1e7e:	d1d2      	bne.n	1e26 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    1e80:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    1e84:	e017      	b.n	1eb6 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    1e86:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    1e8a:	d1cc      	bne.n	1e26 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    1e8c:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    1e90:	e011      	b.n	1eb6 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    1e92:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    1e96:	d039      	beq.n	1f0c <uarte_nrfx_configure+0x130>
    1e98:	d808      	bhi.n	1eac <uarte_nrfx_configure+0xd0>
    1e9a:	4c21      	ldr	r4, [pc, #132]	; (1f20 <uarte_nrfx_configure+0x144>)
    1e9c:	42a3      	cmp	r3, r4
    1e9e:	d038      	beq.n	1f12 <uarte_nrfx_configure+0x136>
    1ea0:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    1ea4:	d1bf      	bne.n	1e26 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    1ea6:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    1eaa:	e004      	b.n	1eb6 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    1eac:	4c1d      	ldr	r4, [pc, #116]	; (1f24 <uarte_nrfx_configure+0x148>)
    1eae:	42a3      	cmp	r3, r4
    1eb0:	d1b9      	bne.n	1e26 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    1eb2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    1eb6:	6904      	ldr	r4, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    1eb8:	f8c6 3524 	str.w	r3, [r6, #1316]	; 0x524
	return config->uarte_regs;
    1ebc:	6843      	ldr	r3, [r0, #4]
    1ebe:	681b      	ldr	r3, [r3, #0]
                    | (uint32_t)p_cfg->hwfc;
    1ec0:	432a      	orrs	r2, r5
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    1ec2:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    1ec6:	c903      	ldmia	r1, {r0, r1}
    1ec8:	1d23      	adds	r3, r4, #4
    1eca:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    1ece:	2000      	movs	r0, #0
}
    1ed0:	bd70      	pop	{r4, r5, r6, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    1ed2:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    1ed6:	e7ee      	b.n	1eb6 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    1ed8:	4b13      	ldr	r3, [pc, #76]	; (1f28 <uarte_nrfx_configure+0x14c>)
    1eda:	e7ec      	b.n	1eb6 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    1edc:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    1ee0:	e7e9      	b.n	1eb6 <uarte_nrfx_configure+0xda>
		nrf_baudrate = 0x00014000;
    1ee2:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    1ee6:	e7e6      	b.n	1eb6 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    1ee8:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    1eec:	e7e3      	b.n	1eb6 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    1eee:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    1ef2:	e7e0      	b.n	1eb6 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    1ef4:	4b0d      	ldr	r3, [pc, #52]	; (1f2c <uarte_nrfx_configure+0x150>)
    1ef6:	e7de      	b.n	1eb6 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    1ef8:	4b0d      	ldr	r3, [pc, #52]	; (1f30 <uarte_nrfx_configure+0x154>)
    1efa:	e7dc      	b.n	1eb6 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    1efc:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    1f00:	e7d9      	b.n	1eb6 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    1f02:	4b0c      	ldr	r3, [pc, #48]	; (1f34 <uarte_nrfx_configure+0x158>)
    1f04:	e7d7      	b.n	1eb6 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    1f06:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    1f0a:	e7d4      	b.n	1eb6 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    1f0c:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    1f10:	e7d1      	b.n	1eb6 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    1f12:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    1f16:	e7ce      	b.n	1eb6 <uarte_nrfx_configure+0xda>
    1f18:	0013b000 	.word	0x0013b000
    1f1c:	004ea000 	.word	0x004ea000
    1f20:	0003d090 	.word	0x0003d090
    1f24:	000f4240 	.word	0x000f4240
    1f28:	00275000 	.word	0x00275000
    1f2c:	0075c000 	.word	0x0075c000
    1f30:	003af000 	.word	0x003af000
    1f34:	013a9000 	.word	0x013a9000

00001f38 <uarte_0_init>:
		(__attribute__((__section__(LINKER_DT_NODE_REGION_NAME(	       \
			DT_PHANDLE(UARTE(idx), memory_regions)))))),	       \
		())

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    1f38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    1f3c:	4680      	mov	r8, r0
    1f3e:	2200      	movs	r2, #0
    1f40:	2101      	movs	r1, #1
    1f42:	2002      	movs	r0, #2
    1f44:	f7ff f884 	bl	1050 <z_arm_irq_priority_set>
    1f48:	2002      	movs	r0, #2
    1f4a:	f7ff f865 	bl	1018 <arch_irq_enable>
	const struct uarte_nrfx_config *config = dev->config;
    1f4e:	f8d8 7004 	ldr.w	r7, [r8, #4]
	struct uarte_nrfx_data *data = dev->data;
    1f52:	f8d8 6010 	ldr.w	r6, [r8, #16]
	return config->uarte_regs;
    1f56:	683c      	ldr	r4, [r7, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    1f58:	2100      	movs	r1, #0
    1f5a:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500
	data->dev = dev;
    1f5e:	f8c6 8000 	str.w	r8, [r6]
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    1f62:	f8d7 900c 	ldr.w	r9, [r7, #12]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    1f66:	aa01      	add	r2, sp, #4
    1f68:	4648      	mov	r0, r9
    1f6a:	f002 f9b7 	bl	42dc <pinctrl_lookup_state>
	if (ret < 0) {
    1f6e:	1e05      	subs	r5, r0, #0
    1f70:	db54      	blt.n	201c <uarte_0_init+0xe4>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    1f72:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    1f74:	f8d9 2000 	ldr.w	r2, [r9]
    1f78:	7919      	ldrb	r1, [r3, #4]
    1f7a:	6818      	ldr	r0, [r3, #0]
    1f7c:	f002 f9c1 	bl	4302 <pinctrl_configure_pins>
	if (err < 0) {
    1f80:	1e05      	subs	r5, r0, #0
    1f82:	db4b      	blt.n	201c <uarte_0_init+0xe4>
	err = uarte_nrfx_configure(dev, &data->uart_config);
    1f84:	1d31      	adds	r1, r6, #4
    1f86:	4640      	mov	r0, r8
    1f88:	f7ff ff28 	bl	1ddc <uarte_nrfx_configure>
	if (err) {
    1f8c:	4605      	mov	r5, r0
    1f8e:	2800      	cmp	r0, #0
    1f90:	d144      	bne.n	201c <uarte_0_init+0xe4>
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    1f92:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    1f94:	0799      	lsls	r1, r3, #30
    1f96:	d51a      	bpl.n	1fce <uarte_0_init+0x96>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    1f98:	f106 0018 	add.w	r0, r6, #24
    1f9c:	f001 f886 	bl	30ac <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    1fa0:	4b22      	ldr	r3, [pc, #136]	; (202c <uarte_0_init+0xf4>)
    1fa2:	4298      	cmp	r0, r3
    1fa4:	d13e      	bne.n	2024 <uarte_0_init+0xec>
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    1fa6:	7e33      	ldrb	r3, [r6, #24]
    1fa8:	00db      	lsls	r3, r3, #3
    1faa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    1fae:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    1fb2:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    1fb6:	f504 7190 	add.w	r1, r4, #288	; 0x120
    1fba:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    1fbe:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    1fc2:	7e32      	ldrb	r2, [r6, #24]
    1fc4:	2301      	movs	r3, #1
    1fc6:	4093      	lsls	r3, r2
    p_reg->CHENSET = mask;
    1fc8:	4a19      	ldr	r2, [pc, #100]	; (2030 <uarte_0_init+0xf8>)
    1fca:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    1fce:	2308      	movs	r3, #8
    1fd0:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
		if (!cfg->disable_rx) {
    1fd4:	7a3b      	ldrb	r3, [r7, #8]
    1fd6:	b953      	cbnz	r3, 1fee <uarte_0_init+0xb6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1fd8:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    1fdc:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    1fe0:	6973      	ldr	r3, [r6, #20]
    1fe2:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    1fe6:	2301      	movs	r3, #1
    1fe8:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1fec:	6023      	str	r3, [r4, #0]
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    1fee:	687b      	ldr	r3, [r7, #4]
    1ff0:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    1ff2:	bf5c      	itt	pl
    1ff4:	f44f 7380 	movpl.w	r3, #256	; 0x100
    1ff8:	f8c4 3304 	strpl.w	r3, [r4, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    1ffc:	687b      	ldr	r3, [r7, #4]
    1ffe:	06db      	lsls	r3, r3, #27
    2000:	bf44      	itt	mi
    2002:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    2006:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    200a:	6933      	ldr	r3, [r6, #16]
    200c:	f8c4 3544 	str.w	r3, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2010:	2300      	movs	r3, #0
    2012:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2016:	2301      	movs	r3, #1
    2018:	60a3      	str	r3, [r4, #8]
    201a:	60e3      	str	r3, [r4, #12]
UART_NRF_UARTE_DEVICE(0);
    201c:	4628      	mov	r0, r5
    201e:	b003      	add	sp, #12
    2020:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    2024:	f06f 0504 	mvn.w	r5, #4
UART_NRF_UARTE_DEVICE(0);
    2028:	e7f8      	b.n	201c <uarte_0_init+0xe4>
    202a:	bf00      	nop
    202c:	0bad0000 	.word	0x0bad0000
    2030:	4001f000 	.word	0x4001f000

00002034 <uarte_nrfx_poll_out>:
{
    2034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2036:	4604      	mov	r4, r0
	struct uarte_nrfx_data *data = dev->data;
    2038:	6907      	ldr	r7, [r0, #16]
{
    203a:	460d      	mov	r5, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    203c:	f002 fac5 	bl	45ca <k_is_in_isr>
    2040:	b9b0      	cbnz	r0, 2070 <uarte_nrfx_poll_out+0x3c>
	return !z_sys_post_kernel;
    2042:	4b2e      	ldr	r3, [pc, #184]	; (20fc <uarte_nrfx_poll_out+0xc8>)
    2044:	781b      	ldrb	r3, [r3, #0]
    2046:	b19b      	cbz	r3, 2070 <uarte_nrfx_poll_out+0x3c>
{
    2048:	2664      	movs	r6, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    204a:	6860      	ldr	r0, [r4, #4]
    204c:	f002 fa03 	bl	4456 <is_tx_ready.isra.0>
    2050:	bb00      	cbnz	r0, 2094 <uarte_nrfx_poll_out+0x60>
    2052:	2001      	movs	r0, #1
    2054:	f002 fa68 	bl	4528 <nrfx_busy_wait>
    2058:	3e01      	subs	r6, #1
    205a:	d1f6      	bne.n	204a <uarte_nrfx_poll_out+0x16>
    205c:	2100      	movs	r1, #0
    205e:	2021      	movs	r0, #33	; 0x21
    2060:	f001 fcbe 	bl	39e0 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2064:	e7f0      	b.n	2048 <uarte_nrfx_poll_out+0x14>
	__asm__ volatile(
    2066:	f386 8811 	msr	BASEPRI, r6
    206a:	f3bf 8f6f 	isb	sy
}
    206e:	e7f5      	b.n	205c <uarte_nrfx_poll_out+0x28>
	__asm__ volatile(
    2070:	f04f 0320 	mov.w	r3, #32
    2074:	f3ef 8611 	mrs	r6, BASEPRI
    2078:	f383 8812 	msr	BASEPRI_MAX, r3
    207c:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2080:	6860      	ldr	r0, [r4, #4]
    2082:	4631      	mov	r1, r6
    2084:	f002 f9e7 	bl	4456 <is_tx_ready.isra.0>
    2088:	b990      	cbnz	r0, 20b0 <uarte_nrfx_poll_out+0x7c>
	__asm__ volatile(
    208a:	f386 8811 	msr	BASEPRI, r6
    208e:	f3bf 8f6f 	isb	sy
}
    2092:	e7ed      	b.n	2070 <uarte_nrfx_poll_out+0x3c>
	__asm__ volatile(
    2094:	f04f 0320 	mov.w	r3, #32
    2098:	f3ef 8611 	mrs	r6, BASEPRI
    209c:	f383 8812 	msr	BASEPRI_MAX, r3
    20a0:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    20a4:	6860      	ldr	r0, [r4, #4]
    20a6:	4631      	mov	r1, r6
    20a8:	f002 f9d5 	bl	4456 <is_tx_ready.isra.0>
    20ac:	2800      	cmp	r0, #0
    20ae:	d0da      	beq.n	2066 <uarte_nrfx_poll_out+0x32>
	*data->char_out = c;
    20b0:	693b      	ldr	r3, [r7, #16]
    20b2:	701d      	strb	r5, [r3, #0]
	const struct uarte_nrfx_config *config = dev->config;
    20b4:	6862      	ldr	r2, [r4, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    20b6:	6938      	ldr	r0, [r7, #16]
	return config->uarte_regs;
    20b8:	6813      	ldr	r3, [r2, #0]
    20ba:	f8c3 0544 	str.w	r0, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    20be:	2001      	movs	r0, #1
    20c0:	f8c3 0548 	str.w	r0, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    20c4:	2000      	movs	r0, #0
    20c6:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    20ca:	f8d3 5120 	ldr.w	r5, [r3, #288]	; 0x120
    20ce:	f8c3 0158 	str.w	r0, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    20d2:	6852      	ldr	r2, [r2, #4]
    20d4:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
    20d8:	06d2      	lsls	r2, r2, #27
    20da:	d508      	bpl.n	20ee <uarte_nrfx_poll_out+0xba>
	return config->uarte_regs;
    20dc:	6862      	ldr	r2, [r4, #4]
    20de:	6812      	ldr	r2, [r2, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    20e0:	2008      	movs	r0, #8
    20e2:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    p_reg->INTENSET = mask;
    20e6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    20ea:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    20ee:	2201      	movs	r2, #1
    20f0:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    20f2:	f381 8811 	msr	BASEPRI, r1
    20f6:	f3bf 8f6f 	isb	sy
}
    20fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    20fc:	20000780 	.word	0x20000780

00002100 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    2100:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    2102:	2301      	movs	r3, #1
    2104:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2106:	4a0e      	ldr	r2, [pc, #56]	; (2140 <compare_int_lock+0x40>)
    2108:	f3bf 8f5b 	dmb	ish
    210c:	43dc      	mvns	r4, r3
    210e:	e852 1f00 	ldrex	r1, [r2]
    2112:	ea01 0504 	and.w	r5, r1, r4
    2116:	e842 5600 	strex	r6, r5, [r2]
    211a:	2e00      	cmp	r6, #0
    211c:	d1f7      	bne.n	210e <compare_int_lock+0xe>
    211e:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2122:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2126:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    2128:	4806      	ldr	r0, [pc, #24]	; (2144 <compare_int_lock+0x44>)
    212a:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    212e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2132:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    2136:	420b      	tst	r3, r1
}
    2138:	bf14      	ite	ne
    213a:	2001      	movne	r0, #1
    213c:	2000      	moveq	r0, #0
    213e:	bd70      	pop	{r4, r5, r6, pc}
    2140:	20000280 	.word	0x20000280
    2144:	40011000 	.word	0x40011000

00002148 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
    2148:	b470      	push	{r4, r5, r6}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint32_t dticks = (uint32_t)(expire_time - last_count) / CYC_PER_TICK;
    214a:	490e      	ldr	r1, [pc, #56]	; (2184 <sys_clock_timeout_handler+0x3c>)
    214c:	e9d1 3400 	ldrd	r3, r4, [r1]
    2150:	1ad0      	subs	r0, r2, r3

	last_count += dticks * CYC_PER_TICK;
    2152:	18c3      	adds	r3, r0, r3
    2154:	f144 0400 	adc.w	r4, r4, #0
	return absolute_time & COUNTER_MAX;
    2158:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	last_count += dticks * CYC_PER_TICK;
    215c:	e9c1 3400 	strd	r3, r4, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    2160:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    2164:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    2168:	d209      	bcs.n	217e <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    216a:	4b07      	ldr	r3, [pc, #28]	; (2188 <sys_clock_timeout_handler+0x40>)
    216c:	681b      	ldr	r3, [r3, #0]
    216e:	0a1a      	lsrs	r2, r3, #8
    2170:	061b      	lsls	r3, r3, #24
    2172:	199c      	adds	r4, r3, r6
    2174:	4b05      	ldr	r3, [pc, #20]	; (218c <sys_clock_timeout_handler+0x44>)
    2176:	f142 0500 	adc.w	r5, r2, #0
    217a:	e9c3 4500 	strd	r4, r5, [r3]
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(dticks);
}
    217e:	bc70      	pop	{r4, r5, r6}
	sys_clock_announce(dticks);
    2180:	f001 bd84 	b.w	3c8c <sys_clock_announce>
    2184:	200000a8 	.word	0x200000a8
    2188:	20000284 	.word	0x20000284
    218c:	200000b0 	.word	0x200000b0

00002190 <compare_int_unlock>:
	if (key) {
    2190:	b311      	cbz	r1, 21d8 <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2192:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    2196:	2301      	movs	r3, #1
    2198:	4a10      	ldr	r2, [pc, #64]	; (21dc <compare_int_unlock+0x4c>)
    219a:	4083      	lsls	r3, r0
    219c:	e852 cf00 	ldrex	ip, [r2]
    21a0:	ea4c 0c03 	orr.w	ip, ip, r3
    21a4:	e842 c100 	strex	r1, ip, [r2]
    21a8:	2900      	cmp	r1, #0
    21aa:	d1f7      	bne.n	219c <compare_int_unlock+0xc>
    21ac:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    21b0:	4a0b      	ldr	r2, [pc, #44]	; (21e0 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    21b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    21b6:	4083      	lsls	r3, r0
    21b8:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    21bc:	4b09      	ldr	r3, [pc, #36]	; (21e4 <compare_int_unlock+0x54>)
    21be:	f3bf 8f5b 	dmb	ish
    21c2:	681b      	ldr	r3, [r3, #0]
    21c4:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    21c8:	40c3      	lsrs	r3, r0
    21ca:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    21cc:	bf42      	ittt	mi
    21ce:	4b06      	ldrmi	r3, [pc, #24]	; (21e8 <compare_int_unlock+0x58>)
    21d0:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    21d4:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    21d8:	4770      	bx	lr
    21da:	bf00      	nop
    21dc:	20000280 	.word	0x20000280
    21e0:	40011000 	.word	0x40011000
    21e4:	2000027c 	.word	0x2000027c
    21e8:	e000e100 	.word	0xe000e100

000021ec <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    21ec:	4b0d      	ldr	r3, [pc, #52]	; (2224 <z_nrf_rtc_timer_read+0x38>)
    21ee:	6818      	ldr	r0, [r3, #0]
    21f0:	0a01      	lsrs	r1, r0, #8
    21f2:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    21f4:	f3bf 8f5f 	dmb	sy
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    21f8:	4b0b      	ldr	r3, [pc, #44]	; (2228 <z_nrf_rtc_timer_read+0x3c>)
    21fa:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    21fe:	1818      	adds	r0, r3, r0
    2200:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    2204:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    2208:	d20a      	bcs.n	2220 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    220a:	4b08      	ldr	r3, [pc, #32]	; (222c <z_nrf_rtc_timer_read+0x40>)
    220c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2210:	4290      	cmp	r0, r2
    2212:	eb71 0303 	sbcs.w	r3, r1, r3
    2216:	d203      	bcs.n	2220 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    2218:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    221c:	f141 0100 	adc.w	r1, r1, #0
}
    2220:	4770      	bx	lr
    2222:	bf00      	nop
    2224:	20000284 	.word	0x20000284
    2228:	40011000 	.word	0x40011000
    222c:	200000b0 	.word	0x200000b0

00002230 <compare_set>:
{
    2230:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2234:	4616      	mov	r6, r2
    2236:	461f      	mov	r7, r3
    2238:	4604      	mov	r4, r0
	key = compare_int_lock(chan);
    223a:	f7ff ff61 	bl	2100 <compare_int_lock>
    223e:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    2240:	f7ff ffd4 	bl	21ec <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    2244:	42b0      	cmp	r0, r6
    2246:	eb71 0307 	sbcs.w	r3, r1, r7
    224a:	d251      	bcs.n	22f0 <compare_set+0xc0>
		if (target_time - curr_time > COUNTER_HALF_SPAN) {
    224c:	4b3a      	ldr	r3, [pc, #232]	; (2338 <compare_set+0x108>)
    224e:	1a30      	subs	r0, r6, r0
    2250:	eb67 0101 	sbc.w	r1, r7, r1
    2254:	4298      	cmp	r0, r3
    2256:	f171 0100 	sbcs.w	r1, r1, #0
    225a:	d26a      	bcs.n	2332 <compare_set+0x102>
		if (target_time != cc_data[chan].target_time) {
    225c:	4b37      	ldr	r3, [pc, #220]	; (233c <compare_set+0x10c>)
    225e:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2262:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    2266:	429f      	cmp	r7, r3
    2268:	bf08      	it	eq
    226a:	4296      	cmpeq	r6, r2
    226c:	d04e      	beq.n	230c <compare_set+0xdc>
    p_reg->EVTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    226e:	4934      	ldr	r1, [pc, #208]	; (2340 <compare_set+0x110>)
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2270:	f44f 3980 	mov.w	r9, #65536	; 0x10000
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    2274:	f104 0550 	add.w	r5, r4, #80	; 0x50
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2278:	fa09 f904 	lsl.w	r9, r9, r4
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    227c:	00ad      	lsls	r5, r5, #2
    227e:	f8c1 9348 	str.w	r9, [r1, #840]	; 0x348
	event_clear(chan);
    2282:	4620      	mov	r0, r4
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2284:	b2ad      	uxth	r5, r5
    2286:	f002 f930 	bl	44ea <event_clear>
	return absolute_time & COUNTER_MAX;
    228a:	f026 4b7f 	bic.w	fp, r6, #4278190080	; 0xff000000
    228e:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
    p_reg->CC[ch] = cc_val;
    2292:	f504 73a8 	add.w	r3, r4, #336	; 0x150
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    2296:	4a2b      	ldr	r2, [pc, #172]	; (2344 <compare_set+0x114>)
    2298:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    229a:	f505 3588 	add.w	r5, r5, #69632	; 0x11000
	uint32_t cc_val = req_cc;
    229e:	46dc      	mov	ip, fp
	uint32_t cc_inc = MIN_CYCLES_FROM_NOW;
    22a0:	f04f 0a03 	mov.w	sl, #3
    p_reg->CC[ch] = cc_val;
    22a4:	9b01      	ldr	r3, [sp, #4]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    22a6:	f02c 407f 	bic.w	r0, ip, #4278190080	; 0xff000000
    22aa:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    p_reg->EVTENSET = mask;
    22ae:	f8c1 9344 	str.w	r9, [r1, #836]	; 0x344
     return p_reg->COUNTER;
    22b2:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    22b6:	f06f 0002 	mvn.w	r0, #2
    22ba:	eba0 0008 	sub.w	r0, r0, r8
    22be:	4460      	add	r0, ip
    22c0:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    22c4:	4290      	cmp	r0, r2
    22c6:	d921      	bls.n	230c <compare_set+0xdc>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    22c8:	6828      	ldr	r0, [r5, #0]
			if (event_check(chan)) {
    22ca:	b160      	cbz	r0, 22e6 <compare_set+0xb6>
     return p_reg->COUNTER;
    22cc:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    22d0:	eba8 000b 	sub.w	r0, r8, fp
    22d4:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
				if (counter_sub(now, req_cc) > COUNTER_HALF_SPAN) {
    22d8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    22dc:	d916      	bls.n	230c <compare_set+0xdc>
					event_clear(chan);
    22de:	4620      	mov	r0, r4
    22e0:	f002 f903 	bl	44ea <event_clear>
    22e4:	4a17      	ldr	r2, [pc, #92]	; (2344 <compare_set+0x114>)
			cc_val = now + cc_inc;
    22e6:	eb0a 0c08 	add.w	ip, sl, r8
			cc_inc++;
    22ea:	f10a 0a01 	add.w	sl, sl, #1
	for (;;) {
    22ee:	e7d9      	b.n	22a4 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    22f0:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    22f2:	4a15      	ldr	r2, [pc, #84]	; (2348 <compare_set+0x118>)
    22f4:	f3bf 8f5b 	dmb	ish
    22f8:	40a3      	lsls	r3, r4
    22fa:	e852 0f00 	ldrex	r0, [r2]
    22fe:	4318      	orrs	r0, r3
    2300:	e842 0100 	strex	r1, r0, [r2]
    2304:	2900      	cmp	r1, #0
    2306:	d1f8      	bne.n	22fa <compare_set+0xca>
    2308:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    230c:	490b      	ldr	r1, [pc, #44]	; (233c <compare_set+0x10c>)
	cc_data[chan].callback = handler;
    230e:	980c      	ldr	r0, [sp, #48]	; 0x30
	cc_data[chan].target_time = target_time;
    2310:	0123      	lsls	r3, r4, #4
    2312:	eb01 1204 	add.w	r2, r1, r4, lsl #4
    2316:	e9c2 6702 	strd	r6, r7, [r2, #8]
	cc_data[chan].callback = handler;
    231a:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    231c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    231e:	6053      	str	r3, [r2, #4]
	return ret;
    2320:	2500      	movs	r5, #0
	compare_int_unlock(chan, key);
    2322:	4620      	mov	r0, r4
    2324:	9900      	ldr	r1, [sp, #0]
    2326:	f7ff ff33 	bl	2190 <compare_int_unlock>
}
    232a:	4628      	mov	r0, r5
    232c:	b003      	add	sp, #12
    232e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    2332:	f06f 0515 	mvn.w	r5, #21
    2336:	e7f4      	b.n	2322 <compare_set+0xf2>
    2338:	00800001 	.word	0x00800001
    233c:	20000098 	.word	0x20000098
    2340:	40011000 	.word	0x40011000
    2344:	007ffffd 	.word	0x007ffffd
    2348:	2000027c 	.word	0x2000027c

0000234c <sys_clock_driver_init>:
	int_event_disable_rtc();
	NVIC_ClearPendingIRQ(RTC_IRQn);
}

static int sys_clock_driver_init(void)
{
    234c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    p_reg->INTENCLR = mask;
    234e:	4c1b      	ldr	r4, [pc, #108]	; (23bc <sys_clock_driver_init+0x70>)
    2350:	4b1b      	ldr	r3, [pc, #108]	; (23c0 <sys_clock_driver_init+0x74>)
    2352:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    p_reg->EVTENCLR = mask;
    2356:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	int_event_disable_rtc();

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    235a:	4b1a      	ldr	r3, [pc, #104]	; (23c4 <sys_clock_driver_init+0x78>)
    p_reg->PRESCALER = val;
    235c:	2500      	movs	r5, #0
    235e:	f04f 30ff 	mov.w	r0, #4294967295
    2362:	f04f 31ff 	mov.w	r1, #4294967295
    2366:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
    236a:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    236e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2372:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2376:	4b14      	ldr	r3, [pc, #80]	; (23c8 <sys_clock_driver_init+0x7c>)
    2378:	2602      	movs	r6, #2
    237a:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    237e:	2101      	movs	r1, #1
    2380:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
    2384:	2011      	movs	r0, #17
    2386:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    238a:	462a      	mov	r2, r5
    238c:	f7fe fe60 	bl	1050 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    2390:	2011      	movs	r0, #17
    2392:	f7fe fe41 	bl	1018 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    2396:	4a0d      	ldr	r2, [pc, #52]	; (23cc <sys_clock_driver_init+0x80>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    2398:	2301      	movs	r3, #1
    239a:	60a3      	str	r3, [r4, #8]
    239c:	6023      	str	r3, [r4, #0]
    239e:	6013      	str	r3, [r2, #0]
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_CYCLES : CYC_PER_TICK;

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    23a0:	4b0b      	ldr	r3, [pc, #44]	; (23d0 <sys_clock_driver_init+0x84>)
    23a2:	4a0c      	ldr	r2, [pc, #48]	; (23d4 <sys_clock_driver_init+0x88>)
    23a4:	9300      	str	r3, [sp, #0]
    23a6:	9501      	str	r5, [sp, #4]
    23a8:	2300      	movs	r3, #0
    23aa:	4628      	mov	r0, r5
    23ac:	f7ff ff40 	bl	2230 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    23b0:	4630      	mov	r0, r6
    23b2:	f7ff fb3b 	bl	1a2c <z_nrf_clock_control_lf_on>

	return 0;
}
    23b6:	4628      	mov	r0, r5
    23b8:	b002      	add	sp, #8
    23ba:	bd70      	pop	{r4, r5, r6, pc}
    23bc:	40011000 	.word	0x40011000
    23c0:	000f0003 	.word	0x000f0003
    23c4:	20000098 	.word	0x20000098
    23c8:	e000e100 	.word	0xe000e100
    23cc:	20000280 	.word	0x20000280
    23d0:	00002149 	.word	0x00002149
    23d4:	007fffff 	.word	0x007fffff

000023d8 <rtc_nrf_isr>:
{
    23d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    23dc:	4c2f      	ldr	r4, [pc, #188]	; (249c <rtc_nrf_isr+0xc4>)
    23de:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    23e2:	0799      	lsls	r1, r3, #30
    23e4:	d50b      	bpl.n	23fe <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    23e6:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    23ea:	b143      	cbz	r3, 23fe <rtc_nrf_isr+0x26>
		overflow_cnt++;
    23ec:	4a2c      	ldr	r2, [pc, #176]	; (24a0 <rtc_nrf_isr+0xc8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    23ee:	2300      	movs	r3, #0
    23f0:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    23f4:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    23f8:	6813      	ldr	r3, [r2, #0]
    23fa:	3301      	adds	r3, #1
    23fc:	6013      	str	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    23fe:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    2402:	03da      	lsls	r2, r3, #15
    2404:	d52a      	bpl.n	245c <rtc_nrf_isr+0x84>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2406:	f3bf 8f5b 	dmb	ish
    240a:	4b26      	ldr	r3, [pc, #152]	; (24a4 <rtc_nrf_isr+0xcc>)
    240c:	e853 2f00 	ldrex	r2, [r3]
    2410:	f022 0101 	bic.w	r1, r2, #1
    2414:	e843 1000 	strex	r0, r1, [r3]
    2418:	2800      	cmp	r0, #0
    241a:	d1f7      	bne.n	240c <rtc_nrf_isr+0x34>
    241c:	f3bf 8f5b 	dmb	ish
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
    2420:	07d3      	lsls	r3, r2, #31
    2422:	d402      	bmi.n	242a <rtc_nrf_isr+0x52>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2424:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    2428:	b1c3      	cbz	r3, 245c <rtc_nrf_isr+0x84>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    242a:	2500      	movs	r5, #0
    242c:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    2430:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		curr_time = z_nrf_rtc_timer_read();
    2434:	f7ff feda 	bl	21ec <z_nrf_rtc_timer_read>
	__asm__ volatile(
    2438:	f04f 0320 	mov.w	r3, #32
    243c:	f3ef 8211 	mrs	r2, BASEPRI
    2440:	f383 8812 	msr	BASEPRI_MAX, r3
    2444:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    2448:	4b17      	ldr	r3, [pc, #92]	; (24a8 <rtc_nrf_isr+0xd0>)
    244a:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    244e:	42b0      	cmp	r0, r6
    2450:	41b9      	sbcs	r1, r7
    2452:	d206      	bcs.n	2462 <rtc_nrf_isr+0x8a>
	__asm__ volatile(
    2454:	f382 8811 	msr	BASEPRI, r2
    2458:	f3bf 8f6f 	isb	sy
}
    245c:	b003      	add	sp, #12
    245e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2462:	f04f 38ff 	mov.w	r8, #4294967295
    2466:	f04f 39ff 	mov.w	r9, #4294967295
    246a:	e9c3 8902 	strd	r8, r9, [r3, #8]
			user_context = cc_data[chan].user_context;
    246e:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].callback = NULL;
    2472:	601d      	str	r5, [r3, #0]
    p_reg->EVTENCLR = mask;
    2474:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2478:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    247c:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    2480:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    2484:	f382 8811 	msr	BASEPRI, r2
    2488:	f3bf 8f6f 	isb	sy
		if (handler) {
    248c:	2900      	cmp	r1, #0
    248e:	d0e5      	beq.n	245c <rtc_nrf_isr+0x84>
			handler(chan, expire_time, user_context);
    2490:	9000      	str	r0, [sp, #0]
    2492:	4632      	mov	r2, r6
    2494:	463b      	mov	r3, r7
    2496:	4628      	mov	r0, r5
    2498:	4788      	blx	r1
    249a:	e7df      	b.n	245c <rtc_nrf_isr+0x84>
    249c:	40011000 	.word	0x40011000
    24a0:	20000284 	.word	0x20000284
    24a4:	2000027c 	.word	0x2000027c
    24a8:	20000098 	.word	0x20000098

000024ac <sys_clock_set_timeout>:
	if (ticks == K_TICKS_FOREVER) {
    24ac:	1c43      	adds	r3, r0, #1
{
    24ae:	b513      	push	{r0, r1, r4, lr}
	if (ticks == K_TICKS_FOREVER) {
    24b0:	d022      	beq.n	24f8 <sys_clock_set_timeout+0x4c>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    24b2:	2801      	cmp	r0, #1
    24b4:	dd22      	ble.n	24fc <sys_clock_set_timeout+0x50>
    24b6:	4a12      	ldr	r2, [pc, #72]	; (2500 <sys_clock_set_timeout+0x54>)
    24b8:	4b12      	ldr	r3, [pc, #72]	; (2504 <sys_clock_set_timeout+0x58>)
    24ba:	4290      	cmp	r0, r2
    24bc:	bfd4      	ite	le
    24be:	4604      	movle	r4, r0
    24c0:	461c      	movgt	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    24c2:	f7ff fe93 	bl	21ec <z_nrf_rtc_timer_read>
    24c6:	4b10      	ldr	r3, [pc, #64]	; (2508 <sys_clock_set_timeout+0x5c>)
	if (cyc > MAX_CYCLES) {
    24c8:	490e      	ldr	r1, [pc, #56]	; (2504 <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    24ca:	e9d3 2300 	ldrd	r2, r3, [r3]
    24ce:	1a80      	subs	r0, r0, r2
		cyc = 0;
    24d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    24d4:	bf28      	it	cs
    24d6:	2400      	movcs	r4, #0
	cyc += unannounced;
    24d8:	4404      	add	r4, r0
	if (cyc > MAX_CYCLES) {
    24da:	428c      	cmp	r4, r1
    24dc:	bf28      	it	cs
    24de:	460c      	movcs	r4, r1
	uint64_t target_time = cyc + last_count;
    24e0:	18a2      	adds	r2, r4, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    24e2:	490a      	ldr	r1, [pc, #40]	; (250c <sys_clock_set_timeout+0x60>)
    24e4:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    24e6:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    24ea:	9001      	str	r0, [sp, #4]
    24ec:	f143 0300 	adc.w	r3, r3, #0
    24f0:	f7ff fe9e 	bl	2230 <compare_set>
}
    24f4:	b002      	add	sp, #8
    24f6:	bd10      	pop	{r4, pc}
		cyc = MAX_TICKS * CYC_PER_TICK;
    24f8:	4c02      	ldr	r4, [pc, #8]	; (2504 <sys_clock_set_timeout+0x58>)
    24fa:	e7e2      	b.n	24c2 <sys_clock_set_timeout+0x16>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    24fc:	2401      	movs	r4, #1
    24fe:	e7e0      	b.n	24c2 <sys_clock_set_timeout+0x16>
    2500:	007ffffe 	.word	0x007ffffe
    2504:	007fffff 	.word	0x007fffff
    2508:	200000a8 	.word	0x200000a8
    250c:	00002149 	.word	0x00002149

00002510 <sys_clock_elapsed>:
{
    2510:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    2512:	f7ff fe6b 	bl	21ec <z_nrf_rtc_timer_read>
    2516:	4b02      	ldr	r3, [pc, #8]	; (2520 <sys_clock_elapsed+0x10>)
    2518:	681b      	ldr	r3, [r3, #0]
}
    251a:	1ac0      	subs	r0, r0, r3
    251c:	bd08      	pop	{r3, pc}
    251e:	bf00      	nop
    2520:	200000a8 	.word	0x200000a8

00002524 <nrf52_errata_16>:
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    2524:	f04f 4370 	mov.w	r3, #4026531840	; 0xf0000000
    2528:	f893 2fe0 	ldrb.w	r2, [r3, #4064]	; 0xfe0
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    252c:	2a06      	cmp	r2, #6
    252e:	d109      	bne.n	2544 <nrf52_errata_16+0x20>
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    2530:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	; 0xfe8
    2534:	f3c3 1303 	ubfx	r3, r3, #4, #4
    2538:	3b03      	subs	r3, #3
    253a:	2b04      	cmp	r3, #4
    253c:	d802      	bhi.n	2544 <nrf52_errata_16+0x20>
    253e:	4a02      	ldr	r2, [pc, #8]	; (2548 <nrf52_errata_16+0x24>)
    2540:	5cd0      	ldrb	r0, [r2, r3]
    2542:	4770      	bx	lr
                switch(var2)
                {
                    case 0x03ul:
                        return true;
                    case 0x04ul:
                        return false;
    2544:	2000      	movs	r0, #0
                }
            }
        #endif
        return false;
    #endif
}
    2546:	4770      	bx	lr
    2548:	00004b59 	.word	0x00004b59

0000254c <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    254c:	4a02      	ldr	r2, [pc, #8]	; (2558 <nvmc_wait+0xc>)
    254e:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    2552:	2b00      	cmp	r3, #0
    2554:	d0fb      	beq.n	254e <nvmc_wait+0x2>
}
    2556:	4770      	bx	lr
    2558:	4001e000 	.word	0x4001e000

0000255c <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_DEFAULT;
}

void SystemInit(void)
{
    255c:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_12_ENABLE_WORKAROUND
        /* Workaround for Errata 12 "COMP: Reference ladder not correctly calibrated" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_12()){
    255e:	f001 ffd4 	bl	450a <nrf52_errata_108>
    2562:	b140      	cbz	r0, 2576 <SystemInit+0x1a>
            *(volatile uint32_t *)0x40013540 = (*(uint32_t *)0x10000324 & 0x00001F00) >> 8;
    2564:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2568:	4a8e      	ldr	r2, [pc, #568]	; (27a4 <SystemInit+0x248>)
    256a:	f8d3 3324 	ldr.w	r3, [r3, #804]	; 0x324
    256e:	f3c3 2304 	ubfx	r3, r3, #8, #5
    2572:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
    #endif

    #if NRF52_ERRATA_16_ENABLE_WORKAROUND
        /* Workaround for Errata 16 "System: RAM may be corrupt on wakeup from CPU IDLE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_16()){
    2576:	f7ff ffd5 	bl	2524 <nrf52_errata_16>
    257a:	b110      	cbz	r0, 2582 <SystemInit+0x26>
            *(volatile uint32_t *)0x4007C074 = 3131961357ul;
    257c:	4b8a      	ldr	r3, [pc, #552]	; (27a8 <SystemInit+0x24c>)
    257e:	4a8b      	ldr	r2, [pc, #556]	; (27ac <SystemInit+0x250>)
    2580:	675a      	str	r2, [r3, #116]	; 0x74
    #endif

    #if NRF52_ERRATA_31_ENABLE_WORKAROUND
        /* Workaround for Errata 31 "CLOCK: Calibration values are not correctly loaded from FICR at reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_31()){
    2582:	f001 ffc2 	bl	450a <nrf52_errata_108>
    2586:	b148      	cbz	r0, 259c <SystemInit+0x40>
            *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
    2588:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    258c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2590:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
    2594:	f3c3 3342 	ubfx	r3, r3, #13, #3
    2598:	f8c2 353c 	str.w	r3, [r2, #1340]	; 0x53c
    #endif

    #if NRF52_ERRATA_32_ENABLE_WORKAROUND
        /* Workaround for Errata 32 "DIF: Debug session automatically enables TracePort pins" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_32()){
    259c:	f7ff ffc2 	bl	2524 <nrf52_errata_16>
    25a0:	b130      	cbz	r0, 25b0 <SystemInit+0x54>
            CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
    25a2:	4a83      	ldr	r2, [pc, #524]	; (27b0 <SystemInit+0x254>)
    25a4:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    25a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    25ac:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    25b0:	f001 ffab 	bl	450a <nrf52_errata_108>
    25b4:	b140      	cbz	r0, 25c8 <SystemInit+0x6c>
            NRF_CLOCK->EVENTS_DONE = 0;
    25b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    25ba:	2200      	movs	r2, #0
    25bc:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    25c0:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    25c4:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_37_ENABLE_WORKAROUND
        /* Workaround for Errata 37 "RADIO: Encryption engine is slow by default" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_37()){
    25c8:	f7ff ffac 	bl	2524 <nrf52_errata_16>
    25cc:	b120      	cbz	r0, 25d8 <SystemInit+0x7c>
            *(volatile uint32_t *)0x400005A0 = 0x3;
    25ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    25d2:	2203      	movs	r2, #3
    25d4:	f8c3 25a0 	str.w	r2, [r3, #1440]	; 0x5a0
    #endif

    #if NRF52_ERRATA_57_ENABLE_WORKAROUND
        /* Workaround for Errata 57 "NFCT: NFC Modulation amplitude" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_57()){
    25d8:	f7ff ffa4 	bl	2524 <nrf52_errata_16>
    25dc:	b160      	cbz	r0, 25f8 <SystemInit+0x9c>
            *(volatile uint32_t *)0x40005610 = 0x00000005;
    25de:	4b75      	ldr	r3, [pc, #468]	; (27b4 <SystemInit+0x258>)
    25e0:	2205      	movs	r2, #5
    25e2:	f8c3 2610 	str.w	r2, [r3, #1552]	; 0x610
            *(volatile uint32_t *)0x40005688 = 0x00000001;
    25e6:	2201      	movs	r2, #1
    25e8:	f8c3 2688 	str.w	r2, [r3, #1672]	; 0x688
            *(volatile uint32_t *)0x40005618 = 0x00000000;
    25ec:	2200      	movs	r2, #0
    25ee:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
            *(volatile uint32_t *)0x40005614 = 0x0000003F;
    25f2:	223f      	movs	r2, #63	; 0x3f
    25f4:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1;
            uint32_t var2;

            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    25f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    25fc:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    2600:	1c51      	adds	r1, r2, #1
            {
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    2602:	bf09      	itett	eq
    2604:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
            }
            else
            {
                var1 = *(uint32_t *)0x10000130ul;
                var2 = *(uint32_t *)0x10000134ul;
    2608:	f8d3 3134 	ldrne.w	r3, [r3, #308]	; 0x134
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    260c:	f893 2fe0 	ldrbeq.w	r2, [r3, #4064]	; 0xfe0
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    2610:	f8d3 3fe8 	ldreq.w	r3, [r3, #4072]	; 0xfe8
    2614:	bf08      	it	eq
    2616:	f3c3 1303 	ubfxeq	r3, r3, #4, #4
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    261a:	2a06      	cmp	r2, #6
    261c:	d14d      	bne.n	26ba <SystemInit+0x15e>
            {
                switch(var2)
    261e:	3b03      	subs	r3, #3
    2620:	2b04      	cmp	r3, #4
    2622:	d803      	bhi.n	262c <SystemInit+0xd0>
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    2624:	4a64      	ldr	r2, [pc, #400]	; (27b8 <SystemInit+0x25c>)
    2626:	5cd3      	ldrb	r3, [r2, r3]
    2628:	2b00      	cmp	r3, #0
    262a:	d046      	beq.n	26ba <SystemInit+0x15e>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    262c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    2630:	4b62      	ldr	r3, [pc, #392]	; (27bc <SystemInit+0x260>)
    2632:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    2636:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    263a:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    263e:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    2642:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    2646:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    264a:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    264e:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    2652:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    2656:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    265a:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    265e:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    2662:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    2666:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    266a:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    266e:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    2672:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    2676:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    267a:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    267e:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    2682:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    2686:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    268a:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    268e:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    2692:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    2696:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    269a:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    269e:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    26a2:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    26a6:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    26aa:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    26ae:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    26b2:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    26b6:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_108_ENABLE_WORKAROUND
        /* Workaround for Errata 108 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_108()){
    26ba:	f001 ff26 	bl	450a <nrf52_errata_108>
    26be:	b148      	cbz	r0, 26d4 <SystemInit+0x178>
            *(volatile uint32_t *)0x40000EE4ul = *(volatile uint32_t *)0x10000258ul & 0x0000004Ful;
    26c0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    26c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    26c8:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    26cc:	f003 034f 	and.w	r3, r3, #79	; 0x4f
    26d0:	f8c2 3ee4 	str.w	r3, [r2, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    26d4:	f001 ff19 	bl	450a <nrf52_errata_108>
    26d8:	b148      	cbz	r0, 26ee <SystemInit+0x192>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    26da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    26de:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    26e2:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    26e4:	bf44      	itt	mi
    26e6:	f06f 0201 	mvnmi.w	r2, #1
    26ea:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    26ee:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    26f2:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    26f6:	2a06      	cmp	r2, #6
    26f8:	d126      	bne.n	2748 <SystemInit+0x1ec>
            {
                switch(var2)
    26fa:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    26fe:	3b03      	subs	r3, #3
    2700:	2b04      	cmp	r3, #4
    2702:	d802      	bhi.n	270a <SystemInit+0x1ae>
    #endif

    #if NRF52_ERRATA_182_ENABLE_WORKAROUND
        /* Workaround for Errata 182 "RADIO: Fixes for anomalies #102, #106, and #107 do not take effect" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_182()){
    2704:	4a2e      	ldr	r2, [pc, #184]	; (27c0 <SystemInit+0x264>)
    2706:	5cd3      	ldrb	r3, [r2, r3]
    2708:	b163      	cbz	r3, 2724 <SystemInit+0x1c8>
            *(volatile uint32_t *) 0x4000173C |= (0x1 << 10);
    270a:	4a2e      	ldr	r2, [pc, #184]	; (27c4 <SystemInit+0x268>)
    270c:	f8d2 373c 	ldr.w	r3, [r2, #1852]	; 0x73c
    2710:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    2714:	f8c2 373c 	str.w	r3, [r2, #1852]	; 0x73c
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2718:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    271c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    2720:	2b06      	cmp	r3, #6
    2722:	d111      	bne.n	2748 <SystemInit+0x1ec>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2724:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2728:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    272c:	3b03      	subs	r3, #3
    272e:	2b04      	cmp	r3, #4
    2730:	d802      	bhi.n	2738 <SystemInit+0x1dc>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    2732:	4a25      	ldr	r2, [pc, #148]	; (27c8 <SystemInit+0x26c>)
    2734:	5cd3      	ldrb	r3, [r2, r3]
    2736:	b13b      	cbz	r3, 2748 <SystemInit+0x1ec>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    2738:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    273c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    2740:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2744:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2748:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    274c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    2750:	2a00      	cmp	r2, #0
    2752:	db03      	blt.n	275c <SystemInit+0x200>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    2754:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2758:	2b00      	cmp	r3, #0
    275a:	da22      	bge.n	27a2 <SystemInit+0x246>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    275c:	491b      	ldr	r1, [pc, #108]	; (27cc <SystemInit+0x270>)
    275e:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2760:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2764:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2768:	2415      	movs	r4, #21
    nvmc_wait();
    276a:	f7ff feef 	bl	254c <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    276e:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    2772:	f7ff feeb 	bl	254c <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    2776:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    277a:	f7ff fee7 	bl	254c <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    277e:	2300      	movs	r3, #0
    2780:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    2784:	f7ff fee2 	bl	254c <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    2788:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    278c:	4908      	ldr	r1, [pc, #32]	; (27b0 <SystemInit+0x254>)
    278e:	4b10      	ldr	r3, [pc, #64]	; (27d0 <SystemInit+0x274>)
    2790:	68ca      	ldr	r2, [r1, #12]
    2792:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2796:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2798:	60cb      	str	r3, [r1, #12]
    279a:	f3bf 8f4f 	dsb	sy
    __NOP();
    279e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    27a0:	e7fd      	b.n	279e <SystemInit+0x242>
            nvmc_wait();
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif
}
    27a2:	bd10      	pop	{r4, pc}
    27a4:	40013000 	.word	0x40013000
    27a8:	4007c000 	.word	0x4007c000
    27ac:	baadf00d 	.word	0xbaadf00d
    27b0:	e000ed00 	.word	0xe000ed00
    27b4:	40005000 	.word	0x40005000
    27b8:	00004b54 	.word	0x00004b54
    27bc:	4000c000 	.word	0x4000c000
    27c0:	00004b4f 	.word	0x00004b4f
    27c4:	40001000 	.word	0x40001000
    27c8:	00004b4a 	.word	0x00004b4a
    27cc:	4001e000 	.word	0x4001e000
    27d0:	05fa0004 	.word	0x05fa0004

000027d4 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    27d4:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    27d6:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    27d8:	6802      	ldr	r2, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    27da:	f3bf 8f5b 	dmb	ish
        idx = 31 - NRF_CLZ(prev_mask);
    27de:	fab2 f382 	clz	r3, r2
    27e2:	f1c3 031f 	rsb	r3, r3, #31
    27e6:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    27e8:	fa05 f403 	lsl.w	r4, r5, r3
    27ec:	ea22 0404 	bic.w	r4, r2, r4
    27f0:	e850 6f00 	ldrex	r6, [r0]
    27f4:	4296      	cmp	r6, r2
    27f6:	d104      	bne.n	2802 <nrfx_flag32_alloc+0x2e>
    27f8:	e840 4c00 	strex	ip, r4, [r0]
    27fc:	f1bc 0f00 	cmp.w	ip, #0
    2800:	d1f6      	bne.n	27f0 <nrfx_flag32_alloc+0x1c>
    2802:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2806:	d1e7      	bne.n	27d8 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
    2808:	4801      	ldr	r0, [pc, #4]	; (2810 <nrfx_flag32_alloc+0x3c>)
    *p_flag = idx;
    280a:	700b      	strb	r3, [r1, #0]
}
    280c:	bd70      	pop	{r4, r5, r6, pc}
    280e:	bf00      	nop
    2810:	0bad0000 	.word	0x0bad0000

00002814 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    2814:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2816:	6803      	ldr	r3, [r0, #0]
    2818:	40cb      	lsrs	r3, r1
    281a:	07db      	lsls	r3, r3, #31
    281c:	d414      	bmi.n	2848 <nrfx_flag32_free+0x34>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    281e:	2301      	movs	r3, #1
    2820:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    2822:	6802      	ldr	r2, [r0, #0]
    2824:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    2828:	ea43 0102 	orr.w	r1, r3, r2
    282c:	e850 4f00 	ldrex	r4, [r0]
    2830:	4294      	cmp	r4, r2
    2832:	d104      	bne.n	283e <nrfx_flag32_free+0x2a>
    2834:	e840 1c00 	strex	ip, r1, [r0]
    2838:	f1bc 0f00 	cmp.w	ip, #0
    283c:	d1f6      	bne.n	282c <nrfx_flag32_free+0x18>
    283e:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2842:	d1ee      	bne.n	2822 <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    2844:	4801      	ldr	r0, [pc, #4]	; (284c <nrfx_flag32_free+0x38>)
}
    2846:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2848:	4801      	ldr	r0, [pc, #4]	; (2850 <nrfx_flag32_free+0x3c>)
    284a:	e7fc      	b.n	2846 <nrfx_flag32_free+0x32>
    284c:	0bad0000 	.word	0x0bad0000
    2850:	0bad0004 	.word	0x0bad0004

00002854 <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    2854:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    2856:	4604      	mov	r4, r0
    2858:	b118      	cbz	r0, 2862 <clock_stop+0xe>
    285a:	2801      	cmp	r0, #1
    285c:	d022      	beq.n	28a4 <clock_stop+0x50>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    285e:	b003      	add	sp, #12
    2860:	bdf0      	pop	{r4, r5, r6, r7, pc}
    p_reg->INTENCLR = mask;
    2862:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2866:	2202      	movs	r2, #2
    2868:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    286c:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    2870:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2874:	2201      	movs	r2, #1
    2876:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    2878:	4607      	mov	r7, r0
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    287a:	2301      	movs	r3, #1
    287c:	f88d 3007 	strb.w	r3, [sp, #7]
    2880:	f242 7510 	movw	r5, #10000	; 0x2710
    2884:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    2888:	b1cc      	cbz	r4, 28be <clock_stop+0x6a>
    288a:	2c01      	cmp	r4, #1
    288c:	d1e7      	bne.n	285e <clock_stop+0xa>
            if (p_clk_src != NULL)
    288e:	b3c7      	cbz	r7, 2902 <clock_stop+0xae>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2890:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    2894:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    2898:	703b      	strb	r3, [r7, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    289a:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    289e:	03da      	lsls	r2, r3, #15
    28a0:	d521      	bpl.n	28e6 <clock_stop+0x92>
    28a2:	e016      	b.n	28d2 <clock_stop+0x7e>
    p_reg->INTENCLR = mask;
    28a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    28a8:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    28aa:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    28ae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    28b2:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    28b6:	6058      	str	r0, [r3, #4]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    28b8:	f10d 0707 	add.w	r7, sp, #7
    28bc:	e7dd      	b.n	287a <clock_stop+0x26>
            if (p_clk_src != NULL)
    28be:	b1b7      	cbz	r7, 28ee <clock_stop+0x9a>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    28c0:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    28c4:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    28c8:	603b      	str	r3, [r7, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    28ca:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    28ce:	03d8      	lsls	r0, r3, #15
    28d0:	d5c5      	bpl.n	285e <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    28d2:	f89d 0007 	ldrb.w	r0, [sp, #7]
    28d6:	2801      	cmp	r0, #1
    28d8:	d103      	bne.n	28e2 <clock_stop+0x8e>
    28da:	f001 fe25 	bl	4528 <nrfx_busy_wait>
    28de:	3d01      	subs	r5, #1
    28e0:	d1d2      	bne.n	2888 <clock_stop+0x34>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    28e2:	2c01      	cmp	r4, #1
    28e4:	d1bb      	bne.n	285e <clock_stop+0xa>
            m_clock_cb.hfclk_started = false;
    28e6:	4b0c      	ldr	r3, [pc, #48]	; (2918 <clock_stop+0xc4>)
    28e8:	2200      	movs	r2, #0
    28ea:	715a      	strb	r2, [r3, #5]
    28ec:	e7b7      	b.n	285e <clock_stop+0xa>
    28ee:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    28f2:	03d9      	lsls	r1, r3, #15
    28f4:	d5b3      	bpl.n	285e <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    28f6:	2001      	movs	r0, #1
    28f8:	f001 fe16 	bl	4528 <nrfx_busy_wait>
    28fc:	3d01      	subs	r5, #1
    28fe:	d1f6      	bne.n	28ee <clock_stop+0x9a>
    2900:	e7ad      	b.n	285e <clock_stop+0xa>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2902:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    2906:	03db      	lsls	r3, r3, #15
    2908:	d5ed      	bpl.n	28e6 <clock_stop+0x92>
    290a:	2001      	movs	r0, #1
    290c:	f001 fe0c 	bl	4528 <nrfx_busy_wait>
    2910:	3d01      	subs	r5, #1
    2912:	d1f6      	bne.n	2902 <clock_stop+0xae>
    2914:	e7e7      	b.n	28e6 <clock_stop+0x92>
    2916:	bf00      	nop
    2918:	20000288 	.word	0x20000288

0000291c <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    291c:	4b04      	ldr	r3, [pc, #16]	; (2930 <nrfx_clock_init+0x14>)
    291e:	791a      	ldrb	r2, [r3, #4]
    2920:	b922      	cbnz	r2, 292c <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    2922:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    2924:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2926:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2928:	4802      	ldr	r0, [pc, #8]	; (2934 <nrfx_clock_init+0x18>)
    292a:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    292c:	4802      	ldr	r0, [pc, #8]	; (2938 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    292e:	4770      	bx	lr
    2930:	20000288 	.word	0x20000288
    2934:	0bad0000 	.word	0x0bad0000
    2938:	0bad000c 	.word	0x0bad000c

0000293c <nrfx_clock_start>:
    m_clock_cb.module_initialized = false;
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    293c:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    293e:	b110      	cbz	r0, 2946 <nrfx_clock_start+0xa>
    2940:	2801      	cmp	r0, #1
    2942:	d043      	beq.n	29cc <nrfx_clock_start+0x90>
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    2944:	bd38      	pop	{r3, r4, r5, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2946:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    294a:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    294e:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    2952:	03c8      	lsls	r0, r1, #15
    2954:	d40b      	bmi.n	296e <nrfx_clock_start+0x32>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    2956:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    295a:	07d9      	lsls	r1, r3, #31
    295c:	d50f      	bpl.n	297e <nrfx_clock_start+0x42>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    295e:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    2962:	079b      	lsls	r3, r3, #30
    2964:	d408      	bmi.n	2978 <nrfx_clock_start+0x3c>
    p_reg->INTENSET = mask;
    2966:	2302      	movs	r3, #2
    2968:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    296c:	e7ea      	b.n	2944 <nrfx_clock_start+0x8>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    296e:	f003 0303 	and.w	r3, r3, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    2972:	2b01      	cmp	r3, #1
    2974:	d004      	beq.n	2980 <nrfx_clock_start+0x44>
    2976:	b113      	cbz	r3, 297e <nrfx_clock_start+0x42>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    2978:	2000      	movs	r0, #0
    297a:	f7ff ff6b 	bl	2854 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    297e:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
    2980:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2984:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2988:	2300      	movs	r3, #0
    298a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    298e:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    2992:	2302      	movs	r3, #2
    2994:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    core_debug = CoreDebug->DEMCR;
    2998:	4a12      	ldr	r2, [pc, #72]	; (29e4 <nrfx_clock_start+0xa8>)
    299a:	f8d2 00fc 	ldr.w	r0, [r2, #252]	; 0xfc
    CoreDebug->DEMCR = core_debug | CoreDebug_DEMCR_TRCENA_Msk;
    299e:	f040 7380 	orr.w	r3, r0, #16777216	; 0x1000000
    29a2:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    dwt_ctrl = DWT->CTRL;
    29a6:	4b10      	ldr	r3, [pc, #64]	; (29e8 <nrfx_clock_start+0xac>)
    29a8:	681c      	ldr	r4, [r3, #0]
    DWT->CTRL = dwt_ctrl | DWT_CTRL_CYCCNTENA_Msk;
    29aa:	f044 0101 	orr.w	r1, r4, #1
    29ae:	6019      	str	r1, [r3, #0]
    cyccnt_inital = DWT->CYCCNT;
    29b0:	685d      	ldr	r5, [r3, #4]
    while ((DWT->CYCCNT - cyccnt_inital) < ANOMALY_132_DELAY_CYCLES)
    29b2:	6859      	ldr	r1, [r3, #4]
    29b4:	1b49      	subs	r1, r1, r5
    29b6:	f5b1 5f0a 	cmp.w	r1, #8832	; 0x2280
    29ba:	d3fa      	bcc.n	29b2 <nrfx_clock_start+0x76>
    DWT->CTRL = dwt_ctrl;
    29bc:	601c      	str	r4, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    29be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    CoreDebug->DEMCR = core_debug;
    29c2:	f8c2 00fc 	str.w	r0, [r2, #252]	; 0xfc
    29c6:	2201      	movs	r2, #1
    29c8:	609a      	str	r2, [r3, #8]
}
    29ca:	e7bb      	b.n	2944 <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    29cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    29d0:	2200      	movs	r2, #0
    29d2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    29d6:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    29da:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    29de:	6018      	str	r0, [r3, #0]
}
    29e0:	e7b0      	b.n	2944 <nrfx_clock_start+0x8>
    29e2:	bf00      	nop
    29e4:	e000ed00 	.word	0xe000ed00
    29e8:	e0001000 	.word	0xe0001000

000029ec <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    29ec:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    29ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    29f2:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    29f6:	b16a      	cbz	r2, 2a14 <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    29f8:	2200      	movs	r2, #0
    29fa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    29fe:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    2a02:	2201      	movs	r2, #1
    2a04:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    2a08:	4b11      	ldr	r3, [pc, #68]	; (2a50 <nrfx_power_clock_irq_handler+0x64>)
    2a0a:	7958      	ldrb	r0, [r3, #5]
    2a0c:	b910      	cbnz	r0, 2a14 <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    2a0e:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2a10:	681b      	ldr	r3, [r3, #0]
    2a12:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2a14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a18:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2a1c:	b172      	cbz	r2, 2a3c <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2a1e:	2200      	movs	r2, #0
    2a20:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    2a24:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2a28:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2a2c:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2a30:	0792      	lsls	r2, r2, #30
    2a32:	d104      	bne.n	2a3e <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2a34:	2201      	movs	r2, #1
    2a36:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2a3a:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2a3c:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    2a3e:	2202      	movs	r2, #2
    2a40:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2a44:	4b02      	ldr	r3, [pc, #8]	; (2a50 <nrfx_power_clock_irq_handler+0x64>)
}
    2a46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2a4a:	681b      	ldr	r3, [r3, #0]
    2a4c:	2001      	movs	r0, #1
    2a4e:	4718      	bx	r3
    2a50:	20000288 	.word	0x20000288

00002a54 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2a54:	4b03      	ldr	r3, [pc, #12]	; (2a64 <pin_in_use_by_te+0x10>)
    2a56:	3008      	adds	r0, #8
    2a58:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2a5c:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2a60:	4770      	bx	lr
    2a62:	bf00      	nop
    2a64:	20000028 	.word	0x20000028

00002a68 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    2a68:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2a6a:	f100 0308 	add.w	r3, r0, #8
    2a6e:	4c0c      	ldr	r4, [pc, #48]	; (2aa0 <call_handler+0x38>)
    2a70:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    2a74:	05da      	lsls	r2, r3, #23
{
    2a76:	4605      	mov	r5, r0
    2a78:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2a7a:	d507      	bpl.n	2a8c <call_handler+0x24>
    2a7c:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    2a80:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    2a84:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    2a88:	6852      	ldr	r2, [r2, #4]
    2a8a:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    2a8c:	68a3      	ldr	r3, [r4, #8]
    2a8e:	b12b      	cbz	r3, 2a9c <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2a90:	68e2      	ldr	r2, [r4, #12]
    2a92:	4631      	mov	r1, r6
    2a94:	4628      	mov	r0, r5
    }
}
    2a96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2a9a:	4718      	bx	r3
}
    2a9c:	bd70      	pop	{r4, r5, r6, pc}
    2a9e:	bf00      	nop
    2aa0:	20000028 	.word	0x20000028

00002aa4 <release_handler>:
{
    2aa4:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2aa6:	4a12      	ldr	r2, [pc, #72]	; (2af0 <release_handler+0x4c>)
    2aa8:	3008      	adds	r0, #8
    2aaa:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    2aae:	05d9      	lsls	r1, r3, #23
    2ab0:	d51b      	bpl.n	2aea <release_handler+0x46>
    2ab2:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    2ab6:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2aba:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2abe:	f102 040e 	add.w	r4, r2, #14
    2ac2:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2ac4:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    2ac8:	f413 7f80 	tst.w	r3, #256	; 0x100
    2acc:	d003      	beq.n	2ad6 <release_handler+0x32>
    2ace:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2ad2:	4299      	cmp	r1, r3
    2ad4:	d009      	beq.n	2aea <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2ad6:	3001      	adds	r0, #1
    2ad8:	2820      	cmp	r0, #32
    2ada:	d1f3      	bne.n	2ac4 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    2adc:	2300      	movs	r3, #0
    2ade:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2ae2:	4804      	ldr	r0, [pc, #16]	; (2af4 <release_handler+0x50>)
}
    2ae4:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2ae6:	f7ff be95 	b.w	2814 <nrfx_flag32_free>
}
    2aea:	bc10      	pop	{r4}
    2aec:	4770      	bx	lr
    2aee:	bf00      	nop
    2af0:	20000028 	.word	0x20000028
    2af4:	2000007c 	.word	0x2000007c

00002af8 <pin_handler_trigger_uninit>:
{
    2af8:	b538      	push	{r3, r4, r5, lr}
    2afa:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    2afc:	f7ff ffaa 	bl	2a54 <pin_in_use_by_te>
    2b00:	4c09      	ldr	r4, [pc, #36]	; (2b28 <pin_handler_trigger_uninit+0x30>)
    2b02:	f102 0508 	add.w	r5, r2, #8
    2b06:	b140      	cbz	r0, 2b1a <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2b08:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    2b0c:	4907      	ldr	r1, [pc, #28]	; (2b2c <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    2b0e:	0b5b      	lsrs	r3, r3, #13
    2b10:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    2b14:	2000      	movs	r0, #0
    2b16:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    2b1a:	4610      	mov	r0, r2
    2b1c:	f7ff ffc2 	bl	2aa4 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    2b20:	2300      	movs	r3, #0
    2b22:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    2b26:	bd38      	pop	{r3, r4, r5, pc}
    2b28:	20000028 	.word	0x20000028
    2b2c:	40006000 	.word	0x40006000

00002b30 <nrfx_gpiote_input_configure>:
{
    2b30:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    2b34:	4604      	mov	r4, r0
    2b36:	461d      	mov	r5, r3
    if (p_input_config)
    2b38:	b309      	cbz	r1, 2b7e <nrfx_gpiote_input_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2b3a:	4f4f      	ldr	r7, [pc, #316]	; (2c78 <nrfx_gpiote_input_configure+0x148>)
    2b3c:	f100 0808 	add.w	r8, r0, #8
    2b40:	f837 6018 	ldrh.w	r6, [r7, r8, lsl #1]
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    2b44:	07b3      	lsls	r3, r6, #30
    2b46:	d506      	bpl.n	2b56 <nrfx_gpiote_input_configure+0x26>
    2b48:	f7ff ff84 	bl	2a54 <pin_in_use_by_te>
    2b4c:	b118      	cbz	r0, 2b56 <nrfx_gpiote_input_configure+0x26>
            return NRFX_ERROR_INVALID_PARAM;
    2b4e:	484b      	ldr	r0, [pc, #300]	; (2c7c <nrfx_gpiote_input_configure+0x14c>)
}
    2b50:	b002      	add	sp, #8
    2b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    *p_pin = pin_number & 0x1F;
    2b56:	f004 031f 	and.w	r3, r4, #31
    2b5a:	009b      	lsls	r3, r3, #2
    2b5c:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2b60:	7809      	ldrb	r1, [r1, #0]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    2b62:	f8d3 0700 	ldr.w	r0, [r3, #1792]	; 0x700
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    2b66:	f026 0602 	bic.w	r6, r6, #2
    cnf &= ~to_update;
    2b6a:	f020 000f 	bic.w	r0, r0, #15
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    2b6e:	f046 0601 	orr.w	r6, r6, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2b72:	ea40 0181 	orr.w	r1, r0, r1, lsl #2
    2b76:	f827 6018 	strh.w	r6, [r7, r8, lsl #1]
    reg->PIN_CNF[pin_number] = cnf;
    2b7a:	f8c3 1700 	str.w	r1, [r3, #1792]	; 0x700
    if (p_trigger_config)
    2b7e:	b19a      	cbz	r2, 2ba8 <nrfx_gpiote_input_configure+0x78>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2b80:	4b3d      	ldr	r3, [pc, #244]	; (2c78 <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    2b82:	7817      	ldrb	r7, [r2, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    2b84:	6850      	ldr	r0, [r2, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2b86:	f104 0608 	add.w	r6, r4, #8
    2b8a:	f833 1016 	ldrh.w	r1, [r3, r6, lsl #1]
        if (pin_is_output(pin))
    2b8e:	f011 0f02 	tst.w	r1, #2
    2b92:	d00d      	beq.n	2bb0 <nrfx_gpiote_input_configure+0x80>
            if (use_evt)
    2b94:	2800      	cmp	r0, #0
    2b96:	d1da      	bne.n	2b4e <nrfx_gpiote_input_configure+0x1e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    2b98:	f833 2016 	ldrh.w	r2, [r3, r6, lsl #1]
    2b9c:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    2ba0:	ea42 0287 	orr.w	r2, r2, r7, lsl #2
    2ba4:	f823 2016 	strh.w	r2, [r3, r6, lsl #1]
    if (p_handler_config)
    2ba8:	2d00      	cmp	r5, #0
    2baa:	d13b      	bne.n	2c24 <nrfx_gpiote_input_configure+0xf4>
        err = NRFX_SUCCESS;
    2bac:	4834      	ldr	r0, [pc, #208]	; (2c80 <nrfx_gpiote_input_configure+0x150>)
    2bae:	e7cf      	b.n	2b50 <nrfx_gpiote_input_configure+0x20>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    2bb0:	f021 0120 	bic.w	r1, r1, #32
    2bb4:	04c9      	lsls	r1, r1, #19
    2bb6:	0cc9      	lsrs	r1, r1, #19
    2bb8:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
            if (use_evt)
    2bbc:	2800      	cmp	r0, #0
    2bbe:	d0eb      	beq.n	2b98 <nrfx_gpiote_input_configure+0x68>
                if (!edge)
    2bc0:	2f03      	cmp	r7, #3
    2bc2:	d8c4      	bhi.n	2b4e <nrfx_gpiote_input_configure+0x1e>
                uint8_t ch = *p_trigger_config->p_in_channel;
    2bc4:	6852      	ldr	r2, [r2, #4]
    2bc6:	f892 c000 	ldrb.w	ip, [r2]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    2bca:	b92f      	cbnz	r7, 2bd8 <nrfx_gpiote_input_configure+0xa8>
    2bcc:	4a2d      	ldr	r2, [pc, #180]	; (2c84 <nrfx_gpiote_input_configure+0x154>)
    2bce:	f50c 7ca2 	add.w	ip, ip, #324	; 0x144
    2bd2:	f842 702c 	str.w	r7, [r2, ip, lsl #2]
#if defined(NRF53_SERIES) || defined(NRF91_SERIES)
    p_reg->CONFIG[idx] = 0;
#endif
}
    2bd6:	e7df      	b.n	2b98 <nrfx_gpiote_input_configure+0x68>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2bd8:	ea4f 028c 	mov.w	r2, ip, lsl #2
    2bdc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2be0:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2be4:	ea41 314c 	orr.w	r1, r1, ip, lsl #13
    2be8:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    2bec:	f020 0003 	bic.w	r0, r0, #3
    2bf0:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    2bf4:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    2bf8:	f420 3047 	bic.w	r0, r0, #203776	; 0x31c00
    2bfc:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    2c00:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2c04:	0220      	lsls	r0, r4, #8
    2c06:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    2c0a:	f400 50f8 	and.w	r0, r0, #7936	; 0x1f00
    2c0e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
    2c12:	ea40 000e 	orr.w	r0, r0, lr
    2c16:	f041 0120 	orr.w	r1, r1, #32
    2c1a:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
    2c1e:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    2c22:	e7b9      	b.n	2b98 <nrfx_gpiote_input_configure+0x68>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    2c24:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    2c28:	4620      	mov	r0, r4
    2c2a:	f7ff ff3b 	bl	2aa4 <release_handler>
    if (!handler)
    2c2e:	2e00      	cmp	r6, #0
    2c30:	d0bc      	beq.n	2bac <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2c32:	4d11      	ldr	r5, [pc, #68]	; (2c78 <nrfx_gpiote_input_configure+0x148>)
    2c34:	e9d5 2300 	ldrd	r2, r3, [r5]
    2c38:	4296      	cmp	r6, r2
    2c3a:	d101      	bne.n	2c40 <nrfx_gpiote_input_configure+0x110>
    2c3c:	429f      	cmp	r7, r3
    2c3e:	d019      	beq.n	2c74 <nrfx_gpiote_input_configure+0x144>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    2c40:	4811      	ldr	r0, [pc, #68]	; (2c88 <nrfx_gpiote_input_configure+0x158>)
    2c42:	f10d 0107 	add.w	r1, sp, #7
    2c46:	f7ff fdc5 	bl	27d4 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    2c4a:	4b0d      	ldr	r3, [pc, #52]	; (2c80 <nrfx_gpiote_input_configure+0x150>)
    2c4c:	4298      	cmp	r0, r3
    2c4e:	f47f af7f 	bne.w	2b50 <nrfx_gpiote_input_configure+0x20>
        handler_id = (int32_t)id;
    2c52:	f89d 2007 	ldrb.w	r2, [sp, #7]
    m_cb.handlers[handler_id].handler = handler;
    2c56:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    2c5a:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2c5e:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    2c60:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2c62:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    2c66:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    2c6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2c6e:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    return NRFX_SUCCESS;
    2c72:	e79b      	b.n	2bac <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2c74:	2200      	movs	r2, #0
    2c76:	e7ee      	b.n	2c56 <nrfx_gpiote_input_configure+0x126>
    2c78:	20000028 	.word	0x20000028
    2c7c:	0bad0004 	.word	0x0bad0004
    2c80:	0bad0000 	.word	0x0bad0000
    2c84:	40006000 	.word	0x40006000
    2c88:	2000007c 	.word	0x2000007c

00002c8c <nrfx_gpiote_output_configure>:
{
    2c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c8e:	4604      	mov	r4, r0
    if (p_config)
    2c90:	b389      	cbz	r1, 2cf6 <nrfx_gpiote_output_configure+0x6a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2c92:	4e3a      	ldr	r6, [pc, #232]	; (2d7c <nrfx_gpiote_output_configure+0xf0>)
    2c94:	f100 0708 	add.w	r7, r0, #8
    2c98:	f836 5017 	ldrh.w	r5, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    2c9c:	07ab      	lsls	r3, r5, #30
    2c9e:	d404      	bmi.n	2caa <nrfx_gpiote_output_configure+0x1e>
    2ca0:	f7ff fed8 	bl	2a54 <pin_in_use_by_te>
    2ca4:	b108      	cbz	r0, 2caa <nrfx_gpiote_output_configure+0x1e>
{
    2ca6:	4836      	ldr	r0, [pc, #216]	; (2d80 <nrfx_gpiote_output_configure+0xf4>)
}
    2ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    2caa:	f015 0f1c 	tst.w	r5, #28
    2cae:	784b      	ldrb	r3, [r1, #1]
    2cb0:	d124      	bne.n	2cfc <nrfx_gpiote_output_configure+0x70>
    *p_pin = pin_number & 0x1F;
    2cb2:	f004 001f 	and.w	r0, r4, #31
    uint32_t cnf = reg->PIN_CNF[pin_number];
    2cb6:	f500 7ee0 	add.w	lr, r0, #448	; 0x1c0
    2cba:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    2cbe:	005b      	lsls	r3, r3, #1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    2cc0:	f85c c02e 	ldr.w	ip, [ip, lr, lsl #2]
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2cc4:	f891 e002 	ldrb.w	lr, [r1, #2]
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    2cc8:	7809      	ldrb	r1, [r1, #0]
    cnf &= ~to_update;
    2cca:	f42c 6ce1 	bic.w	ip, ip, #1800	; 0x708
    2cce:	ea43 038e 	orr.w	r3, r3, lr, lsl #2
    2cd2:	f02c 0c07 	bic.w	ip, ip, #7
    2cd6:	ea43 030c 	orr.w	r3, r3, ip
    2cda:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    2cde:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    2ce2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2ce6:	f043 0301 	orr.w	r3, r3, #1
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    2cea:	f045 0503 	orr.w	r5, r5, #3
    reg->PIN_CNF[pin_number] = cnf;
    2cee:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
    2cf2:	f826 5017 	strh.w	r5, [r6, r7, lsl #1]
    if (p_task_config)
    2cf6:	b922      	cbnz	r2, 2d02 <nrfx_gpiote_output_configure+0x76>
    return NRFX_SUCCESS;
    2cf8:	4822      	ldr	r0, [pc, #136]	; (2d84 <nrfx_gpiote_output_configure+0xf8>)
    2cfa:	e7d5      	b.n	2ca8 <nrfx_gpiote_output_configure+0x1c>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    2cfc:	2b01      	cmp	r3, #1
    2cfe:	d1d8      	bne.n	2cb2 <nrfx_gpiote_output_configure+0x26>
    2d00:	e7d1      	b.n	2ca6 <nrfx_gpiote_output_configure+0x1a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2d02:	4e1e      	ldr	r6, [pc, #120]	; (2d7c <nrfx_gpiote_output_configure+0xf0>)
    2d04:	f104 0708 	add.w	r7, r4, #8
    2d08:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    2d0c:	0783      	lsls	r3, r0, #30
    2d0e:	d5ca      	bpl.n	2ca6 <nrfx_gpiote_output_configure+0x1a>
        uint32_t ch = p_task_config->task_ch;
    2d10:	f892 c000 	ldrb.w	ip, [r2]
    p_reg->CONFIG[idx] = 0;
    2d14:	4661      	mov	r1, ip
    2d16:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    2d18:	f020 0020 	bic.w	r0, r0, #32
    2d1c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    2d20:	04c0      	lsls	r0, r0, #19
    2d22:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    2d26:	0cc0      	lsrs	r0, r0, #19
    2d28:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    2d2c:	2300      	movs	r3, #0
    2d2e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    2d32:	7855      	ldrb	r5, [r2, #1]
    2d34:	2d00      	cmp	r5, #0
    2d36:	d0df      	beq.n	2cf8 <nrfx_gpiote_output_configure+0x6c>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    2d38:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
    2d3c:	7892      	ldrb	r2, [r2, #2]
    2d3e:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
    2d42:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2d46:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2d4a:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    2d4e:	0223      	lsls	r3, r4, #8
    2d50:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    2d54:	042d      	lsls	r5, r5, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2d56:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    2d5a:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    2d5e:	0512      	lsls	r2, r2, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2d60:	432b      	orrs	r3, r5
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    2d62:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2d66:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2d6a:	4313      	orrs	r3, r2
    2d6c:	f040 0020 	orr.w	r0, r0, #32
    2d70:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    2d74:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    2d78:	e7be      	b.n	2cf8 <nrfx_gpiote_output_configure+0x6c>
    2d7a:	bf00      	nop
    2d7c:	20000028 	.word	0x20000028
    2d80:	0bad0004 	.word	0x0bad0004
    2d84:	0bad0000 	.word	0x0bad0000

00002d88 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    2d88:	4b01      	ldr	r3, [pc, #4]	; (2d90 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    2d8a:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    2d8e:	4770      	bx	lr
    2d90:	20000028 	.word	0x20000028

00002d94 <nrfx_gpiote_channel_get>:
{
    2d94:	b508      	push	{r3, lr}
    2d96:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    2d98:	f7ff fe5c 	bl	2a54 <pin_in_use_by_te>
    2d9c:	b138      	cbz	r0, 2dae <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2d9e:	4b05      	ldr	r3, [pc, #20]	; (2db4 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    2da0:	4805      	ldr	r0, [pc, #20]	; (2db8 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2da2:	3208      	adds	r2, #8
    2da4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2da8:	0b5b      	lsrs	r3, r3, #13
    2daa:	700b      	strb	r3, [r1, #0]
}
    2dac:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2dae:	4803      	ldr	r0, [pc, #12]	; (2dbc <nrfx_gpiote_channel_get+0x28>)
    2db0:	e7fc      	b.n	2dac <nrfx_gpiote_channel_get+0x18>
    2db2:	bf00      	nop
    2db4:	20000028 	.word	0x20000028
    2db8:	0bad0000 	.word	0x0bad0000
    2dbc:	0bad0004 	.word	0x0bad0004

00002dc0 <nrfx_gpiote_init>:
{
    2dc0:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    2dc2:	4c0f      	ldr	r4, [pc, #60]	; (2e00 <nrfx_gpiote_init+0x40>)
    2dc4:	f894 5058 	ldrb.w	r5, [r4, #88]	; 0x58
    2dc8:	b9bd      	cbnz	r5, 2dfa <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    2dca:	2240      	movs	r2, #64	; 0x40
    2dcc:	4629      	mov	r1, r5
    2dce:	f104 0010 	add.w	r0, r4, #16
    2dd2:	f001 f982 	bl	40da <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    2dd6:	2006      	movs	r0, #6
    2dd8:	f7fe f91e 	bl	1018 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2ddc:	4b09      	ldr	r3, [pc, #36]	; (2e04 <nrfx_gpiote_init+0x44>)
    return err_code;
    2dde:	480a      	ldr	r0, [pc, #40]	; (2e08 <nrfx_gpiote_init+0x48>)
    2de0:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    2de4:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    2de8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    2dec:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    2df0:	2301      	movs	r3, #1
    2df2:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    2df6:	6563      	str	r3, [r4, #84]	; 0x54
}
    2df8:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    2dfa:	4804      	ldr	r0, [pc, #16]	; (2e0c <nrfx_gpiote_init+0x4c>)
    2dfc:	e7fc      	b.n	2df8 <nrfx_gpiote_init+0x38>
    2dfe:	bf00      	nop
    2e00:	20000028 	.word	0x20000028
    2e04:	40006000 	.word	0x40006000
    2e08:	0bad0000 	.word	0x0bad0000
    2e0c:	0bad0005 	.word	0x0bad0005

00002e10 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    2e10:	4b03      	ldr	r3, [pc, #12]	; (2e20 <nrfx_gpiote_is_init+0x10>)
    2e12:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
}
    2e16:	3800      	subs	r0, #0
    2e18:	bf18      	it	ne
    2e1a:	2001      	movne	r0, #1
    2e1c:	4770      	bx	lr
    2e1e:	bf00      	nop
    2e20:	20000028 	.word	0x20000028

00002e24 <nrfx_gpiote_channel_free>:
{
    2e24:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    2e26:	4801      	ldr	r0, [pc, #4]	; (2e2c <nrfx_gpiote_channel_free+0x8>)
    2e28:	f7ff bcf4 	b.w	2814 <nrfx_flag32_free>
    2e2c:	20000078 	.word	0x20000078

00002e30 <nrfx_gpiote_channel_alloc>:
{
    2e30:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    2e32:	4801      	ldr	r0, [pc, #4]	; (2e38 <nrfx_gpiote_channel_alloc+0x8>)
    2e34:	f7ff bcce 	b.w	27d4 <nrfx_flag32_alloc>
    2e38:	20000078 	.word	0x20000078

00002e3c <nrfx_gpiote_trigger_enable>:
{
    2e3c:	b510      	push	{r4, lr}
    2e3e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2e40:	f7ff fe08 	bl	2a54 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2e44:	f102 0408 	add.w	r4, r2, #8
    2e48:	4b1c      	ldr	r3, [pc, #112]	; (2ebc <nrfx_gpiote_trigger_enable+0x80>)
    2e4a:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2e4e:	b1e0      	cbz	r0, 2e8a <nrfx_gpiote_trigger_enable+0x4e>
    2e50:	f013 0402 	ands.w	r4, r3, #2
    2e54:	d119      	bne.n	2e8a <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2e56:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    2e58:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    2e5a:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    2e5e:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    2e62:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2e66:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2e6a:	6004      	str	r4, [r0, #0]
    2e6c:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    2e6e:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    2e72:	f040 0001 	orr.w	r0, r0, #1
    2e76:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    2e7a:	b129      	cbz	r1, 2e88 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    2e7c:	2201      	movs	r2, #1
    2e7e:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    2e82:	4a0f      	ldr	r2, [pc, #60]	; (2ec0 <nrfx_gpiote_trigger_enable+0x84>)
    2e84:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    2e88:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2e8a:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    2e8e:	2b04      	cmp	r3, #4
    2e90:	d010      	beq.n	2eb4 <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    2e92:	2b05      	cmp	r3, #5
    2e94:	d010      	beq.n	2eb8 <nrfx_gpiote_trigger_enable+0x7c>
    return p_reg->IN;
    2e96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    2e9a:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
    *p_pin = pin_number & 0x1F;
    2e9e:	f002 031f 	and.w	r3, r2, #31
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    2ea2:	40d9      	lsrs	r1, r3
    2ea4:	f001 0101 	and.w	r1, r1, #1
    2ea8:	3102      	adds	r1, #2
}
    2eaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    2eae:	4610      	mov	r0, r2
    2eb0:	f001 bb4b 	b.w	454a <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    2eb4:	2103      	movs	r1, #3
    2eb6:	e7f8      	b.n	2eaa <nrfx_gpiote_trigger_enable+0x6e>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    2eb8:	2102      	movs	r1, #2
    2eba:	e7f6      	b.n	2eaa <nrfx_gpiote_trigger_enable+0x6e>
    2ebc:	20000028 	.word	0x20000028
    2ec0:	40006000 	.word	0x40006000

00002ec4 <nrfx_gpiote_trigger_disable>:
{
    2ec4:	b508      	push	{r3, lr}
    2ec6:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2ec8:	f7ff fdc4 	bl	2a54 <pin_in_use_by_te>
    2ecc:	b1c0      	cbz	r0, 2f00 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2ece:	f102 0108 	add.w	r1, r2, #8
    2ed2:	4b0e      	ldr	r3, [pc, #56]	; (2f0c <nrfx_gpiote_trigger_disable+0x48>)
    2ed4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2ed8:	0799      	lsls	r1, r3, #30
    2eda:	d411      	bmi.n	2f00 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2edc:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    2ede:	2201      	movs	r2, #1
    2ee0:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    2ee2:	009b      	lsls	r3, r3, #2
    2ee4:	490a      	ldr	r1, [pc, #40]	; (2f10 <nrfx_gpiote_trigger_disable+0x4c>)
    2ee6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2eea:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    2eee:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2ef2:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    2ef6:	f022 0203 	bic.w	r2, r2, #3
    2efa:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    2efe:	bd08      	pop	{r3, pc}
    2f00:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    2f04:	2100      	movs	r1, #0
    2f06:	4610      	mov	r0, r2
    2f08:	f001 bb1f 	b.w	454a <nrf_gpio_cfg_sense_set>
    2f0c:	20000028 	.word	0x20000028
    2f10:	40006000 	.word	0x40006000

00002f14 <nrfx_gpiote_pin_uninit>:
{
    2f14:	b510      	push	{r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2f16:	4b0d      	ldr	r3, [pc, #52]	; (2f4c <nrfx_gpiote_pin_uninit+0x38>)
    2f18:	f100 0208 	add.w	r2, r0, #8
{
    2f1c:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2f1e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    2f22:	07db      	lsls	r3, r3, #31
    2f24:	d50f      	bpl.n	2f46 <nrfx_gpiote_pin_uninit+0x32>
    nrfx_gpiote_trigger_disable(pin);
    2f26:	f7ff ffcd 	bl	2ec4 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    2f2a:	4620      	mov	r0, r4
    *p_pin = pin_number & 0x1F;
    2f2c:	f004 041f 	and.w	r4, r4, #31
    2f30:	f7ff fde2 	bl	2af8 <pin_handler_trigger_uninit>
    reg->PIN_CNF[pin_number] = cnf;
    2f34:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    2f38:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    2f3c:	2202      	movs	r2, #2
    2f3e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    2f42:	4803      	ldr	r0, [pc, #12]	; (2f50 <nrfx_gpiote_pin_uninit+0x3c>)
}
    2f44:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2f46:	4803      	ldr	r0, [pc, #12]	; (2f54 <nrfx_gpiote_pin_uninit+0x40>)
    2f48:	e7fc      	b.n	2f44 <nrfx_gpiote_pin_uninit+0x30>
    2f4a:	bf00      	nop
    2f4c:	20000028 	.word	0x20000028
    2f50:	0bad0000 	.word	0x0bad0000
    2f54:	0bad0004 	.word	0x0bad0004

00002f58 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    2f58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2f5c:	4b4f      	ldr	r3, [pc, #316]	; (309c <nrfx_gpiote_irq_handler+0x144>)
    return p_reg->INTENSET & mask;
    2f5e:	4850      	ldr	r0, [pc, #320]	; (30a0 <nrfx_gpiote_irq_handler+0x148>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2f60:	4950      	ldr	r1, [pc, #320]	; (30a4 <nrfx_gpiote_irq_handler+0x14c>)
    uint32_t status = 0;
    2f62:	2500      	movs	r5, #0
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    2f64:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2f66:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2f68:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    2f6a:	b136      	cbz	r6, 2f7a <nrfx_gpiote_irq_handler+0x22>
    return p_reg->INTENSET & mask;
    2f6c:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    2f70:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2f72:	bf1e      	ittt	ne
    2f74:	601c      	strne	r4, [r3, #0]
    2f76:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    2f78:	4315      	orrne	r5, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2f7a:	3304      	adds	r3, #4
    2f7c:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    2f7e:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2f82:	d1f1      	bne.n	2f68 <nrfx_gpiote_irq_handler+0x10>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2f84:	4b46      	ldr	r3, [pc, #280]	; (30a0 <nrfx_gpiote_irq_handler+0x148>)
    2f86:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    2f8a:	b1bb      	cbz	r3, 2fbc <nrfx_gpiote_irq_handler+0x64>
        *p_masks = gpio_regs[i]->LATCH;
    2f8c:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    2f90:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    2f94:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    2f96:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    2f9a:	af01      	add	r7, sp, #4
    2f9c:	f04f 0801 	mov.w	r8, #1
            while (latch[i])
    2fa0:	9c01      	ldr	r4, [sp, #4]
    2fa2:	b98c      	cbnz	r4, 2fc8 <nrfx_gpiote_irq_handler+0x70>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2fa4:	4b3e      	ldr	r3, [pc, #248]	; (30a0 <nrfx_gpiote_irq_handler+0x148>)
    2fa6:	f8c3 417c 	str.w	r4, [r3, #380]	; 0x17c
    2faa:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    2fae:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    2fb2:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    2fb4:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        if (latch[port_idx])
    2fb8:	2b00      	cmp	r3, #0
    2fba:	d1ee      	bne.n	2f9a <nrfx_gpiote_irq_handler+0x42>
        mask &= ~NRFX_BIT(ch);
    2fbc:	2401      	movs	r4, #1
    while (mask)
    2fbe:	2d00      	cmp	r5, #0
    2fc0:	d153      	bne.n	306a <nrfx_gpiote_irq_handler+0x112>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    2fc2:	b003      	add	sp, #12
    2fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    2fc8:	fa94 f4a4 	rbit	r4, r4
    2fcc:	fab4 f484 	clz	r4, r4
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2fd0:	4a35      	ldr	r2, [pc, #212]	; (30a8 <nrfx_gpiote_irq_handler+0x150>)
    2fd2:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    2fd6:	08e0      	lsrs	r0, r4, #3
    2fd8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
    p_mask8[byte_idx] &= ~(1 << bit);
    2fdc:	5c3b      	ldrb	r3, [r7, r0]
    bit = BITMASK_RELBIT_GET(bit);
    2fde:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    2fe2:	fa08 f202 	lsl.w	r2, r8, r2
    2fe6:	ea23 0302 	bic.w	r3, r3, r2
    2fea:	543b      	strb	r3, [r7, r0]
    2fec:	00a3      	lsls	r3, r4, #2
    2fee:	f103 49a0 	add.w	r9, r3, #1342177280	; 0x50000000
    2ff2:	f3c1 0a82 	ubfx	sl, r1, #2, #3
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    2ff6:	f8d9 2700 	ldr.w	r2, [r9, #1792]	; 0x700
    if (is_level(trigger))
    2ffa:	06cb      	lsls	r3, r1, #27
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2ffc:	46d3      	mov	fp, sl
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    2ffe:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    3002:	d518      	bpl.n	3036 <nrfx_gpiote_irq_handler+0xde>
        call_handler(pin, trigger);
    3004:	4659      	mov	r1, fp
    3006:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3008:	fa5f fa82 	uxtb.w	sl, r2
    300c:	f7ff fd2c 	bl	2a68 <call_handler>
    3010:	f8d9 3700 	ldr.w	r3, [r9, #1792]	; 0x700
        if (nrf_gpio_pin_sense_get(pin) == sense)
    3014:	f3c3 4301 	ubfx	r3, r3, #16, #2
    3018:	459a      	cmp	sl, r3
    301a:	d107      	bne.n	302c <nrfx_gpiote_irq_handler+0xd4>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    301c:	2100      	movs	r1, #0
    301e:	4620      	mov	r0, r4
    3020:	f001 fa93 	bl	454a <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    3024:	4651      	mov	r1, sl
    3026:	4620      	mov	r0, r4
    3028:	f001 fa8f 	bl	454a <nrf_gpio_cfg_sense_set>
    reg->LATCH = (1 << pin_number);
    302c:	fa08 f404 	lsl.w	r4, r8, r4
    3030:	f8c6 4520 	str.w	r4, [r6, #1312]	; 0x520
}
    3034:	e7b4      	b.n	2fa0 <nrfx_gpiote_irq_handler+0x48>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3036:	2a02      	cmp	r2, #2
    3038:	d10c      	bne.n	3054 <nrfx_gpiote_irq_handler+0xfc>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    303a:	2103      	movs	r1, #3
    303c:	4620      	mov	r0, r4
    303e:	f001 fa84 	bl	454a <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3042:	f00a 0305 	and.w	r3, sl, #5
    3046:	2b01      	cmp	r3, #1
    3048:	d1f0      	bne.n	302c <nrfx_gpiote_irq_handler+0xd4>
            call_handler(pin, trigger);
    304a:	4659      	mov	r1, fp
    304c:	4620      	mov	r0, r4
    304e:	f7ff fd0b 	bl	2a68 <call_handler>
    3052:	e7eb      	b.n	302c <nrfx_gpiote_irq_handler+0xd4>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    3054:	2102      	movs	r1, #2
    3056:	4620      	mov	r0, r4
    3058:	f001 fa77 	bl	454a <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    305c:	f1ba 0f03 	cmp.w	sl, #3
    3060:	d0f3      	beq.n	304a <nrfx_gpiote_irq_handler+0xf2>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    3062:	2a03      	cmp	r2, #3
    3064:	d1e2      	bne.n	302c <nrfx_gpiote_irq_handler+0xd4>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3066:	458a      	cmp	sl, r1
    3068:	e7ee      	b.n	3048 <nrfx_gpiote_irq_handler+0xf0>
        uint32_t ch = NRF_CTZ(mask);
    306a:	fa95 f3a5 	rbit	r3, r5
    306e:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    3072:	fa04 f203 	lsl.w	r2, r4, r3
    3076:	009b      	lsls	r3, r3, #2
    3078:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    307c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3080:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    3084:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    3088:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    308c:	f3c0 2004 	ubfx	r0, r0, #8, #5
    3090:	f3c1 4101 	ubfx	r1, r1, #16, #2
    3094:	f7ff fce8 	bl	2a68 <call_handler>
    3098:	e791      	b.n	2fbe <nrfx_gpiote_irq_handler+0x66>
    309a:	bf00      	nop
    309c:	40006100 	.word	0x40006100
    30a0:	40006000 	.word	0x40006000
    30a4:	40006120 	.word	0x40006120
    30a8:	20000028 	.word	0x20000028

000030ac <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    30ac:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    30ae:	4801      	ldr	r0, [pc, #4]	; (30b4 <nrfx_ppi_channel_alloc+0x8>)
    30b0:	f7ff bb90 	b.w	27d4 <nrfx_flag32_alloc>
    30b4:	20000084 	.word	0x20000084

000030b8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    30b8:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    30ba:	4c14      	ldr	r4, [pc, #80]	; (310c <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    30bc:	4a14      	ldr	r2, [pc, #80]	; (3110 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    30be:	4915      	ldr	r1, [pc, #84]	; (3114 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    30c0:	2303      	movs	r3, #3
    30c2:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    30c4:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    30c6:	4b14      	ldr	r3, [pc, #80]	; (3118 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    30c8:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    30ca:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    30cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    30d0:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    30d2:	2300      	movs	r3, #0
    30d4:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    30d6:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    30d8:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    30da:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    30dc:	4a0f      	ldr	r2, [pc, #60]	; (311c <_DoInit+0x64>)
    30de:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    30e0:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    30e2:	2210      	movs	r2, #16
    30e4:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    30e6:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    30e8:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    30ea:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    30ec:	f000 ffd0 	bl	4090 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    30f0:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    30f4:	490a      	ldr	r1, [pc, #40]	; (3120 <_DoInit+0x68>)
    30f6:	4620      	mov	r0, r4
    30f8:	f000 ffca 	bl	4090 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    30fc:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    3100:	2320      	movs	r3, #32
    3102:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3104:	f3bf 8f5f 	dmb	sy
}
    3108:	bd10      	pop	{r4, pc}
    310a:	bf00      	nop
    310c:	20000290 	.word	0x20000290
    3110:	00004b7e 	.word	0x00004b7e
    3114:	00004b87 	.word	0x00004b87
    3118:	20000380 	.word	0x20000380
    311c:	20000370 	.word	0x20000370
    3120:	00004b8b 	.word	0x00004b8b

00003124 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3124:	4b10      	ldr	r3, [pc, #64]	; (3168 <z_sys_init_run_level+0x44>)
{
    3126:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3128:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    312c:	3001      	adds	r0, #1
    312e:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    3132:	42a6      	cmp	r6, r4
    3134:	d800      	bhi.n	3138 <z_sys_init_run_level+0x14>
			}
		} else {
			(void)entry->init_fn.sys();
		}
	}
}
    3136:	bd70      	pop	{r4, r5, r6, pc}
			int rc = entry->init_fn.dev(dev);
    3138:	e9d4 3500 	ldrd	r3, r5, [r4]
		if (dev != NULL) {
    313c:	b18d      	cbz	r5, 3162 <z_sys_init_run_level+0x3e>
			int rc = entry->init_fn.dev(dev);
    313e:	4628      	mov	r0, r5
    3140:	4798      	blx	r3
			if (rc != 0) {
    3142:	b138      	cbz	r0, 3154 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    3144:	2800      	cmp	r0, #0
    3146:	bfb8      	it	lt
    3148:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    314a:	68eb      	ldr	r3, [r5, #12]
				if (rc > UINT8_MAX) {
    314c:	28ff      	cmp	r0, #255	; 0xff
    314e:	bfa8      	it	ge
    3150:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
    3152:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    3154:	68ea      	ldr	r2, [r5, #12]
    3156:	7853      	ldrb	r3, [r2, #1]
    3158:	f043 0301 	orr.w	r3, r3, #1
    315c:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    315e:	3408      	adds	r4, #8
    3160:	e7e7      	b.n	3132 <z_sys_init_run_level+0xe>
			(void)entry->init_fn.sys();
    3162:	4798      	blx	r3
    3164:	e7fb      	b.n	315e <z_sys_init_run_level+0x3a>
    3166:	bf00      	nop
    3168:	00004aac 	.word	0x00004aac

0000316c <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    316c:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    316e:	4b0a      	ldr	r3, [pc, #40]	; (3198 <bg_thread_main+0x2c>)
    3170:	2201      	movs	r2, #1

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    3172:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
    3174:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    3176:	f7ff ffd5 	bl	3124 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    317a:	f000 fe0b 	bl	3d94 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    317e:	2004      	movs	r0, #4
    3180:	f7ff ffd0 	bl	3124 <z_sys_init_run_level>

	z_init_static_threads();
    3184:	f000 f8f0 	bl	3368 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern int main(void);

	(void)main();
    3188:	f000 fe0a 	bl	3da0 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    318c:	4a03      	ldr	r2, [pc, #12]	; (319c <bg_thread_main+0x30>)
    318e:	7b13      	ldrb	r3, [r2, #12]
    3190:	f023 0301 	bic.w	r3, r3, #1
    3194:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    3196:	bd08      	pop	{r3, pc}
    3198:	20000780 	.word	0x20000780
    319c:	20000138 	.word	0x20000138

000031a0 <z_bss_zero>:
{
    31a0:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    31a2:	4803      	ldr	r0, [pc, #12]	; (31b0 <z_bss_zero+0x10>)
    31a4:	4a03      	ldr	r2, [pc, #12]	; (31b4 <z_bss_zero+0x14>)
    31a6:	2100      	movs	r1, #0
    31a8:	1a12      	subs	r2, r2, r0
    31aa:	f001 fa0a 	bl	45c2 <z_early_memset>
}
    31ae:	bd08      	pop	{r3, pc}
    31b0:	20000098 	.word	0x20000098
    31b4:	20000784 	.word	0x20000784

000031b8 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    31b8:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    31ba:	2300      	movs	r3, #0
{
    31bc:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    31be:	2201      	movs	r2, #1
    31c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    31c4:	4e13      	ldr	r6, [pc, #76]	; (3214 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    31c6:	4d14      	ldr	r5, [pc, #80]	; (3218 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    31c8:	9301      	str	r3, [sp, #4]
    31ca:	220f      	movs	r2, #15
    31cc:	e9cd 3202 	strd	r3, r2, [sp, #8]
    31d0:	4912      	ldr	r1, [pc, #72]	; (321c <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    31d2:	2314      	movs	r3, #20
    31d4:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    31d8:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    31dc:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    31de:	f44f 70c0 	mov.w	r0, #384	; 0x180
    31e2:	fb00 1104 	mla	r1, r0, r4, r1
    31e6:	4b0e      	ldr	r3, [pc, #56]	; (3220 <z_init_cpu+0x68>)
    31e8:	9500      	str	r5, [sp, #0]
    31ea:	f44f 72a0 	mov.w	r2, #320	; 0x140
    31ee:	4630      	mov	r0, r6
    31f0:	f000 f888 	bl	3304 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    31f4:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    31f6:	4a0b      	ldr	r2, [pc, #44]	; (3224 <z_init_cpu+0x6c>)
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    31f8:	60ee      	str	r6, [r5, #12]
    31fa:	f023 0304 	bic.w	r3, r3, #4
    31fe:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    3200:	f44f 6304 	mov.w	r3, #2112	; 0x840
    3204:	fb04 3303 	mla	r3, r4, r3, r3
    3208:	4413      	add	r3, r2
	_kernel.cpus[id].id = id;
    320a:	742c      	strb	r4, [r5, #16]
	_kernel.cpus[id].irq_stack =
    320c:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    320e:	b006      	add	sp, #24
    3210:	bd70      	pop	{r4, r5, r6, pc}
    3212:	bf00      	nop
    3214:	200000b8 	.word	0x200000b8
    3218:	20000338 	.word	0x20000338
    321c:	20001000 	.word	0x20001000
    3220:	00003421 	.word	0x00003421
    3224:	200007c0 	.word	0x200007c0

00003228 <z_cstart>:
 * @return Does not return
 */
__boot_func
FUNC_NO_STACK_PROTECTOR
FUNC_NORETURN void z_cstart(void)
{
    3228:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    322a:	2000      	movs	r0, #0
{
    322c:	b0a6      	sub	sp, #152	; 0x98
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    322e:	f7ff ff79 	bl	3124 <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    3232:	4b2d      	ldr	r3, [pc, #180]	; (32e8 <z_cstart+0xc0>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3234:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    3238:	4d2c      	ldr	r5, [pc, #176]	; (32ec <z_cstart+0xc4>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    323a:	4e2d      	ldr	r6, [pc, #180]	; (32f0 <z_cstart+0xc8>)
    323c:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    323e:	4f2d      	ldr	r7, [pc, #180]	; (32f4 <z_cstart+0xcc>)
    3240:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    3244:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3246:	2400      	movs	r4, #0
    3248:	23e0      	movs	r3, #224	; 0xe0
    324a:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    324e:	77ec      	strb	r4, [r5, #31]
    3250:	762c      	strb	r4, [r5, #24]
    3252:	766c      	strb	r4, [r5, #25]
    3254:	76ac      	strb	r4, [r5, #26]
    3256:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    325a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    325c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    3260:	626b      	str	r3, [r5, #36]	; 0x24
    3262:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    3266:	f7fe f933 	bl	14d0 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    326a:	f7fd feb5 	bl	fd8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    326e:	f04f 33ff 	mov.w	r3, #4294967295
    3272:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    3274:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    3276:	f7fe fa65 	bl	1744 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    327a:	f7fe f9cb 	bl	1614 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    327e:	f240 1301 	movw	r3, #257	; 0x101
    3282:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    3286:	ab06      	add	r3, sp, #24
    3288:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    328a:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    328e:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    3290:	f001 f970 	bl	4574 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    3294:	2001      	movs	r0, #1
    3296:	f7ff ff45 	bl	3124 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    329a:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
    329c:	4d16      	ldr	r5, [pc, #88]	; (32f8 <z_cstart+0xd0>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    329e:	f7ff ff41 	bl	3124 <z_sys_init_run_level>
	z_sched_init();
    32a2:	f000 fb13 	bl	38cc <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    32a6:	4b15      	ldr	r3, [pc, #84]	; (32fc <z_cstart+0xd4>)
	_kernel.ready_q.cache = &z_main_thread;
    32a8:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    32aa:	9305      	str	r3, [sp, #20]
    32ac:	2301      	movs	r3, #1
    32ae:	4914      	ldr	r1, [pc, #80]	; (3300 <z_cstart+0xd8>)
    32b0:	9400      	str	r4, [sp, #0]
    32b2:	e9cd 4303 	strd	r4, r3, [sp, #12]
    32b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    32ba:	463b      	mov	r3, r7
    32bc:	e9cd 4401 	strd	r4, r4, [sp, #4]
    32c0:	4628      	mov	r0, r5
    32c2:	f000 f81f 	bl	3304 <z_setup_new_thread>
    32c6:	7b6a      	ldrb	r2, [r5, #13]
    32c8:	4606      	mov	r6, r0
    32ca:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    32ce:	4628      	mov	r0, r5
    32d0:	736a      	strb	r2, [r5, #13]
    32d2:	f001 f9c1 	bl	4658 <z_ready_thread>
	z_init_cpu(0);
    32d6:	4620      	mov	r0, r4
    32d8:	f7ff ff6e 	bl	31b8 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    32dc:	463a      	mov	r2, r7
    32de:	4631      	mov	r1, r6
    32e0:	4628      	mov	r0, r5
    32e2:	f7fd ff73 	bl	11cc <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    32e6:	bf00      	nop
    32e8:	20001000 	.word	0x20001000
    32ec:	e000ed00 	.word	0xe000ed00
    32f0:	20000338 	.word	0x20000338
    32f4:	0000316d 	.word	0x0000316d
    32f8:	20000138 	.word	0x20000138
    32fc:	00004b92 	.word	0x00004b92
    3300:	20001180 	.word	0x20001180

00003304 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3304:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    3308:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    330a:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    330c:	2604      	movs	r6, #4
    330e:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    3310:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    3312:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3314:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    3318:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    331a:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    331c:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3320:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    3322:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3324:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    3328:	3740      	adds	r7, #64	; 0x40
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    332a:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    332e:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    3332:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    3334:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    3336:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3338:	f106 0840 	add.w	r8, r6, #64	; 0x40
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    333c:	9202      	str	r2, [sp, #8]
    333e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3340:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    3342:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3344:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3346:	9200      	str	r2, [sp, #0]
    3348:	4642      	mov	r2, r8
{
    334a:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    334c:	f7fd ff0c 	bl	1168 <arch_new_thread>
	if (!_current) {
    3350:	4b04      	ldr	r3, [pc, #16]	; (3364 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    3352:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    3354:	689b      	ldr	r3, [r3, #8]
    3356:	b103      	cbz	r3, 335a <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    3358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    335a:	6723      	str	r3, [r4, #112]	; 0x70
}
    335c:	4640      	mov	r0, r8
    335e:	b004      	add	sp, #16
    3360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3364:	20000338 	.word	0x20000338

00003368 <z_init_static_threads>:
{
    3368:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    336c:	4c29      	ldr	r4, [pc, #164]	; (3414 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    336e:	4d2a      	ldr	r5, [pc, #168]	; (3418 <z_init_static_threads+0xb0>)
{
    3370:	b087      	sub	sp, #28
    3372:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    3374:	42ae      	cmp	r6, r5
    3376:	f104 042c 	add.w	r4, r4, #44	; 0x2c
    337a:	d30f      	bcc.n	339c <z_init_static_threads+0x34>
	k_sched_lock();
    337c:	f000 fa76 	bl	386c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    3380:	4c24      	ldr	r4, [pc, #144]	; (3414 <z_init_static_threads+0xac>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3382:	f8df 9098 	ldr.w	r9, [pc, #152]	; 341c <z_init_static_threads+0xb4>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    3386:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    338a:	f240 37e7 	movw	r7, #999	; 0x3e7
    338e:	42ac      	cmp	r4, r5
    3390:	d320      	bcc.n	33d4 <z_init_static_threads+0x6c>
}
    3392:	b007      	add	sp, #28
    3394:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    3398:	f000 ba7c 	b.w	3894 <k_sched_unlock>
		z_setup_new_thread(
    339c:	f854 3c04 	ldr.w	r3, [r4, #-4]
    33a0:	9305      	str	r3, [sp, #20]
    33a2:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    33a6:	9304      	str	r3, [sp, #16]
    33a8:	f854 3c10 	ldr.w	r3, [r4, #-16]
    33ac:	9303      	str	r3, [sp, #12]
    33ae:	f854 3c14 	ldr.w	r3, [r4, #-20]
    33b2:	9302      	str	r3, [sp, #8]
    33b4:	f854 3c18 	ldr.w	r3, [r4, #-24]
    33b8:	9301      	str	r3, [sp, #4]
    33ba:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    33be:	9300      	str	r3, [sp, #0]
    33c0:	e954 2309 	ldrd	r2, r3, [r4, #-36]	; 0x24
    33c4:	e954 010b 	ldrd	r0, r1, [r4, #-44]	; 0x2c
    33c8:	f7ff ff9c 	bl	3304 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    33cc:	f854 3c2c 	ldr.w	r3, [r4, #-44]
    33d0:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    33d2:	e7ce      	b.n	3372 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    33d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    33d6:	1c5a      	adds	r2, r3, #1
    33d8:	d00d      	beq.n	33f6 <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    33da:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    33de:	2100      	movs	r1, #0
    33e0:	4638      	mov	r0, r7
    33e2:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    33e6:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    33ea:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    33ee:	d104      	bne.n	33fa <z_init_static_threads+0x92>
	z_sched_start(thread);
    33f0:	4640      	mov	r0, r8
    33f2:	f000 f9eb 	bl	37cc <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    33f6:	342c      	adds	r4, #44	; 0x2c
    33f8:	e7c9      	b.n	338e <z_init_static_threads+0x26>
    33fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    33fe:	2300      	movs	r3, #0
    3400:	f7fc fe6c 	bl	dc <__aeabi_uldivmod>
    3404:	4602      	mov	r2, r0
    3406:	460b      	mov	r3, r1
    3408:	f108 0018 	add.w	r0, r8, #24
    340c:	4649      	mov	r1, r9
    340e:	f000 fbc7 	bl	3ba0 <z_add_timeout>
    3412:	e7f0      	b.n	33f6 <z_init_static_threads+0x8e>
    3414:	00004948 	.word	0x00004948
    3418:	00004948 	.word	0x00004948
    341c:	000046bd 	.word	0x000046bd

00003420 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3420:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    3422:	4c0b      	ldr	r4, [pc, #44]	; (3450 <idle+0x30>)
	return !z_sys_post_kernel;
    3424:	4d0b      	ldr	r5, [pc, #44]	; (3454 <idle+0x34>)
	__asm__ volatile(
    3426:	f04f 0220 	mov.w	r2, #32
    342a:	f3ef 8311 	mrs	r3, BASEPRI
    342e:	f382 8812 	msr	BASEPRI_MAX, r2
    3432:	f3bf 8f6f 	isb	sy
    3436:	f001 f98d 	bl	4754 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    343a:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    343c:	6160      	str	r0, [r4, #20]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    343e:	b913      	cbnz	r3, 3446 <idle+0x26>
	arch_cpu_idle();
    3440:	f7fd fdd0 	bl	fe4 <arch_cpu_idle>
}
    3444:	e7ef      	b.n	3426 <idle+0x6>
    3446:	f7fd fcf9 	bl	e3c <pm_system_suspend>
    344a:	2800      	cmp	r0, #0
    344c:	d1eb      	bne.n	3426 <idle+0x6>
    344e:	e7f7      	b.n	3440 <idle+0x20>
    3450:	20000338 	.word	0x20000338
    3454:	20000780 	.word	0x20000780

00003458 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3458:	b538      	push	{r3, r4, r5, lr}
    345a:	4604      	mov	r4, r0
    345c:	f04f 0320 	mov.w	r3, #32
    3460:	f3ef 8511 	mrs	r5, BASEPRI
    3464:	f383 8812 	msr	BASEPRI_MAX, r3
    3468:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    346c:	f001 f92a 	bl	46c4 <z_unpend_first_thread>

	if (thread != NULL) {
    3470:	b148      	cbz	r0, 3486 <z_impl_k_sem_give+0x2e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    3472:	2200      	movs	r2, #0
    3474:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3476:	f001 f8ef 	bl	4658 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    347a:	4629      	mov	r1, r5
    347c:	4805      	ldr	r0, [pc, #20]	; (3494 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    347e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    3482:	f000 b991 	b.w	37a8 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3486:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    348a:	429a      	cmp	r2, r3
    348c:	bf18      	it	ne
    348e:	3301      	addne	r3, #1
    3490:	60a3      	str	r3, [r4, #8]
}
    3492:	e7f2      	b.n	347a <z_impl_k_sem_give+0x22>
    3494:	20000781 	.word	0x20000781

00003498 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3498:	b513      	push	{r0, r1, r4, lr}
    349a:	f04f 0420 	mov.w	r4, #32
    349e:	f3ef 8111 	mrs	r1, BASEPRI
    34a2:	f384 8812 	msr	BASEPRI_MAX, r4
    34a6:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    34aa:	6884      	ldr	r4, [r0, #8]
    34ac:	b144      	cbz	r4, 34c0 <z_impl_k_sem_take+0x28>
		sem->count--;
    34ae:	3c01      	subs	r4, #1
    34b0:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    34b2:	f381 8811 	msr	BASEPRI, r1
    34b6:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    34ba:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    34bc:	b002      	add	sp, #8
    34be:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    34c0:	ea52 0403 	orrs.w	r4, r2, r3
    34c4:	d106      	bne.n	34d4 <z_impl_k_sem_take+0x3c>
    34c6:	f381 8811 	msr	BASEPRI, r1
    34ca:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    34ce:	f06f 000f 	mvn.w	r0, #15
    34d2:	e7f3      	b.n	34bc <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    34d4:	e9cd 2300 	strd	r2, r3, [sp]
    34d8:	4602      	mov	r2, r0
    34da:	4802      	ldr	r0, [pc, #8]	; (34e4 <z_impl_k_sem_take+0x4c>)
    34dc:	f000 f946 	bl	376c <z_pend_curr>
	return ret;
    34e0:	e7ec      	b.n	34bc <z_impl_k_sem_take+0x24>
    34e2:	bf00      	nop
    34e4:	20000781 	.word	0x20000781

000034e8 <sliceable>:
{
	bool ret = is_preempt(thread)
		&& slice_time(thread) != 0
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
		&& !z_is_thread_prevented_from_running(thread)
		&& !z_is_idle_thread_object(thread);
    34e8:	89c3      	ldrh	r3, [r0, #14]
    34ea:	2b7f      	cmp	r3, #127	; 0x7f
    34ec:	d812      	bhi.n	3514 <sliceable+0x2c>
	int ret = slice_ticks;
    34ee:	4b0a      	ldr	r3, [pc, #40]	; (3518 <sliceable+0x30>)
    34f0:	681b      	ldr	r3, [r3, #0]
		&& slice_time(thread) != 0
    34f2:	b163      	cbz	r3, 350e <sliceable+0x26>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    34f4:	4b09      	ldr	r3, [pc, #36]	; (351c <sliceable+0x34>)
    34f6:	f990 200e 	ldrsb.w	r2, [r0, #14]
    34fa:	681b      	ldr	r3, [r3, #0]
    34fc:	429a      	cmp	r2, r3
    34fe:	db09      	blt.n	3514 <sliceable+0x2c>
		&& !z_is_thread_prevented_from_running(thread)
    3500:	7b43      	ldrb	r3, [r0, #13]
    3502:	06db      	lsls	r3, r3, #27
    3504:	d106      	bne.n	3514 <sliceable+0x2c>
		&& !z_is_idle_thread_object(thread);
    3506:	4b06      	ldr	r3, [pc, #24]	; (3520 <sliceable+0x38>)
    3508:	1ac3      	subs	r3, r0, r3
    350a:	bf18      	it	ne
    350c:	2301      	movne	r3, #1
#ifdef CONFIG_TIMESLICE_PER_THREAD
	ret |= thread->base.slice_ticks != 0;
#endif

	return ret;
}
    350e:	f003 0001 	and.w	r0, r3, #1
    3512:	4770      	bx	lr
		&& !z_is_idle_thread_object(thread);
    3514:	2300      	movs	r3, #0
    3516:	e7fa      	b.n	350e <sliceable+0x26>
    3518:	20000364 	.word	0x20000364
    351c:	20000360 	.word	0x20000360
    3520:	200000b8 	.word	0x200000b8

00003524 <slice_timeout>:

static void slice_timeout(struct _timeout *t)
{
	int cpu = ARRAY_INDEX(slice_timeouts, t);
    3524:	4b04      	ldr	r3, [pc, #16]	; (3538 <slice_timeout+0x14>)
    3526:	1ac0      	subs	r0, r0, r3
    3528:	4b04      	ldr	r3, [pc, #16]	; (353c <slice_timeout+0x18>)
    352a:	10c0      	asrs	r0, r0, #3
    352c:	4358      	muls	r0, r3

	slice_expired[cpu] = true;
    352e:	4b04      	ldr	r3, [pc, #16]	; (3540 <slice_timeout+0x1c>)
    3530:	2201      	movs	r2, #1
    3532:	541a      	strb	r2, [r3, r0]
	 * the specific core, but that's not part of the API yet.
	 */
	if (IS_ENABLED(CONFIG_SMP) && cpu != _current_cpu->id) {
		flag_ipi();
	}
}
    3534:	4770      	bx	lr
    3536:	bf00      	nop
    3538:	200001b8 	.word	0x200001b8
    353c:	aaaaaaab 	.word	0xaaaaaaab
    3540:	20000781 	.word	0x20000781

00003544 <z_reset_time_slice>:

void z_reset_time_slice(struct k_thread *curr)
{
    3544:	b570      	push	{r4, r5, r6, lr}
	int cpu = _current_cpu->id;
    3546:	4b0e      	ldr	r3, [pc, #56]	; (3580 <z_reset_time_slice+0x3c>)

	z_abort_timeout(&slice_timeouts[cpu]);
    3548:	4c0e      	ldr	r4, [pc, #56]	; (3584 <z_reset_time_slice+0x40>)
	int cpu = _current_cpu->id;
    354a:	7c1e      	ldrb	r6, [r3, #16]
	z_abort_timeout(&slice_timeouts[cpu]);
    354c:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    3550:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
{
    3554:	4605      	mov	r5, r0
	z_abort_timeout(&slice_timeouts[cpu]);
    3556:	4620      	mov	r0, r4
    3558:	f001 f8e6 	bl	4728 <z_abort_timeout>
	slice_expired[cpu] = false;
    355c:	4b0a      	ldr	r3, [pc, #40]	; (3588 <z_reset_time_slice+0x44>)
    355e:	2200      	movs	r2, #0
	if (sliceable(curr)) {
    3560:	4628      	mov	r0, r5
	slice_expired[cpu] = false;
    3562:	559a      	strb	r2, [r3, r6]
	if (sliceable(curr)) {
    3564:	f7ff ffc0 	bl	34e8 <sliceable>
    3568:	b148      	cbz	r0, 357e <z_reset_time_slice+0x3a>
	int ret = slice_ticks;
    356a:	4b08      	ldr	r3, [pc, #32]	; (358c <z_reset_time_slice+0x48>)
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    356c:	4908      	ldr	r1, [pc, #32]	; (3590 <z_reset_time_slice+0x4c>)
			      K_TICKS(slice_time(curr) - 1));
    356e:	681a      	ldr	r2, [r3, #0]
    3570:	3a01      	subs	r2, #1
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    3572:	4620      	mov	r0, r4
    3574:	17d3      	asrs	r3, r2, #31
	}
}
    3576:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    357a:	f000 bb11 	b.w	3ba0 <z_add_timeout>
}
    357e:	bd70      	pop	{r4, r5, r6, pc}
    3580:	20000338 	.word	0x20000338
    3584:	200001b8 	.word	0x200001b8
    3588:	20000781 	.word	0x20000781
    358c:	20000364 	.word	0x20000364
    3590:	00003525 	.word	0x00003525

00003594 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    3594:	b538      	push	{r3, r4, r5, lr}
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    3596:	4d0d      	ldr	r5, [pc, #52]	; (35cc <update_cache+0x38>)
    3598:	462b      	mov	r3, r5
    359a:	f853 4f1c 	ldr.w	r4, [r3, #28]!
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    359e:	429c      	cmp	r4, r3
    35a0:	d000      	beq.n	35a4 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    35a2:	b904      	cbnz	r4, 35a6 <update_cache+0x12>
    35a4:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    35a6:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    35a8:	b938      	cbnz	r0, 35ba <update_cache+0x26>
	if (z_is_thread_prevented_from_running(_current)) {
    35aa:	7b5a      	ldrb	r2, [r3, #13]
    35ac:	06d2      	lsls	r2, r2, #27
    35ae:	d104      	bne.n	35ba <update_cache+0x26>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    35b0:	69a2      	ldr	r2, [r4, #24]
    35b2:	b912      	cbnz	r2, 35ba <update_cache+0x26>
	if (is_preempt(_current) || is_metairq(thread)) {
    35b4:	89da      	ldrh	r2, [r3, #14]
    35b6:	2a7f      	cmp	r2, #127	; 0x7f
    35b8:	d805      	bhi.n	35c6 <update_cache+0x32>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    35ba:	429c      	cmp	r4, r3
    35bc:	d002      	beq.n	35c4 <update_cache+0x30>
			z_reset_time_slice(thread);
    35be:	4620      	mov	r0, r4
    35c0:	f7ff ffc0 	bl	3544 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    35c4:	4623      	mov	r3, r4
    35c6:	61ab      	str	r3, [r5, #24]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    35c8:	bd38      	pop	{r3, r4, r5, pc}
    35ca:	bf00      	nop
    35cc:	20000338 	.word	0x20000338

000035d0 <move_thread_to_end_of_prio_q>:
{
    35d0:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    35d2:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    35d6:	7b43      	ldrb	r3, [r0, #13]
    35d8:	2a00      	cmp	r2, #0
{
    35da:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    35dc:	da04      	bge.n	35e8 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    35de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    35e2:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    35e4:	f000 fffe 	bl	45e4 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    35e8:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    35ea:	4a15      	ldr	r2, [pc, #84]	; (3640 <move_thread_to_end_of_prio_q+0x70>)
    35ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
    35f0:	4610      	mov	r0, r2
    35f2:	734b      	strb	r3, [r1, #13]
    35f4:	f850 3f1c 	ldr.w	r3, [r0, #28]!
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    35f8:	6a14      	ldr	r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    35fa:	4283      	cmp	r3, r0
    35fc:	bf08      	it	eq
    35fe:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3600:	b923      	cbnz	r3, 360c <move_thread_to_end_of_prio_q+0x3c>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    3602:	e9c1 0400 	strd	r0, r4, [r1]

	tail->next = node;
    3606:	6021      	str	r1, [r4, #0]
	list->tail = node;
    3608:	6211      	str	r1, [r2, #32]
}
    360a:	e00c      	b.n	3626 <move_thread_to_end_of_prio_q+0x56>
	int32_t b1 = thread_1->base.prio;
    360c:	f991 500e 	ldrsb.w	r5, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    3610:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    3614:	42b5      	cmp	r5, r6
    3616:	d00e      	beq.n	3636 <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3618:	42ae      	cmp	r6, r5
    361a:	dd0c      	ble.n	3636 <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    361c:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    361e:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    3622:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    3624:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    3626:	6890      	ldr	r0, [r2, #8]
    3628:	1a43      	subs	r3, r0, r1
    362a:	4258      	negs	r0, r3
}
    362c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    3630:	4158      	adcs	r0, r3
    3632:	f7ff bfaf 	b.w	3594 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    3636:	429c      	cmp	r4, r3
    3638:	d0e3      	beq.n	3602 <move_thread_to_end_of_prio_q+0x32>
    363a:	681b      	ldr	r3, [r3, #0]
    363c:	e7e0      	b.n	3600 <move_thread_to_end_of_prio_q+0x30>
    363e:	bf00      	nop
    3640:	20000338 	.word	0x20000338

00003644 <ready_thread>:
{
    3644:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    3646:	f990 300d 	ldrsb.w	r3, [r0, #13]
    364a:	7b42      	ldrb	r2, [r0, #13]
    364c:	2b00      	cmp	r3, #0
    364e:	db29      	blt.n	36a4 <ready_thread+0x60>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3650:	06d3      	lsls	r3, r2, #27
    3652:	d127      	bne.n	36a4 <ready_thread+0x60>
	return node->next != NULL;
    3654:	6983      	ldr	r3, [r0, #24]
    3656:	bb2b      	cbnz	r3, 36a4 <ready_thread+0x60>
	return list->head == list;
    3658:	4913      	ldr	r1, [pc, #76]	; (36a8 <ready_thread+0x64>)
	thread->base.thread_state |= _THREAD_QUEUED;
    365a:	f062 027f 	orn	r2, r2, #127	; 0x7f
    365e:	7342      	strb	r2, [r0, #13]
    3660:	460a      	mov	r2, r1
    3662:	f852 4f1c 	ldr.w	r4, [r2, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3666:	4294      	cmp	r4, r2
    3668:	bf18      	it	ne
    366a:	4623      	movne	r3, r4
	return (node == list->tail) ? NULL : node->next;
    366c:	6a0c      	ldr	r4, [r1, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    366e:	b923      	cbnz	r3, 367a <ready_thread+0x36>
	node->prev = tail;
    3670:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    3674:	6020      	str	r0, [r4, #0]
	list->tail = node;
    3676:	6208      	str	r0, [r1, #32]
}
    3678:	e00c      	b.n	3694 <ready_thread+0x50>
	int32_t b1 = thread_1->base.prio;
    367a:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    367e:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    3682:	42b5      	cmp	r5, r6
    3684:	d00a      	beq.n	369c <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3686:	42ae      	cmp	r6, r5
    3688:	dd08      	ble.n	369c <ready_thread+0x58>
	sys_dnode_t *const prev = successor->prev;
    368a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    368c:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    3690:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    3692:	6058      	str	r0, [r3, #4]
}
    3694:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    3696:	2000      	movs	r0, #0
    3698:	f7ff bf7c 	b.w	3594 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    369c:	42a3      	cmp	r3, r4
    369e:	d0e7      	beq.n	3670 <ready_thread+0x2c>
    36a0:	681b      	ldr	r3, [r3, #0]
    36a2:	e7e4      	b.n	366e <ready_thread+0x2a>
}
    36a4:	bc70      	pop	{r4, r5, r6}
    36a6:	4770      	bx	lr
    36a8:	20000338 	.word	0x20000338

000036ac <unready_thread>:
{
    36ac:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    36ae:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    36b2:	7b43      	ldrb	r3, [r0, #13]
    36b4:	2a00      	cmp	r2, #0
{
    36b6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    36b8:	da04      	bge.n	36c4 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    36ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    36be:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    36c0:	f000 ff90 	bl	45e4 <sys_dlist_remove>
	update_cache(thread == _current);
    36c4:	4b04      	ldr	r3, [pc, #16]	; (36d8 <unready_thread+0x2c>)
    36c6:	6898      	ldr	r0, [r3, #8]
    36c8:	1a43      	subs	r3, r0, r1
    36ca:	4258      	negs	r0, r3
    36cc:	4158      	adcs	r0, r3
}
    36ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    36d2:	f7ff bf5f 	b.w	3594 <update_cache>
    36d6:	bf00      	nop
    36d8:	20000338 	.word	0x20000338

000036dc <pend_locked>:
{
    36dc:	b570      	push	{r4, r5, r6, lr}
    36de:	4615      	mov	r5, r2
    36e0:	461c      	mov	r4, r3
    36e2:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
    36e4:	f000 ff90 	bl	4608 <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    36e8:	f1b4 3fff 	cmp.w	r4, #4294967295
    36ec:	bf08      	it	eq
    36ee:	f1b5 3fff 	cmpeq.w	r5, #4294967295
    36f2:	d008      	beq.n	3706 <pend_locked+0x2a>
    36f4:	462a      	mov	r2, r5
    36f6:	4623      	mov	r3, r4
    36f8:	f106 0018 	add.w	r0, r6, #24
    36fc:	4902      	ldr	r1, [pc, #8]	; (3708 <pend_locked+0x2c>)
}
    36fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3702:	f000 ba4d 	b.w	3ba0 <z_add_timeout>
    3706:	bd70      	pop	{r4, r5, r6, pc}
    3708:	000046bd 	.word	0x000046bd

0000370c <z_time_slice>:
{
    370c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    370e:	f04f 0320 	mov.w	r3, #32
    3712:	f3ef 8511 	mrs	r5, BASEPRI
    3716:	f383 8812 	msr	BASEPRI_MAX, r3
    371a:	f3bf 8f6f 	isb	sy
	struct k_thread *curr = _current;
    371e:	4b10      	ldr	r3, [pc, #64]	; (3760 <z_time_slice+0x54>)
	if (pending_current == curr) {
    3720:	4a10      	ldr	r2, [pc, #64]	; (3764 <z_time_slice+0x58>)
	struct k_thread *curr = _current;
    3722:	689c      	ldr	r4, [r3, #8]
	if (pending_current == curr) {
    3724:	6810      	ldr	r0, [r2, #0]
    3726:	42a0      	cmp	r0, r4
    3728:	d106      	bne.n	3738 <z_time_slice+0x2c>
		z_reset_time_slice(curr);
    372a:	f7ff ff0b 	bl	3544 <z_reset_time_slice>
	__asm__ volatile(
    372e:	f385 8811 	msr	BASEPRI, r5
    3732:	f3bf 8f6f 	isb	sy
}
    3736:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    3738:	2100      	movs	r1, #0
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    373a:	7c1b      	ldrb	r3, [r3, #16]
	pending_current = NULL;
    373c:	6011      	str	r1, [r2, #0]
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    373e:	4a0a      	ldr	r2, [pc, #40]	; (3768 <z_time_slice+0x5c>)
    3740:	5cd3      	ldrb	r3, [r2, r3]
    3742:	2b00      	cmp	r3, #0
    3744:	d0f3      	beq.n	372e <z_time_slice+0x22>
    3746:	4620      	mov	r0, r4
    3748:	f7ff fece 	bl	34e8 <sliceable>
    374c:	2800      	cmp	r0, #0
    374e:	d0ee      	beq.n	372e <z_time_slice+0x22>
		if (!z_is_thread_prevented_from_running(curr)) {
    3750:	7b63      	ldrb	r3, [r4, #13]
    3752:	06db      	lsls	r3, r3, #27
    3754:	d102      	bne.n	375c <z_time_slice+0x50>
			move_thread_to_end_of_prio_q(curr);
    3756:	4620      	mov	r0, r4
    3758:	f7ff ff3a 	bl	35d0 <move_thread_to_end_of_prio_q>
		z_reset_time_slice(curr);
    375c:	4620      	mov	r0, r4
    375e:	e7e4      	b.n	372a <z_time_slice+0x1e>
    3760:	20000338 	.word	0x20000338
    3764:	2000035c 	.word	0x2000035c
    3768:	20000781 	.word	0x20000781

0000376c <z_pend_curr>:
{
    376c:	b570      	push	{r4, r5, r6, lr}
	pending_current = _current;
    376e:	480c      	ldr	r0, [pc, #48]	; (37a0 <z_pend_curr+0x34>)
    3770:	4d0c      	ldr	r5, [pc, #48]	; (37a4 <z_pend_curr+0x38>)
    3772:	6886      	ldr	r6, [r0, #8]
    3774:	602e      	str	r6, [r5, #0]
{
    3776:	460c      	mov	r4, r1
    3778:	4611      	mov	r1, r2
    377a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	__asm__ volatile(
    377e:	f04f 0620 	mov.w	r6, #32
    3782:	f3ef 8511 	mrs	r5, BASEPRI
    3786:	f386 8812 	msr	BASEPRI_MAX, r6
    378a:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    378e:	6880      	ldr	r0, [r0, #8]
    3790:	f7ff ffa4 	bl	36dc <pend_locked>
	ret = arch_swap(key);
    3794:	4620      	mov	r0, r4
}
    3796:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    379a:	f7fd bc91 	b.w	10c0 <arch_swap>
    379e:	bf00      	nop
    37a0:	20000338 	.word	0x20000338
    37a4:	2000035c 	.word	0x2000035c

000037a8 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    37a8:	b949      	cbnz	r1, 37be <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    37aa:	f3ef 8005 	mrs	r0, IPSR
    37ae:	b930      	cbnz	r0, 37be <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    37b0:	4b05      	ldr	r3, [pc, #20]	; (37c8 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    37b2:	699a      	ldr	r2, [r3, #24]
    37b4:	689b      	ldr	r3, [r3, #8]
    37b6:	429a      	cmp	r2, r3
    37b8:	d001      	beq.n	37be <z_reschedule+0x16>
    37ba:	f7fd bc81 	b.w	10c0 <arch_swap>
	__asm__ volatile(
    37be:	f381 8811 	msr	BASEPRI, r1
    37c2:	f3bf 8f6f 	isb	sy
}
    37c6:	4770      	bx	lr
    37c8:	20000338 	.word	0x20000338

000037cc <z_sched_start>:
{
    37cc:	b510      	push	{r4, lr}
	__asm__ volatile(
    37ce:	f04f 0220 	mov.w	r2, #32
    37d2:	f3ef 8411 	mrs	r4, BASEPRI
    37d6:	f382 8812 	msr	BASEPRI_MAX, r2
    37da:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    37de:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    37e0:	0751      	lsls	r1, r2, #29
    37e2:	d404      	bmi.n	37ee <z_sched_start+0x22>
	__asm__ volatile(
    37e4:	f384 8811 	msr	BASEPRI, r4
    37e8:	f3bf 8f6f 	isb	sy
}
    37ec:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    37ee:	f022 0204 	bic.w	r2, r2, #4
    37f2:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    37f4:	f7ff ff26 	bl	3644 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    37f8:	4621      	mov	r1, r4
    37fa:	4802      	ldr	r0, [pc, #8]	; (3804 <z_sched_start+0x38>)
}
    37fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    3800:	f7ff bfd2 	b.w	37a8 <z_reschedule>
    3804:	20000782 	.word	0x20000782

00003808 <z_impl_k_thread_suspend>:
{
    3808:	b570      	push	{r4, r5, r6, lr}
    380a:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    380c:	3018      	adds	r0, #24
    380e:	f000 ff8b 	bl	4728 <z_abort_timeout>
	__asm__ volatile(
    3812:	f04f 0320 	mov.w	r3, #32
    3816:	f3ef 8611 	mrs	r6, BASEPRI
    381a:	f383 8812 	msr	BASEPRI_MAX, r3
    381e:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    3822:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    3826:	7b63      	ldrb	r3, [r4, #13]
    3828:	2a00      	cmp	r2, #0
    382a:	da05      	bge.n	3838 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    382c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3830:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3832:	4620      	mov	r0, r4
    3834:	f000 fed6 	bl	45e4 <sys_dlist_remove>
		update_cache(thread == _current);
    3838:	4d0b      	ldr	r5, [pc, #44]	; (3868 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    383a:	7b63      	ldrb	r3, [r4, #13]
    383c:	68a8      	ldr	r0, [r5, #8]
    383e:	f043 0310 	orr.w	r3, r3, #16
    3842:	7363      	strb	r3, [r4, #13]
    3844:	1b03      	subs	r3, r0, r4
    3846:	4258      	negs	r0, r3
    3848:	4158      	adcs	r0, r3
    384a:	f7ff fea3 	bl	3594 <update_cache>
	__asm__ volatile(
    384e:	f386 8811 	msr	BASEPRI, r6
    3852:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    3856:	68ab      	ldr	r3, [r5, #8]
    3858:	42a3      	cmp	r3, r4
    385a:	d103      	bne.n	3864 <z_impl_k_thread_suspend+0x5c>
}
    385c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    3860:	f000 bf58 	b.w	4714 <z_reschedule_unlocked>
}
    3864:	bd70      	pop	{r4, r5, r6, pc}
    3866:	bf00      	nop
    3868:	20000338 	.word	0x20000338

0000386c <k_sched_lock>:
	__asm__ volatile(
    386c:	f04f 0320 	mov.w	r3, #32
    3870:	f3ef 8111 	mrs	r1, BASEPRI
    3874:	f383 8812 	msr	BASEPRI_MAX, r3
    3878:	f3bf 8f6f 	isb	sy
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    387c:	4b04      	ldr	r3, [pc, #16]	; (3890 <k_sched_lock+0x24>)
    387e:	689a      	ldr	r2, [r3, #8]
    3880:	7bd3      	ldrb	r3, [r2, #15]
    3882:	3b01      	subs	r3, #1
    3884:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    3886:	f381 8811 	msr	BASEPRI, r1
    388a:	f3bf 8f6f 	isb	sy
}
    388e:	4770      	bx	lr
    3890:	20000338 	.word	0x20000338

00003894 <k_sched_unlock>:
{
    3894:	b510      	push	{r4, lr}
	__asm__ volatile(
    3896:	f04f 0320 	mov.w	r3, #32
    389a:	f3ef 8411 	mrs	r4, BASEPRI
    389e:	f383 8812 	msr	BASEPRI_MAX, r3
    38a2:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    38a6:	4b08      	ldr	r3, [pc, #32]	; (38c8 <k_sched_unlock+0x34>)
    38a8:	689a      	ldr	r2, [r3, #8]
    38aa:	7bd3      	ldrb	r3, [r2, #15]
    38ac:	3301      	adds	r3, #1
    38ae:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    38b0:	2000      	movs	r0, #0
    38b2:	f7ff fe6f 	bl	3594 <update_cache>
	__asm__ volatile(
    38b6:	f384 8811 	msr	BASEPRI, r4
    38ba:	f3bf 8f6f 	isb	sy
}
    38be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    38c2:	f000 bf27 	b.w	4714 <z_reschedule_unlocked>
    38c6:	bf00      	nop
    38c8:	20000338 	.word	0x20000338

000038cc <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    38cc:	4b02      	ldr	r3, [pc, #8]	; (38d8 <z_sched_init+0xc>)
    38ce:	f103 021c 	add.w	r2, r3, #28
	list->tail = (sys_dnode_t *)list;
    38d2:	e9c3 2207 	strd	r2, r2, [r3, #28]
		init_ready_q(&_kernel.cpus[i].ready_q);
	}
#else
	init_ready_q(&_kernel.ready_q);
#endif
}
    38d6:	4770      	bx	lr
    38d8:	20000338 	.word	0x20000338

000038dc <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
    38dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    38de:	f04f 0320 	mov.w	r3, #32
    38e2:	f3ef 8511 	mrs	r5, BASEPRI
    38e6:	f383 8812 	msr	BASEPRI_MAX, r3
    38ea:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    38ee:	4919      	ldr	r1, [pc, #100]	; (3954 <z_impl_k_yield+0x78>)
    38f0:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    38f2:	7b43      	ldrb	r3, [r0, #13]
    38f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    38f8:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    38fa:	f000 fe73 	bl	45e4 <sys_dlist_remove>
	}
	queue_thread(_current);
    38fe:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    3900:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    3902:	4608      	mov	r0, r1
    3904:	f062 027f 	orn	r2, r2, #127	; 0x7f
    3908:	735a      	strb	r2, [r3, #13]
    390a:	f850 2f1c 	ldr.w	r2, [r0, #28]!
	return (node == list->tail) ? NULL : node->next;
    390e:	6a0c      	ldr	r4, [r1, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3910:	4282      	cmp	r2, r0
    3912:	bf08      	it	eq
    3914:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3916:	b922      	cbnz	r2, 3922 <z_impl_k_yield+0x46>
	node->prev = tail;
    3918:	e9c3 0400 	strd	r0, r4, [r3]
	tail->next = node;
    391c:	6023      	str	r3, [r4, #0]
	list->tail = node;
    391e:	620b      	str	r3, [r1, #32]
}
    3920:	e00c      	b.n	393c <z_impl_k_yield+0x60>
	int32_t b1 = thread_1->base.prio;
    3922:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    3926:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
    392a:	42be      	cmp	r6, r7
    392c:	d00e      	beq.n	394c <z_impl_k_yield+0x70>
		if (z_sched_prio_cmp(thread, t) > 0) {
    392e:	42b7      	cmp	r7, r6
    3930:	dd0c      	ble.n	394c <z_impl_k_yield+0x70>
	sys_dnode_t *const prev = successor->prev;
    3932:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    3934:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    3938:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    393a:	6053      	str	r3, [r2, #4]
	update_cache(1);
    393c:	2001      	movs	r0, #1
    393e:	f7ff fe29 	bl	3594 <update_cache>
    3942:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    3944:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3948:	f7fd bbba 	b.w	10c0 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    394c:	42a2      	cmp	r2, r4
    394e:	d0e3      	beq.n	3918 <z_impl_k_yield+0x3c>
    3950:	6812      	ldr	r2, [r2, #0]
    3952:	e7e0      	b.n	3916 <z_impl_k_yield+0x3a>
    3954:	20000338 	.word	0x20000338

00003958 <z_tick_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	LOG_DBG("thread %p for %lu ticks", _current, (unsigned long)ticks);

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    3958:	ea50 0301 	orrs.w	r3, r0, r1
{
    395c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3960:	4605      	mov	r5, r0
    3962:	460e      	mov	r6, r1
	if (ticks == 0) {
    3964:	d103      	bne.n	396e <z_tick_sleep+0x16>
	z_impl_k_yield();
    3966:	f7ff ffb9 	bl	38dc <z_impl_k_yield>
		k_yield();
		return 0;
    396a:	2000      	movs	r0, #0
    396c:	e02c      	b.n	39c8 <z_tick_sleep+0x70>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    396e:	1c83      	adds	r3, r0, #2
    3970:	f171 33ff 	sbcs.w	r3, r1, #4294967295
    3974:	db2a      	blt.n	39cc <z_tick_sleep+0x74>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    3976:	f000 fefd 	bl	4774 <sys_clock_tick_get_32>
    397a:	182c      	adds	r4, r5, r0
    397c:	f04f 0320 	mov.w	r3, #32
    3980:	f3ef 8811 	mrs	r8, BASEPRI
    3984:	f383 8812 	msr	BASEPRI_MAX, r3
    3988:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    398c:	4f11      	ldr	r7, [pc, #68]	; (39d4 <z_tick_sleep+0x7c>)
    398e:	4b12      	ldr	r3, [pc, #72]	; (39d8 <z_tick_sleep+0x80>)
    3990:	68b8      	ldr	r0, [r7, #8]
    3992:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    3994:	f7ff fe8a 	bl	36ac <unready_thread>
	z_add_thread_timeout(_current, timeout);
    3998:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    399a:	4910      	ldr	r1, [pc, #64]	; (39dc <z_tick_sleep+0x84>)
    399c:	462a      	mov	r2, r5
    399e:	4633      	mov	r3, r6
    39a0:	3018      	adds	r0, #24
    39a2:	f000 f8fd 	bl	3ba0 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    39a6:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    39a8:	7b53      	ldrb	r3, [r2, #13]
    39aa:	f043 0310 	orr.w	r3, r3, #16
    39ae:	7353      	strb	r3, [r2, #13]
    39b0:	4640      	mov	r0, r8
    39b2:	f7fd fb85 	bl	10c0 <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    39b6:	f000 fedd 	bl	4774 <sys_clock_tick_get_32>
    39ba:	1a20      	subs	r0, r4, r0
    39bc:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    39c0:	2801      	cmp	r0, #1
    39c2:	f173 0300 	sbcs.w	r3, r3, #0
    39c6:	dbd0      	blt.n	396a <z_tick_sleep+0x12>
		return ticks;
	}
#endif

	return 0;
}
    39c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    39cc:	f06f 0401 	mvn.w	r4, #1
    39d0:	1a24      	subs	r4, r4, r0
    39d2:	e7d3      	b.n	397c <z_tick_sleep+0x24>
    39d4:	20000338 	.word	0x20000338
    39d8:	2000035c 	.word	0x2000035c
    39dc:	000046bd 	.word	0x000046bd

000039e0 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    39e0:	f1b1 3fff 	cmp.w	r1, #4294967295
    39e4:	bf08      	it	eq
    39e6:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    39ea:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    39ec:	d106      	bne.n	39fc <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    39ee:	4b08      	ldr	r3, [pc, #32]	; (3a10 <z_impl_k_sleep+0x30>)
    39f0:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    39f2:	f7ff ff09 	bl	3808 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    39f6:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    39fa:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    39fc:	f7ff ffac 	bl	3958 <z_tick_sleep>
    3a00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    3a04:	fb80 0303 	smull	r0, r3, r0, r3
    3a08:	0bc0      	lsrs	r0, r0, #15
    3a0a:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    3a0e:	e7f4      	b.n	39fa <z_impl_k_sleep+0x1a>
    3a10:	20000338 	.word	0x20000338

00003a14 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    3a14:	4b01      	ldr	r3, [pc, #4]	; (3a1c <z_impl_z_current_get+0x8>)
    3a16:	6898      	ldr	r0, [r3, #8]
    3a18:	4770      	bx	lr
    3a1a:	bf00      	nop
    3a1c:	20000338 	.word	0x20000338

00003a20 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    3a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3a24:	4604      	mov	r4, r0
    3a26:	f04f 0320 	mov.w	r3, #32
    3a2a:	f3ef 8611 	mrs	r6, BASEPRI
    3a2e:	f383 8812 	msr	BASEPRI_MAX, r3
    3a32:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    3a36:	7b03      	ldrb	r3, [r0, #12]
    3a38:	07d9      	lsls	r1, r3, #31
    3a3a:	d50b      	bpl.n	3a54 <z_thread_abort+0x34>
	__asm__ volatile(
    3a3c:	f386 8811 	msr	BASEPRI, r6
    3a40:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
    3a44:	4040      	eors	r0, r0
    3a46:	f380 8811 	msr	BASEPRI, r0
    3a4a:	f04f 0004 	mov.w	r0, #4
    3a4e:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    3a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    3a54:	7b43      	ldrb	r3, [r0, #13]
    3a56:	071a      	lsls	r2, r3, #28
    3a58:	d504      	bpl.n	3a64 <z_thread_abort+0x44>
    3a5a:	f386 8811 	msr	BASEPRI, r6
    3a5e:	f3bf 8f6f 	isb	sy
    3a62:	e7f5      	b.n	3a50 <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    3a64:	f023 0220 	bic.w	r2, r3, #32
    3a68:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    3a6c:	09d2      	lsrs	r2, r2, #7
    3a6e:	d120      	bne.n	3ab2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1a>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    3a70:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    3a72:	68a3      	ldr	r3, [r4, #8]
    3a74:	b113      	cbz	r3, 3a7c <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
    3a76:	4620      	mov	r0, r4
    3a78:	f000 fdbc 	bl	45f4 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    3a7c:	f104 0018 	add.w	r0, r4, #24
    3a80:	f000 fe52 	bl	4728 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    3a84:	f104 0758 	add.w	r7, r4, #88	; 0x58
    3a88:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    3a8c:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3a8e:	42bd      	cmp	r5, r7
    3a90:	d000      	beq.n	3a94 <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    3a92:	b9b5      	cbnz	r5, 3ac2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2a>
		update_cache(1);
    3a94:	2001      	movs	r0, #1
    3a96:	f7ff fd7d 	bl	3594 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    3a9a:	4b10      	ldr	r3, [pc, #64]	; (3adc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x44>)
    3a9c:	689b      	ldr	r3, [r3, #8]
    3a9e:	42a3      	cmp	r3, r4
    3aa0:	d1db      	bne.n	3a5a <z_thread_abort+0x3a>
    3aa2:	f3ef 8305 	mrs	r3, IPSR
    3aa6:	2b00      	cmp	r3, #0
    3aa8:	d1d7      	bne.n	3a5a <z_thread_abort+0x3a>
    3aaa:	4630      	mov	r0, r6
    3aac:	f7fd fb08 	bl	10c0 <arch_swap>
	return ret;
    3ab0:	e7d3      	b.n	3a5a <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3ab2:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    3ab6:	f043 0308 	orr.w	r3, r3, #8
    3aba:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3abc:	f000 fd92 	bl	45e4 <sys_dlist_remove>
}
    3ac0:	e7d7      	b.n	3a72 <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
    3ac2:	4628      	mov	r0, r5
    3ac4:	f000 fd96 	bl	45f4 <unpend_thread_no_timeout>
    3ac8:	f105 0018 	add.w	r0, r5, #24
    3acc:	f000 fe2c 	bl	4728 <z_abort_timeout>
    3ad0:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    3ad4:	4628      	mov	r0, r5
    3ad6:	f7ff fdb5 	bl	3644 <ready_thread>
    3ada:	e7d7      	b.n	3a8c <z_thread_abort+0x6c>
    3adc:	20000338 	.word	0x20000338

00003ae0 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    3ae0:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    3ae2:	4806      	ldr	r0, [pc, #24]	; (3afc <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    3ae4:	4a06      	ldr	r2, [pc, #24]	; (3b00 <z_data_copy+0x20>)
    3ae6:	4907      	ldr	r1, [pc, #28]	; (3b04 <z_data_copy+0x24>)
    3ae8:	1a12      	subs	r2, r2, r0
    3aea:	f000 fd6c 	bl	45c6 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    3aee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    3af2:	4a05      	ldr	r2, [pc, #20]	; (3b08 <z_data_copy+0x28>)
    3af4:	4905      	ldr	r1, [pc, #20]	; (3b0c <z_data_copy+0x2c>)
    3af6:	4806      	ldr	r0, [pc, #24]	; (3b10 <z_data_copy+0x30>)
    3af8:	f000 bd65 	b.w	45c6 <z_early_memcpy>
    3afc:	20000000 	.word	0x20000000
    3b00:	20000096 	.word	0x20000096
    3b04:	00004bc8 	.word	0x00004bc8
    3b08:	00000000 	.word	0x00000000
    3b0c:	00004bc8 	.word	0x00004bc8
    3b10:	20000000 	.word	0x20000000

00003b14 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    3b14:	4b03      	ldr	r3, [pc, #12]	; (3b24 <elapsed+0x10>)
    3b16:	681b      	ldr	r3, [r3, #0]
    3b18:	b90b      	cbnz	r3, 3b1e <elapsed+0xa>
    3b1a:	f7fe bcf9 	b.w	2510 <sys_clock_elapsed>
}
    3b1e:	2000      	movs	r0, #0
    3b20:	4770      	bx	lr
    3b22:	bf00      	nop
    3b24:	20000368 	.word	0x20000368

00003b28 <next_timeout>:

static int32_t next_timeout(void)
{
    3b28:	b510      	push	{r4, lr}
	return list->head == list;
    3b2a:	4b0e      	ldr	r3, [pc, #56]	; (3b64 <next_timeout+0x3c>)
    3b2c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3b2e:	429c      	cmp	r4, r3
    3b30:	d104      	bne.n	3b3c <next_timeout+0x14>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    3b32:	f7ff ffef 	bl	3b14 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    3b36:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

	return ret;
}
    3b3a:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    3b3c:	f7ff ffea 	bl	3b14 <elapsed>
	if ((to == NULL) ||
    3b40:	2c00      	cmp	r4, #0
    3b42:	d0f8      	beq.n	3b36 <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    3b44:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    3b48:	1a1b      	subs	r3, r3, r0
    3b4a:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    3b4e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    3b52:	f172 0100 	sbcs.w	r1, r2, #0
    3b56:	daee      	bge.n	3b36 <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    3b58:	2a00      	cmp	r2, #0
    3b5a:	bfac      	ite	ge
    3b5c:	4618      	movge	r0, r3
    3b5e:	2000      	movlt	r0, #0
	return ret;
    3b60:	e7eb      	b.n	3b3a <next_timeout+0x12>
    3b62:	bf00      	nop
    3b64:	20000088 	.word	0x20000088

00003b68 <remove_timeout>:
{
    3b68:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3b6a:	b170      	cbz	r0, 3b8a <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    3b6c:	4b0b      	ldr	r3, [pc, #44]	; (3b9c <remove_timeout+0x34>)
    3b6e:	685b      	ldr	r3, [r3, #4]
    3b70:	4298      	cmp	r0, r3
    3b72:	d00a      	beq.n	3b8a <remove_timeout+0x22>
    3b74:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
    3b76:	b143      	cbz	r3, 3b8a <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    3b78:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    3b7c:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    3b80:	1912      	adds	r2, r2, r4
    3b82:	eb41 0105 	adc.w	r1, r1, r5
    3b86:	e9c3 2104 	strd	r2, r1, [r3, #16]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    3b8a:	e9d0 3200 	ldrd	r3, r2, [r0]

	prev->next = next;
    3b8e:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    3b90:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    3b92:	2300      	movs	r3, #0
	node->prev = NULL;
    3b94:	e9c0 3300 	strd	r3, r3, [r0]
}
    3b98:	bd30      	pop	{r4, r5, pc}
    3b9a:	bf00      	nop
    3b9c:	20000088 	.word	0x20000088

00003ba0 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
    3ba4:	bf08      	it	eq
    3ba6:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    3baa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3bac:	4604      	mov	r4, r0
    3bae:	461d      	mov	r5, r3
    3bb0:	4616      	mov	r6, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3bb2:	d05c      	beq.n	3c6e <z_add_timeout+0xce>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    3bb4:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    3bb6:	f04f 0320 	mov.w	r3, #32
    3bba:	f3ef 8711 	mrs	r7, BASEPRI
    3bbe:	f383 8812 	msr	BASEPRI_MAX, r3
    3bc2:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    3bc6:	3201      	adds	r2, #1
    3bc8:	f175 33ff 	sbcs.w	r3, r5, #4294967295
    3bcc:	da24      	bge.n	3c18 <z_add_timeout+0x78>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    3bce:	492d      	ldr	r1, [pc, #180]	; (3c84 <z_add_timeout+0xe4>)
    3bd0:	e9d1 2000 	ldrd	r2, r0, [r1]
    3bd4:	f06f 0301 	mvn.w	r3, #1
    3bd8:	1a9b      	subs	r3, r3, r2
    3bda:	f04f 32ff 	mov.w	r2, #4294967295
    3bde:	eb62 0000 	sbc.w	r0, r2, r0
    3be2:	1b9e      	subs	r6, r3, r6
    3be4:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
    3be8:	2e01      	cmp	r6, #1
    3bea:	f170 0300 	sbcs.w	r3, r0, #0
    3bee:	da01      	bge.n	3bf4 <z_add_timeout+0x54>
    3bf0:	2601      	movs	r6, #1
    3bf2:	2000      	movs	r0, #0
    3bf4:	e9c4 6004 	strd	r6, r0, [r4, #16]
	return list->head == list;
    3bf8:	4e23      	ldr	r6, [pc, #140]	; (3c88 <z_add_timeout+0xe8>)
    3bfa:	f8d6 c000 	ldr.w	ip, [r6]
	return (node == list->tail) ? NULL : node->next;
    3bfe:	6875      	ldr	r5, [r6, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3c00:	45b4      	cmp	ip, r6
    3c02:	bf08      	it	eq
    3c04:	f04f 0c00 	moveq.w	ip, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    3c08:	f1bc 0f00 	cmp.w	ip, #0
    3c0c:	d10d      	bne.n	3c2a <z_add_timeout+0x8a>
	node->prev = tail;
    3c0e:	e9c4 6500 	strd	r6, r5, [r4]
	tail->next = node;
    3c12:	602c      	str	r4, [r5, #0]
	list->tail = node;
    3c14:	6074      	str	r4, [r6, #4]
}
    3c16:	e01c      	b.n	3c52 <z_add_timeout+0xb2>
			to->dticks = timeout.ticks + 1 + elapsed();
    3c18:	f7ff ff7c 	bl	3b14 <elapsed>
    3c1c:	3601      	adds	r6, #1
    3c1e:	f145 0500 	adc.w	r5, r5, #0
    3c22:	1836      	adds	r6, r6, r0
    3c24:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    3c28:	e7e4      	b.n	3bf4 <z_add_timeout+0x54>
			if (t->dticks > to->dticks) {
    3c2a:	e9dc 2004 	ldrd	r2, r0, [ip, #16]
    3c2e:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
    3c32:	4293      	cmp	r3, r2
    3c34:	eb71 0e00 	sbcs.w	lr, r1, r0
    3c38:	da1a      	bge.n	3c70 <z_add_timeout+0xd0>
				t->dticks -= to->dticks;
    3c3a:	1ad2      	subs	r2, r2, r3
	sys_dnode_t *const prev = successor->prev;
    3c3c:	f8dc 3004 	ldr.w	r3, [ip, #4]
    3c40:	eb60 0001 	sbc.w	r0, r0, r1
    3c44:	e9cc 2004 	strd	r2, r0, [ip, #16]
	node->next = successor;
    3c48:	e9c4 c300 	strd	ip, r3, [r4]
	prev->next = node;
    3c4c:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    3c4e:	f8cc 4004 	str.w	r4, [ip, #4]
	return list->head == list;
    3c52:	6833      	ldr	r3, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3c54:	42b3      	cmp	r3, r6
    3c56:	d006      	beq.n	3c66 <z_add_timeout+0xc6>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    3c58:	429c      	cmp	r4, r3
    3c5a:	d104      	bne.n	3c66 <z_add_timeout+0xc6>
			sys_clock_set_timeout(next_timeout(), false);
    3c5c:	f7ff ff64 	bl	3b28 <next_timeout>
    3c60:	2100      	movs	r1, #0
    3c62:	f7fe fc23 	bl	24ac <sys_clock_set_timeout>
	__asm__ volatile(
    3c66:	f387 8811 	msr	BASEPRI, r7
    3c6a:	f3bf 8f6f 	isb	sy
		}
	}
}
    3c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
    3c70:	1a9b      	subs	r3, r3, r2
    3c72:	eb61 0100 	sbc.w	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    3c76:	45ac      	cmp	ip, r5
    3c78:	e9c4 3104 	strd	r3, r1, [r4, #16]
    3c7c:	d0c7      	beq.n	3c0e <z_add_timeout+0x6e>
    3c7e:	f8dc c000 	ldr.w	ip, [ip]
    3c82:	e7c1      	b.n	3c08 <z_add_timeout+0x68>
    3c84:	200001d0 	.word	0x200001d0
    3c88:	20000088 	.word	0x20000088

00003c8c <sys_clock_announce>:
	}
	return ret;
}

void sys_clock_announce(int32_t ticks)
{
    3c8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__asm__ volatile(
    3c90:	f04f 0320 	mov.w	r3, #32
    3c94:	f3ef 8c11 	mrs	ip, BASEPRI
    3c98:	f383 8812 	msr	BASEPRI_MAX, r3
    3c9c:	f3bf 8f6f 	isb	sy
	return list->head == list;
    3ca0:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 3d54 <sys_clock_announce+0xc8>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    3ca4:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 3d58 <sys_clock_announce+0xcc>
	for (t = first();
	     (t != NULL) && (t->dticks <= announce_remaining);
	     t = first()) {
		int dt = t->dticks;

		curr_tick += dt;
    3ca8:	4f2c      	ldr	r7, [pc, #176]	; (3d5c <sys_clock_announce+0xd0>)
	announce_remaining = ticks;
    3caa:	f8c9 0000 	str.w	r0, [r9]
    3cae:	f8da 0000 	ldr.w	r0, [sl]
		t->dticks = 0;
    3cb2:	2400      	movs	r4, #0
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3cb4:	4550      	cmp	r0, sl
    3cb6:	bf08      	it	eq
    3cb8:	2000      	moveq	r0, #0
    3cba:	2500      	movs	r5, #0
		curr_tick += dt;
    3cbc:	e9d7 2100 	ldrd	r2, r1, [r7]
	     (t != NULL) && (t->dticks <= announce_remaining);
    3cc0:	f8d9 3000 	ldr.w	r3, [r9]
    3cc4:	46e0      	mov	r8, ip
    3cc6:	b380      	cbz	r0, 3d2a <sys_clock_announce+0x9e>
    3cc8:	e9d0 6c04 	ldrd	r6, ip, [r0, #16]
    3ccc:	ea4f 7ee3 	mov.w	lr, r3, asr #31
    3cd0:	42b3      	cmp	r3, r6
    3cd2:	eb7e 0b0c 	sbcs.w	fp, lr, ip
    3cd6:	da05      	bge.n	3ce4 <sys_clock_announce+0x58>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (t != NULL) {
		t->dticks -= announce_remaining;
    3cd8:	1af6      	subs	r6, r6, r3
    3cda:	eb6c 040e 	sbc.w	r4, ip, lr
    3cde:	e9c0 6404 	strd	r6, r4, [r0, #16]
    3ce2:	e022      	b.n	3d2a <sys_clock_announce+0x9e>
		curr_tick += dt;
    3ce4:	18b2      	adds	r2, r6, r2
    3ce6:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
		t->dticks = 0;
    3cea:	e9c0 4504 	strd	r4, r5, [r0, #16]
		curr_tick += dt;
    3cee:	e9c7 2100 	strd	r2, r1, [r7]
		remove_timeout(t);
    3cf2:	f7ff ff39 	bl	3b68 <remove_timeout>
	__asm__ volatile(
    3cf6:	f388 8811 	msr	BASEPRI, r8
    3cfa:	f3bf 8f6f 	isb	sy
		t->fn(t);
    3cfe:	6883      	ldr	r3, [r0, #8]
    3d00:	4798      	blx	r3
	__asm__ volatile(
    3d02:	f04f 0320 	mov.w	r3, #32
    3d06:	f3ef 8811 	mrs	r8, BASEPRI
    3d0a:	f383 8812 	msr	BASEPRI_MAX, r3
    3d0e:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
    3d12:	f8d9 3000 	ldr.w	r3, [r9]
	return list->head == list;
    3d16:	f8da 0000 	ldr.w	r0, [sl]
    3d1a:	1b9b      	subs	r3, r3, r6
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3d1c:	4550      	cmp	r0, sl
	k.key = arch_irq_lock();
    3d1e:	46c4      	mov	ip, r8
    3d20:	f8c9 3000 	str.w	r3, [r9]
    3d24:	d1ca      	bne.n	3cbc <sys_clock_announce+0x30>
		curr_tick += dt;
    3d26:	e9d7 2100 	ldrd	r2, r1, [r7]
	}

	curr_tick += announce_remaining;
    3d2a:	189a      	adds	r2, r3, r2
    3d2c:	eb41 73e3 	adc.w	r3, r1, r3, asr #31
	announce_remaining = 0;
    3d30:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    3d32:	e9c7 2300 	strd	r2, r3, [r7]
	announce_remaining = 0;
    3d36:	f8c9 4000 	str.w	r4, [r9]

	sys_clock_set_timeout(next_timeout(), false);
    3d3a:	f7ff fef5 	bl	3b28 <next_timeout>
    3d3e:	4621      	mov	r1, r4
    3d40:	f7fe fbb4 	bl	24ac <sys_clock_set_timeout>
	__asm__ volatile(
    3d44:	f388 8811 	msr	BASEPRI, r8
    3d48:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&timeout_lock, key);

#ifdef CONFIG_TIMESLICING
	z_time_slice();
#endif
}
    3d4c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	z_time_slice();
    3d50:	f7ff bcdc 	b.w	370c <z_time_slice>
    3d54:	20000088 	.word	0x20000088
    3d58:	20000368 	.word	0x20000368
    3d5c:	200001d0 	.word	0x200001d0

00003d60 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    3d60:	b510      	push	{r4, lr}
	__asm__ volatile(
    3d62:	f04f 0320 	mov.w	r3, #32
    3d66:	f3ef 8411 	mrs	r4, BASEPRI
    3d6a:	f383 8812 	msr	BASEPRI_MAX, r3
    3d6e:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
    3d72:	f7ff fecf 	bl	3b14 <elapsed>
    3d76:	4a06      	ldr	r2, [pc, #24]	; (3d90 <sys_clock_tick_get+0x30>)
    3d78:	4603      	mov	r3, r0
    3d7a:	e9d2 0100 	ldrd	r0, r1, [r2]
    3d7e:	1818      	adds	r0, r3, r0
    3d80:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
	__asm__ volatile(
    3d84:	f384 8811 	msr	BASEPRI, r4
    3d88:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    3d8c:	bd10      	pop	{r4, pc}
    3d8e:	bf00      	nop
    3d90:	200001d0 	.word	0x200001d0

00003d94 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    3d94:	4801      	ldr	r0, [pc, #4]	; (3d9c <boot_banner+0x8>)
    3d96:	f000 b81c 	b.w	3dd2 <printk>
    3d9a:	bf00      	nop
    3d9c:	00004b9a 	.word	0x00004b9a

00003da0 <main>:
    reg->PIN_CNF[pin_number] = cnf;
    3da0:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
/* 1000 msec = 1 sec */
#define SLEEP_TIME_MS   1000
#define GPIO_PIN		NRF_GPIO_PIN_MAP(0, 17)

int main(void)
{
    3da4:	b508      	push	{r3, lr}
    3da6:	2303      	movs	r3, #3
    3da8:	f8c4 3744 	str.w	r3, [r4, #1860]	; 0x744
    p_reg->OUTSET = set_mask;
    3dac:	f44f 3500 	mov.w	r5, #131072	; 0x20000
    3db0:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
	return z_impl_k_sleep(timeout);
    3db4:	2100      	movs	r1, #0
    3db6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    3dba:	f7ff fe11 	bl	39e0 <z_impl_k_sleep>
    p_reg->OUTCLR = clr_mask;
    3dbe:	f8c4 550c 	str.w	r5, [r4, #1292]	; 0x50c
    3dc2:	2100      	movs	r1, #0
    3dc4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    3dc8:	f7ff fe0a 	bl	39e0 <z_impl_k_sleep>
    3dcc:	e7f0      	b.n	3db0 <main+0x10>

00003dce <arch_printk_char_out>:
}
    3dce:	2000      	movs	r0, #0
    3dd0:	4770      	bx	lr

00003dd2 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    3dd2:	b40f      	push	{r0, r1, r2, r3}
    3dd4:	b507      	push	{r0, r1, r2, lr}
    3dd6:	a904      	add	r1, sp, #16
    3dd8:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    3ddc:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    3dde:	f7fc faf3 	bl	3c8 <vprintk>

	va_end(ap);
}
    3de2:	b003      	add	sp, #12
    3de4:	f85d eb04 	ldr.w	lr, [sp], #4
    3de8:	b004      	add	sp, #16
    3dea:	4770      	bx	lr

00003dec <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    3dec:	4604      	mov	r4, r0
    3dee:	b508      	push	{r3, lr}
    3df0:	4608      	mov	r0, r1
    3df2:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    3df4:	461a      	mov	r2, r3
    3df6:	47a0      	blx	r4
	return z_impl_z_current_get();
    3df8:	f7ff fe0c 	bl	3a14 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    3dfc:	f7fd fbf4 	bl	15e8 <z_impl_k_thread_abort>

00003e00 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3e00:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    3e02:	f013 0307 	ands.w	r3, r3, #7
    3e06:	d105      	bne.n	3e14 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    3e08:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    3e0a:	2b00      	cmp	r3, #0
    3e0c:	bf0c      	ite	eq
    3e0e:	2000      	moveq	r0, #0
    3e10:	2003      	movne	r0, #3
    3e12:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    3e14:	2b02      	cmp	r3, #2
    3e16:	d105      	bne.n	3e24 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    3e18:	8b40      	ldrh	r0, [r0, #26]
    3e1a:	fab0 f080 	clz	r0, r0
    3e1e:	0940      	lsrs	r0, r0, #5
    3e20:	0080      	lsls	r0, r0, #2
    3e22:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    3e24:	2b01      	cmp	r3, #1
    3e26:	d105      	bne.n	3e34 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    3e28:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    3e2a:	2b00      	cmp	r3, #0
    3e2c:	bf0c      	ite	eq
    3e2e:	2000      	moveq	r0, #0
    3e30:	2005      	movne	r0, #5
    3e32:	4770      	bx	lr
	int evt = EVT_NOP;
    3e34:	2000      	movs	r0, #0
}
    3e36:	4770      	bx	lr

00003e38 <validate_args>:
{
    3e38:	b510      	push	{r4, lr}
    3e3a:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    3e3c:	b100      	cbz	r0, 3e40 <validate_args+0x8>
    3e3e:	b911      	cbnz	r1, 3e46 <validate_args+0xe>
		return -EINVAL;
    3e40:	f06f 0015 	mvn.w	r0, #21
}
    3e44:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    3e46:	1d08      	adds	r0, r1, #4
    3e48:	f000 f895 	bl	3f76 <sys_notify_validate>
	if ((rv == 0)
    3e4c:	2800      	cmp	r0, #0
    3e4e:	d1f9      	bne.n	3e44 <validate_args+0xc>
	    && ((cli->notify.flags
    3e50:	68a3      	ldr	r3, [r4, #8]
    3e52:	2b03      	cmp	r3, #3
    3e54:	d9f6      	bls.n	3e44 <validate_args+0xc>
    3e56:	e7f3      	b.n	3e40 <validate_args+0x8>

00003e58 <notify_one>:
{
    3e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3e5c:	460d      	mov	r5, r1
    3e5e:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    3e60:	4619      	mov	r1, r3
    3e62:	1d28      	adds	r0, r5, #4
{
    3e64:	4690      	mov	r8, r2
    3e66:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    3e68:	f000 f896 	bl	3f98 <sys_notify_finalize>
	if (cb) {
    3e6c:	4604      	mov	r4, r0
    3e6e:	b138      	cbz	r0, 3e80 <notify_one+0x28>
		cb(mgr, cli, state, res);
    3e70:	4633      	mov	r3, r6
    3e72:	4642      	mov	r2, r8
    3e74:	4629      	mov	r1, r5
    3e76:	4638      	mov	r0, r7
    3e78:	46a4      	mov	ip, r4
}
    3e7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    3e7e:	4760      	bx	ip
}
    3e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00003e84 <transition_complete>:
{
    3e84:	b410      	push	{r4}
	__asm__ volatile(
    3e86:	f04f 0420 	mov.w	r4, #32
    3e8a:	f3ef 8211 	mrs	r2, BASEPRI
    3e8e:	f384 8812 	msr	BASEPRI_MAX, r4
    3e92:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    3e96:	6141      	str	r1, [r0, #20]
}
    3e98:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    3e9a:	2101      	movs	r1, #1
    3e9c:	f7fc baa2 	b.w	3e4 <process_event>

00003ea0 <onoff_manager_init>:
{
    3ea0:	b538      	push	{r3, r4, r5, lr}
    3ea2:	460c      	mov	r4, r1
	if ((mgr == NULL)
    3ea4:	4605      	mov	r5, r0
    3ea6:	b158      	cbz	r0, 3ec0 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    3ea8:	b151      	cbz	r1, 3ec0 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    3eaa:	680b      	ldr	r3, [r1, #0]
    3eac:	b143      	cbz	r3, 3ec0 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    3eae:	684b      	ldr	r3, [r1, #4]
    3eb0:	b133      	cbz	r3, 3ec0 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    3eb2:	221c      	movs	r2, #28
    3eb4:	2100      	movs	r1, #0
    3eb6:	f000 f910 	bl	40da <memset>
    3eba:	612c      	str	r4, [r5, #16]
	return 0;
    3ebc:	2000      	movs	r0, #0
}
    3ebe:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    3ec0:	f06f 0015 	mvn.w	r0, #21
    3ec4:	e7fb      	b.n	3ebe <onoff_manager_init+0x1e>

00003ec6 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    3ec6:	b570      	push	{r4, r5, r6, lr}
    3ec8:	4605      	mov	r5, r0
    3eca:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    3ecc:	f7ff ffb4 	bl	3e38 <validate_args>

	if (rv < 0) {
    3ed0:	1e04      	subs	r4, r0, #0
    3ed2:	db15      	blt.n	3f00 <onoff_request+0x3a>
    3ed4:	f04f 0320 	mov.w	r3, #32
    3ed8:	f3ef 8211 	mrs	r2, BASEPRI
    3edc:	f383 8812 	msr	BASEPRI_MAX, r3
    3ee0:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    3ee4:	8b6b      	ldrh	r3, [r5, #26]
    3ee6:	8b2c      	ldrh	r4, [r5, #24]
    3ee8:	f64f 71ff 	movw	r1, #65535	; 0xffff
    3eec:	428b      	cmp	r3, r1
    3eee:	f004 0407 	and.w	r4, r4, #7
    3ef2:	d107      	bne.n	3f04 <onoff_request+0x3e>
	__asm__ volatile(
    3ef4:	f382 8811 	msr	BASEPRI, r2
    3ef8:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
    3efc:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    3f00:	4620      	mov	r0, r4
    3f02:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    3f04:	2c02      	cmp	r4, #2
    3f06:	d10c      	bne.n	3f22 <onoff_request+0x5c>
		mgr->refs += 1U;
    3f08:	3301      	adds	r3, #1
    3f0a:	836b      	strh	r3, [r5, #26]
    3f0c:	f382 8811 	msr	BASEPRI, r2
    3f10:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
    3f14:	2300      	movs	r3, #0
    3f16:	4622      	mov	r2, r4
    3f18:	4631      	mov	r1, r6
    3f1a:	4628      	mov	r0, r5
    3f1c:	f7ff ff9c 	bl	3e58 <notify_one>
    3f20:	e7ee      	b.n	3f00 <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
    3f22:	2c06      	cmp	r4, #6
    3f24:	d814      	bhi.n	3f50 <onoff_request+0x8a>
    3f26:	e8df f004 	tbb	[pc, r4]
    3f2a:	1304      	.short	0x1304
    3f2c:	1a041313 	.word	0x1a041313
    3f30:	04          	.byte	0x04
    3f31:	00          	.byte	0x00
	parent->next = child;
    3f32:	2300      	movs	r3, #0
    3f34:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    3f36:	686b      	ldr	r3, [r5, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    3f38:	b93b      	cbnz	r3, 3f4a <onoff_request+0x84>
	list->head = node;
    3f3a:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
    3f3e:	b9ac      	cbnz	r4, 3f6c <onoff_request+0xa6>
		process_event(mgr, EVT_RECHECK, key);
    3f40:	2102      	movs	r1, #2
    3f42:	4628      	mov	r0, r5
    3f44:	f7fc fa4e 	bl	3e4 <process_event>
    3f48:	e7da      	b.n	3f00 <onoff_request+0x3a>
	parent->next = child;
    3f4a:	601e      	str	r6, [r3, #0]
	list->tail = node;
    3f4c:	606e      	str	r6, [r5, #4]
}
    3f4e:	e7f6      	b.n	3f3e <onoff_request+0x78>
    3f50:	f382 8811 	msr	BASEPRI, r2
    3f54:	f3bf 8f6f 	isb	sy
		rv = -EIO;
    3f58:	f06f 0404 	mvn.w	r4, #4
    3f5c:	e7d0      	b.n	3f00 <onoff_request+0x3a>
    3f5e:	f382 8811 	msr	BASEPRI, r2
    3f62:	f3bf 8f6f 	isb	sy
    3f66:	f06f 0485 	mvn.w	r4, #133	; 0x85
    3f6a:	e7c9      	b.n	3f00 <onoff_request+0x3a>
    3f6c:	f382 8811 	msr	BASEPRI, r2
    3f70:	f3bf 8f6f 	isb	sy
		if (notify) {
    3f74:	e7c4      	b.n	3f00 <onoff_request+0x3a>

00003f76 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    3f76:	4603      	mov	r3, r0
    3f78:	b158      	cbz	r0, 3f92 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    3f7a:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    3f7c:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    3f80:	2a01      	cmp	r2, #1
    3f82:	d003      	beq.n	3f8c <sys_notify_validate+0x16>
    3f84:	2a03      	cmp	r2, #3
    3f86:	d104      	bne.n	3f92 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    3f88:	6802      	ldr	r2, [r0, #0]
    3f8a:	b112      	cbz	r2, 3f92 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    3f8c:	2000      	movs	r0, #0
    3f8e:	6098      	str	r0, [r3, #8]
    3f90:	4770      	bx	lr
    3f92:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    3f96:	4770      	bx	lr

00003f98 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    3f98:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    3f9a:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    3f9c:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    3fa0:	2a03      	cmp	r2, #3
    3fa2:	f04f 0200 	mov.w	r2, #0
{
    3fa6:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    3fa8:	bf0c      	ite	eq
    3faa:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    3fac:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    3fae:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    3fb0:	4770      	bx	lr

00003fb2 <encode_uint>:
{
    3fb2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3fb6:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier) != 0;
    3fb8:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    3fba:	2b6f      	cmp	r3, #111	; 0x6f
{
    3fbc:	4680      	mov	r8, r0
    3fbe:	460f      	mov	r7, r1
    3fc0:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    3fc2:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    3fc6:	d029      	beq.n	401c <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x1c>
    3fc8:	d824      	bhi.n	4014 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x14>
		return 10;
    3fca:	2b58      	cmp	r3, #88	; 0x58
    3fcc:	bf0c      	ite	eq
    3fce:	2610      	moveq	r6, #16
    3fd0:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
    3fd2:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    3fd6:	4632      	mov	r2, r6
    3fd8:	2300      	movs	r3, #0
    3fda:	4640      	mov	r0, r8
    3fdc:	4639      	mov	r1, r7
    3fde:	f7fc f87d 	bl	dc <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3fe2:	2a09      	cmp	r2, #9
    3fe4:	b2d4      	uxtb	r4, r2
    3fe6:	d81e      	bhi.n	4026 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x26>
    3fe8:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    3fea:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3fec:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    3fee:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3ff2:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    3ff6:	d301      	bcc.n	3ffc <encode_uint+0x4a>
    3ff8:	45d1      	cmp	r9, sl
    3ffa:	d811      	bhi.n	4020 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x20>
	if (conv->flag_hash) {
    3ffc:	782b      	ldrb	r3, [r5, #0]
    3ffe:	069b      	lsls	r3, r3, #26
    4000:	d505      	bpl.n	400e <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0xe>
		if (radix == 8) {
    4002:	2e08      	cmp	r6, #8
    4004:	d115      	bne.n	4032 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x32>
			conv->altform_0 = true;
    4006:	78ab      	ldrb	r3, [r5, #2]
    4008:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    400c:	70ab      	strb	r3, [r5, #2]
}
    400e:	4648      	mov	r0, r9
    4010:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    4014:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    4018:	2b70      	cmp	r3, #112	; 0x70
    401a:	e7d7      	b.n	3fcc <encode_uint+0x1a>
	switch (specifier) {
    401c:	2608      	movs	r6, #8
    401e:	e7d8      	b.n	3fd2 <encode_uint+0x20>
		value /= radix;
    4020:	4680      	mov	r8, r0
    4022:	460f      	mov	r7, r1
    4024:	e7d7      	b.n	3fd6 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4026:	f1bb 0f19 	cmp.w	fp, #25
    402a:	bf94      	ite	ls
    402c:	3437      	addls	r4, #55	; 0x37
    402e:	3457      	addhi	r4, #87	; 0x57
    4030:	e7db      	b.n	3fea <encode_uint+0x38>
		} else if (radix == 16) {
    4032:	2e10      	cmp	r6, #16
    4034:	d1eb      	bne.n	400e <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0xe>
			conv->altform_0c = true;
    4036:	78ab      	ldrb	r3, [r5, #2]
    4038:	f043 0310 	orr.w	r3, r3, #16
    403c:	e7e6      	b.n	400c <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0xc>

0000403e <outs>:
{
    403e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4042:	4607      	mov	r7, r0
    4044:	4688      	mov	r8, r1
    4046:	4615      	mov	r5, r2
    4048:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    404a:	4614      	mov	r4, r2
    404c:	42b4      	cmp	r4, r6
    404e:	d305      	bcc.n	405c <outs+0x1e>
    4050:	b10e      	cbz	r6, 4056 <outs+0x18>
	return (int)count;
    4052:	1b60      	subs	r0, r4, r5
    4054:	e008      	b.n	4068 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4056:	7823      	ldrb	r3, [r4, #0]
    4058:	2b00      	cmp	r3, #0
    405a:	d0fa      	beq.n	4052 <outs+0x14>
		int rc = out((int)*sp++, ctx);
    405c:	f814 0b01 	ldrb.w	r0, [r4], #1
    4060:	4641      	mov	r1, r8
    4062:	47b8      	blx	r7
		if (rc < 0) {
    4064:	2800      	cmp	r0, #0
    4066:	daf1      	bge.n	404c <outs+0xe>
}
    4068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000406c <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_STRIP_PATHS, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    406c:	4770      	bx	lr

0000406e <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    406e:	f000 ba8d 	b.w	458c <z_fatal_error>

00004072 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    4072:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    4074:	6800      	ldr	r0, [r0, #0]
    4076:	f000 ba89 	b.w	458c <z_fatal_error>

0000407a <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    407a:	2100      	movs	r1, #0
    407c:	2001      	movs	r0, #1
    407e:	f7ff bff6 	b.w	406e <z_arm_fatal_error>

00004082 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    4082:	b508      	push	{r3, lr}
	handler();
    4084:	f7fc fffc 	bl	1080 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    4088:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    408c:	f7fd b8d4 	b.w	1238 <z_arm_exc_exit>

00004090 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    4090:	3901      	subs	r1, #1
    4092:	4603      	mov	r3, r0
    4094:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    4098:	b90a      	cbnz	r2, 409e <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    409a:	701a      	strb	r2, [r3, #0]

	return dest;
}
    409c:	4770      	bx	lr
		*d = *s;
    409e:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    40a2:	e7f7      	b.n	4094 <strcpy+0x4>

000040a4 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    40a4:	4603      	mov	r3, r0
	size_t n = 0;
    40a6:	2000      	movs	r0, #0

	while (*s != '\0') {
    40a8:	5c1a      	ldrb	r2, [r3, r0]
    40aa:	b902      	cbnz	r2, 40ae <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    40ac:	4770      	bx	lr
		n++;
    40ae:	3001      	adds	r0, #1
    40b0:	e7fa      	b.n	40a8 <strlen+0x4>

000040b2 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    40b2:	4603      	mov	r3, r0
	size_t n = 0;
    40b4:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    40b6:	5c1a      	ldrb	r2, [r3, r0]
    40b8:	b10a      	cbz	r2, 40be <strnlen+0xc>
    40ba:	4288      	cmp	r0, r1
    40bc:	d100      	bne.n	40c0 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    40be:	4770      	bx	lr
		n++;
    40c0:	3001      	adds	r0, #1
    40c2:	e7f8      	b.n	40b6 <strnlen+0x4>

000040c4 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    40c4:	b510      	push	{r4, lr}
    40c6:	1e43      	subs	r3, r0, #1
    40c8:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    40ca:	4291      	cmp	r1, r2
    40cc:	d100      	bne.n	40d0 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    40ce:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    40d0:	f811 4b01 	ldrb.w	r4, [r1], #1
    40d4:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    40d8:	e7f7      	b.n	40ca <memcpy+0x6>

000040da <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    40da:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    40dc:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    40de:	4603      	mov	r3, r0
	while (n > 0) {
    40e0:	4293      	cmp	r3, r2
    40e2:	d100      	bne.n	40e6 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    40e4:	4770      	bx	lr
		*(d_byte++) = c_byte;
    40e6:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    40ea:	e7f9      	b.n	40e0 <memset+0x6>

000040ec <_stdout_hook_default>:
}
    40ec:	f04f 30ff 	mov.w	r0, #4294967295
    40f0:	4770      	bx	lr

000040f2 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    40f2:	2806      	cmp	r0, #6
    40f4:	d108      	bne.n	4108 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    40f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    40fa:	2201      	movs	r2, #1
    40fc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    4100:	f3bf 8f4f 	dsb	sy
        __WFE();
    4104:	bf20      	wfe
    while (true)
    4106:	e7fd      	b.n	4104 <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    4108:	4770      	bx	lr

0000410a <pm_state_exit_post_ops>:
    410a:	2300      	movs	r3, #0
    410c:	f383 8811 	msr	BASEPRI, r3
    4110:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    4114:	4770      	bx	lr

00004116 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    4116:	6903      	ldr	r3, [r0, #16]
    4118:	b2c9      	uxtb	r1, r1
    411a:	220c      	movs	r2, #12
    411c:	fb01 3302 	mla	r3, r1, r2, r3
    4120:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    4122:	f000 0007 	and.w	r0, r0, #7
    4126:	4770      	bx	lr

00004128 <set_on_state>:
	__asm__ volatile(
    4128:	f04f 0320 	mov.w	r3, #32
    412c:	f3ef 8211 	mrs	r2, BASEPRI
    4130:	f383 8812 	msr	BASEPRI_MAX, r3
    4134:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    4138:	6803      	ldr	r3, [r0, #0]
    413a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    413e:	f043 0302 	orr.w	r3, r3, #2
    4142:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    4144:	f382 8811 	msr	BASEPRI, r2
    4148:	f3bf 8f6f 	isb	sy
}
    414c:	4770      	bx	lr

0000414e <stop>:
{
    414e:	b570      	push	{r4, r5, r6, lr}
    4150:	b2c9      	uxtb	r1, r1
	struct nrf_clock_control_data *data = dev->data;
    4152:	6903      	ldr	r3, [r0, #16]
	__asm__ volatile(
    4154:	f04f 0420 	mov.w	r4, #32
    4158:	f3ef 8511 	mrs	r5, BASEPRI
    415c:	f384 8812 	msr	BASEPRI_MAX, r4
    4160:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4164:	260c      	movs	r6, #12
    4166:	fb06 3401 	mla	r4, r6, r1, r3
    416a:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    416c:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    4170:	d008      	beq.n	4184 <stop+0x36>
    4172:	42a2      	cmp	r2, r4
    4174:	d006      	beq.n	4184 <stop+0x36>
	__asm__ volatile(
    4176:	f385 8811 	msr	BASEPRI, r5
    417a:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    417e:	f04f 30ff 	mov.w	r0, #4294967295
}
    4182:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    4184:	fb06 3301 	mla	r3, r6, r1, r3
    4188:	2201      	movs	r2, #1
    418a:	641a      	str	r2, [r3, #64]	; 0x40
    418c:	f385 8811 	msr	BASEPRI, r5
    4190:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    4194:	6843      	ldr	r3, [r0, #4]
    4196:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    419a:	685b      	ldr	r3, [r3, #4]
    419c:	4798      	blx	r3
	return 0;
    419e:	2000      	movs	r0, #0
    41a0:	e7ef      	b.n	4182 <stop+0x34>

000041a2 <api_stop>:
	return stop(dev, subsys, CTX_API);
    41a2:	2280      	movs	r2, #128	; 0x80
    41a4:	f7ff bfd3 	b.w	414e <stop>

000041a8 <async_start>:
{
    41a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    41aa:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    41ac:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    41ae:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    41b0:	f04f 0520 	mov.w	r5, #32
    41b4:	f3ef 8611 	mrs	r6, BASEPRI
    41b8:	f385 8812 	msr	BASEPRI_MAX, r5
    41bc:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    41c0:	250c      	movs	r5, #12
    41c2:	fb05 4401 	mla	r4, r5, r1, r4
    41c6:	6c25      	ldr	r5, [r4, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    41c8:	f005 0c07 	and.w	ip, r5, #7
    41cc:	f1bc 0f01 	cmp.w	ip, #1
    41d0:	d10c      	bne.n	41ec <async_start+0x44>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    41d2:	6427      	str	r7, [r4, #64]	; 0x40
	__asm__ volatile(
    41d4:	f386 8811 	msr	BASEPRI, r6
    41d8:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    41dc:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    41e0:	6843      	ldr	r3, [r0, #4]
    41e2:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    41e6:	4798      	blx	r3
	return 0;
    41e8:	2000      	movs	r0, #0
}
    41ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    41ec:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    41f0:	42af      	cmp	r7, r5
    41f2:	f386 8811 	msr	BASEPRI, r6
    41f6:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    41fa:	bf0c      	ite	eq
    41fc:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    4200:	f04f 30ff 	movne.w	r0, #4294967295
    4204:	e7f1      	b.n	41ea <async_start+0x42>

00004206 <api_start>:
{
    4206:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    4208:	2480      	movs	r4, #128	; 0x80
    420a:	9400      	str	r4, [sp, #0]
    420c:	f7ff ffcc 	bl	41a8 <async_start>
}
    4210:	b002      	add	sp, #8
    4212:	bd10      	pop	{r4, pc}

00004214 <onoff_started_callback>:
{
    4214:	b410      	push	{r4}
	return &data->mgr[type];
    4216:	6900      	ldr	r0, [r0, #16]
    4218:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    421a:	241c      	movs	r4, #28
    421c:	fb03 0004 	mla	r0, r3, r4, r0
    4220:	2100      	movs	r1, #0
}
    4222:	bc10      	pop	{r4}
	notify(mgr, 0);
    4224:	4710      	bx	r2

00004226 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4226:	2000      	movs	r0, #0
    4228:	f000 b98d 	b.w	4546 <nrfx_clock_stop>

0000422c <blocking_start_callback>:
{
    422c:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    422e:	f7ff b913 	b.w	3458 <z_impl_k_sem_give>

00004232 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4232:	6843      	ldr	r3, [r0, #4]
    4234:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    4236:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    423a:	600b      	str	r3, [r1, #0]
}
    423c:	2000      	movs	r0, #0
    423e:	4770      	bx	lr

00004240 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4240:	6843      	ldr	r3, [r0, #4]
    4242:	685b      	ldr	r3, [r3, #4]
	const uint32_t set_mask = value & mask;
    4244:	ea02 0001 	and.w	r0, r2, r1
	const uint32_t clear_mask = (~set_mask) & mask;
    4248:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    424c:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    4250:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    4254:	2000      	movs	r0, #0
    4256:	4770      	bx	lr

00004258 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4258:	6843      	ldr	r3, [r0, #4]
    425a:	685b      	ldr	r3, [r3, #4]
}
    425c:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    425e:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    4262:	4770      	bx	lr

00004264 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4264:	6843      	ldr	r3, [r0, #4]
    4266:	685b      	ldr	r3, [r3, #4]
}
    4268:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    426a:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    426e:	4770      	bx	lr

00004270 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4270:	6843      	ldr	r3, [r0, #4]
    4272:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    4274:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	const uint32_t set_mask = value & mask;
    4278:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    427c:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    427e:	f8c2 0508 	str.w	r0, [r2, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    4282:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
}
    4286:	2000      	movs	r0, #0
    4288:	4770      	bx	lr

0000428a <gpio_nrfx_manage_callback>:
{
    428a:	b510      	push	{r4, lr}
	return port->data;
    428c:	6903      	ldr	r3, [r0, #16]
	return list->head;
    428e:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
    4290:	b1f8      	cbz	r0, 42d2 <gpio_nrfx_manage_callback+0x48>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4292:	4288      	cmp	r0, r1
    4294:	d119      	bne.n	42ca <gpio_nrfx_manage_callback+0x40>
Z_GENLIST_REMOVE(slist, snode)
    4296:	689c      	ldr	r4, [r3, #8]
	return node->next;
    4298:	6808      	ldr	r0, [r1, #0]
	list->head = node;
    429a:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    429c:	42a1      	cmp	r1, r4
    429e:	d100      	bne.n	42a2 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    42a0:	6098      	str	r0, [r3, #8]
	parent->next = child;
    42a2:	2000      	movs	r0, #0
    42a4:	6008      	str	r0, [r1, #0]
	if (set) {
    42a6:	b12a      	cbz	r2, 42b4 <gpio_nrfx_manage_callback+0x2a>
	return list->head;
    42a8:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    42aa:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    42ac:	689a      	ldr	r2, [r3, #8]
	list->head = node;
    42ae:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    42b0:	b902      	cbnz	r2, 42b4 <gpio_nrfx_manage_callback+0x2a>
	list->tail = node;
    42b2:	6099      	str	r1, [r3, #8]
	return 0;
    42b4:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    42b6:	e010      	b.n	42da <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    42b8:	4281      	cmp	r1, r0
    42ba:	d106      	bne.n	42ca <gpio_nrfx_manage_callback+0x40>
	return node->next;
    42bc:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
    42be:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    42c0:	6898      	ldr	r0, [r3, #8]
    42c2:	4281      	cmp	r1, r0
    42c4:	d1ed      	bne.n	42a2 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    42c6:	609c      	str	r4, [r3, #8]
}
    42c8:	e7eb      	b.n	42a2 <gpio_nrfx_manage_callback+0x18>
	return node->next;
    42ca:	4604      	mov	r4, r0
    42cc:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    42ce:	2800      	cmp	r0, #0
    42d0:	d1f2      	bne.n	42b8 <gpio_nrfx_manage_callback+0x2e>
			if (!set) {
    42d2:	2a00      	cmp	r2, #0
    42d4:	d1e8      	bne.n	42a8 <gpio_nrfx_manage_callback+0x1e>
				return -EINVAL;
    42d6:	f06f 0015 	mvn.w	r0, #21
}
    42da:	bd10      	pop	{r4, pc}

000042dc <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    42dc:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    42de:	6843      	ldr	r3, [r0, #4]
    42e0:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
    42e2:	7a05      	ldrb	r5, [r0, #8]
    42e4:	6844      	ldr	r4, [r0, #4]
    42e6:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    42ea:	42a3      	cmp	r3, r4
    42ec:	d302      	bcc.n	42f4 <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
    42ee:	f06f 0001 	mvn.w	r0, #1
}
    42f2:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    42f4:	795c      	ldrb	r4, [r3, #5]
    42f6:	428c      	cmp	r4, r1
    42f8:	d001      	beq.n	42fe <pinctrl_lookup_state+0x22>
		(*state)++;
    42fa:	3308      	adds	r3, #8
    42fc:	e7f0      	b.n	42e0 <pinctrl_lookup_state+0x4>
			return 0;
    42fe:	2000      	movs	r0, #0
    4300:	e7f7      	b.n	42f2 <pinctrl_lookup_state+0x16>

00004302 <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    4302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4306:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    430a:	2701      	movs	r7, #1
    p_reg->OUTSET = set_mask;
    430c:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    4310:	4281      	cmp	r1, r0
    4312:	d102      	bne.n	431a <pinctrl_configure_pins+0x18>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    4314:	2000      	movs	r0, #0
}
    4316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    431a:	6805      	ldr	r5, [r0, #0]
		uint32_t pin = NRF_GET_PIN(pins[i]);
    431c:	f005 037f 	and.w	r3, r5, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    4320:	f3c5 2443 	ubfx	r4, r5, #9, #4
			pin = 0xFFFFFFFFU;
    4324:	2b7f      	cmp	r3, #127	; 0x7f
		switch (NRF_GET_FUN(pins[i])) {
    4326:	ea4f 4515 	mov.w	r5, r5, lsr #16
			pin = 0xFFFFFFFFU;
    432a:	bf08      	it	eq
    432c:	f04f 33ff 	moveq.w	r3, #4294967295
		switch (NRF_GET_FUN(pins[i])) {
    4330:	2d19      	cmp	r5, #25
    4332:	d86a      	bhi.n	440a <pinctrl_configure_pins+0x108>
    4334:	e8df f005 	tbb	[pc, r5]
    4338:	1f1c170d 	.word	0x1f1c170d
    433c:	691f2e22 	.word	0x691f2e22
    4340:	32696969 	.word	0x32696969
    4344:	69696955 	.word	0x69696955
    4348:	69696969 	.word	0x69696969
    434c:	60586969 	.word	0x60586969
    4350:	6663      	.short	0x6663
			NRF_PSEL_UART(reg, TXD) = pin;
    4352:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
    *p_pin = pin_number & 0x1F;
    4356:	f003 051f 	and.w	r5, r3, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    435a:	fa07 f505 	lsl.w	r5, r7, r5
    p_reg->OUTSET = set_mask;
    435e:	f8c6 5508 	str.w	r5, [r6, #1288]	; 0x508
}
    4362:	2501      	movs	r5, #1
    4364:	e002      	b.n	436c <pinctrl_configure_pins+0x6a>
			NRF_PSEL_UART(reg, RXD) = pin;
    4366:	f8c2 3514 	str.w	r3, [r2, #1300]	; 0x514
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    436a:	2500      	movs	r5, #0
    436c:	46ac      	mov	ip, r5
    436e:	e01c      	b.n	43aa <pinctrl_configure_pins+0xa8>
			NRF_PSEL_UART(reg, RTS) = pin;
    4370:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			if (write != NO_WRITE) {
    4374:	e7ef      	b.n	4356 <pinctrl_configure_pins+0x54>
			NRF_PSEL_UART(reg, CTS) = pin;
    4376:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
			if (write != NO_WRITE) {
    437a:	e7f6      	b.n	436a <pinctrl_configure_pins+0x68>
			NRF_PSEL_SPIM(reg, SCK) = pin;
    437c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    4380:	2500      	movs	r5, #0
    *p_pin = pin_number & 0x1F;
    4382:	f003 0c1f 	and.w	ip, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    4386:	fa07 fc0c 	lsl.w	ip, r7, ip
    p_reg->OUTCLR = clr_mask;
    438a:	f8c6 c50c 	str.w	ip, [r6, #1292]	; 0x50c
}
    438e:	f04f 0c01 	mov.w	ip, #1
    4392:	e00a      	b.n	43aa <pinctrl_configure_pins+0xa8>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
    4394:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			pin = 0xFFFFFFFFU;
    4398:	2501      	movs	r5, #1
    439a:	e7f2      	b.n	4382 <pinctrl_configure_pins+0x80>
			NRF_PSEL_TWIM(reg, SCL) = pin;
    439c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
    43a0:	2c00      	cmp	r4, #0
    43a2:	d1e2      	bne.n	436a <pinctrl_configure_pins+0x68>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    43a4:	2500      	movs	r5, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    43a6:	46ac      	mov	ip, r5
				drive = NRF_DRIVE_S0D1;
    43a8:	2406      	movs	r4, #6
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    43aa:	f850 eb04 	ldr.w	lr, [r0], #4
    43ae:	f40e 5800 	and.w	r8, lr, #8192	; 0x2000
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    43b2:	f1b8 0f00 	cmp.w	r8, #0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    43b6:	f3ce 1ec1 	ubfx	lr, lr, #7, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    43ba:	ea4f 2404 	mov.w	r4, r4, lsl #8
    43be:	bf18      	it	ne
    43c0:	f04f 0c00 	movne.w	ip, #0
    *p_pin = pin_number & 0x1F;
    43c4:	f003 031f 	and.w	r3, r3, #31
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    43c8:	ea44 048e 	orr.w	r4, r4, lr, lsl #2
    43cc:	bf18      	it	ne
    43ce:	2501      	movne	r5, #1
    43d0:	ea44 040c 	orr.w	r4, r4, ip
    reg->PIN_CNF[pin_number] = cnf;
    43d4:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    43d8:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    43dc:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    43e0:	e796      	b.n	4310 <pinctrl_configure_pins+0xe>
			NRF_PSEL_TWIM(reg, SDA) = pin;
    43e2:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    43e6:	e7db      	b.n	43a0 <pinctrl_configure_pins+0x9e>
			NRF_PSEL_PWM(reg, OUT[0]) = pin;
    43e8:	f8c2 3560 	str.w	r3, [r2, #1376]	; 0x560
			write = NRF_GET_INVERT(pins[i]);
    43ec:	6805      	ldr	r5, [r0, #0]
    43ee:	f3c5 3580 	ubfx	r5, r5, #14, #1
    if (value == 0)
    43f2:	2d00      	cmp	r5, #0
    43f4:	d0d0      	beq.n	4398 <pinctrl_configure_pins+0x96>
    43f6:	e7ae      	b.n	4356 <pinctrl_configure_pins+0x54>
			NRF_PSEL_PWM(reg, OUT[1]) = pin;
    43f8:	f8c2 3564 	str.w	r3, [r2, #1380]	; 0x564
			write = NRF_GET_INVERT(pins[i]);
    43fc:	e7f6      	b.n	43ec <pinctrl_configure_pins+0xea>
			NRF_PSEL_PWM(reg, OUT[2]) = pin;
    43fe:	f8c2 3568 	str.w	r3, [r2, #1384]	; 0x568
			write = NRF_GET_INVERT(pins[i]);
    4402:	e7f3      	b.n	43ec <pinctrl_configure_pins+0xea>
			NRF_PSEL_PWM(reg, OUT[3]) = pin;
    4404:	f8c2 356c 	str.w	r3, [r2, #1388]	; 0x56c
    4408:	e7f0      	b.n	43ec <pinctrl_configure_pins+0xea>
		switch (NRF_GET_FUN(pins[i])) {
    440a:	f06f 0085 	mvn.w	r0, #133	; 0x85
    440e:	e782      	b.n	4316 <pinctrl_configure_pins+0x14>

00004410 <uarte_nrfx_config_get>:
	struct uarte_nrfx_data *data = dev->data;
    4410:	6902      	ldr	r2, [r0, #16]
{
    4412:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    4414:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    4418:	e883 0003 	stmia.w	r3, {r0, r1}
}
    441c:	2000      	movs	r0, #0
    441e:	4770      	bx	lr

00004420 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    4420:	6843      	ldr	r3, [r0, #4]
    4422:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    4424:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    4428:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    442c:	4770      	bx	lr

0000442e <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    442e:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    4430:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    4432:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4434:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    4438:	b150      	cbz	r0, 4450 <uarte_nrfx_poll_in+0x22>
	*c = *data->rx_data;
    443a:	6952      	ldr	r2, [r2, #20]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    443c:	2000      	movs	r0, #0
    443e:	7812      	ldrb	r2, [r2, #0]
    4440:	700a      	strb	r2, [r1, #0]
    4442:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    4446:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    444a:	2201      	movs	r2, #1
    444c:	601a      	str	r2, [r3, #0]
	return 0;
    444e:	4770      	bx	lr
		return -1;
    4450:	f04f 30ff 	mov.w	r0, #4294967295
}
    4454:	4770      	bx	lr

00004456 <is_tx_ready.isra.0>:
	return config->uarte_regs;
    4456:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    4458:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    445a:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    445e:	b940      	cbnz	r0, 4472 <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    4460:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    4462:	079b      	lsls	r3, r3, #30
    4464:	d406      	bmi.n	4474 <is_tx_ready.isra.0+0x1e>
    4466:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    446a:	3800      	subs	r0, #0
    446c:	bf18      	it	ne
    446e:	2001      	movne	r0, #1
    4470:	4770      	bx	lr
    4472:	2001      	movs	r0, #1
}
    4474:	4770      	bx	lr

00004476 <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    4476:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    4478:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    447a:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    447e:	05c9      	lsls	r1, r1, #23
    4480:	d518      	bpl.n	44b4 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4482:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    4486:	b1a9      	cbz	r1, 44b4 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    4488:	f04f 0020 	mov.w	r0, #32
    448c:	f3ef 8111 	mrs	r1, BASEPRI
    4490:	f380 8812 	msr	BASEPRI_MAX, r0
    4494:	f3bf 8f6f 	isb	sy
    4498:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    449c:	b130      	cbz	r0, 44ac <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    449e:	2000      	movs	r0, #0
    44a0:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    44a4:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    44a8:	2001      	movs	r0, #1
    44aa:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    44ac:	f381 8811 	msr	BASEPRI, r1
    44b0:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    44b4:	6852      	ldr	r2, [r2, #4]
    44b6:	06d2      	lsls	r2, r2, #27
    44b8:	d515      	bpl.n	44e6 <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    44ba:	f04f 0120 	mov.w	r1, #32
    44be:	f3ef 8211 	mrs	r2, BASEPRI
    44c2:	f381 8812 	msr	BASEPRI_MAX, r1
    44c6:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    44ca:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    44ce:	b111      	cbz	r1, 44d6 <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    44d0:	2100      	movs	r1, #0
    44d2:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    44d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    44da:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    44de:	f382 8811 	msr	BASEPRI, r2
    44e2:	f3bf 8f6f 	isb	sy
}
    44e6:	4770      	bx	lr

000044e8 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    44e8:	4770      	bx	lr

000044ea <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    44ea:	f100 0350 	add.w	r3, r0, #80	; 0x50
    44ee:	009b      	lsls	r3, r3, #2
    44f0:	b29b      	uxth	r3, r3
    44f2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    44f6:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    44fa:	2200      	movs	r2, #0
    44fc:	601a      	str	r2, [r3, #0]
    44fe:	681b      	ldr	r3, [r3, #0]
}
    4500:	4770      	bx	lr

00004502 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    4502:	b508      	push	{r3, lr}

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    4504:	2000      	movs	r0, #0
    4506:	f7fd f96b 	bl	17e0 <sys_arch_reboot>

0000450a <nrf52_errata_108>:
            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    450a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    450e:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
    4512:	1c42      	adds	r2, r0, #1
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    4514:	bf04      	itt	eq
    4516:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
    451a:	f893 0fe0 	ldrbeq.w	r0, [r3, #4064]	; 0xfe0
}
    451e:	1f83      	subs	r3, r0, #6
    4520:	4258      	negs	r0, r3
    4522:	4158      	adcs	r0, r3
    4524:	4770      	bx	lr

00004526 <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    4526:	4700      	bx	r0

00004528 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    4528:	f000 b928 	b.w	477c <z_impl_k_busy_wait>

0000452c <nrfx_clock_enable>:
{
    452c:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    452e:	2000      	movs	r0, #0
    4530:	f7fc fd80 	bl	1034 <arch_irq_is_enabled>
    4534:	b908      	cbnz	r0, 453a <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    4536:	f7fc fd6f 	bl	1018 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    453a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    453e:	2200      	movs	r2, #0
    4540:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    4544:	bd08      	pop	{r3, pc}

00004546 <nrfx_clock_stop>:
    clock_stop(domain);
    4546:	f7fe b985 	b.w	2854 <clock_stop>

0000454a <nrf_gpio_cfg_sense_set>:
    *p_pin = pin_number & 0x1F;
    454a:	f000 001f 	and.w	r0, r0, #31
    454e:	0080      	lsls	r0, r0, #2
    4550:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    4554:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    4558:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    455c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    4560:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
}
    4564:	4770      	bx	lr

00004566 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    4566:	f7fe bda7 	b.w	30b8 <_DoInit>

0000456a <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(void)
{
    456a:	b508      	push	{r3, lr}

	SEGGER_RTT_Init();
    456c:	f7ff fffb 	bl	4566 <SEGGER_RTT_Init>

	return 0;
}
    4570:	2000      	movs	r0, #0
    4572:	bd08      	pop	{r3, pc}

00004574 <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
    4574:	4770      	bx	lr

00004576 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    4576:	b140      	cbz	r0, 458a <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    4578:	68c3      	ldr	r3, [r0, #12]
    457a:	7858      	ldrb	r0, [r3, #1]
    457c:	f010 0001 	ands.w	r0, r0, #1
    4580:	bf1e      	ittt	ne
    4582:	7818      	ldrbne	r0, [r3, #0]
    4584:	fab0 f080 	clzne	r0, r0
    4588:	0940      	lsrne	r0, r0, #5
}
    458a:	4770      	bx	lr

0000458c <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    458c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    458e:	4605      	mov	r5, r0
    4590:	460e      	mov	r6, r1
	__asm__ volatile(
    4592:	f04f 0320 	mov.w	r3, #32
    4596:	f3ef 8711 	mrs	r7, BASEPRI
    459a:	f383 8812 	msr	BASEPRI_MAX, r3
    459e:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    45a2:	f7ff fa37 	bl	3a14 <z_impl_z_current_get>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    45a6:	4631      	mov	r1, r6
    45a8:	4604      	mov	r4, r0
    45aa:	4628      	mov	r0, r5
    45ac:	f7ff ffa9 	bl	4502 <k_sys_fatal_error_handler>
	__asm__ volatile(
    45b0:	f387 8811 	msr	BASEPRI, r7
    45b4:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    45b8:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    45ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    45be:	f7fd b813 	b.w	15e8 <z_impl_k_thread_abort>

000045c2 <z_early_memset>:
	(void) memset(dst, c, n);
    45c2:	f7ff bd8a 	b.w	40da <memset>

000045c6 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    45c6:	f7ff bd7d 	b.w	40c4 <memcpy>

000045ca <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    45ca:	f3ef 8005 	mrs	r0, IPSR
}
    45ce:	3800      	subs	r0, #0
    45d0:	bf18      	it	ne
    45d2:	2001      	movne	r0, #1
    45d4:	4770      	bx	lr

000045d6 <z_pm_save_idle_exit>:
{
    45d6:	b508      	push	{r3, lr}
	pm_system_resume();
    45d8:	f7fc fbf4 	bl	dc4 <pm_system_resume>
}
    45dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    45e0:	f7ff bf82 	b.w	44e8 <sys_clock_idle_exit>

000045e4 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    45e4:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    45e8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    45ea:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    45ec:	2300      	movs	r3, #0
	node->prev = NULL;
    45ee:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    45f2:	4770      	bx	lr

000045f4 <unpend_thread_no_timeout>:
{
    45f4:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    45f6:	f7ff fff5 	bl	45e4 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    45fa:	7b43      	ldrb	r3, [r0, #13]
    45fc:	f023 0302 	bic.w	r3, r3, #2
    4600:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    4602:	2300      	movs	r3, #0
    4604:	6083      	str	r3, [r0, #8]
}
    4606:	bd08      	pop	{r3, pc}

00004608 <add_to_waitq_locked>:
{
    4608:	b538      	push	{r3, r4, r5, lr}
    460a:	4604      	mov	r4, r0
    460c:	460d      	mov	r5, r1
	unready_thread(thread);
    460e:	f7ff f84d 	bl	36ac <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    4612:	7b63      	ldrb	r3, [r4, #13]
    4614:	f043 0302 	orr.w	r3, r3, #2
    4618:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    461a:	b1e5      	cbz	r5, 4656 <add_to_waitq_locked+0x4e>
		thread->base.pended_on = wait_q;
    461c:	60a5      	str	r5, [r4, #8]
	return list->head == list;
    461e:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4620:	429d      	cmp	r5, r3
    4622:	d109      	bne.n	4638 <add_to_waitq_locked+0x30>
	sys_dnode_t *const tail = list->tail;
    4624:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    4626:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    462a:	601c      	str	r4, [r3, #0]
	list->tail = node;
    462c:	606c      	str	r4, [r5, #4]
}
    462e:	e012      	b.n	4656 <add_to_waitq_locked+0x4e>
	return (node == list->tail) ? NULL : node->next;
    4630:	686a      	ldr	r2, [r5, #4]
    4632:	4293      	cmp	r3, r2
    4634:	d0f6      	beq.n	4624 <add_to_waitq_locked+0x1c>
    4636:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4638:	2b00      	cmp	r3, #0
    463a:	d0f3      	beq.n	4624 <add_to_waitq_locked+0x1c>
	int32_t b1 = thread_1->base.prio;
    463c:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    4640:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    4644:	428a      	cmp	r2, r1
    4646:	d0f3      	beq.n	4630 <add_to_waitq_locked+0x28>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4648:	4291      	cmp	r1, r2
    464a:	ddf1      	ble.n	4630 <add_to_waitq_locked+0x28>
	sys_dnode_t *const prev = successor->prev;
    464c:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    464e:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    4652:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4654:	605c      	str	r4, [r3, #4]
}
    4656:	bd38      	pop	{r3, r4, r5, pc}

00004658 <z_ready_thread>:
{
    4658:	b510      	push	{r4, lr}
	__asm__ volatile(
    465a:	f04f 0320 	mov.w	r3, #32
    465e:	f3ef 8411 	mrs	r4, BASEPRI
    4662:	f383 8812 	msr	BASEPRI_MAX, r3
    4666:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    466a:	f7fe ffeb 	bl	3644 <ready_thread>
	__asm__ volatile(
    466e:	f384 8811 	msr	BASEPRI, r4
    4672:	f3bf 8f6f 	isb	sy
}
    4676:	bd10      	pop	{r4, pc}

00004678 <z_sched_wake_thread>:
{
    4678:	b538      	push	{r3, r4, r5, lr}
    467a:	4604      	mov	r4, r0
	__asm__ volatile(
    467c:	f04f 0320 	mov.w	r3, #32
    4680:	f3ef 8511 	mrs	r5, BASEPRI
    4684:	f383 8812 	msr	BASEPRI_MAX, r3
    4688:	f3bf 8f6f 	isb	sy
		if (!killed) {
    468c:	7b43      	ldrb	r3, [r0, #13]
    468e:	f013 0f28 	tst.w	r3, #40	; 0x28
    4692:	d10b      	bne.n	46ac <z_sched_wake_thread+0x34>
			if (thread->base.pended_on != NULL) {
    4694:	6883      	ldr	r3, [r0, #8]
    4696:	b10b      	cbz	r3, 469c <z_sched_wake_thread+0x24>
				unpend_thread_no_timeout(thread);
    4698:	f7ff ffac 	bl	45f4 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    469c:	7b63      	ldrb	r3, [r4, #13]
			if (is_timeout) {
    469e:	b951      	cbnz	r1, 46b6 <z_sched_wake_thread+0x3e>
    46a0:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    46a4:	7363      	strb	r3, [r4, #13]
			ready_thread(thread);
    46a6:	4620      	mov	r0, r4
    46a8:	f7fe ffcc 	bl	3644 <ready_thread>
	__asm__ volatile(
    46ac:	f385 8811 	msr	BASEPRI, r5
    46b0:	f3bf 8f6f 	isb	sy
}
    46b4:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    46b6:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
}
    46ba:	e7f3      	b.n	46a4 <z_sched_wake_thread+0x2c>

000046bc <z_thread_timeout>:
	z_sched_wake_thread(thread, true);
    46bc:	2101      	movs	r1, #1
    46be:	3818      	subs	r0, #24
    46c0:	f7ff bfda 	b.w	4678 <z_sched_wake_thread>

000046c4 <z_unpend_first_thread>:
{
    46c4:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    46c6:	f04f 0320 	mov.w	r3, #32
    46ca:	f3ef 8511 	mrs	r5, BASEPRI
    46ce:	f383 8812 	msr	BASEPRI_MAX, r3
    46d2:	f3bf 8f6f 	isb	sy
	return list->head == list;
    46d6:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    46d8:	42a0      	cmp	r0, r4
    46da:	d00d      	beq.n	46f8 <z_unpend_first_thread+0x34>
		if (thread != NULL) {
    46dc:	b134      	cbz	r4, 46ec <z_unpend_first_thread+0x28>
			unpend_thread_no_timeout(thread);
    46de:	4620      	mov	r0, r4
    46e0:	f7ff ff88 	bl	45f4 <unpend_thread_no_timeout>
    46e4:	f104 0018 	add.w	r0, r4, #24
    46e8:	f000 f81e 	bl	4728 <z_abort_timeout>
	__asm__ volatile(
    46ec:	f385 8811 	msr	BASEPRI, r5
    46f0:	f3bf 8f6f 	isb	sy
}
    46f4:	4620      	mov	r0, r4
    46f6:	bd38      	pop	{r3, r4, r5, pc}
    46f8:	2400      	movs	r4, #0
    46fa:	e7f7      	b.n	46ec <z_unpend_first_thread+0x28>

000046fc <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    46fc:	4603      	mov	r3, r0
    46fe:	b920      	cbnz	r0, 470a <z_reschedule_irqlock+0xe>
    4700:	f3ef 8205 	mrs	r2, IPSR
    4704:	b90a      	cbnz	r2, 470a <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    4706:	f7fc bcdb 	b.w	10c0 <arch_swap>
    470a:	f383 8811 	msr	BASEPRI, r3
    470e:	f3bf 8f6f 	isb	sy
}
    4712:	4770      	bx	lr

00004714 <z_reschedule_unlocked>:
	__asm__ volatile(
    4714:	f04f 0320 	mov.w	r3, #32
    4718:	f3ef 8011 	mrs	r0, BASEPRI
    471c:	f383 8812 	msr	BASEPRI_MAX, r3
    4720:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    4724:	f7ff bfea 	b.w	46fc <z_reschedule_irqlock>

00004728 <z_abort_timeout>:
{
    4728:	b510      	push	{r4, lr}
    472a:	f04f 0220 	mov.w	r2, #32
    472e:	f3ef 8411 	mrs	r4, BASEPRI
    4732:	f382 8812 	msr	BASEPRI_MAX, r2
    4736:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    473a:	6803      	ldr	r3, [r0, #0]
    473c:	b13b      	cbz	r3, 474e <z_abort_timeout+0x26>
			remove_timeout(to);
    473e:	f7ff fa13 	bl	3b68 <remove_timeout>
			ret = 0;
    4742:	2000      	movs	r0, #0
	__asm__ volatile(
    4744:	f384 8811 	msr	BASEPRI, r4
    4748:	f3bf 8f6f 	isb	sy
}
    474c:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    474e:	f06f 0015 	mvn.w	r0, #21
    4752:	e7f7      	b.n	4744 <z_abort_timeout+0x1c>

00004754 <z_get_next_timeout_expiry>:
{
    4754:	b510      	push	{r4, lr}
	__asm__ volatile(
    4756:	f04f 0320 	mov.w	r3, #32
    475a:	f3ef 8411 	mrs	r4, BASEPRI
    475e:	f383 8812 	msr	BASEPRI_MAX, r3
    4762:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    4766:	f7ff f9df 	bl	3b28 <next_timeout>
	__asm__ volatile(
    476a:	f384 8811 	msr	BASEPRI, r4
    476e:	f3bf 8f6f 	isb	sy
}
    4772:	bd10      	pop	{r4, pc}

00004774 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    4774:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    4776:	f7ff faf3 	bl	3d60 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    477a:	bd08      	pop	{r3, pc}

0000477c <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    477c:	b108      	cbz	r0, 4782 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    477e:	f7fd b845 	b.w	180c <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    4782:	4770      	bx	lr

00004784 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    4784:	4770      	bx	lr
	...
