sourcing C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\message_override.tcl


Starting:    C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.7\Synplify
Hostname:    DCC12202
Date:        Thu Mar 09 12:40:09 2017
Version:     J-2015.03M-SP1-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log LedBlinkingDSpeed_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srr"

Running: synthesis in foreground



Running LedBlinkingDSpeed_syn|synthesis


Running: compile (Compile) on LedBlinkingDSpeed_syn|synthesis


Running: compile_flow (Compile Process) on LedBlinkingDSpeed_syn|synthesis


Running: compiler (Compile Input) on LedBlinkingDSpeed_syn|synthesis


compiler Completed
Return Code: 0
Run Time:0h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on LedBlinkingDSpeed_syn|synthesis

Copied C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\synwork\LedBlinkingDSpeed_comp.srs to C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\synwork\LedBlinkingDSpeed_s.srs

Up-To-Date: multi_srs_gen. No run necessary

Complete: Compile Process on LedBlinkingDSpeed_syn|synthesis


Running: premap (Pre-mapping) on LedBlinkingDSpeed_syn|synthesis

Copied C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.sap to C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\synwork\LedBlinkingDSpeed_s.sap

Copied C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.fse to C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\synwork\LedBlinkingDSpeed_s.fse


premap Completed
Return Code: 0
Run Time:0h:00m:02s

Complete: Compile on LedBlinkingDSpeed_syn|synthesis


Running: map (Map) on LedBlinkingDSpeed_syn|synthesis


Running: fpga_mapper (Map & Optimize) on LedBlinkingDSpeed_syn|synthesis

Copied C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\synwork\LedBlinkingDSpeed_m.srm to C:\Users\ashj\Documents\LEARNING\Microsemi\Lab2_VHDL\synthesis\LedBlinkingDSpeed.srm


fpga_mapper Completed
Return Code: 0
Run Time:0h:00m:06s

Complete: Map on LedBlinkingDSpeed_syn|synthesis

Complete: Logic Synthesis on LedBlinkingDSpeed_syn|synthesis

TCL script complete: "LedBlinkingDSpeed_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

