/*
 * nthw_fpga_reg_defs_epp.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_EPP_
#define _NTHW_FPGA_REG_DEFS_EPP_

/* EPP */
#define NTHW_MOD_EPP (0x608ddc79UL)
#define EPP_QUEUE_MTU_CTRL (0xcfd3b1a4UL)
#define EPP_QUEUE_MTU_CTRL_ADR (0xa6da09b7UL)
#define EPP_QUEUE_MTU_CTRL_CNT (0xb6d29066UL)
#define EPP_QUEUE_MTU_DATA (0x600233bdUL)
#define EPP_QUEUE_MTU_DATA_MAX_MTU (0x4e1d70c4UL)
#define EPP_QUEUE_VPORT_CTRL (0x5daeb386UL)
#define EPP_QUEUE_VPORT_CTRL_ADR (0x2bf54fbfUL)
#define EPP_QUEUE_VPORT_CTRL_CNT (0x3bfdd66eUL)
#define EPP_QUEUE_VPORT_DATA (0xf27f319fUL)
#define EPP_QUEUE_VPORT_DATA_VPORT (0x9a1ab23eUL)
#define EPP_RCP_CTRL (0x8163574aUL)
#define EPP_RCP_CTRL_ADR (0x48b45181UL)
#define EPP_RCP_CTRL_CNT (0x58bcc850UL)
#define EPP_RCP_DATA (0x2eb2d553UL)
#define EPP_RCP_DATA_FIXED_18B_L2_MTU (0xf188c234UL)
#define EPP_RCP_DATA_QUEUE_MTU_EPP_EN (0x6ff74333UL)
#define EPP_RCP_DATA_QUEUE_QOS_EPP_EN (0xba9ff77eUL)
#define EPP_RCP_DATA_SIZE_ADJUST_TXP (0xd4e82cc4UL)
#define EPP_RCP_DATA_SIZE_ADJUST_VPORT (0x90128d47UL)
#define EPP_RCP_DATA_TX_MTU_EPP_EN (0x377c3d8bUL)
#define EPP_RCP_DATA_TX_QOS_EPP_EN (0xe21489c6UL)
#define EPP_TXP_MTU_CTRL (0x30a7bec7UL)
#define EPP_TXP_MTU_CTRL_ADR (0xe2444518UL)
#define EPP_TXP_MTU_CTRL_CNT (0xf24cdcc9UL)
#define EPP_TXP_MTU_DATA (0x9f763cdeUL)
#define EPP_TXP_MTU_DATA_MAX_MTU (0xbce62f2eUL)
#define EPP_TXP_QOS_CTRL (0xa833b18aUL)
#define EPP_TXP_QOS_CTRL_ADR (0x6b9fd6adUL)
#define EPP_TXP_QOS_CTRL_CNT (0x7b974f7cUL)
#define EPP_TXP_QOS_DATA (0x7e23393UL)
#define EPP_TXP_QOS_DATA_BS (0xb8857ffbUL)
#define EPP_TXP_QOS_DATA_EN (0x94c285e5UL)
#define EPP_TXP_QOS_DATA_IR (0x2c7696a6UL)
#define EPP_TXP_QOS_DATA_IR_FRACTION (0x972b2506UL)
#define EPP_VPORT_QOS_CTRL (0x24c5b00eUL)
#define EPP_VPORT_QOS_CTRL_ADR (0xae8e14c6UL)
#define EPP_VPORT_QOS_CTRL_CNT (0xbe868d17UL)
#define EPP_VPORT_QOS_DATA (0x8b143217UL)
#define EPP_VPORT_QOS_DATA_BS (0x137caa43UL)
#define EPP_VPORT_QOS_DATA_EN (0x3f3b505dUL)
#define EPP_VPORT_QOS_DATA_IR (0x878f431eUL)
#define EPP_VPORT_QOS_DATA_IR_FRACTION (0xa857a1dcUL)

#endif	/* _NTHW_FPGA_REG_DEFS_EPP_ */

/*
 * Auto-generated file - do *NOT* edit
 */

/*
 * EOF
 */
