ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Mar 06, 2015 at 16:24:37 PST
ncverilog
	alu.v
Recompiling... reason: file './alu.v' is newer than expected.
	expected: Fri Mar  6 16:17:32 2015
	actual:   Fri Mar  6 16:23:48 2015
file: alu.v
reg zero;
       |
ncvlog: *W,ILLPDX (alu.v,10|7): Multiple declarations for a port not allowed in module with ANSI list of port declarations (port 'zero') [12.3.4(IEEE-2001)].
	forever input1 = 5;
	      |
ncvlog: *E,EXPENM (alu.v,46|7): expecting the keyword 'endmodule' [12.1(IEEE)].
	module worklib.test_alu:v
		errors: 1, warnings: 0
ncverilog: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:	ncverilog	14.10-p001: Exiting on Mar 06, 2015 at 16:24:37 PST  (total: 00:00:00)
