// Seed: 1591171674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_12 = id_2;
  wire id_13;
  id_14(
      .id_0(id_1),
      .id_1(1'b0 & id_5),
      .id_2(),
      .id_3(-1),
      .id_4(id_9),
      .id_5(-1),
      .id_6(),
      .id_7(-1),
      .id_8(id_6),
      .id_9(id_8),
      .id_10(id_5),
      .id_11(id_1)
  );
  if (id_5) wand id_15;
  else assign id_3 = "";
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_12,
      id_2,
      id_4,
      id_1
  );
  genvar id_16;
  assign {id_15, 1'b0} = -1;
  wire id_17, id_18, id_19;
endmodule
