
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 355.699 ; gain = 100.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:2]
INFO: [Synth 8-638] synthesizing module 'display' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-226] default block is never used [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/display.v:34]
INFO: [Synth 8-256] done synthesizing module 'display' (1#1) [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-638] synthesizing module 'IM_unit' [E:/Vivado/pipeline_cpu/pipeline_cpu.runs/synth_1/.Xil/Vivado-19696-Wz-LAPTOP/realtime/IM_unit_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IM_unit' (2#1) [E:/Vivado/pipeline_cpu/pipeline_cpu.runs/synth_1/.Xil/Vivado-19696-Wz-LAPTOP/realtime/IM_unit_stub.v:6]
WARNING: [Synth 8-350] instance 'IM' of module 'IM_unit' requires 6 connections, but only 4 given [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:57]
INFO: [Synth 8-638] synthesizing module 'IF_ID_Reg' [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/IF_ID_Reg.v:2]
INFO: [Synth 8-256] done synthesizing module 'IF_ID_Reg' (3#1) [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/IF_ID_Reg.v:2]
INFO: [Synth 8-638] synthesizing module 'ctr' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/ctr.v:23]
WARNING: [Synth 8-3848] Net eq in module/entity ctr does not have driver. [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/ctr.v:24]
INFO: [Synth 8-256] done synthesizing module 'ctr' (4#1) [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/ctr.v:23]
WARNING: [Synth 8-350] instance 'mainctr' of module 'ctr' requires 13 connections, but only 12 given [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-638] synthesizing module 'aluctr' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/aluctr.v:23]
INFO: [Synth 8-256] done synthesizing module 'aluctr' (5#1) [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/aluctr.v:23]
INFO: [Synth 8-638] synthesizing module 'signext' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/signext.v:2]
INFO: [Synth 8-256] done synthesizing module 'signext' (6#1) [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/signext.v:2]
INFO: [Synth 8-638] synthesizing module 'ID_EX_Reg' [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/ID_EX_Reg.v:2]
INFO: [Synth 8-256] done synthesizing module 'ID_EX_Reg' (7#1) [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/ID_EX_Reg.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'RegDst_in' does not match port width (2) of module 'ID_EX_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:114]
WARNING: [Synth 8-689] width (1) of port connection 'branch_in' does not match port width (32) of module 'ID_EX_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:114]
WARNING: [Synth 8-689] width (1) of port connection 'MemToReg_in' does not match port width (2) of module 'ID_EX_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:118]
WARNING: [Synth 8-689] width (1) of port connection 'RegDst_out' does not match port width (2) of module 'ID_EX_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:120]
WARNING: [Synth 8-689] width (1) of port connection 'MemToReg_out' does not match port width (2) of module 'ID_EX_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:122]
WARNING: [Synth 8-350] instance 'ID_EX' of module 'ID_EX_Reg' requires 47 connections, but only 44 given [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:111]
INFO: [Synth 8-638] synthesizing module 'alu' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/ALU.v:25]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/ALU.v:46]
INFO: [Synth 8-256] done synthesizing module 'alu' (8#1) [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/ALU.v:25]
WARNING: [Synth 8-350] instance 'alu' of module 'alu' requires 10 connections, but only 9 given [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:150]
INFO: [Synth 8-638] synthesizing module 'EX_MEM_Reg' [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX_MEM_Reg.v:2]
INFO: [Synth 8-256] done synthesizing module 'EX_MEM_Reg' (9#1) [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX_MEM_Reg.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'RegDst_in' does not match port width (2) of module 'EX_MEM_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:169]
WARNING: [Synth 8-689] width (1) of port connection 'MemToReg_in' does not match port width (2) of module 'EX_MEM_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:170]
WARNING: [Synth 8-689] width (1) of port connection 'RegDst_out' does not match port width (2) of module 'EX_MEM_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:174]
WARNING: [Synth 8-689] width (1) of port connection 'MemToReg_out' does not match port width (2) of module 'EX_MEM_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:175]
INFO: [Synth 8-638] synthesizing module 'DM_unit' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:23]
WARNING: [Synth 8-324] index 16 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 17 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 18 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 19 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 20 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 21 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 22 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 23 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 24 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 25 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 26 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 27 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 28 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 29 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 30 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 31 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 32 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 33 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 34 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 35 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 36 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 37 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 38 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 39 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 40 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 41 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 42 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 43 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 44 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 45 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 46 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 47 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 48 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 49 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 50 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 51 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 52 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 53 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 54 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 55 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 56 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 57 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 58 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 59 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 60 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 61 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 62 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 63 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 64 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 65 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 66 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 67 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 68 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 69 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 70 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 71 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 72 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 73 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 74 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 75 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 76 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 77 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 78 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 79 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 80 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 81 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 82 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 83 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 84 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 85 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 86 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 87 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 88 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 89 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 90 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 91 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 92 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 93 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 94 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 95 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 96 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 97 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 98 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 99 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 100 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 101 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 102 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 103 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 104 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 105 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 106 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 107 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 108 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 109 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 110 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 111 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 112 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 113 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 114 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
WARNING: [Synth 8-324] index 115 out of range [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:37]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'DM_unit' (10#1) [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/DM_unit.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'DMAdr' does not match port width (16) of module 'DM_unit' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:184]
INFO: [Synth 8-638] synthesizing module 'MEM_WB_Reg' [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/MEM_WB_Reg.v:2]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB_Reg' (11#1) [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/MEM_WB_Reg.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'RegDst_in' does not match port width (2) of module 'MEM_WB_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:193]
WARNING: [Synth 8-689] width (1) of port connection 'MemToReg_in' does not match port width (2) of module 'MEM_WB_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:193]
WARNING: [Synth 8-689] width (1) of port connection 'RegDst_out' does not match port width (2) of module 'MEM_WB_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:196]
WARNING: [Synth 8-689] width (1) of port connection 'MemToReg_out' does not match port width (2) of module 'MEM_WB_Reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:196]
WARNING: [Synth 8-350] instance 'MEM_WB' of module 'MEM_WB_Reg' requires 20 connections, but only 19 given [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:191]
INFO: [Synth 8-638] synthesizing module 'RegFile' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/RegFile.v:2]
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUMB bound to: 32 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegFile' (12#1) [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/RegFile.v:2]
INFO: [Synth 8-638] synthesizing module 'next_pc' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/next_pc.v:2]
INFO: [Synth 8-226] default block is never used [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/next_pc.v:27]
INFO: [Synth 8-256] done synthesizing module 'next_pc' (13#1) [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/next_pc.v:2]
INFO: [Synth 8-256] done synthesizing module 'top' (14#1) [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:2]
WARNING: [Synth 8-3331] design next_pc has unconnected port instruction[31]
WARNING: [Synth 8-3331] design next_pc has unconnected port instruction[30]
WARNING: [Synth 8-3331] design next_pc has unconnected port instruction[29]
WARNING: [Synth 8-3331] design next_pc has unconnected port instruction[28]
WARNING: [Synth 8-3331] design next_pc has unconnected port instruction[27]
WARNING: [Synth 8-3331] design next_pc has unconnected port instruction[26]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[31]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[30]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[29]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[28]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[27]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[26]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[25]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[24]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[23]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[22]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[21]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[20]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[19]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[18]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[17]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[16]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[15]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[14]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[13]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[12]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[11]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[10]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[9]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[8]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[7]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[6]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[5]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[4]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[3]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[2]
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port branch_in[1]
WARNING: [Synth 8-3331] design ctr has unconnected port eq
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 408.156 ; gain = 153.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ID_EX:PCSrc_in[2] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:PCSrc_in[1] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:PCSrc_in[0] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:ALUFun_in[5] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:ALUFun_in[4] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:ALUFun_in[3] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:ALUFun_in[2] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:ALUFun_in[1] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:ALUFun_in[0] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-3295] tying undriven pin MEM_WB:AddrC_in[4] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:191]
WARNING: [Synth 8-3295] tying undriven pin MEM_WB:AddrC_in[3] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:191]
WARNING: [Synth 8-3295] tying undriven pin MEM_WB:AddrC_in[2] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:191]
WARNING: [Synth 8-3295] tying undriven pin MEM_WB:AddrC_in[1] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:191]
WARNING: [Synth 8-3295] tying undriven pin MEM_WB:AddrC_in[0] to constant 0 [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:191]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 408.156 ; gain = 153.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vivado/pipeline_cpu/pipeline_cpu.runs/synth_1/.Xil/Vivado-19696-Wz-LAPTOP/dcp1/IM_unit_in_context.xdc] for cell 'IM'
Finished Parsing XDC File [E:/Vivado/pipeline_cpu/pipeline_cpu.runs/synth_1/.Xil/Vivado-19696-Wz-LAPTOP/dcp1/IM_unit_in_context.xdc] for cell 'IM'
Parsing XDC File [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/constrs_1/new/pipline_cpu.xdc]
Finished Parsing XDC File [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/constrs_1/new/pipline_cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/constrs_1/new/pipline_cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 745.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 745.070 ; gain = 490.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 745.070 ; gain = 490.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for IM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 745.070 ; gain = 490.293
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_400Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "regDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "memToReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "regWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "memWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ExtOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkin" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'ALUCtr_reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/aluctr.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/ALU.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 745.070 ; gain = 490.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 65    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 53    
	  16 Input      1 Bit        Muxes := 9     
	  25 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IF_ID_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ctr 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 9     
Module aluctr 
Detailed RTL Component Info : 
+---Muxes : 
	  25 Input      4 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 2     
Module signext 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ID_EX_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
+---Muxes : 
	  15 Input      1 Bit        Muxes := 2     
Module EX_MEM_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module DM_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module MEM_WB_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module next_pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ID_EX/PCSrc_out_reg was removed.  [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/ID_EX_Reg.v:39]
WARNING: [Synth 8-6014] Unused sequential element ID_EX/aluop_out_reg was removed.  [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/ID_EX_Reg.v:41]
WARNING: [Synth 8-6014] Unused sequential element ID_EX/ALUFun_out_reg was removed.  [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/ID_EX_Reg.v:41]
WARNING: [Synth 8-6014] Unused sequential element ID_EX/Sign_out_reg was removed.  [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/ID_EX_Reg.v:43]
WARNING: [Synth 8-6014] Unused sequential element EX_MEM/PC_add_4_out_reg was removed.  [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX_MEM_Reg.v:24]
WARNING: [Synth 8-6014] Unused sequential element EX_MEM/MemRead_out_reg was removed.  [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX_MEM_Reg.v:28]
WARNING: [Synth 8-6014] Unused sequential element MEM_WB/PC_add_4_out_reg was removed.  [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/MEM_WB_Reg.v:15]
WARNING: [Synth 8-6014] Unused sequential element MEM_WB/AddrC_out_reg was removed.  [E:/Vivado/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/MEM_WB_Reg.v:20]
INFO: [Synth 8-5545] ROM "Smg/clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Smg/clk_400Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "mainctr/aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "dm/RAM_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm/RAM_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkin" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'ID_EX/MemToReg_out_reg[0]' (FDC) to 'ID_EX/MemRead_out_reg'
INFO: [Synth 8-3886] merging instance 'ID_EX/Rd_out_reg[0]' (FDC) to 'ID_EX/expand_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Rd_out_reg[1]' (FDC) to 'ID_EX/expand_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Rd_out_reg[2]' (FDC) to 'ID_EX/expand_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Rd_out_reg[4]' (FDC) to 'ID_EX/expand_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Rd_out_reg[3]' (FDC) to 'ID_EX/expand_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'next_pc/add4_reg[0]' (FDRE) to 'next_pc/pc_reg[0]'
INFO: [Synth 8-3886] merging instance 'ID_EX/beq_bne_out_reg' (FDC) to 'ID_EX/opCode_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Shamt_out_reg[4]' (FDC) to 'ID_EX/expand_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Shamt_out_reg[3]' (FDC) to 'ID_EX/expand_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Shamt_out_reg[2]' (FDC) to 'ID_EX/expand_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Shamt_out_reg[1]' (FDC) to 'ID_EX/expand_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'ID_EX/Shamt_out_reg[0]' (FDC) to 'ID_EX/expand_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[16]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[17]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[18]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[19]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[20]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[21]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[22]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[23]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[24]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[25]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[26]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[27]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[28]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[29]' (FDC) to 'ID_EX/expand_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'ID_EX/expand_out_reg[30]' (FDC) to 'ID_EX/expand_out_reg[31]'
WARNING: [Synth 8-3332] Sequential element (ID_EX/MemToReg_out_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/MemToReg_out_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (MEM_WB/MemToReg_out_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ID_EX/RegDst_out_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/RegDst_out_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (MEM_WB/RegDst_out_reg[1]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 745.070 ; gain = 490.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 801.734 ; gain = 546.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 805.004 ; gain = 550.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 860.238 ; gain = 605.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module IM has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 860.238 ; gain = 605.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 860.238 ; gain = 605.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 860.238 ; gain = 605.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 860.238 ; gain = 605.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 860.238 ; gain = 605.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 860.238 ; gain = 605.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |IM_unit       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |IM_unit |     1|
|2     |BUFG    |     4|
|3     |CARRY4  |    62|
|4     |LUT1    |    20|
|5     |LUT2    |   112|
|6     |LUT3    |   189|
|7     |LUT4    |   140|
|8     |LUT5    |   422|
|9     |LUT6    |  1288|
|10    |MUXF7   |   370|
|11    |MUXF8   |    32|
|12    |FDCE    |  1901|
|13    |FDRE    |   162|
|14    |FDSE    |     3|
|15    |LD      |    36|
|16    |IBUF    |     7|
|17    |OBUF    |    15|
+------+--------+------+

Report Instance Areas: 
+------+----------+-----------+------+
|      |Instance  |Module     |Cells |
+------+----------+-----------+------+
|1     |top       |           |  4795|
|2     |  EX_MEM  |EX_MEM_Reg |   603|
|3     |  ID_EX   |ID_EX_Reg  |   816|
|4     |  IF_ID   |IF_ID_Reg  |   130|
|5     |  MEM_WB  |MEM_WB_Reg |   218|
|6     |  Smg     |display    |    71|
|7     |  alu     |alu        |    81|
|8     |  aluctr1 |aluctr     |     4|
|9     |  dm      |DM_unit    |   736|
|10    |  next_pc |next_pc    |   168|
|11    |  regfile |RegFile    |  1856|
+------+----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 860.238 ; gain = 605.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 860.238 ; gain = 268.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 860.238 ; gain = 605.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 507 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 188 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 860.238 ; gain = 616.938
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/pipeline_cpu/pipeline_cpu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 860.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 28 21:07:58 2022...
