{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1528549439795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "contador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"contador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528549439837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528549439897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528549439897 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528549440347 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528549440369 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528549441187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528549441187 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1528549441187 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/cicero/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/cicero/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 6871 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528549441208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/cicero/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/cicero/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 6872 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528549441208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/cicero/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/cicero/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 6873 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528549441208 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528549441208 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1528549441929 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528549441938 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528549441940 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528549442069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock1 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock1 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442340 ""}  } { { "/home/cicero/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/cicero/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clock1 } } } { "/home/cicero/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/cicero/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock1" } } } } { "relogio.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/relogio.vhd" 5 0 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "strt (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Automatically promoted node strt (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:C1\|divF:DIV2\|estado " "Destination node cronometro:C1\|divF:DIV2\|estado" {  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|divF:DIV2|estado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 1555 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|Mux2~0 " "Destination node alarme:A1\|Mux2~0" {  } { { "alarme.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/alarme.vhd" 52 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 4500 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horario:H1\|clockM~1 " "Destination node horario:H1\|clockM~1" {  } { { "horario.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/horario.vhd" 44 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|clockM~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 4556 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horario:H1\|clockH~0 " "Destination node horario:H1\|clockH~0" {  } { { "horario.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/horario.vhd" 45 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|clockH~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 5941 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|clockH " "Destination node alarme:A1\|clockH" {  } { { "alarme.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/alarme.vhd" 43 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|clockH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442341 ""}  } { { "/home/cicero/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/cicero/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { strt } } } { "/home/cicero/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/cicero/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "strt" } } } } { "relogio.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/relogio.vhd" 5 0 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { strt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cronometro:C1\|contador:S2\|divF:DIV3\|estado  " "Automatically promoted node cronometro:C1\|contador:S2\|divF:DIV3\|estado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux16~1 " "Destination node Mux16~1" {  } { { "relogio.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/relogio.vhd" 110 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mux16~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2398 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:C1\|contador:S2\|divF:DIV3\|estado~0 " "Destination node cronometro:C1\|contador:S2\|divF:DIV3\|estado~0" {  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:S2|divF:DIV3|estado~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2807 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:C1\|contador:S2\|Equal0~0 " "Destination node cronometro:C1\|contador:S2\|Equal0~0" {  } { { "contador.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/contador.vhd" 26 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:S2|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 4852 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442341 ""}  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:S2|divF:DIV3|estado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 1059 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:A1\|clockH  " "Automatically promoted node alarme:A1\|clockH " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442342 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|clockH " "Destination node alarme:A1\|clockH" {  } { { "alarme.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/alarme.vhd" 43 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|clockH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442342 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442342 ""}  } { { "alarme.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/alarme.vhd" 43 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|clockH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:A1\|clockM  " "Automatically promoted node alarme:A1\|clockM " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442342 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|clockM " "Destination node alarme:A1\|clockM" {  } { { "alarme.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/alarme.vhd" 42 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|clockM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442342 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442342 ""}  } { { "alarme.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/alarme.vhd" 42 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|clockM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:A1\|contador:H1\|divF:DIV4\|estado  " "Automatically promoted node alarme:A1\|contador:H1\|divF:DIV4\|estado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442343 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux19~0 " "Destination node Mux19~0" {  } { { "relogio.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/relogio.vhd" 110 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mux19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2415 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442343 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|contador:H1\|divF:DIV4\|estado~0 " "Destination node alarme:A1\|contador:H1\|divF:DIV4\|estado~0" {  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|contador:H1|divF:DIV4|estado~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2875 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442343 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|taNaHora~2 " "Destination node alarme:A1\|taNaHora~2" {  } { { "alarme.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/alarme.vhd" 17 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|taNaHora~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 3062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442343 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|process_1~0 " "Destination node alarme:A1\|process_1~0" {  } { { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 3071 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442343 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|contador:H1\|Equal0~0 " "Destination node alarme:A1\|contador:H1\|Equal0~0" {  } { { "contador.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/contador.vhd" 26 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|contador:H1|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 5394 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442343 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442343 ""}  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|contador:H1|divF:DIV4|estado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442343 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:A1\|contador:M1\|divF:DIV4\|estado  " "Automatically promoted node alarme:A1\|contador:M1\|divF:DIV4\|estado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442343 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux11~0 " "Destination node Mux11~0" {  } { { "relogio.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/relogio.vhd" 110 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mux11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442343 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|contador:M1\|divF:DIV4\|estado~0 " "Destination node alarme:A1\|contador:M1\|divF:DIV4\|estado~0" {  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|contador:M1|divF:DIV4|estado~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2638 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442343 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|taNaHora~8 " "Destination node alarme:A1\|taNaHora~8" {  } { { "alarme.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/alarme.vhd" 17 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|taNaHora~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 3068 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442343 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|contador:M1\|Equal0~0 " "Destination node alarme:A1\|contador:M1\|Equal0~0" {  } { { "contador.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/contador.vhd" 26 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|contador:M1|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 4008 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442343 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442343 ""}  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|contador:M1|divF:DIV4|estado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442343 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cronometro:C1\|comb  " "Automatically promoted node cronometro:C1\|comb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442344 ""}  } { { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|comb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442344 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cronometro:C1\|contador:M1\|divF:DIV4\|estado  " "Automatically promoted node cronometro:C1\|contador:M1\|divF:DIV4\|estado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux19~1 " "Destination node Mux19~1" {  } { { "relogio.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/relogio.vhd" 110 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mux19~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2416 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:C1\|contador:M1\|divF:DIV4\|estado~0 " "Destination node cronometro:C1\|contador:M1\|divF:DIV4\|estado~0" {  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:M1|divF:DIV4|estado~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2893 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:C1\|contador:M1\|Equal0~0 " "Destination node cronometro:C1\|contador:M1\|Equal0~0" {  } { { "contador.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/contador.vhd" 26 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:M1|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 5507 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442344 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442344 ""}  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:M1|divF:DIV4|estado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 905 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442344 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cronometro:C1\|contador:MS1\|divF:DIV4\|estado  " "Automatically promoted node cronometro:C1\|contador:MS1\|divF:DIV4\|estado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux3~0 " "Destination node Mux3~0" {  } { { "relogio.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/relogio.vhd" 110 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mux3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2352 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:C1\|contador:MS1\|divF:DIV4\|estado~0 " "Destination node cronometro:C1\|contador:MS1\|divF:DIV4\|estado~0" {  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:MS1|divF:DIV4|estado~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:C1\|contador:MS1\|Equal0~0 " "Destination node cronometro:C1\|contador:MS1\|Equal0~0" {  } { { "contador.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/contador.vhd" 26 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:MS1|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 3128 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442344 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442344 ""}  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:MS1|divF:DIV4|estado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 1401 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442344 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cronometro:C1\|contador:MS2\|divF:DIV4\|estado  " "Automatically promoted node cronometro:C1\|contador:MS2\|divF:DIV4\|estado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux7~0 " "Destination node Mux7~0" {  } { { "relogio.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/relogio.vhd" 110 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2363 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:C1\|contador:MS2\|divF:DIV4\|estado~0 " "Destination node cronometro:C1\|contador:MS2\|divF:DIV4\|estado~0" {  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:MS2|divF:DIV4|estado~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2570 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:C1\|contador:MS2\|Equal0~0 " "Destination node cronometro:C1\|contador:MS2\|Equal0~0" {  } { { "contador.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/contador.vhd" 26 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:MS2|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 3567 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442345 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442345 ""}  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:MS2|divF:DIV4|estado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cronometro:C1\|contador:S1\|divF:DIV4\|estado  " "Automatically promoted node cronometro:C1\|contador:S1\|divF:DIV4\|estado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux11~1 " "Destination node Mux11~1" {  } { { "relogio.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/relogio.vhd" 110 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mux11~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:C1\|contador:S1\|divF:DIV4\|estado~0 " "Destination node cronometro:C1\|contador:S1\|divF:DIV4\|estado~0" {  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:S1|divF:DIV4|estado~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2656 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:C1\|contador:S1\|Equal0~0 " "Destination node cronometro:C1\|contador:S1\|Equal0~0" {  } { { "contador.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/contador.vhd" 26 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:S1|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 4120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442346 ""}  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cronometro:C1|contador:S1|divF:DIV4|estado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 1153 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "horario:H1\|clockH  " "Automatically promoted node horario:H1\|clockH " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horario:H1\|clockH " "Destination node horario:H1\|clockH" {  } { { "horario.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/horario.vhd" 45 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|clockH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442346 ""}  } { { "horario.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/horario.vhd" 45 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|clockH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "horario:H1\|clockM  " "Automatically promoted node horario:H1\|clockM " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horario:H1\|clockM " "Destination node horario:H1\|clockM" {  } { { "horario.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/horario.vhd" 44 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|clockM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442346 ""}  } { { "horario.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/horario.vhd" 44 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|clockM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "horario:H1\|contador:H1\|divF:DIV4\|estado  " "Automatically promoted node horario:H1\|contador:H1\|divF:DIV4\|estado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux19~0 " "Destination node Mux19~0" {  } { { "relogio.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/relogio.vhd" 110 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mux19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2415 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horario:H1\|contador:H1\|divF:DIV4\|estado~0 " "Destination node horario:H1\|contador:H1\|divF:DIV4\|estado~0" {  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|contador:H1|divF:DIV4|estado~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2884 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|taNaHora~2 " "Destination node alarme:A1\|taNaHora~2" {  } { { "alarme.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/alarme.vhd" 17 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|taNaHora~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 3062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horario:H1\|reset~1 " "Destination node horario:H1\|reset~1" {  } { { "horario.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/horario.vhd" 39 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 3186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horario:H1\|contador:H1\|Equal0~0 " "Destination node horario:H1\|contador:H1\|Equal0~0" {  } { { "contador.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/contador.vhd" 26 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|contador:H1|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 5451 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442347 ""}  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|contador:H1|divF:DIV4|estado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 1709 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "horario:H1\|contador:M1\|divF:DIV4\|estado  " "Automatically promoted node horario:H1\|contador:M1\|divF:DIV4\|estado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528549442347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux11~0 " "Destination node Mux11~0" {  } { { "relogio.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/relogio.vhd" 110 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mux11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horario:H1\|contador:M1\|divF:DIV4\|estado~0 " "Destination node horario:H1\|contador:M1\|divF:DIV4\|estado~0" {  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|contador:M1|divF:DIV4|estado~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 2647 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarme:A1\|taNaHora~8 " "Destination node alarme:A1\|taNaHora~8" {  } { { "alarme.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/alarme.vhd" 17 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alarme:A1|taNaHora~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 3068 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "horario:H1\|contador:M1\|Equal0~0 " "Destination node horario:H1\|contador:M1\|Equal0~0" {  } { { "contador.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/contador.vhd" 26 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|contador:M1|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 4064 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528549442347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528549442347 ""}  } { { "divF.vhd" "" { Text "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/divF.vhd" 19 -1 0 } } { "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/cicero/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { horario:H1|contador:M1|divF:DIV4|estado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 0 { 0 ""} 0 1957 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528549442347 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528549442893 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528549442901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528549442902 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528549442912 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528549442923 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528549442931 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528549442931 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528549442939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528549442942 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1528549442951 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528549442951 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528549443047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528549445429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528549449795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528549449832 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528549462617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528549462617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528549463426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1528549470243 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528549470243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528549473617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1528549473621 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528549473621 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "8.66 " "Total time spent on timing analysis during the Fitter is 8.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1528549473745 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528549473757 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "45 " "Found 45 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos1\[0\] 0 " "Pin \"Segundos1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos1\[1\] 0 " "Pin \"Segundos1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos1\[2\] 0 " "Pin \"Segundos1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos1\[3\] 0 " "Pin \"Segundos1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos1\[4\] 0 " "Pin \"Segundos1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos1\[5\] 0 " "Pin \"Segundos1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos1\[6\] 0 " "Pin \"Segundos1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos2\[0\] 0 " "Pin \"Segundos2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos2\[1\] 0 " "Pin \"Segundos2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos2\[2\] 0 " "Pin \"Segundos2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos2\[3\] 0 " "Pin \"Segundos2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos2\[4\] 0 " "Pin \"Segundos2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos2\[5\] 0 " "Pin \"Segundos2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Segundos2\[6\] 0 " "Pin \"Segundos2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos1\[0\] 0 " "Pin \"Minutos1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos1\[1\] 0 " "Pin \"Minutos1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos1\[2\] 0 " "Pin \"Minutos1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos1\[3\] 0 " "Pin \"Minutos1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos1\[4\] 0 " "Pin \"Minutos1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos1\[5\] 0 " "Pin \"Minutos1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos1\[6\] 0 " "Pin \"Minutos1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos2\[0\] 0 " "Pin \"Minutos2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos2\[1\] 0 " "Pin \"Minutos2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos2\[2\] 0 " "Pin \"Minutos2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos2\[3\] 0 " "Pin \"Minutos2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos2\[4\] 0 " "Pin \"Minutos2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos2\[5\] 0 " "Pin \"Minutos2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Minutos2\[6\] 0 " "Pin \"Minutos2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas1\[0\] 0 " "Pin \"Horas1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas1\[1\] 0 " "Pin \"Horas1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas1\[2\] 0 " "Pin \"Horas1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas1\[3\] 0 " "Pin \"Horas1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas1\[4\] 0 " "Pin \"Horas1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas1\[5\] 0 " "Pin \"Horas1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas1\[6\] 0 " "Pin \"Horas1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas2\[0\] 0 " "Pin \"Horas2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas2\[1\] 0 " "Pin \"Horas2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas2\[2\] 0 " "Pin \"Horas2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas2\[3\] 0 " "Pin \"Horas2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas2\[4\] 0 " "Pin \"Horas2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas2\[5\] 0 " "Pin \"Horas2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Horas2\[6\] 0 " "Pin \"Horas2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "teste_modo\[0\] 0 " "Pin \"teste_modo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "teste_modo\[1\] 0 " "Pin \"teste_modo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taNaHora 0 " "Pin \"taNaHora\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528549473877 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1528549473877 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528549475035 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528549475450 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528549476702 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528549477486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/output_files/contador.fit.smsg " "Generated suppressed messages file /home/cicero/Dropbox/CeT 2018.1/Sistemas Digitais/Laboratorio/Segundo Projeto - Relogio/VHDL/output_files/contador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528549478085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528549478878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  9 10:04:38 2018 " "Processing ended: Sat Jun  9 10:04:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528549478878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528549478878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528549478878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528549478878 ""}
