<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1665' ll='1668' type='std::pair&lt;SDValue, SDValue&gt; llvm::SelectionDAG::SplitVectorOperand(const llvm::SDNode * N, unsigned int OpNo)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1663'>/// Split the node&apos;s operand with EXTRACT_SUBVECTOR and
  /// return the low/high part.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='8200' u='c' c='_ZL11SplitVSETCCPKN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='8201' u='c' c='_ZL11SplitVSETCCPKN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp' l='519' u='c' c='_ZL11SplitVSETCCPKN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp' l='520' u='c' c='_ZL11SplitVSETCCPKN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1244' u='c' c='_ZN4llvm16DAGTypeLegalizer25SplitVecRes_ExtVecInRegOpEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1299' u='c' c='_ZN4llvm16DAGTypeLegalizer22SplitVecRes_StrictFPOpEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1392' u='c' c='_ZN4llvm16DAGTypeLegalizer22SplitVecRes_OverflowOpEPNS_6SDNodeEjRNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1393' u='c' c='_ZN4llvm16DAGTypeLegalizer22SplitVecRes_OverflowOpEPNS_6SDNodeEjRNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1689' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecRes_SETCCEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1695' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecRes_SETCCEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1715' u='c' c='_ZN4llvm16DAGTypeLegalizer19SplitVecRes_UnaryOpEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11586' u='c' c='_ZL23ReplaceReductionResultsPN4llvm6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3671' u='c' c='_ZNK4llvm16SITargetLowering18splitUnaryVectorOpENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3691' u='c' c='_ZNK4llvm16SITargetLowering19splitBinaryVectorOpENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3693' u='c' c='_ZNK4llvm16SITargetLowering19splitBinaryVectorOpENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='27860' u='c' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='27872' u='c' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
