
TestSchema1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007524  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00087524  00087524  0000f524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009cc  20070000  0008752c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000082dc  200709d0  00087f00  000109d0  2**3
                  ALLOC
  4 .stack        00002004  20078cac  000901dc  000109d0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109cc  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109f5  2**0
                  CONTENTS, READONLY
  7 .debug_info   00015094  00000000  00000000  00010a50  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003b43  00000000  00000000  00025ae4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000087a3  00000000  00000000  00029627  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000f10  00000000  00000000  00031dca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000dc0  00000000  00000000  00032cda  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001c571  00000000  00000000  00033a9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00017a35  00000000  00000000  0005000b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00069701  00000000  00000000  00067a40  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002d3c  00000000  00000000  000d1144  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007acb0 	.word	0x2007acb0
   80004:	00082b6d 	.word	0x00082b6d
   80008:	00082b69 	.word	0x00082b69
   8000c:	00082b69 	.word	0x00082b69
   80010:	00082b69 	.word	0x00082b69
   80014:	00082b69 	.word	0x00082b69
   80018:	00082b69 	.word	0x00082b69
	...
   8002c:	000810e1 	.word	0x000810e1
   80030:	00082b69 	.word	0x00082b69
   80034:	00000000 	.word	0x00000000
   80038:	0008115d 	.word	0x0008115d
   8003c:	00081199 	.word	0x00081199
   80040:	00082b69 	.word	0x00082b69
   80044:	00082b69 	.word	0x00082b69
   80048:	00082b69 	.word	0x00082b69
   8004c:	00082b69 	.word	0x00082b69
   80050:	00082b69 	.word	0x00082b69
   80054:	00082b69 	.word	0x00082b69
   80058:	00082b69 	.word	0x00082b69
   8005c:	00082b69 	.word	0x00082b69
   80060:	00082b69 	.word	0x00082b69
   80064:	00082b69 	.word	0x00082b69
   80068:	00000000 	.word	0x00000000
   8006c:	000829d9 	.word	0x000829d9
   80070:	000829ed 	.word	0x000829ed
   80074:	00082a01 	.word	0x00082a01
   80078:	00082a15 	.word	0x00082a15
	...
   80084:	00082b69 	.word	0x00082b69
   80088:	00082b69 	.word	0x00082b69
   8008c:	00082b69 	.word	0x00082b69
   80090:	00082b69 	.word	0x00082b69
   80094:	00082b69 	.word	0x00082b69
   80098:	00082b69 	.word	0x00082b69
   8009c:	00082b69 	.word	0x00082b69
   800a0:	00082b69 	.word	0x00082b69
   800a4:	00000000 	.word	0x00000000
   800a8:	00082b69 	.word	0x00082b69
   800ac:	00082b69 	.word	0x00082b69
   800b0:	00082b69 	.word	0x00082b69
   800b4:	00082b69 	.word	0x00082b69
   800b8:	00082b69 	.word	0x00082b69
   800bc:	00082b69 	.word	0x00082b69
   800c0:	00082b69 	.word	0x00082b69
   800c4:	00082b69 	.word	0x00082b69
   800c8:	00082b69 	.word	0x00082b69
   800cc:	00082b69 	.word	0x00082b69
   800d0:	00082b69 	.word	0x00082b69
   800d4:	00082b69 	.word	0x00082b69
   800d8:	00082b69 	.word	0x00082b69
   800dc:	00082b69 	.word	0x00082b69
   800e0:	00082b69 	.word	0x00082b69
   800e4:	00082b69 	.word	0x00082b69
   800e8:	00082b69 	.word	0x00082b69
   800ec:	00082b69 	.word	0x00082b69
   800f0:	00082b69 	.word	0x00082b69

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709d0 	.word	0x200709d0
   80110:	00000000 	.word	0x00000000
   80114:	0008752c 	.word	0x0008752c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	0008752c 	.word	0x0008752c
   8013c:	200709d4 	.word	0x200709d4
   80140:	0008752c 	.word	0x0008752c
   80144:	00000000 	.word	0x00000000

00080148 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8014c:	460c      	mov	r4, r1
   8014e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80150:	b960      	cbnz	r0, 8016c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80152:	2a00      	cmp	r2, #0
   80154:	dd0e      	ble.n	80174 <_read+0x2c>
   80156:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80158:	4e09      	ldr	r6, [pc, #36]	; (80180 <_read+0x38>)
   8015a:	4d0a      	ldr	r5, [pc, #40]	; (80184 <_read+0x3c>)
   8015c:	6830      	ldr	r0, [r6, #0]
   8015e:	4621      	mov	r1, r4
   80160:	682b      	ldr	r3, [r5, #0]
   80162:	4798      	blx	r3
		ptr++;
   80164:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80166:	42bc      	cmp	r4, r7
   80168:	d1f8      	bne.n	8015c <_read+0x14>
   8016a:	e006      	b.n	8017a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8016c:	f04f 30ff 	mov.w	r0, #4294967295
   80170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80174:	2000      	movs	r0, #0
   80176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8017a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8017c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80180:	20078ca4 	.word	0x20078ca4
   80184:	20078c4c 	.word	0x20078c4c

00080188 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80188:	b4f0      	push	{r4, r5, r6, r7}
   8018a:	b08c      	sub	sp, #48	; 0x30
   8018c:	4607      	mov	r7, r0
   8018e:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80190:	ac01      	add	r4, sp, #4
   80192:	4d12      	ldr	r5, [pc, #72]	; (801dc <pwm_clocks_generate+0x54>)
   80194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8019a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8019c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   801a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   801a4:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   801a6:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   801a8:	f852 4f04 	ldr.w	r4, [r2, #4]!
   801ac:	fbb6 f4f4 	udiv	r4, r6, r4
   801b0:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   801b4:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   801b8:	d903      	bls.n	801c2 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   801ba:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   801bc:	2b0b      	cmp	r3, #11
   801be:	d1f3      	bne.n	801a8 <pwm_clocks_generate+0x20>
   801c0:	e004      	b.n	801cc <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801c2:	2b0a      	cmp	r3, #10
   801c4:	d805      	bhi.n	801d2 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   801c6:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   801ca:	e004      	b.n	801d6 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   801cc:	f64f 70ff 	movw	r0, #65535	; 0xffff
   801d0:	e001      	b.n	801d6 <pwm_clocks_generate+0x4e>
   801d2:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   801d6:	b00c      	add	sp, #48	; 0x30
   801d8:	bcf0      	pop	{r4, r5, r6, r7}
   801da:	4770      	bx	lr
   801dc:	00087330 	.word	0x00087330

000801e0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   801e0:	b570      	push	{r4, r5, r6, lr}
   801e2:	4606      	mov	r6, r0
   801e4:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   801e6:	6808      	ldr	r0, [r1, #0]
   801e8:	b140      	cbz	r0, 801fc <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801ea:	6889      	ldr	r1, [r1, #8]
   801ec:	4b0b      	ldr	r3, [pc, #44]	; (8021c <pwm_init+0x3c>)
   801ee:	4798      	blx	r3
   801f0:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   801f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801f6:	4298      	cmp	r0, r3
   801f8:	d101      	bne.n	801fe <pwm_init+0x1e>
   801fa:	e00e      	b.n	8021a <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   801fc:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   801fe:	6860      	ldr	r0, [r4, #4]
   80200:	b140      	cbz	r0, 80214 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80202:	68a1      	ldr	r1, [r4, #8]
   80204:	4b05      	ldr	r3, [pc, #20]	; (8021c <pwm_init+0x3c>)
   80206:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80208:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8020c:	4298      	cmp	r0, r3
   8020e:	d004      	beq.n	8021a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   80210:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80214:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   80216:	2000      	movs	r0, #0
   80218:	bd70      	pop	{r4, r5, r6, pc}
}
   8021a:	bd70      	pop	{r4, r5, r6, pc}
   8021c:	00080189 	.word	0x00080189

00080220 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80220:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80222:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80224:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80226:	684a      	ldr	r2, [r1, #4]
   80228:	f002 020f 	and.w	r2, r2, #15
   8022c:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   8022e:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80230:	432c      	orrs	r4, r5
   80232:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   80234:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80238:	7d8a      	ldrb	r2, [r1, #22]
   8023a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   8023e:	7dca      	ldrb	r2, [r1, #23]
   80240:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80244:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80246:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   8024a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   8024e:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80252:	68cc      	ldr	r4, [r1, #12]
   80254:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80258:	690c      	ldr	r4, [r1, #16]
   8025a:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   8025e:	7d8a      	ldrb	r2, [r1, #22]
   80260:	b13a      	cbz	r2, 80272 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80262:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80264:	8b4a      	ldrh	r2, [r1, #26]
   80266:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   8026a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   8026e:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   80272:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80274:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   80278:	409a      	lsls	r2, r3
   8027a:	43d2      	mvns	r2, r2
   8027c:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   8027e:	7fce      	ldrb	r6, [r1, #31]
   80280:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   80282:	7f8c      	ldrb	r4, [r1, #30]
   80284:	409c      	lsls	r4, r3
   80286:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8028a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   8028c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   8028e:	6c44      	ldr	r4, [r0, #68]	; 0x44
   80290:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   80292:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   80296:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80298:	f891 4020 	ldrb.w	r4, [r1, #32]
   8029c:	409c      	lsls	r4, r3
   8029e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   802a2:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   802a4:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   802a6:	2201      	movs	r2, #1
   802a8:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   802aa:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   802ae:	b11c      	cbz	r4, 802b8 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   802b0:	6a04      	ldr	r4, [r0, #32]
   802b2:	4314      	orrs	r4, r2
   802b4:	6204      	str	r4, [r0, #32]
   802b6:	e003      	b.n	802c0 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   802b8:	6a04      	ldr	r4, [r0, #32]
   802ba:	ea24 0402 	bic.w	r4, r4, r2
   802be:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   802c0:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   802c4:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   802c6:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802c8:	bf0c      	ite	eq
   802ca:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   802cc:	4394      	bicne	r4, r2
   802ce:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802d0:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802d4:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802d6:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802d8:	bf0c      	ite	eq
   802da:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802de:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   802e2:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   802e4:	2b03      	cmp	r3, #3
   802e6:	d80c      	bhi.n	80302 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   802e8:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   802ea:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   802ec:	22ff      	movs	r2, #255	; 0xff
   802ee:	409a      	lsls	r2, r3
   802f0:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   802f4:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   802f8:	fa01 f303 	lsl.w	r3, r1, r3
   802fc:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   802fe:	66c3      	str	r3, [r0, #108]	; 0x6c
   80300:	e00c      	b.n	8031c <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   80302:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   80304:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   80306:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   80308:	22ff      	movs	r2, #255	; 0xff
   8030a:	409a      	lsls	r2, r3
   8030c:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80310:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80314:	fa01 f303 	lsl.w	r3, r1, r3
   80318:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8031a:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   8031c:	2000      	movs	r0, #0
   8031e:	bc70      	pop	{r4, r5, r6}
   80320:	4770      	bx	lr
   80322:	bf00      	nop

00080324 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   80324:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   80326:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80328:	690b      	ldr	r3, [r1, #16]
   8032a:	4293      	cmp	r3, r2
   8032c:	d306      	bcc.n	8033c <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   8032e:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   80330:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   80334:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   80338:	2000      	movs	r0, #0
   8033a:	e001      	b.n	80340 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   8033c:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   80340:	f85d 4b04 	ldr.w	r4, [sp], #4
   80344:	4770      	bx	lr
   80346:	bf00      	nop

00080348 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80348:	2301      	movs	r3, #1
   8034a:	fa03 f101 	lsl.w	r1, r3, r1
   8034e:	6041      	str	r1, [r0, #4]
   80350:	4770      	bx	lr
   80352:	bf00      	nop

00080354 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   80354:	2301      	movs	r3, #1
   80356:	fa03 f101 	lsl.w	r1, r3, r1
   8035a:	6081      	str	r1, [r0, #8]
   8035c:	4770      	bx	lr
   8035e:	bf00      	nop

00080360 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80360:	b5f0      	push	{r4, r5, r6, r7, lr}
   80362:	b083      	sub	sp, #12
   80364:	4604      	mov	r4, r0
   80366:	460d      	mov	r5, r1
	uint32_t val = 0;
   80368:	2300      	movs	r3, #0
   8036a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8036c:	4b1f      	ldr	r3, [pc, #124]	; (803ec <usart_serial_getchar+0x8c>)
   8036e:	4298      	cmp	r0, r3
   80370:	d107      	bne.n	80382 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80372:	461f      	mov	r7, r3
   80374:	4e1e      	ldr	r6, [pc, #120]	; (803f0 <usart_serial_getchar+0x90>)
   80376:	4638      	mov	r0, r7
   80378:	4629      	mov	r1, r5
   8037a:	47b0      	blx	r6
   8037c:	2800      	cmp	r0, #0
   8037e:	d1fa      	bne.n	80376 <usart_serial_getchar+0x16>
   80380:	e019      	b.n	803b6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80382:	4b1c      	ldr	r3, [pc, #112]	; (803f4 <usart_serial_getchar+0x94>)
   80384:	4298      	cmp	r0, r3
   80386:	d109      	bne.n	8039c <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80388:	461f      	mov	r7, r3
   8038a:	4e1b      	ldr	r6, [pc, #108]	; (803f8 <usart_serial_getchar+0x98>)
   8038c:	4638      	mov	r0, r7
   8038e:	a901      	add	r1, sp, #4
   80390:	47b0      	blx	r6
   80392:	2800      	cmp	r0, #0
   80394:	d1fa      	bne.n	8038c <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80396:	9b01      	ldr	r3, [sp, #4]
   80398:	702b      	strb	r3, [r5, #0]
   8039a:	e019      	b.n	803d0 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8039c:	4b17      	ldr	r3, [pc, #92]	; (803fc <usart_serial_getchar+0x9c>)
   8039e:	4298      	cmp	r0, r3
   803a0:	d109      	bne.n	803b6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   803a2:	461e      	mov	r6, r3
   803a4:	4c14      	ldr	r4, [pc, #80]	; (803f8 <usart_serial_getchar+0x98>)
   803a6:	4630      	mov	r0, r6
   803a8:	a901      	add	r1, sp, #4
   803aa:	47a0      	blx	r4
   803ac:	2800      	cmp	r0, #0
   803ae:	d1fa      	bne.n	803a6 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   803b0:	9b01      	ldr	r3, [sp, #4]
   803b2:	702b      	strb	r3, [r5, #0]
   803b4:	e018      	b.n	803e8 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   803b6:	4b12      	ldr	r3, [pc, #72]	; (80400 <usart_serial_getchar+0xa0>)
   803b8:	429c      	cmp	r4, r3
   803ba:	d109      	bne.n	803d0 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   803bc:	461e      	mov	r6, r3
   803be:	4c0e      	ldr	r4, [pc, #56]	; (803f8 <usart_serial_getchar+0x98>)
   803c0:	4630      	mov	r0, r6
   803c2:	a901      	add	r1, sp, #4
   803c4:	47a0      	blx	r4
   803c6:	2800      	cmp	r0, #0
   803c8:	d1fa      	bne.n	803c0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   803ca:	9b01      	ldr	r3, [sp, #4]
   803cc:	702b      	strb	r3, [r5, #0]
   803ce:	e00b      	b.n	803e8 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   803d0:	4b0c      	ldr	r3, [pc, #48]	; (80404 <usart_serial_getchar+0xa4>)
   803d2:	429c      	cmp	r4, r3
   803d4:	d108      	bne.n	803e8 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   803d6:	461e      	mov	r6, r3
   803d8:	4c07      	ldr	r4, [pc, #28]	; (803f8 <usart_serial_getchar+0x98>)
   803da:	4630      	mov	r0, r6
   803dc:	a901      	add	r1, sp, #4
   803de:	47a0      	blx	r4
   803e0:	2800      	cmp	r0, #0
   803e2:	d1fa      	bne.n	803da <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   803e4:	9b01      	ldr	r3, [sp, #4]
   803e6:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   803e8:	b003      	add	sp, #12
   803ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
   803ec:	400e0800 	.word	0x400e0800
   803f0:	00080e61 	.word	0x00080e61
   803f4:	40098000 	.word	0x40098000
   803f8:	00080dad 	.word	0x00080dad
   803fc:	4009c000 	.word	0x4009c000
   80400:	400a0000 	.word	0x400a0000
   80404:	400a4000 	.word	0x400a4000

00080408 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80408:	b570      	push	{r4, r5, r6, lr}
   8040a:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   8040c:	4b21      	ldr	r3, [pc, #132]	; (80494 <usart_serial_putchar+0x8c>)
   8040e:	4298      	cmp	r0, r3
   80410:	d107      	bne.n	80422 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80412:	461e      	mov	r6, r3
   80414:	4d20      	ldr	r5, [pc, #128]	; (80498 <usart_serial_putchar+0x90>)
   80416:	4630      	mov	r0, r6
   80418:	4621      	mov	r1, r4
   8041a:	47a8      	blx	r5
   8041c:	2800      	cmp	r0, #0
   8041e:	d1fa      	bne.n	80416 <usart_serial_putchar+0xe>
   80420:	e02b      	b.n	8047a <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80422:	4b1e      	ldr	r3, [pc, #120]	; (8049c <usart_serial_putchar+0x94>)
   80424:	4298      	cmp	r0, r3
   80426:	d107      	bne.n	80438 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80428:	461e      	mov	r6, r3
   8042a:	4d1d      	ldr	r5, [pc, #116]	; (804a0 <usart_serial_putchar+0x98>)
   8042c:	4630      	mov	r0, r6
   8042e:	4621      	mov	r1, r4
   80430:	47a8      	blx	r5
   80432:	2800      	cmp	r0, #0
   80434:	d1fa      	bne.n	8042c <usart_serial_putchar+0x24>
   80436:	e022      	b.n	8047e <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80438:	4b1a      	ldr	r3, [pc, #104]	; (804a4 <usart_serial_putchar+0x9c>)
   8043a:	4298      	cmp	r0, r3
   8043c:	d107      	bne.n	8044e <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   8043e:	461e      	mov	r6, r3
   80440:	4d17      	ldr	r5, [pc, #92]	; (804a0 <usart_serial_putchar+0x98>)
   80442:	4630      	mov	r0, r6
   80444:	4621      	mov	r1, r4
   80446:	47a8      	blx	r5
   80448:	2800      	cmp	r0, #0
   8044a:	d1fa      	bne.n	80442 <usart_serial_putchar+0x3a>
   8044c:	e019      	b.n	80482 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8044e:	4b16      	ldr	r3, [pc, #88]	; (804a8 <usart_serial_putchar+0xa0>)
   80450:	4298      	cmp	r0, r3
   80452:	d107      	bne.n	80464 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80454:	461e      	mov	r6, r3
   80456:	4d12      	ldr	r5, [pc, #72]	; (804a0 <usart_serial_putchar+0x98>)
   80458:	4630      	mov	r0, r6
   8045a:	4621      	mov	r1, r4
   8045c:	47a8      	blx	r5
   8045e:	2800      	cmp	r0, #0
   80460:	d1fa      	bne.n	80458 <usart_serial_putchar+0x50>
   80462:	e010      	b.n	80486 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80464:	4b11      	ldr	r3, [pc, #68]	; (804ac <usart_serial_putchar+0xa4>)
   80466:	4298      	cmp	r0, r3
   80468:	d10f      	bne.n	8048a <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   8046a:	461e      	mov	r6, r3
   8046c:	4d0c      	ldr	r5, [pc, #48]	; (804a0 <usart_serial_putchar+0x98>)
   8046e:	4630      	mov	r0, r6
   80470:	4621      	mov	r1, r4
   80472:	47a8      	blx	r5
   80474:	2800      	cmp	r0, #0
   80476:	d1fa      	bne.n	8046e <usart_serial_putchar+0x66>
   80478:	e009      	b.n	8048e <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   8047a:	2001      	movs	r0, #1
   8047c:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8047e:	2001      	movs	r0, #1
   80480:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80482:	2001      	movs	r0, #1
   80484:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80486:	2001      	movs	r0, #1
   80488:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   8048a:	2000      	movs	r0, #0
   8048c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8048e:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80490:	bd70      	pop	{r4, r5, r6, pc}
   80492:	bf00      	nop
   80494:	400e0800 	.word	0x400e0800
   80498:	00080e51 	.word	0x00080e51
   8049c:	40098000 	.word	0x40098000
   804a0:	00080d99 	.word	0x00080d99
   804a4:	4009c000 	.word	0x4009c000
   804a8:	400a0000 	.word	0x400a0000
   804ac:	400a4000 	.word	0x400a4000

000804b0 <configureConsole>:
#include "conf_board.h"
#include "consoleFunctions.h"

int configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   804b0:	b530      	push	{r4, r5, lr}
   804b2:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   804b4:	2008      	movs	r0, #8
   804b6:	4d13      	ldr	r5, [pc, #76]	; (80504 <configureConsole+0x54>)
   804b8:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   804ba:	4c13      	ldr	r4, [pc, #76]	; (80508 <configureConsole+0x58>)
   804bc:	4b13      	ldr	r3, [pc, #76]	; (8050c <configureConsole+0x5c>)
   804be:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   804c0:	4a13      	ldr	r2, [pc, #76]	; (80510 <configureConsole+0x60>)
   804c2:	4b14      	ldr	r3, [pc, #80]	; (80514 <configureConsole+0x64>)
   804c4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   804c6:	4a14      	ldr	r2, [pc, #80]	; (80518 <configureConsole+0x68>)
   804c8:	4b14      	ldr	r3, [pc, #80]	; (8051c <configureConsole+0x6c>)
   804ca:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   804cc:	4b14      	ldr	r3, [pc, #80]	; (80520 <configureConsole+0x70>)
   804ce:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   804d0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   804d4:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   804d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
   804da:	9303      	str	r3, [sp, #12]
   804dc:	2008      	movs	r0, #8
   804de:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   804e0:	4620      	mov	r0, r4
   804e2:	a901      	add	r1, sp, #4
   804e4:	4b0f      	ldr	r3, [pc, #60]	; (80524 <configureConsole+0x74>)
   804e6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   804e8:	4d0f      	ldr	r5, [pc, #60]	; (80528 <configureConsole+0x78>)
   804ea:	682b      	ldr	r3, [r5, #0]
   804ec:	6898      	ldr	r0, [r3, #8]
   804ee:	2100      	movs	r1, #0
   804f0:	4c0e      	ldr	r4, [pc, #56]	; (8052c <configureConsole+0x7c>)
   804f2:	47a0      	blx	r4
	setbuf(stdin, NULL);
   804f4:	682b      	ldr	r3, [r5, #0]
   804f6:	6858      	ldr	r0, [r3, #4]
   804f8:	2100      	movs	r1, #0
   804fa:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	/* printf("Console ready\n"); */
	return 0;
   804fc:	2000      	movs	r0, #0
   804fe:	b005      	add	sp, #20
   80500:	bd30      	pop	{r4, r5, pc}
   80502:	bf00      	nop
   80504:	00082b11 	.word	0x00082b11
   80508:	400e0800 	.word	0x400e0800
   8050c:	20078ca4 	.word	0x20078ca4
   80510:	00080409 	.word	0x00080409
   80514:	20078ca0 	.word	0x20078ca0
   80518:	00080361 	.word	0x00080361
   8051c:	20078c4c 	.word	0x20078c4c
   80520:	0501bd00 	.word	0x0501bd00
   80524:	00080e19 	.word	0x00080e19
   80528:	20070590 	.word	0x20070590
   8052c:	00084531 	.word	0x00084531

00080530 <calculateDistance>:
   @param Xb the x coordinate for B
   @param Ya the y coordinate for A
   @param Yb the y coordinate for B
   return distance the distance between A and B
**/
double calculateDistance (double Xa, double Ya, double Xb, double Yb){
   80530:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80534:	4606      	mov	r6, r0
   80536:	460f      	mov	r7, r1
   80538:	4614      	mov	r4, r2
   8053a:	461d      	mov	r5, r3
	double distance;
	double deltaX = Xb - Xa;
   8053c:	f8df a054 	ldr.w	sl, [pc, #84]	; 80594 <calculateDistance+0x64>
   80540:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   80544:	4632      	mov	r2, r6
   80546:	463b      	mov	r3, r7
   80548:	47d0      	blx	sl
   8054a:	4680      	mov	r8, r0
   8054c:	4689      	mov	r9, r1
	double deltaY = Yb - Ya;
   8054e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   80552:	4622      	mov	r2, r4
   80554:	462b      	mov	r3, r5
   80556:	47d0      	blx	sl
   80558:	4604      	mov	r4, r0
   8055a:	460d      	mov	r5, r1
	distance = sqrt((deltaX*deltaX) + (deltaY*deltaY));
   8055c:	f8df a038 	ldr.w	sl, [pc, #56]	; 80598 <calculateDistance+0x68>
   80560:	f8df b038 	ldr.w	fp, [pc, #56]	; 8059c <calculateDistance+0x6c>
   80564:	4640      	mov	r0, r8
   80566:	4649      	mov	r1, r9
   80568:	4642      	mov	r2, r8
   8056a:	464b      	mov	r3, r9
   8056c:	47d0      	blx	sl
   8056e:	4606      	mov	r6, r0
   80570:	460f      	mov	r7, r1
   80572:	4620      	mov	r0, r4
   80574:	4629      	mov	r1, r5
   80576:	4622      	mov	r2, r4
   80578:	462b      	mov	r3, r5
   8057a:	47d0      	blx	sl
   8057c:	4602      	mov	r2, r0
   8057e:	460b      	mov	r3, r1
   80580:	4630      	mov	r0, r6
   80582:	4639      	mov	r1, r7
   80584:	47d8      	blx	fp
   80586:	4b02      	ldr	r3, [pc, #8]	; (80590 <calculateDistance+0x60>)
   80588:	4798      	blx	r3
	return distance;
}
   8058a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8058e:	bf00      	nop
   80590:	000831d1 	.word	0x000831d1
   80594:	00083459 	.word	0x00083459
   80598:	000837c1 	.word	0x000837c1
   8059c:	0008345d 	.word	0x0008345d

000805a0 <calculateAzimuthAngle>:
   @param Xb the x coordinate for B
   @param Ya the y coordinate for A
   @param Yb the y coordinate for B
   return azimutAngle the azimuth angle from A to B
**/
double calculateAzimuthAngle (double Xa, double Ya, double Xb, double Yb){
   805a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   805a4:	4604      	mov	r4, r0
   805a6:	460d      	mov	r5, r1
   805a8:	4616      	mov	r6, r2
   805aa:	461f      	mov	r7, r3
	double azimutAngle = 0;
	double deltaX = Xb-Xa;
   805ac:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 807a4 <calculateAzimuthAngle+0x204>
   805b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   805b4:	4622      	mov	r2, r4
   805b6:	462b      	mov	r3, r5
   805b8:	47c0      	blx	r8
   805ba:	4604      	mov	r4, r0
   805bc:	460d      	mov	r5, r1
	double deltaY = Yb-Ya;
   805be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   805c2:	4632      	mov	r2, r6
   805c4:	463b      	mov	r3, r7
   805c6:	47c0      	blx	r8
   805c8:	4606      	mov	r6, r0
   805ca:	460f      	mov	r7, r1
	
	// if A and B has same coordinates
	if ( (deltaX == 0) && (deltaY == 0) )
   805cc:	4620      	mov	r0, r4
   805ce:	4629      	mov	r1, r5
   805d0:	2200      	movs	r2, #0
   805d2:	2300      	movs	r3, #0
   805d4:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 80780 <calculateAzimuthAngle+0x1e0>
   805d8:	47e0      	blx	ip
   805da:	b1a8      	cbz	r0, 80608 <calculateAzimuthAngle+0x68>
   805dc:	4630      	mov	r0, r6
   805de:	4639      	mov	r1, r7
   805e0:	2200      	movs	r2, #0
   805e2:	2300      	movs	r3, #0
   805e4:	4c66      	ldr	r4, [pc, #408]	; (80780 <calculateAzimuthAngle+0x1e0>)
   805e6:	47a0      	blx	r4
   805e8:	2800      	cmp	r0, #0
   805ea:	f040 80aa 	bne.w	80742 <calculateAzimuthAngle+0x1a2>
		azimutAngle = 0;
	} 
	// if A and B has same x coordinate
	else if (deltaX == 0)
	{
		if (deltaY>0)
   805ee:	4630      	mov	r0, r6
   805f0:	4639      	mov	r1, r7
   805f2:	2200      	movs	r2, #0
   805f4:	2300      	movs	r3, #0
   805f6:	4c63      	ldr	r4, [pc, #396]	; (80784 <calculateAzimuthAngle+0x1e4>)
   805f8:	47a0      	blx	r4
   805fa:	2800      	cmp	r0, #0
   805fc:	f000 80a5 	beq.w	8074a <calculateAzimuthAngle+0x1aa>
		{
			azimutAngle = 0;
   80600:	2000      	movs	r0, #0
   80602:	2100      	movs	r1, #0
   80604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			azimutAngle = 180;
		}
		
	}
	// if A and B has same y coordinate
	else if (deltaY == 0)
   80608:	4630      	mov	r0, r6
   8060a:	4639      	mov	r1, r7
   8060c:	2200      	movs	r2, #0
   8060e:	2300      	movs	r3, #0
   80610:	f8df c16c 	ldr.w	ip, [pc, #364]	; 80780 <calculateAzimuthAngle+0x1e0>
   80614:	47e0      	blx	ip
   80616:	b160      	cbz	r0, 80632 <calculateAzimuthAngle+0x92>
	{
		if (deltaX>0)
   80618:	4620      	mov	r0, r4
   8061a:	4629      	mov	r1, r5
   8061c:	2200      	movs	r2, #0
   8061e:	2300      	movs	r3, #0
   80620:	4c58      	ldr	r4, [pc, #352]	; (80784 <calculateAzimuthAngle+0x1e4>)
   80622:	47a0      	blx	r4
   80624:	2800      	cmp	r0, #0
   80626:	f000 8094 	beq.w	80752 <calculateAzimuthAngle+0x1b2>
		{
			azimutAngle = 90;
   8062a:	2000      	movs	r0, #0
   8062c:	4956      	ldr	r1, [pc, #344]	; (80788 <calculateAzimuthAngle+0x1e8>)
   8062e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		
	}
	else
	{   // angle is between 0 to 90 degree
		if ( (deltaX > 0) && (deltaY > 0 ) )
   80632:	4620      	mov	r0, r4
   80634:	4629      	mov	r1, r5
   80636:	2200      	movs	r2, #0
   80638:	2300      	movs	r3, #0
   8063a:	f8df c148 	ldr.w	ip, [pc, #328]	; 80784 <calculateAzimuthAngle+0x1e4>
   8063e:	47e0      	blx	ip
   80640:	b1b0      	cbz	r0, 80670 <calculateAzimuthAngle+0xd0>
   80642:	4630      	mov	r0, r6
   80644:	4639      	mov	r1, r7
   80646:	2200      	movs	r2, #0
   80648:	2300      	movs	r3, #0
   8064a:	f8df c138 	ldr.w	ip, [pc, #312]	; 80784 <calculateAzimuthAngle+0x1e4>
   8064e:	47e0      	blx	ip
   80650:	b1b0      	cbz	r0, 80680 <calculateAzimuthAngle+0xe0>
		{
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
   80652:	4620      	mov	r0, r4
   80654:	4629      	mov	r1, r5
   80656:	4632      	mov	r2, r6
   80658:	463b      	mov	r3, r7
   8065a:	4c4c      	ldr	r4, [pc, #304]	; (8078c <calculateAzimuthAngle+0x1ec>)
   8065c:	47a0      	blx	r4
   8065e:	4b4c      	ldr	r3, [pc, #304]	; (80790 <calculateAzimuthAngle+0x1f0>)
   80660:	4798      	blx	r3
   @param radian the angle value in radian
   return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
   80662:	a343      	add	r3, pc, #268	; (adr r3, 80770 <calculateAzimuthAngle+0x1d0>)
   80664:	e9d3 2300 	ldrd	r2, r3, [r3]
   80668:	4c4a      	ldr	r4, [pc, #296]	; (80794 <calculateAzimuthAngle+0x1f4>)
   8066a:	47a0      	blx	r4
	}
	else
	{   // angle is between 0 to 90 degree
		if ( (deltaX > 0) && (deltaY > 0 ) )
		{
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
   8066c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} 
		// the angle is between 90 to 180 degree
		else if ( (deltaX > 0) && (deltaY < 0 ) )
   80670:	4620      	mov	r0, r4
   80672:	4629      	mov	r1, r5
   80674:	2200      	movs	r2, #0
   80676:	2300      	movs	r3, #0
   80678:	f8df c108 	ldr.w	ip, [pc, #264]	; 80784 <calculateAzimuthAngle+0x1e4>
   8067c:	47e0      	blx	ip
   8067e:	b1d0      	cbz	r0, 806b6 <calculateAzimuthAngle+0x116>
   80680:	4630      	mov	r0, r6
   80682:	4639      	mov	r1, r7
   80684:	2200      	movs	r2, #0
   80686:	2300      	movs	r3, #0
   80688:	f8df c11c 	ldr.w	ip, [pc, #284]	; 807a8 <calculateAzimuthAngle+0x208>
   8068c:	47e0      	blx	ip
   8068e:	b190      	cbz	r0, 806b6 <calculateAzimuthAngle+0x116>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY))  + 180);
   80690:	4620      	mov	r0, r4
   80692:	4629      	mov	r1, r5
   80694:	4632      	mov	r2, r6
   80696:	463b      	mov	r3, r7
   80698:	4c3c      	ldr	r4, [pc, #240]	; (8078c <calculateAzimuthAngle+0x1ec>)
   8069a:	47a0      	blx	r4
   8069c:	4b3c      	ldr	r3, [pc, #240]	; (80790 <calculateAzimuthAngle+0x1f0>)
   8069e:	4798      	blx	r3
   @param radian the angle value in radian
   return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
   806a0:	a333      	add	r3, pc, #204	; (adr r3, 80770 <calculateAzimuthAngle+0x1d0>)
   806a2:	e9d3 2300 	ldrd	r2, r3, [r3]
   806a6:	4c3b      	ldr	r4, [pc, #236]	; (80794 <calculateAzimuthAngle+0x1f4>)
   806a8:	47a0      	blx	r4
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
		} 
		// the angle is between 90 to 180 degree
		else if ( (deltaX > 0) && (deltaY < 0 ) )
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY))  + 180);
   806aa:	2200      	movs	r2, #0
   806ac:	4b3a      	ldr	r3, [pc, #232]	; (80798 <calculateAzimuthAngle+0x1f8>)
   806ae:	4c3b      	ldr	r4, [pc, #236]	; (8079c <calculateAzimuthAngle+0x1fc>)
   806b0:	47a0      	blx	r4
   806b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		// the angle is between 180 to 270 degree
		else if ( (deltaX < 0) && (deltaY < 0 ) )
   806b6:	4620      	mov	r0, r4
   806b8:	4629      	mov	r1, r5
   806ba:	2200      	movs	r2, #0
   806bc:	2300      	movs	r3, #0
   806be:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 807a8 <calculateAzimuthAngle+0x208>
   806c2:	47e0      	blx	ip
   806c4:	b1d0      	cbz	r0, 806fc <calculateAzimuthAngle+0x15c>
   806c6:	4630      	mov	r0, r6
   806c8:	4639      	mov	r1, r7
   806ca:	2200      	movs	r2, #0
   806cc:	2300      	movs	r3, #0
   806ce:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 807a8 <calculateAzimuthAngle+0x208>
   806d2:	47e0      	blx	ip
   806d4:	b1d0      	cbz	r0, 8070c <calculateAzimuthAngle+0x16c>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 180);
   806d6:	4620      	mov	r0, r4
   806d8:	4629      	mov	r1, r5
   806da:	4632      	mov	r2, r6
   806dc:	463b      	mov	r3, r7
   806de:	4c2b      	ldr	r4, [pc, #172]	; (8078c <calculateAzimuthAngle+0x1ec>)
   806e0:	47a0      	blx	r4
   806e2:	4b2b      	ldr	r3, [pc, #172]	; (80790 <calculateAzimuthAngle+0x1f0>)
   806e4:	4798      	blx	r3
   @param radian the angle value in radian
   return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
   806e6:	a322      	add	r3, pc, #136	; (adr r3, 80770 <calculateAzimuthAngle+0x1d0>)
   806e8:	e9d3 2300 	ldrd	r2, r3, [r3]
   806ec:	4c29      	ldr	r4, [pc, #164]	; (80794 <calculateAzimuthAngle+0x1f4>)
   806ee:	47a0      	blx	r4
			azimutAngle = (radianToDegree (atan (deltaX/deltaY))  + 180);
		}
		// the angle is between 180 to 270 degree
		else if ( (deltaX < 0) && (deltaY < 0 ) )
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 180);
   806f0:	2200      	movs	r2, #0
   806f2:	4b29      	ldr	r3, [pc, #164]	; (80798 <calculateAzimuthAngle+0x1f8>)
   806f4:	4c29      	ldr	r4, [pc, #164]	; (8079c <calculateAzimuthAngle+0x1fc>)
   806f6:	47a0      	blx	r4
   806f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		// the angle is between 270 to 360 degree
		else if ( (deltaX < 0) && (deltaY > 0 ) )
   806fc:	4620      	mov	r0, r4
   806fe:	4629      	mov	r1, r5
   80700:	2200      	movs	r2, #0
   80702:	2300      	movs	r3, #0
   80704:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 807a8 <calculateAzimuthAngle+0x208>
   80708:	47e0      	blx	ip
   8070a:	b338      	cbz	r0, 8075c <calculateAzimuthAngle+0x1bc>
   8070c:	4630      	mov	r0, r6
   8070e:	4639      	mov	r1, r7
   80710:	2200      	movs	r2, #0
   80712:	2300      	movs	r3, #0
   80714:	f8df c06c 	ldr.w	ip, [pc, #108]	; 80784 <calculateAzimuthAngle+0x1e4>
   80718:	47e0      	blx	ip
   8071a:	b318      	cbz	r0, 80764 <calculateAzimuthAngle+0x1c4>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 360);
   8071c:	4620      	mov	r0, r4
   8071e:	4629      	mov	r1, r5
   80720:	4632      	mov	r2, r6
   80722:	463b      	mov	r3, r7
   80724:	4c19      	ldr	r4, [pc, #100]	; (8078c <calculateAzimuthAngle+0x1ec>)
   80726:	47a0      	blx	r4
   80728:	4b19      	ldr	r3, [pc, #100]	; (80790 <calculateAzimuthAngle+0x1f0>)
   8072a:	4798      	blx	r3
   @param radian the angle value in radian
   return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
   8072c:	a310      	add	r3, pc, #64	; (adr r3, 80770 <calculateAzimuthAngle+0x1d0>)
   8072e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80732:	4c18      	ldr	r4, [pc, #96]	; (80794 <calculateAzimuthAngle+0x1f4>)
   80734:	47a0      	blx	r4
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 180);
		}
		// the angle is between 270 to 360 degree
		else if ( (deltaX < 0) && (deltaY > 0 ) )
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 360);
   80736:	2200      	movs	r2, #0
   80738:	4b19      	ldr	r3, [pc, #100]	; (807a0 <calculateAzimuthAngle+0x200>)
   8073a:	4c18      	ldr	r4, [pc, #96]	; (8079c <calculateAzimuthAngle+0x1fc>)
   8073c:	47a0      	blx	r4
   8073e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	double deltaY = Yb-Ya;
	
	// if A and B has same coordinates
	if ( (deltaX == 0) && (deltaY == 0) )
	{
		azimutAngle = 0;
   80742:	2000      	movs	r0, #0
   80744:	2100      	movs	r1, #0
   80746:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		{
			azimutAngle = 0;
		} 
		else
		{
			azimutAngle = 180;
   8074a:	2000      	movs	r0, #0
   8074c:	4912      	ldr	r1, [pc, #72]	; (80798 <calculateAzimuthAngle+0x1f8>)
   8074e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		{
			azimutAngle = 90;
		} 
		else
		{
			azimutAngle = 270;
   80752:	a109      	add	r1, pc, #36	; (adr r1, 80778 <calculateAzimuthAngle+0x1d8>)
   80754:	e9d1 0100 	ldrd	r0, r1, [r1]
   80758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   @param Ya the y coordinate for A
   @param Yb the y coordinate for B
   return azimutAngle the azimuth angle from A to B
**/
double calculateAzimuthAngle (double Xa, double Ya, double Xb, double Yb){
	double azimutAngle = 0;
   8075c:	2000      	movs	r0, #0
   8075e:	2100      	movs	r1, #0
   80760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80764:	2000      	movs	r0, #0
   80766:	2100      	movs	r1, #0
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 360);
		}
	}
	
	return azimutAngle;
}
   80768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8076c:	f3af 8000 	nop.w
   80770:	1a63c1f8 	.word	0x1a63c1f8
   80774:	404ca5dc 	.word	0x404ca5dc
   80778:	00000000 	.word	0x00000000
   8077c:	4070e000 	.word	0x4070e000
   80780:	00083c91 	.word	0x00083c91
   80784:	00083ce1 	.word	0x00083ce1
   80788:	40568000 	.word	0x40568000
   8078c:	00083a15 	.word	0x00083a15
   80790:	00082e79 	.word	0x00082e79
   80794:	000837c1 	.word	0x000837c1
   80798:	40668000 	.word	0x40668000
   8079c:	0008345d 	.word	0x0008345d
   807a0:	40768000 	.word	0x40768000
   807a4:	00083459 	.word	0x00083459
   807a8:	00083ca5 	.word	0x00083ca5
   807ac:	f3af 8000 	nop.w

000807b0 <calcluteRotationAngle>:
   @param Ya the y coordinate for A
   @param Yb the x coordinate for B
   @param Yc the y coordinate for C
   return rotationAngle the rotation angle from A to target C
   **/
double calcluteRotationAngle (double Xa, double Ya, double Xb, double Yb, double Xc, double Yc){
   807b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   807b4:	b084      	sub	sp, #16
   807b6:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
   807ba:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
	
	double AoB = calculateAzimuthAngle(Xa, Ya, Xb, Yb);
   807be:	e9cd 4500 	strd	r4, r5, [sp]
   807c2:	e9cd 8902 	strd	r8, r9, [sp, #8]
   807c6:	f8df a064 	ldr.w	sl, [pc, #100]	; 8082c <calcluteRotationAngle+0x7c>
   807ca:	47d0      	blx	sl
   807cc:	4606      	mov	r6, r0
   807ce:	460f      	mov	r7, r1
	double BoC = calculateAzimuthAngle(Xb, Yb, Xc, Yc);
   807d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   807d4:	e9cd 2300 	strd	r2, r3, [sp]
   807d8:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
   807dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
   807e0:	4620      	mov	r0, r4
   807e2:	4629      	mov	r1, r5
   807e4:	4642      	mov	r2, r8
   807e6:	464b      	mov	r3, r9
   807e8:	47d0      	blx	sl
	double rotationAngle = BoC-AoB;
   807ea:	4632      	mov	r2, r6
   807ec:	463b      	mov	r3, r7
   807ee:	4c0b      	ldr	r4, [pc, #44]	; (8081c <calcluteRotationAngle+0x6c>)
   807f0:	47a0      	blx	r4
   807f2:	4604      	mov	r4, r0
   807f4:	460d      	mov	r5, r1
	if (rotationAngle > 180)
   807f6:	2200      	movs	r2, #0
   807f8:	4b09      	ldr	r3, [pc, #36]	; (80820 <calcluteRotationAngle+0x70>)
   807fa:	4e0a      	ldr	r6, [pc, #40]	; (80824 <calcluteRotationAngle+0x74>)
   807fc:	47b0      	blx	r6
   807fe:	b138      	cbz	r0, 80810 <calcluteRotationAngle+0x60>
	{
		rotationAngle =  rotationAngle - 360;
   80800:	4620      	mov	r0, r4
   80802:	4629      	mov	r1, r5
   80804:	2200      	movs	r2, #0
   80806:	4b08      	ldr	r3, [pc, #32]	; (80828 <calcluteRotationAngle+0x78>)
   80808:	4c04      	ldr	r4, [pc, #16]	; (8081c <calcluteRotationAngle+0x6c>)
   8080a:	47a0      	blx	r4
   8080c:	4604      	mov	r4, r0
   8080e:	460d      	mov	r5, r1
	}
	return rotationAngle;
   80810:	4620      	mov	r0, r4
   80812:	4629      	mov	r1, r5
   80814:	b004      	add	sp, #16
   80816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8081a:	bf00      	nop
   8081c:	00083459 	.word	0x00083459
   80820:	40668000 	.word	0x40668000
   80824:	00083ce1 	.word	0x00083ce1
   80828:	40768000 	.word	0x40768000
   8082c:	000805a1 	.word	0x000805a1

00080830 <moveTo>:
This method moveTo handle position moving for a certain distance and direction
Method uses a PID controller for smoother movement of the robot
	@param distance the distance which the robot need to move in centimeters
	@param direction the direction robot need to move forward or backwards
**/
void moveTo (int distance, int direction){
   80830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80834:	b089      	sub	sp, #36	; 0x24
   80836:	9105      	str	r1, [sp, #20]
  int pulse =1.38;
	if (distance > 200)
	{
		pulse =1.36;
	}
	float totalPulses = (distance/pulse); //Calculate the total pulses needed to move to destination
   80838:	4b73      	ldr	r3, [pc, #460]	; (80a08 <moveTo+0x1d8>)
   8083a:	4798      	blx	r3
   8083c:	4682      	mov	sl, r0
	double Td=0.265;//0.53;
	double Ti=1.075;//2.15;
	int32_t sum=0;
	//--------------------------------------Updated Dsire och Ansam 170503
	//delay_us(500);
	reset_Counter(); //Reset counter for encoders for wheel to ensure counter reseted for next movement
   8083e:	4b73      	ldr	r3, [pc, #460]	; (80a0c <moveTo+0x1dc>)
   80840:	4798      	blx	r3
	//delay_us(500);

	// Controlls if moving forward or backwards
	if ( direction!=1 && direction!=-1 )
   80842:	9a05      	ldr	r2, [sp, #20]
   80844:	2a01      	cmp	r2, #1
   80846:	d004      	beq.n	80852 <moveTo+0x22>
	{
		direction=1;
   80848:	f1b2 3fff 	cmp.w	r2, #4294967295
   8084c:	bf18      	it	ne
   8084e:	2201      	movne	r2, #1
   80850:	9205      	str	r2, [sp, #20]

		/**
		This while loop runs until robot reaches its destination
		checks if totalmovemnt pulses is the same or more than the total pulses needed
		**/
		delay_us(1);
   80852:	2006      	movs	r0, #6
   80854:	4b6e      	ldr	r3, [pc, #440]	; (80a10 <moveTo+0x1e0>)
   80856:	4798      	blx	r3
    while (totMovement <= totalPulses) {
   80858:	4650      	mov	r0, sl
   8085a:	2100      	movs	r1, #0
   8085c:	4b6d      	ldr	r3, [pc, #436]	; (80a14 <moveTo+0x1e4>)
   8085e:	4798      	blx	r3
   80860:	2800      	cmp	r0, #0
   80862:	f000 80b1 	beq.w	809c8 <moveTo+0x198>
	double derivate=0;
	double prevD=0;
	double dT=0.5;
	double Td=0.265;//0.53;
	double Ti=1.075;//2.15;
	int32_t sum=0;
   80866:	f04f 0900 	mov.w	r9, #0


	//--------------------------------------Updated Dsire och Ansam 170503
	double integral=0;
	double derivate=0;
	double prevD=0;
   8086a:	2200      	movs	r2, #0
   8086c:	2300      	movs	r3, #0
   8086e:	e9cd 2300 	strd	r2, r3, [sp]
	//double iPart=0; //Variable for the I-controller to keep calculated error*gain
	//double dPart=0; //Variable for the D-controller to keep calculated error*gain
	double kp=2.5; //Gain for the P-controller
	//double kd=0; //Gain for the D-controller
	//double ki=0; //Gain for the I-controller
	float totMovement = 0; //Variable to store totalmovement during the transportation
   80872:	f04f 0b00 	mov.w	fp, #0
		This while loop runs until robot reaches its destination
		checks if totalmovemnt pulses is the same or more than the total pulses needed
		**/
		delay_us(1);
    while (totMovement <= totalPulses) {
		delay_us(1);
   80876:	2006      	movs	r0, #6
   80878:	4b65      	ldr	r3, [pc, #404]	; (80a10 <moveTo+0x1e0>)
   8087a:	4798      	blx	r3
			/**
			Checks if both encoder have counted up since last time
			if counted, then regulates the need values from encoder
			**/
      if (c1Loop == true && c2Loop == true) {
   8087c:	4b66      	ldr	r3, [pc, #408]	; (80a18 <moveTo+0x1e8>)
   8087e:	781b      	ldrb	r3, [r3, #0]
   80880:	2b00      	cmp	r3, #0
   80882:	f000 809a 	beq.w	809ba <moveTo+0x18a>
   80886:	4b65      	ldr	r3, [pc, #404]	; (80a1c <moveTo+0x1ec>)
   80888:	781b      	ldrb	r3, [r3, #0]
   8088a:	2b00      	cmp	r3, #0
   8088c:	f000 8095 	beq.w	809ba <moveTo+0x18a>
		totMovement = totMovement + ((counter_1+counter_2)/2);
   80890:	4b63      	ldr	r3, [pc, #396]	; (80a20 <moveTo+0x1f0>)
   80892:	881d      	ldrh	r5, [r3, #0]
   80894:	4b63      	ldr	r3, [pc, #396]	; (80a24 <moveTo+0x1f4>)
   80896:	881e      	ldrh	r6, [r3, #0]
   80898:	19a8      	adds	r0, r5, r6
   8089a:	1040      	asrs	r0, r0, #1
   8089c:	4b5a      	ldr	r3, [pc, #360]	; (80a08 <moveTo+0x1d8>)
   8089e:	4798      	blx	r3
   808a0:	4601      	mov	r1, r0
   808a2:	4658      	mov	r0, fp
   808a4:	4b60      	ldr	r3, [pc, #384]	; (80a28 <moveTo+0x1f8>)
   808a6:	4798      	blx	r3
   808a8:	4683      	mov	fp, r0
		//delay_us(200);
        measurementValue = (counter_2-counter_1);// Calculates the error diffferce
		//delay_us(500);
        reset_Counter();//Reset counter for next regulation later
   808aa:	4b58      	ldr	r3, [pc, #352]	; (80a0c <moveTo+0x1dc>)
   808ac:	4798      	blx	r3
			if counted, then regulates the need values from encoder
			**/
      if (c1Loop == true && c2Loop == true) {
		totMovement = totMovement + ((counter_1+counter_2)/2);
		//delay_us(200);
        measurementValue = (counter_2-counter_1);// Calculates the error diffferce
   808ae:	4c5f      	ldr	r4, [pc, #380]	; (80a2c <moveTo+0x1fc>)
   808b0:	1b70      	subs	r0, r6, r5
   808b2:	47a0      	blx	r4
   808b4:	4602      	mov	r2, r0
   808b6:	460b      	mov	r3, r1
		//delay_us(500);
        reset_Counter();//Reset counter for next regulation later
		//delay_us(500);
	    proportionalError = (referenceValue - measurementValue); // Calculates p-controller gain
   808b8:	f8df 819c 	ldr.w	r8, [pc, #412]	; 80a58 <moveTo+0x228>
   808bc:	2000      	movs	r0, #0
   808be:	2100      	movs	r1, #0
   808c0:	47c0      	blx	r8
   808c2:	e9cd 0102 	strd	r0, r1, [sp, #8]

		//--------------------------------------Updated Dsire och Ansam 170503
		sum = (sum + prevD);
   808c6:	4648      	mov	r0, r9
   808c8:	47a0      	blx	r4
   808ca:	4f59      	ldr	r7, [pc, #356]	; (80a30 <moveTo+0x200>)
   808cc:	e9dd 2300 	ldrd	r2, r3, [sp]
   808d0:	47b8      	blx	r7
   808d2:	4b58      	ldr	r3, [pc, #352]	; (80a34 <moveTo+0x204>)
   808d4:	4798      	blx	r3
   808d6:	4681      	mov	r9, r0
		//delay_us(500);
		integral= (sum * (dT/Ti));
   808d8:	47a0      	blx	r4
   808da:	4e57      	ldr	r6, [pc, #348]	; (80a38 <moveTo+0x208>)
   808dc:	a340      	add	r3, pc, #256	; (adr r3, 809e0 <moveTo+0x1b0>)
   808de:	e9d3 2300 	ldrd	r2, r3, [r3]
   808e2:	47b0      	blx	r6
   808e4:	4602      	mov	r2, r0
   808e6:	460b      	mov	r3, r1
		//delay_us(500);
		derivate = ((Td/dT) * (proportionalError-prevD));
		//delay_us(500);
	   controlValue =(kp*(proportionalError+integral+ derivate)); //PID
   808e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   808ec:	47b8      	blx	r7
   808ee:	4604      	mov	r4, r0
   808f0:	460d      	mov	r5, r1
		//--------------------------------------Updated Dsire och Ansam 170503
		sum = (sum + prevD);
		//delay_us(500);
		integral= (sum * (dT/Ti));
		//delay_us(500);
		derivate = ((Td/dT) * (proportionalError-prevD));
   808f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   808f6:	e9dd 2300 	ldrd	r2, r3, [sp]
   808fa:	47c0      	blx	r8
   808fc:	a33a      	add	r3, pc, #232	; (adr r3, 809e8 <moveTo+0x1b8>)
   808fe:	e9d3 2300 	ldrd	r2, r3, [r3]
   80902:	47b0      	blx	r6
   80904:	4602      	mov	r2, r0
   80906:	460b      	mov	r3, r1
		//delay_us(500);
	   controlValue =(kp*(proportionalError+integral+ derivate)); //PID
   80908:	4620      	mov	r0, r4
   8090a:	4629      	mov	r1, r5
   8090c:	47b8      	blx	r7
   8090e:	2200      	movs	r2, #0
   80910:	4b4a      	ldr	r3, [pc, #296]	; (80a3c <moveTo+0x20c>)
   80912:	47b0      	blx	r6
   80914:	e9cd 0100 	strd	r0, r1, [sp]
	   // dPart = //(kd*(proportionalError-derivativeError)); //Calculates d-controller gain
	   //controlValue = (kp*(proportionalError+iPart+dPart)); //Total regulation for PID calculate new value for correcting the error
		//delay_us(500);

		 //	Check if almost reached the destination to slow down and make a smoother brake
		 if (((totMovement/totalPulses)>= 0.85) || ((totMovement/totalPulses)<= 0.1))
   80918:	4658      	mov	r0, fp
   8091a:	4651      	mov	r1, sl
   8091c:	4b48      	ldr	r3, [pc, #288]	; (80a40 <moveTo+0x210>)
   8091e:	4798      	blx	r3
   80920:	4b48      	ldr	r3, [pc, #288]	; (80a44 <moveTo+0x214>)
   80922:	4798      	blx	r3
   80924:	4604      	mov	r4, r0
   80926:	460d      	mov	r5, r1
   80928:	a331      	add	r3, pc, #196	; (adr r3, 809f0 <moveTo+0x1c0>)
   8092a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8092e:	4e46      	ldr	r6, [pc, #280]	; (80a48 <moveTo+0x218>)
   80930:	47b0      	blx	r6
   80932:	b958      	cbnz	r0, 8094c <moveTo+0x11c>
   80934:	4620      	mov	r0, r4
   80936:	4629      	mov	r1, r5
   80938:	a32f      	add	r3, pc, #188	; (adr r3, 809f8 <moveTo+0x1c8>)
   8093a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8093e:	4c43      	ldr	r4, [pc, #268]	; (80a4c <moveTo+0x21c>)
   80940:	47a0      	blx	r4
   80942:	2800      	cmp	r0, #0
 		}
		
		//Else same speed set
 		else
 		{
 			speed = 180;
   80944:	bf14      	ite	ne
   80946:	206e      	movne	r0, #110	; 0x6e
   80948:	20b4      	moveq	r0, #180	; 0xb4
   8094a:	e000      	b.n	8094e <moveTo+0x11e>

		 //	Check if almost reached the destination to slow down and make a smoother brake
		 if (((totMovement/totalPulses)>= 0.85) || ((totMovement/totalPulses)<= 0.1))
 		{
 			//speed = speed - ((totMovement/totalPulses)*150) ;
			 speed = 110;
   8094c:	206e      	movs	r0, #110	; 0x6e
 		{
 			speed = 180;
 		}


		rightWheel(1500 + ((speed+controlValue)*direction));//New speed for rightWheel
   8094e:	4e37      	ldr	r6, [pc, #220]	; (80a2c <moveTo+0x1fc>)
   80950:	47b0      	blx	r6
   80952:	4604      	mov	r4, r0
   80954:	460d      	mov	r5, r1
   80956:	9805      	ldr	r0, [sp, #20]
   80958:	47b0      	blx	r6
   8095a:	e9cd 0106 	strd	r0, r1, [sp, #24]
   8095e:	4e34      	ldr	r6, [pc, #208]	; (80a30 <moveTo+0x200>)
   80960:	4620      	mov	r0, r4
   80962:	4629      	mov	r1, r5
   80964:	e9dd 2300 	ldrd	r2, r3, [sp]
   80968:	47b0      	blx	r6
   8096a:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 80a38 <moveTo+0x208>
   8096e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   80972:	47c0      	blx	r8
   80974:	a322      	add	r3, pc, #136	; (adr r3, 80a00 <moveTo+0x1d0>)
   80976:	e9d3 2300 	ldrd	r2, r3, [r3]
   8097a:	47b0      	blx	r6
   8097c:	4f34      	ldr	r7, [pc, #208]	; (80a50 <moveTo+0x220>)
   8097e:	47b8      	blx	r7
   80980:	4b34      	ldr	r3, [pc, #208]	; (80a54 <moveTo+0x224>)
   80982:	4798      	blx	r3
		leftWheel( 1500 + ((speed-controlValue)*direction));//New speed for leftWheel
   80984:	4620      	mov	r0, r4
   80986:	4629      	mov	r1, r5
   80988:	e9dd 2300 	ldrd	r2, r3, [sp]
   8098c:	4c32      	ldr	r4, [pc, #200]	; (80a58 <moveTo+0x228>)
   8098e:	47a0      	blx	r4
   80990:	4602      	mov	r2, r0
   80992:	460b      	mov	r3, r1
   80994:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   80998:	47c0      	blx	r8
   8099a:	a319      	add	r3, pc, #100	; (adr r3, 80a00 <moveTo+0x1d0>)
   8099c:	e9d3 2300 	ldrd	r2, r3, [r3]
   809a0:	47b0      	blx	r6
   809a2:	47b8      	blx	r7
   809a4:	4b2d      	ldr	r3, [pc, #180]	; (80a5c <moveTo+0x22c>)
   809a6:	4798      	blx	r3
		//delay_us(5);
        c1Loop = false; //Loop finished to prevent from running loop again
   809a8:	2300      	movs	r3, #0
   809aa:	4a1b      	ldr	r2, [pc, #108]	; (80a18 <moveTo+0x1e8>)
   809ac:	7013      	strb	r3, [r2, #0]
        c2Loop = false;//Loop finished to prevent from running loop again
   809ae:	4a1b      	ldr	r2, [pc, #108]	; (80a1c <moveTo+0x1ec>)
   809b0:	7013      	strb	r3, [r2, #0]
		integral= (sum * (dT/Ti));
		//delay_us(500);
		derivate = ((Td/dT) * (proportionalError-prevD));
		//delay_us(500);
	   controlValue =(kp*(proportionalError+integral+ derivate)); //PID
	   prevD=proportionalError;
   809b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   809b6:	e9cd 2300 	strd	r2, r3, [sp]
		/**
		This while loop runs until robot reaches its destination
		checks if totalmovemnt pulses is the same or more than the total pulses needed
		**/
		delay_us(1);
    while (totMovement <= totalPulses) {
   809ba:	4650      	mov	r0, sl
   809bc:	4659      	mov	r1, fp
   809be:	4b15      	ldr	r3, [pc, #84]	; (80a14 <moveTo+0x1e4>)
   809c0:	4798      	blx	r3
   809c2:	2800      	cmp	r0, #0
   809c4:	f47f af57 	bne.w	80876 <moveTo+0x46>
        c2Loop = false;//Loop finished to prevent from running loop again
		//delay_us(5);
      }
}

	rightWheel(1500);//Stop rightWheel
   809c8:	f240 50dc 	movw	r0, #1500	; 0x5dc
   809cc:	4b21      	ldr	r3, [pc, #132]	; (80a54 <moveTo+0x224>)
   809ce:	4798      	blx	r3
	leftWheel(1500);//Stop leftWheel
   809d0:	f240 50dc 	movw	r0, #1500	; 0x5dc
   809d4:	4b21      	ldr	r3, [pc, #132]	; (80a5c <moveTo+0x22c>)
   809d6:	4798      	blx	r3
}
   809d8:	b009      	add	sp, #36	; 0x24
   809da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   809de:	bf00      	nop
   809e0:	11dc4771 	.word	0x11dc4771
   809e4:	3fddc477 	.word	0x3fddc477
   809e8:	8f5c28f6 	.word	0x8f5c28f6
   809ec:	3fe0f5c2 	.word	0x3fe0f5c2
   809f0:	33333333 	.word	0x33333333
   809f4:	3feb3333 	.word	0x3feb3333
   809f8:	9999999a 	.word	0x9999999a
   809fc:	3fb99999 	.word	0x3fb99999
   80a00:	00000000 	.word	0x00000000
   80a04:	40977000 	.word	0x40977000
   80a08:	00083ef9 	.word	0x00083ef9
   80a0c:	00080d61 	.word	0x00080d61
   80a10:	20070001 	.word	0x20070001
   80a14:	00084305 	.word	0x00084305
   80a18:	20070150 	.word	0x20070150
   80a1c:	20070151 	.word	0x20070151
   80a20:	200709ec 	.word	0x200709ec
   80a24:	200709ee 	.word	0x200709ee
   80a28:	00083d91 	.word	0x00083d91
   80a2c:	000836f5 	.word	0x000836f5
   80a30:	0008345d 	.word	0x0008345d
   80a34:	00083cf5 	.word	0x00083cf5
   80a38:	000837c1 	.word	0x000837c1
   80a3c:	40040000 	.word	0x40040000
   80a40:	00084109 	.word	0x00084109
   80a44:	00083719 	.word	0x00083719
   80a48:	00083ccd 	.word	0x00083ccd
   80a4c:	00083cb9 	.word	0x00083cb9
   80a50:	00083d45 	.word	0x00083d45
   80a54:	00080c29 	.word	0x00080c29
   80a58:	00083459 	.word	0x00083459
   80a5c:	00080bf9 	.word	0x00080bf9

00080a60 <rotation>:

/* This method rotates the robot around its own axis at the desired degree and speed
   @param degree rotation degree
   @param ratationSpeed rotation speed
*/
void rotation (int degree, int rotationSpeed){
   80a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80a64:	4604      	mov	r4, r0
   80a66:	460f      	mov	r7, r1
	int measurementValue=0;
	int gain = 5;
	int checkValue=0;
	int totalPulses;
	int course=1;     // rotation course, 1 to right -1 to left
	rightWheel(1500);
   80a68:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80a6c:	4b20      	ldr	r3, [pc, #128]	; (80af0 <rotation+0x90>)
   80a6e:	4798      	blx	r3
	leftWheel(1500);
   80a70:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80a74:	4b1f      	ldr	r3, [pc, #124]	; (80af4 <rotation+0x94>)
   80a76:	4798      	blx	r3
     if (degree<0)
   80a78:	2c00      	cmp	r4, #0
     {
		 course=-1;
		 degree=degree*course;
   80a7a:	bfba      	itte	lt
   80a7c:	4264      	neglt	r4, r4
	int course=1;     // rotation course, 1 to right -1 to left
	rightWheel(1500);
	leftWheel(1500);
     if (degree<0)
     {
		 course=-1;
   80a7e:	f04f 38ff 	movlt.w	r8, #4294967295
	int controlValue=0;
	int measurementValue=0;
	int gain = 5;
	int checkValue=0;
	int totalPulses;
	int course=1;     // rotation course, 1 to right -1 to left
   80a82:	f04f 0801 	movge.w	r8, #1
     {
		 course=-1;
		 degree=degree*course;
     }
	// total number of pulses required for rotation
    totalPulses=((degree)/2);
   80a86:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
   80a8a:	1064      	asrs	r4, r4, #1
	reset_Counter();
   80a8c:	4b1a      	ldr	r3, [pc, #104]	; (80af8 <rotation+0x98>)
   80a8e:	4798      	blx	r3
*/
void rotation (int degree, int rotationSpeed){
	int controlValue=0;
	int measurementValue=0;
	int gain = 5;
	int checkValue=0;
   80a90:	2200      	movs	r2, #0
		 degree=degree*course;
     }
	// total number of pulses required for rotation
    totalPulses=((degree)/2);
	reset_Counter();
	while ((counter_1+counter_2) < totalPulses)
   80a92:	4e1a      	ldr	r6, [pc, #104]	; (80afc <rotation+0x9c>)
   80a94:	4d1a      	ldr	r5, [pc, #104]	; (80b00 <rotation+0xa0>)
		if ((counter_1+counter_2) >= checkValue)
		{
 		measurementValue = (counter_2-counter_1);
 		controlValue = (gain*measurementValue);
		// update wheels speed
 		leftWheel(1500 + ( (rotationSpeed*course) + (controlValue*course)) );
   80a96:	f8df 905c 	ldr.w	r9, [pc, #92]	; 80af4 <rotation+0x94>
		 degree=degree*course;
     }
	// total number of pulses required for rotation
    totalPulses=((degree)/2);
	reset_Counter();
	while ((counter_1+counter_2) < totalPulses)
   80a9a:	e017      	b.n	80acc <rotation+0x6c>
	{
		if ((counter_1+counter_2) >= checkValue)
   80a9c:	4293      	cmp	r3, r2
   80a9e:	db18      	blt.n	80ad2 <rotation+0x72>
		{
 		measurementValue = (counter_2-counter_1);
   80aa0:	ebc0 0a01 	rsb	sl, r0, r1
 		controlValue = (gain*measurementValue);
   80aa4:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
		// update wheels speed
 		leftWheel(1500 + ( (rotationSpeed*course) + (controlValue*course)) );
   80aa8:	eb07 000a 	add.w	r0, r7, sl
   80aac:	fb08 f000 	mul.w	r0, r8, r0
   80ab0:	f200 50dc 	addw	r0, r0, #1500	; 0x5dc
   80ab4:	47c8      	blx	r9
		rightWheel(1500 - ( (rotationSpeed*course) - (controlValue*course)) );
   80ab6:	ebc7 000a 	rsb	r0, r7, sl
   80aba:	fb08 f000 	mul.w	r0, r8, r0
   80abe:	f200 50dc 	addw	r0, r0, #1500	; 0x5dc
   80ac2:	4b0b      	ldr	r3, [pc, #44]	; (80af0 <rotation+0x90>)
   80ac4:	4798      	blx	r3
		checkValue=counter_1+counter_2;
   80ac6:	8832      	ldrh	r2, [r6, #0]
   80ac8:	882b      	ldrh	r3, [r5, #0]
   80aca:	441a      	add	r2, r3
		 degree=degree*course;
     }
	// total number of pulses required for rotation
    totalPulses=((degree)/2);
	reset_Counter();
	while ((counter_1+counter_2) < totalPulses)
   80acc:	8830      	ldrh	r0, [r6, #0]
   80ace:	8829      	ldrh	r1, [r5, #0]
   80ad0:	1843      	adds	r3, r0, r1
   80ad2:	429c      	cmp	r4, r3
   80ad4:	dce2      	bgt.n	80a9c <rotation+0x3c>
		rightWheel(1500 - ( (rotationSpeed*course) - (controlValue*course)) );
		checkValue=counter_1+counter_2;
		}
	}
	//  stop wheels
	rightWheel(1500);
   80ad6:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80ada:	4b05      	ldr	r3, [pc, #20]	; (80af0 <rotation+0x90>)
   80adc:	4798      	blx	r3
	leftWheel(1500);
   80ade:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80ae2:	4b04      	ldr	r3, [pc, #16]	; (80af4 <rotation+0x94>)
   80ae4:	4798      	blx	r3
	reset_Counter();
   80ae6:	4b04      	ldr	r3, [pc, #16]	; (80af8 <rotation+0x98>)
   80ae8:	4798      	blx	r3
   80aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80aee:	bf00      	nop
   80af0:	00080c29 	.word	0x00080c29
   80af4:	00080bf9 	.word	0x00080bf9
   80af8:	00080d61 	.word	0x00080d61
   80afc:	200709ec 	.word	0x200709ec
   80b00:	200709ee 	.word	0x200709ee

00080b04 <initPin21>:
	
}

/* This method initialize channel instance and configure PWM channel 4 for pin 9,
 selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin21(void){
   80b04:	b538      	push	{r3, r4, r5, lr}
	
	    pio_configure_pin(PIN_21, PIO_TYPE_PIO_PERIPH_B);
   80b06:	2055      	movs	r0, #85	; 0x55
   80b08:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80b0c:	4b0b      	ldr	r3, [pc, #44]	; (80b3c <initPin21+0x38>)
   80b0e:	4798      	blx	r3
		/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
		PWM_pin_21.channel = PWM_CHANNEL_4;
   80b10:	4b0b      	ldr	r3, [pc, #44]	; (80b40 <initPin21+0x3c>)
   80b12:	2404      	movs	r4, #4
   80b14:	601c      	str	r4, [r3, #0]
		PWM_pin_21.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80b16:	220b      	movs	r2, #11
   80b18:	605a      	str	r2, [r3, #4]
		PWM_pin_21.polarity = PWM_LOW;
   80b1a:	2200      	movs	r2, #0
   80b1c:	729a      	strb	r2, [r3, #10]
		PWM_pin_21.alignment = PWM_ALIGN_LEFT;
   80b1e:	811a      	strh	r2, [r3, #8]
		PWM_pin_21.ul_period = 7500;
   80b20:	f641 514c 	movw	r1, #7500	; 0x1d4c
   80b24:	6119      	str	r1, [r3, #16]
		PWM_pin_21.ul_duty = 0;
   80b26:	60da      	str	r2, [r3, #12]
		
	/*Initializing channel after setting things up*/
	pwm_channel_init(PWM, &PWM_pin_21);
   80b28:	4d06      	ldr	r5, [pc, #24]	; (80b44 <initPin21+0x40>)
   80b2a:	4628      	mov	r0, r5
   80b2c:	4619      	mov	r1, r3
   80b2e:	4b06      	ldr	r3, [pc, #24]	; (80b48 <initPin21+0x44>)
   80b30:	4798      	blx	r3
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_4);
   80b32:	4628      	mov	r0, r5
   80b34:	4621      	mov	r1, r4
   80b36:	4b05      	ldr	r3, [pc, #20]	; (80b4c <initPin21+0x48>)
   80b38:	4798      	blx	r3
   80b3a:	bd38      	pop	{r3, r4, r5, pc}
   80b3c:	000827d1 	.word	0x000827d1
   80b40:	20078c78 	.word	0x20078c78
   80b44:	40094000 	.word	0x40094000
   80b48:	00080221 	.word	0x00080221
   80b4c:	00080349 	.word	0x00080349

00080b50 <initPin22>:
}

/* This method initialize channel instance and configure PWM channel 5 for pin 8,
 selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin22(void){
   80b50:	b538      	push	{r3, r4, r5, lr}
	   
	    pio_configure_pin(PIN_22, PIO_TYPE_PIO_PERIPH_B);
   80b52:	2056      	movs	r0, #86	; 0x56
   80b54:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80b58:	4b0b      	ldr	r3, [pc, #44]	; (80b88 <initPin22+0x38>)
   80b5a:	4798      	blx	r3
		/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
		PWM_pin_22.channel = PWM_CHANNEL_5;
   80b5c:	4b0b      	ldr	r3, [pc, #44]	; (80b8c <initPin22+0x3c>)
   80b5e:	2405      	movs	r4, #5
   80b60:	601c      	str	r4, [r3, #0]
		PWM_pin_22.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80b62:	220b      	movs	r2, #11
   80b64:	605a      	str	r2, [r3, #4]
		PWM_pin_22.polarity = PWM_LOW;
   80b66:	2200      	movs	r2, #0
   80b68:	729a      	strb	r2, [r3, #10]
		PWM_pin_22.alignment = PWM_ALIGN_LEFT;
   80b6a:	811a      	strh	r2, [r3, #8]
		PWM_pin_22.ul_period = 7500;
   80b6c:	f641 514c 	movw	r1, #7500	; 0x1d4c
   80b70:	6119      	str	r1, [r3, #16]
		PWM_pin_22.ul_duty = 0;
   80b72:	60da      	str	r2, [r3, #12]
		
		/*Initializing channel after setting things up*/
		pwm_channel_init(PWM, &PWM_pin_22);
   80b74:	4d06      	ldr	r5, [pc, #24]	; (80b90 <initPin22+0x40>)
   80b76:	4628      	mov	r0, r5
   80b78:	4619      	mov	r1, r3
   80b7a:	4b06      	ldr	r3, [pc, #24]	; (80b94 <initPin22+0x44>)
   80b7c:	4798      	blx	r3
		
		/*Enabling pwm channel after initializing everything correct*/
		pwm_channel_enable(PWM, PWM_CHANNEL_5);
   80b7e:	4628      	mov	r0, r5
   80b80:	4621      	mov	r1, r4
   80b82:	4b05      	ldr	r3, [pc, #20]	; (80b98 <initPin22+0x48>)
   80b84:	4798      	blx	r3
   80b86:	bd38      	pop	{r3, r4, r5, pc}
   80b88:	000827d1 	.word	0x000827d1
   80b8c:	20078c50 	.word	0x20078c50
   80b90:	40094000 	.word	0x40094000
   80b94:	00080221 	.word	0x00080221
   80b98:	00080349 	.word	0x00080349

00080b9c <PWM_init>:
pwm_channel_t PWM_pin_21;
pwm_channel_t PWM_pin_22;


/* This method configure PWM clock   */
void PWM_init(void){
   80b9c:	b530      	push	{r4, r5, lr}
   80b9e:	b085      	sub	sp, #20
	
	//Enable the module clock for the PWM peripheral
	pmc_enable_periph_clk(ID_PWM);
   80ba0:	2024      	movs	r0, #36	; 0x24
   80ba2:	4b0d      	ldr	r3, [pc, #52]	; (80bd8 <PWM_init+0x3c>)
   80ba4:	4798      	blx	r3
	
	/*Disable PWM channels for appropriate configuration*/
	pwm_channel_disable(PWM,PWM_CHANNEL_4);
   80ba6:	4c0d      	ldr	r4, [pc, #52]	; (80bdc <PWM_init+0x40>)
   80ba8:	4620      	mov	r0, r4
   80baa:	2104      	movs	r1, #4
   80bac:	4d0c      	ldr	r5, [pc, #48]	; (80be0 <PWM_init+0x44>)
   80bae:	47a8      	blx	r5
	pwm_channel_disable(PWM,PWM_CHANNEL_5);
   80bb0:	4620      	mov	r0, r4
   80bb2:	2105      	movs	r1, #5
   80bb4:	47a8      	blx	r5
	
	/*Setup clock for PWM module*/
	pwm_clock_t PWMDAC_clock_config = {
   80bb6:	4b0b      	ldr	r3, [pc, #44]	; (80be4 <PWM_init+0x48>)
   80bb8:	9301      	str	r3, [sp, #4]
   80bba:	2300      	movs	r3, #0
   80bbc:	9302      	str	r3, [sp, #8]
   80bbe:	4b0a      	ldr	r3, [pc, #40]	; (80be8 <PWM_init+0x4c>)
   80bc0:	9303      	str	r3, [sp, #12]
		.ul_clka = 1000000,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &PWMDAC_clock_config);
   80bc2:	4620      	mov	r0, r4
   80bc4:	a901      	add	r1, sp, #4
   80bc6:	4b09      	ldr	r3, [pc, #36]	; (80bec <PWM_init+0x50>)
   80bc8:	4798      	blx	r3
	
	//Methods for initializing PWM for pin 8 and 9
	initPin21();
   80bca:	4b09      	ldr	r3, [pc, #36]	; (80bf0 <PWM_init+0x54>)
   80bcc:	4798      	blx	r3
	initPin22();
   80bce:	4b09      	ldr	r3, [pc, #36]	; (80bf4 <PWM_init+0x58>)
   80bd0:	4798      	blx	r3
	
}
   80bd2:	b005      	add	sp, #20
   80bd4:	bd30      	pop	{r4, r5, pc}
   80bd6:	bf00      	nop
   80bd8:	00082b11 	.word	0x00082b11
   80bdc:	40094000 	.word	0x40094000
   80be0:	00080355 	.word	0x00080355
   80be4:	000f4240 	.word	0x000f4240
   80be8:	0501bd00 	.word	0x0501bd00
   80bec:	000801e1 	.word	0x000801e1
   80bf0:	00080b05 	.word	0x00080b05
   80bf4:	00080b51 	.word	0x00080b51

00080bf8 <leftWheel>:
		
		/*Enabling pwm channel after initializing everything correct*/
		pwm_channel_enable(PWM, PWM_CHANNEL_5);
}
 /* This method changes the duty cycle of PWM signal on pin 9. The duty cycle is limited between 0.8 ms and 2.2 ms  */
void leftWheel(uint32_t duty){
   80bf8:	b508      	push	{r3, lr}
	if(duty<800){
   80bfa:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   80bfe:	d305      	bcc.n	80c0c <leftWheel+0x14>
   80c00:	f640 0298 	movw	r2, #2200	; 0x898
   80c04:	4290      	cmp	r0, r2
   80c06:	bf38      	it	cc
   80c08:	4602      	movcc	r2, r0
   80c0a:	e001      	b.n	80c10 <leftWheel+0x18>
		duty=800;
   80c0c:	f44f 7248 	mov.w	r2, #800	; 0x320
	}
	else if(duty>2200){
		duty=2200;
	}
	// Change the duty cycle of the PWM channel
	pwm_channel_update_duty(PWM, &PWM_pin_21, duty );
   80c10:	4802      	ldr	r0, [pc, #8]	; (80c1c <leftWheel+0x24>)
   80c12:	4903      	ldr	r1, [pc, #12]	; (80c20 <leftWheel+0x28>)
   80c14:	4b03      	ldr	r3, [pc, #12]	; (80c24 <leftWheel+0x2c>)
   80c16:	4798      	blx	r3
   80c18:	bd08      	pop	{r3, pc}
   80c1a:	bf00      	nop
   80c1c:	40094000 	.word	0x40094000
   80c20:	20078c78 	.word	0x20078c78
   80c24:	00080325 	.word	0x00080325

00080c28 <rightWheel>:
}

 /* This method changes the duty cycle of PWM signal on pin 8. The duty cycle is limited between 0.8 ms and 2.2 ms  */
void rightWheel(uint32_t duty){
   80c28:	b508      	push	{r3, lr}
	
	if(duty<800){
   80c2a:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   80c2e:	d305      	bcc.n	80c3c <rightWheel+0x14>
   80c30:	f640 0298 	movw	r2, #2200	; 0x898
   80c34:	4290      	cmp	r0, r2
   80c36:	bf38      	it	cc
   80c38:	4602      	movcc	r2, r0
   80c3a:	e001      	b.n	80c40 <rightWheel+0x18>
		duty=800;
   80c3c:	f44f 7248 	mov.w	r2, #800	; 0x320
	}
	else if(duty>2200){
		duty=2200;
	}
	// Change the duty cycle of the PWM channel
	pwm_channel_update_duty(PWM, &PWM_pin_22, duty );
   80c40:	4802      	ldr	r0, [pc, #8]	; (80c4c <rightWheel+0x24>)
   80c42:	4903      	ldr	r1, [pc, #12]	; (80c50 <rightWheel+0x28>)
   80c44:	4b03      	ldr	r3, [pc, #12]	; (80c54 <rightWheel+0x2c>)
   80c46:	4798      	blx	r3
   80c48:	bd08      	pop	{r3, pc}
   80c4a:	bf00      	nop
   80c4c:	40094000 	.word	0x40094000
   80c50:	20078c50 	.word	0x20078c50
   80c54:	00080325 	.word	0x00080325

00080c58 <pin12_edge_handler>:

/*
 * Interrupt handler ( Mastering the Freal Time Kernel p. 200)
 */
void pin12_edge_handler(void)
{
   80c58:	b508      	push	{r3, lr}

		if (pio_get(PIOC, PIO_TYPE_PIO_INPUT, PIO_PC12)){
   80c5a:	4814      	ldr	r0, [pc, #80]	; (80cac <pin12_edge_handler+0x54>)
   80c5c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80c60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80c64:	4b12      	ldr	r3, [pc, #72]	; (80cb0 <pin12_edge_handler+0x58>)
   80c66:	4798      	blx	r3
   80c68:	b158      	cbz	r0, 80c82 <pin12_edge_handler+0x2a>
			//increase the counter value
			counter_2++;
   80c6a:	4b12      	ldr	r3, [pc, #72]	; (80cb4 <pin12_edge_handler+0x5c>)
   80c6c:	881a      	ldrh	r2, [r3, #0]
   80c6e:	3201      	adds	r2, #1
   80c70:	801a      	strh	r2, [r3, #0]
			c2Loop = true;
   80c72:	2201      	movs	r2, #1
   80c74:	4b10      	ldr	r3, [pc, #64]	; (80cb8 <pin12_edge_handler+0x60>)
   80c76:	701a      	strb	r2, [r3, #0]
			printf("\n c1= %d",counter_1);
   80c78:	4810      	ldr	r0, [pc, #64]	; (80cbc <pin12_edge_handler+0x64>)
   80c7a:	4b11      	ldr	r3, [pc, #68]	; (80cc0 <pin12_edge_handler+0x68>)
   80c7c:	8819      	ldrh	r1, [r3, #0]
   80c7e:	4b11      	ldr	r3, [pc, #68]	; (80cc4 <pin12_edge_handler+0x6c>)
   80c80:	4798      	blx	r3
		}
			// Checks if pin 51 is high
		if (pio_get(PIOB, PIO_TYPE_PIO_INPUT, PIO_PB14)){
   80c82:	4811      	ldr	r0, [pc, #68]	; (80cc8 <pin12_edge_handler+0x70>)
   80c84:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80c88:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80c8c:	4b08      	ldr	r3, [pc, #32]	; (80cb0 <pin12_edge_handler+0x58>)
   80c8e:	4798      	blx	r3
   80c90:	b158      	cbz	r0, 80caa <pin12_edge_handler+0x52>
			//Increase the counter value
			counter_1++;
   80c92:	4b0b      	ldr	r3, [pc, #44]	; (80cc0 <pin12_edge_handler+0x68>)
   80c94:	881a      	ldrh	r2, [r3, #0]
   80c96:	3201      	adds	r2, #1
   80c98:	801a      	strh	r2, [r3, #0]
    	c1Loop = true;
   80c9a:	2201      	movs	r2, #1
   80c9c:	4b0b      	ldr	r3, [pc, #44]	; (80ccc <pin12_edge_handler+0x74>)
   80c9e:	701a      	strb	r2, [r3, #0]
			printf("\n c2 = %d",counter_2);
   80ca0:	480b      	ldr	r0, [pc, #44]	; (80cd0 <pin12_edge_handler+0x78>)
   80ca2:	4b04      	ldr	r3, [pc, #16]	; (80cb4 <pin12_edge_handler+0x5c>)
   80ca4:	8819      	ldrh	r1, [r3, #0]
   80ca6:	4b07      	ldr	r3, [pc, #28]	; (80cc4 <pin12_edge_handler+0x6c>)
   80ca8:	4798      	blx	r3
   80caa:	bd08      	pop	{r3, pc}
   80cac:	400e1200 	.word	0x400e1200
   80cb0:	000826dd 	.word	0x000826dd
   80cb4:	200709ee 	.word	0x200709ee
   80cb8:	20070151 	.word	0x20070151
   80cbc:	0008735c 	.word	0x0008735c
   80cc0:	200709ec 	.word	0x200709ec
   80cc4:	00084389 	.word	0x00084389
   80cc8:	400e1000 	.word	0x400e1000
   80ccc:	20070150 	.word	0x20070150
   80cd0:	00087368 	.word	0x00087368

00080cd4 <attach_interupt>:

/*
 * Runs one time when program starts.
 */
void attach_interupt(void)
{
   80cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
   80cd6:	b083      	sub	sp, #12

		//Enable the module clock to the PIOB peripheral
		pmc_enable_periph_clk(ID_PIOB);
   80cd8:	200c      	movs	r0, #12
   80cda:	4c19      	ldr	r4, [pc, #100]	; (80d40 <attach_interupt+0x6c>)
   80cdc:	47a0      	blx	r4
		//Enable the module clock to the PIOC peripheral
		pmc_enable_periph_clk(ID_PIOC);
   80cde:	200d      	movs	r0, #13
   80ce0:	47a0      	blx	r4
		//Set pin 12 direction on PIOC as input, with pullup
		pio_set_input(PIOC,PIO_PC12,PIO_PULLUP);
   80ce2:	4d18      	ldr	r5, [pc, #96]	; (80d44 <attach_interupt+0x70>)
   80ce4:	4628      	mov	r0, r5
   80ce6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80cea:	2201      	movs	r2, #1
   80cec:	4e16      	ldr	r6, [pc, #88]	; (80d48 <attach_interupt+0x74>)
   80cee:	47b0      	blx	r6
		//Set pin 14 direction on PIOB as input, with pullup
		pio_set_input(PIOB,PIO_PB14,PIO_PULLUP);
   80cf0:	4c16      	ldr	r4, [pc, #88]	; (80d4c <attach_interupt+0x78>)
   80cf2:	4620      	mov	r0, r4
   80cf4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80cf8:	2201      	movs	r2, #1
   80cfa:	47b0      	blx	r6
		//Configure the input pin 12 interrupt mode and handler pin51
		pio_handler_set(PIOC, ID_PIOC, PIO_PC12, PIO_IT_RISE_EDGE, pin12_edge_handler);
   80cfc:	4f14      	ldr	r7, [pc, #80]	; (80d50 <attach_interupt+0x7c>)
   80cfe:	9700      	str	r7, [sp, #0]
   80d00:	4628      	mov	r0, r5
   80d02:	210d      	movs	r1, #13
   80d04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80d08:	2370      	movs	r3, #112	; 0x70
   80d0a:	4e12      	ldr	r6, [pc, #72]	; (80d54 <attach_interupt+0x80>)
   80d0c:	47b0      	blx	r6
		//Configure the input pin 14 interrupt mode and handler pin53
		pio_handler_set(PIOB, ID_PIOB, PIO_PB14, PIO_IT_RISE_EDGE, pin12_edge_handler);
   80d0e:	9700      	str	r7, [sp, #0]
   80d10:	4620      	mov	r0, r4
   80d12:	210c      	movs	r1, #12
   80d14:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80d18:	2370      	movs	r3, #112	; 0x70
   80d1a:	47b0      	blx	r6
		//Enable the interrupt for the configured input pin 12
		pio_enable_interrupt(PIOC,PIO_PC12);
   80d1c:	4628      	mov	r0, r5
   80d1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80d22:	4d0d      	ldr	r5, [pc, #52]	; (80d58 <attach_interupt+0x84>)
   80d24:	47a8      	blx	r5
		//Enable the interrupt for the configured input pin 12
		pio_enable_interrupt(PIOB,PIO_PB14);
   80d26:	4620      	mov	r0, r4
   80d28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80d2c:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80d2e:	4b0b      	ldr	r3, [pc, #44]	; (80d5c <attach_interupt+0x88>)
   80d30:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80d34:	601a      	str	r2, [r3, #0]
   80d36:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80d3a:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(PIOB_IRQn);

	// 	NVIC_EnableIRQ((IRQn_Type) ID_USART1);
	// 	usart_enable_interrupt(CONF_UART, UART_IER_RXRDY);

}
   80d3c:	b003      	add	sp, #12
   80d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80d40:	00082b11 	.word	0x00082b11
   80d44:	400e1200 	.word	0x400e1200
   80d48:	00082735 	.word	0x00082735
   80d4c:	400e1000 	.word	0x400e1000
   80d50:	00080c59 	.word	0x00080c59
   80d54:	0008299d 	.word	0x0008299d
   80d58:	000827c1 	.word	0x000827c1
   80d5c:	e000e100 	.word	0xe000e100

00080d60 <reset_Counter>:
// 		c_counter = 0;
// 	}
// }

void reset_Counter(void){
 counter_1=0;
   80d60:	2300      	movs	r3, #0
   80d62:	4a02      	ldr	r2, [pc, #8]	; (80d6c <reset_Counter+0xc>)
   80d64:	8013      	strh	r3, [r2, #0]
 counter_2=0;
   80d66:	4a02      	ldr	r2, [pc, #8]	; (80d70 <reset_Counter+0x10>)
   80d68:	8013      	strh	r3, [r2, #0]
   80d6a:	4770      	bx	lr
   80d6c:	200709ec 	.word	0x200709ec
   80d70:	200709ee 	.word	0x200709ee

00080d74 <task_unoComm>:
#include <asf.h>
#include "Task_UnoComm.h"
#include <FreeRTOS.h>

void task_unoComm(void *pvParameters)
{
   80d74:	b570      	push	{r4, r5, r6, lr}
   80d76:	b082      	sub	sp, #8

	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 5000;

	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
   80d78:	4b05      	ldr	r3, [pc, #20]	; (80d90 <task_unoComm+0x1c>)
   80d7a:	4798      	blx	r3
   80d7c:	ac02      	add	r4, sp, #8
   80d7e:	f824 0d02 	strh.w	r0, [r4, #-2]!

	while (1)
	{
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement);	// Wait for the next cycle.
   80d82:	f241 3688 	movw	r6, #5000	; 0x1388
   80d86:	4d03      	ldr	r5, [pc, #12]	; (80d94 <task_unoComm+0x20>)
   80d88:	4620      	mov	r0, r4
   80d8a:	4631      	mov	r1, r6
   80d8c:	47a8      	blx	r5
   80d8e:	e7fb      	b.n	80d88 <task_unoComm+0x14>
   80d90:	00081b95 	.word	0x00081b95
   80d94:	00081de9 	.word	0x00081de9

00080d98 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80d98:	6943      	ldr	r3, [r0, #20]
   80d9a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80d9e:	bf1d      	ittte	ne
   80da0:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80da4:	61c1      	strne	r1, [r0, #28]
	return 0;
   80da6:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80da8:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80daa:	4770      	bx	lr

00080dac <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80dac:	6943      	ldr	r3, [r0, #20]
   80dae:	f013 0f01 	tst.w	r3, #1
   80db2:	d005      	beq.n	80dc0 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80db4:	6983      	ldr	r3, [r0, #24]
   80db6:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80dba:	600b      	str	r3, [r1, #0]

	return 0;
   80dbc:	2000      	movs	r0, #0
   80dbe:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80dc0:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80dc2:	4770      	bx	lr

00080dc4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80dc8:	460e      	mov	r6, r1
   80dca:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80dcc:	3801      	subs	r0, #1
   80dce:	2802      	cmp	r0, #2
   80dd0:	d80f      	bhi.n	80df2 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   80dd2:	b192      	cbz	r2, 80dfa <_write+0x36>
   80dd4:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80dd6:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80e14 <_write+0x50>
   80dda:	4f0d      	ldr	r7, [pc, #52]	; (80e10 <_write+0x4c>)
   80ddc:	f8d8 0000 	ldr.w	r0, [r8]
   80de0:	5d31      	ldrb	r1, [r6, r4]
   80de2:	683b      	ldr	r3, [r7, #0]
   80de4:	4798      	blx	r3
   80de6:	2800      	cmp	r0, #0
   80de8:	db0a      	blt.n	80e00 <_write+0x3c>
			return -1;
		}
		++nChars;
   80dea:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80dec:	42a5      	cmp	r5, r4
   80dee:	d1f5      	bne.n	80ddc <_write+0x18>
   80df0:	e00a      	b.n	80e08 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   80df2:	f04f 30ff 	mov.w	r0, #4294967295
   80df6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80dfa:	2000      	movs	r0, #0
   80dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80e00:	f04f 30ff 	mov.w	r0, #4294967295
   80e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80e08:	4620      	mov	r0, r4
	}
	return nChars;
}
   80e0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e0e:	bf00      	nop
   80e10:	20078ca0 	.word	0x20078ca0
   80e14:	20078ca4 	.word	0x20078ca4

00080e18 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80e18:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80e1a:	23ac      	movs	r3, #172	; 0xac
   80e1c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80e1e:	680a      	ldr	r2, [r1, #0]
   80e20:	684b      	ldr	r3, [r1, #4]
   80e22:	fbb2 f3f3 	udiv	r3, r2, r3
   80e26:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80e28:	1e5c      	subs	r4, r3, #1
   80e2a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80e2e:	4294      	cmp	r4, r2
   80e30:	d80a      	bhi.n	80e48 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80e32:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80e34:	688b      	ldr	r3, [r1, #8]
   80e36:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80e38:	f240 2302 	movw	r3, #514	; 0x202
   80e3c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80e40:	2350      	movs	r3, #80	; 0x50
   80e42:	6003      	str	r3, [r0, #0]

	return 0;
   80e44:	2000      	movs	r0, #0
   80e46:	e000      	b.n	80e4a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80e48:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80e4a:	f85d 4b04 	ldr.w	r4, [sp], #4
   80e4e:	4770      	bx	lr

00080e50 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80e50:	6943      	ldr	r3, [r0, #20]
   80e52:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80e56:	bf1a      	itte	ne
   80e58:	61c1      	strne	r1, [r0, #28]
	return 0;
   80e5a:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80e5c:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80e5e:	4770      	bx	lr

00080e60 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80e60:	6943      	ldr	r3, [r0, #20]
   80e62:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80e66:	bf1d      	ittte	ne
   80e68:	6983      	ldrne	r3, [r0, #24]
   80e6a:	700b      	strbne	r3, [r1, #0]
	return 0;
   80e6c:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80e6e:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80e70:	4770      	bx	lr
   80e72:	bf00      	nop

00080e74 <task_getCordinates>:
#include <FreeRTOS.h>
#include <inttypes.h>
#include "Task_GetCordinates.h"

void task_getCordinates(void *pvParameters)
{
   80e74:	b570      	push	{r4, r5, r6, lr}
   80e76:	b082      	sub	sp, #8

	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 1000;

	xLastWakeTime = xTaskGetTickCount();//Initialise the xLastWakeTime variable with the current time.
   80e78:	4b05      	ldr	r3, [pc, #20]	; (80e90 <task_getCordinates+0x1c>)
   80e7a:	4798      	blx	r3
   80e7c:	ac02      	add	r4, sp, #8
   80e7e:	f824 0d02 	strh.w	r0, [r4, #-2]!


	while (1) {

		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement); // Wait for the next cycle.
   80e82:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
   80e86:	4d03      	ldr	r5, [pc, #12]	; (80e94 <task_getCordinates+0x20>)
   80e88:	4620      	mov	r0, r4
   80e8a:	4631      	mov	r1, r6
   80e8c:	47a8      	blx	r5
   80e8e:	e7fb      	b.n	80e88 <task_getCordinates+0x14>
   80e90:	00081b95 	.word	0x00081b95
   80e94:	00081de9 	.word	0x00081de9

00080e98 <task_move>:
#include "NaviControl.h"
lastPosition [1][1]={0,-100};
presentPosition [1][1]={0,0};

void task_move(void *pvParameters)
{
   80e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80e9c:	b08b      	sub	sp, #44	; 0x2c


	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 8000;
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
   80e9e:	4b4c      	ldr	r3, [pc, #304]	; (80fd0 <task_move+0x138>)
   80ea0:	4798      	blx	r3
   80ea2:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement); // Wait for the next cycle

		//delay_us(5);
		moveTo(100,1);
		//delay_s(5);
		rotation(calcluteRotationAngle(0,-100,0,0,100,100),130);
   80ea6:	f04f 0a00 	mov.w	sl, #0
   80eaa:	f04f 0b00 	mov.w	fp, #0
   80eae:	2400      	movs	r4, #0
   80eb0:	4d48      	ldr	r5, [pc, #288]	; (80fd4 <task_move+0x13c>)
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.


	while (1)
	{
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement); // Wait for the next cycle
   80eb2:	f10d 0026 	add.w	r0, sp, #38	; 0x26
   80eb6:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
   80eba:	4a47      	ldr	r2, [pc, #284]	; (80fd8 <task_move+0x140>)
   80ebc:	4790      	blx	r2

		//delay_us(5);
		moveTo(100,1);
   80ebe:	2064      	movs	r0, #100	; 0x64
   80ec0:	2101      	movs	r1, #1
   80ec2:	4f46      	ldr	r7, [pc, #280]	; (80fdc <task_move+0x144>)
   80ec4:	47b8      	blx	r7
		//delay_s(5);
		rotation(calcluteRotationAngle(0,-100,0,0,100,100),130);
   80ec6:	e9cd ab00 	strd	sl, fp, [sp]
   80eca:	e9cd ab02 	strd	sl, fp, [sp, #8]
   80ece:	e9cd 4504 	strd	r4, r5, [sp, #16]
   80ed2:	e9cd 4506 	strd	r4, r5, [sp, #24]
   80ed6:	4650      	mov	r0, sl
   80ed8:	4659      	mov	r1, fp
   80eda:	2200      	movs	r2, #0
   80edc:	4b40      	ldr	r3, [pc, #256]	; (80fe0 <task_move+0x148>)
   80ede:	4e41      	ldr	r6, [pc, #260]	; (80fe4 <task_move+0x14c>)
   80ee0:	47b0      	blx	r6
   80ee2:	4e41      	ldr	r6, [pc, #260]	; (80fe8 <task_move+0x150>)
   80ee4:	47b0      	blx	r6
   80ee6:	2182      	movs	r1, #130	; 0x82
   80ee8:	f8df 9110 	ldr.w	r9, [pc, #272]	; 80ffc <task_move+0x164>
   80eec:	47c8      	blx	r9
		moveTo(calculateDistance(0,0,100,100),1);
   80eee:	e9cd 4500 	strd	r4, r5, [sp]
   80ef2:	e9cd 4502 	strd	r4, r5, [sp, #8]
   80ef6:	4650      	mov	r0, sl
   80ef8:	4659      	mov	r1, fp
   80efa:	4652      	mov	r2, sl
   80efc:	465b      	mov	r3, fp
   80efe:	f8df 8100 	ldr.w	r8, [pc, #256]	; 81000 <task_move+0x168>
   80f02:	47c0      	blx	r8
   80f04:	47b0      	blx	r6
   80f06:	2101      	movs	r1, #1
   80f08:	47b8      	blx	r7

		//delay_s(5);
		rotation(calcluteRotationAngle(0,0,100,100,-100,300),130);
   80f0a:	e9cd 4500 	strd	r4, r5, [sp]
   80f0e:	e9cd 4502 	strd	r4, r5, [sp, #8]
   80f12:	2200      	movs	r2, #0
   80f14:	4b32      	ldr	r3, [pc, #200]	; (80fe0 <task_move+0x148>)
   80f16:	e9cd 2304 	strd	r2, r3, [sp, #16]
   80f1a:	a32b      	add	r3, pc, #172	; (adr r3, 80fc8 <task_move+0x130>)
   80f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f20:	e9cd 2306 	strd	r2, r3, [sp, #24]
   80f24:	4650      	mov	r0, sl
   80f26:	4659      	mov	r1, fp
   80f28:	4652      	mov	r2, sl
   80f2a:	465b      	mov	r3, fp
   80f2c:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 80fe4 <task_move+0x14c>
   80f30:	47e0      	blx	ip
   80f32:	47b0      	blx	r6
   80f34:	2182      	movs	r1, #130	; 0x82
   80f36:	47c8      	blx	r9
		moveTo(calculateDistance(100,100,-100,300),1);
   80f38:	2200      	movs	r2, #0
   80f3a:	4b29      	ldr	r3, [pc, #164]	; (80fe0 <task_move+0x148>)
   80f3c:	e9cd 2300 	strd	r2, r3, [sp]
   80f40:	a321      	add	r3, pc, #132	; (adr r3, 80fc8 <task_move+0x130>)
   80f42:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f46:	e9cd 2302 	strd	r2, r3, [sp, #8]
   80f4a:	4620      	mov	r0, r4
   80f4c:	4629      	mov	r1, r5
   80f4e:	4622      	mov	r2, r4
   80f50:	462b      	mov	r3, r5
   80f52:	47c0      	blx	r8
   80f54:	47b0      	blx	r6
   80f56:	2101      	movs	r1, #1
   80f58:	47b8      	blx	r7

		//delay_s(5);

		rotation(calcluteRotationAngle(100,100,-100,300,100,600),130);
   80f5a:	2200      	movs	r2, #0
   80f5c:	4b20      	ldr	r3, [pc, #128]	; (80fe0 <task_move+0x148>)
   80f5e:	e9cd 2300 	strd	r2, r3, [sp]
   80f62:	a319      	add	r3, pc, #100	; (adr r3, 80fc8 <task_move+0x130>)
   80f64:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f68:	e9cd 2302 	strd	r2, r3, [sp, #8]
   80f6c:	e9cd 4504 	strd	r4, r5, [sp, #16]
   80f70:	2200      	movs	r2, #0
   80f72:	4b1e      	ldr	r3, [pc, #120]	; (80fec <task_move+0x154>)
   80f74:	e9cd 2306 	strd	r2, r3, [sp, #24]
   80f78:	4620      	mov	r0, r4
   80f7a:	4629      	mov	r1, r5
   80f7c:	4622      	mov	r2, r4
   80f7e:	462b      	mov	r3, r5
   80f80:	f8df c060 	ldr.w	ip, [pc, #96]	; 80fe4 <task_move+0x14c>
   80f84:	47e0      	blx	ip
   80f86:	47b0      	blx	r6
   80f88:	2182      	movs	r1, #130	; 0x82
   80f8a:	47c8      	blx	r9
		moveTo(calculateDistance(-100,300,100,600),1);
   80f8c:	e9cd 4500 	strd	r4, r5, [sp]
   80f90:	2200      	movs	r2, #0
   80f92:	4b16      	ldr	r3, [pc, #88]	; (80fec <task_move+0x154>)
   80f94:	e9cd 2302 	strd	r2, r3, [sp, #8]
   80f98:	2000      	movs	r0, #0
   80f9a:	4911      	ldr	r1, [pc, #68]	; (80fe0 <task_move+0x148>)
   80f9c:	a30a      	add	r3, pc, #40	; (adr r3, 80fc8 <task_move+0x130>)
   80f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80fa2:	47c0      	blx	r8
   80fa4:	47b0      	blx	r6
   80fa6:	2101      	movs	r1, #1
   80fa8:	47b8      	blx	r7
		lastPosition[0][0]= presentPosition[0][0];
   80faa:	4a11      	ldr	r2, [pc, #68]	; (80ff0 <task_move+0x158>)
   80fac:	4b11      	ldr	r3, [pc, #68]	; (80ff4 <task_move+0x15c>)
   80fae:	6819      	ldr	r1, [r3, #0]
   80fb0:	6011      	str	r1, [r2, #0]
		lastPosition[0][1]= presentPosition[0][1];
   80fb2:	6859      	ldr	r1, [r3, #4]
   80fb4:	6051      	str	r1, [r2, #4]
		presentPosition[0][0] = objects[2][0];
   80fb6:	4a10      	ldr	r2, [pc, #64]	; (80ff8 <task_move+0x160>)
   80fb8:	6911      	ldr	r1, [r2, #16]
   80fba:	6019      	str	r1, [r3, #0]
		presentPosition[0][1] = objects[2][1];
   80fbc:	6952      	ldr	r2, [r2, #20]
   80fbe:	605a      	str	r2, [r3, #4]
   80fc0:	e777      	b.n	80eb2 <task_move+0x1a>
   80fc2:	bf00      	nop
   80fc4:	f3af 8000 	nop.w
   80fc8:	00000000 	.word	0x00000000
   80fcc:	4072c000 	.word	0x4072c000
   80fd0:	00081b95 	.word	0x00081b95
   80fd4:	40590000 	.word	0x40590000
   80fd8:	00081de9 	.word	0x00081de9
   80fdc:	00080831 	.word	0x00080831
   80fe0:	c0590000 	.word	0xc0590000
   80fe4:	000807b1 	.word	0x000807b1
   80fe8:	00083cf5 	.word	0x00083cf5
   80fec:	4082c000 	.word	0x4082c000
   80ff0:	200709f4 	.word	0x200709f4
   80ff4:	200709f0 	.word	0x200709f0
   80ff8:	20070138 	.word	0x20070138
   80ffc:	00080a61 	.word	0x00080a61
   81000:	00080531 	.word	0x00080531
   81004:	f3af 8000 	nop.w

00081008 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   81008:	f100 0308 	add.w	r3, r0, #8
   8100c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   8100e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81012:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   81014:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   81016:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   81018:	2300      	movs	r3, #0
   8101a:	6003      	str	r3, [r0, #0]
   8101c:	4770      	bx	lr
   8101e:	bf00      	nop

00081020 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   81020:	2300      	movs	r3, #0
   81022:	6103      	str	r3, [r0, #16]
   81024:	4770      	bx	lr
   81026:	bf00      	nop

00081028 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   81028:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   8102a:	685a      	ldr	r2, [r3, #4]
   8102c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   8102e:	6842      	ldr	r2, [r0, #4]
   81030:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81032:	685a      	ldr	r2, [r3, #4]
   81034:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   81036:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   81038:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8103a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8103c:	6803      	ldr	r3, [r0, #0]
   8103e:	3301      	adds	r3, #1
   81040:	6003      	str	r3, [r0, #0]
   81042:	4770      	bx	lr

00081044 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   81044:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   81046:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   81048:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8104c:	429c      	cmp	r4, r3
   8104e:	d101      	bne.n	81054 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81050:	6903      	ldr	r3, [r0, #16]
   81052:	e00c      	b.n	8106e <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   81054:	f100 0308 	add.w	r3, r0, #8
   81058:	68c2      	ldr	r2, [r0, #12]
   8105a:	8812      	ldrh	r2, [r2, #0]
   8105c:	b292      	uxth	r2, r2
   8105e:	4294      	cmp	r4, r2
   81060:	d305      	bcc.n	8106e <vListInsert+0x2a>
   81062:	685b      	ldr	r3, [r3, #4]
   81064:	685a      	ldr	r2, [r3, #4]
   81066:	8812      	ldrh	r2, [r2, #0]
   81068:	b292      	uxth	r2, r2
   8106a:	4294      	cmp	r4, r2
   8106c:	d2f9      	bcs.n	81062 <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   8106e:	685a      	ldr	r2, [r3, #4]
   81070:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81072:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   81074:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   81076:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81078:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8107a:	6803      	ldr	r3, [r0, #0]
   8107c:	3301      	adds	r3, #1
   8107e:	6003      	str	r3, [r0, #0]
}
   81080:	f85d 4b04 	ldr.w	r4, [sp], #4
   81084:	4770      	bx	lr
   81086:	bf00      	nop

00081088 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81088:	6843      	ldr	r3, [r0, #4]
   8108a:	6882      	ldr	r2, [r0, #8]
   8108c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   8108e:	6883      	ldr	r3, [r0, #8]
   81090:	6842      	ldr	r2, [r0, #4]
   81092:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   81094:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   81096:	685a      	ldr	r2, [r3, #4]
   81098:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   8109a:	bf04      	itt	eq
   8109c:	6882      	ldreq	r2, [r0, #8]
   8109e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   810a0:	2200      	movs	r2, #0
   810a2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   810a4:	681a      	ldr	r2, [r3, #0]
   810a6:	3a01      	subs	r2, #1
   810a8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   810aa:	6818      	ldr	r0, [r3, #0]
}
   810ac:	4770      	bx	lr
   810ae:	bf00      	nop

000810b0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   810b0:	4803      	ldr	r0, [pc, #12]	; (810c0 <prvPortStartFirstTask+0x10>)
   810b2:	6800      	ldr	r0, [r0, #0]
   810b4:	6800      	ldr	r0, [r0, #0]
   810b6:	f380 8808 	msr	MSP, r0
   810ba:	b662      	cpsie	i
   810bc:	df00      	svc	0
   810be:	bf00      	nop
   810c0:	e000ed08 	.word	0xe000ed08

000810c4 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   810c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   810c8:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   810cc:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   810d0:	2300      	movs	r3, #0
   810d2:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   810d6:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   810da:	3840      	subs	r0, #64	; 0x40
   810dc:	4770      	bx	lr
   810de:	bf00      	nop

000810e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   810e0:	4b06      	ldr	r3, [pc, #24]	; (810fc <pxCurrentTCBConst2>)
   810e2:	6819      	ldr	r1, [r3, #0]
   810e4:	6808      	ldr	r0, [r1, #0]
   810e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   810ea:	f380 8809 	msr	PSP, r0
   810ee:	f04f 0000 	mov.w	r0, #0
   810f2:	f380 8811 	msr	BASEPRI, r0
   810f6:	f04e 0e0d 	orr.w	lr, lr, #13
   810fa:	4770      	bx	lr

000810fc <pxCurrentTCBConst2>:
   810fc:	20078b20 	.word	0x20078b20

00081100 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81100:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81104:	4b01      	ldr	r3, [pc, #4]	; (8110c <vPortYieldFromISR+0xc>)
   81106:	601a      	str	r2, [r3, #0]
   81108:	4770      	bx	lr
   8110a:	bf00      	nop
   8110c:	e000ed04 	.word	0xe000ed04

00081110 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   81110:	f3ef 8011 	mrs	r0, BASEPRI
   81114:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81118:	f381 8811 	msr	BASEPRI, r1
   8111c:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   8111e:	2000      	movs	r0, #0

00081120 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   81120:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   81122:	4b03      	ldr	r3, [pc, #12]	; (81130 <vPortEnterCritical+0x10>)
   81124:	4798      	blx	r3
	uxCriticalNesting++;
   81126:	4b03      	ldr	r3, [pc, #12]	; (81134 <vPortEnterCritical+0x14>)
   81128:	681a      	ldr	r2, [r3, #0]
   8112a:	3201      	adds	r2, #1
   8112c:	601a      	str	r2, [r3, #0]
   8112e:	bd08      	pop	{r3, pc}
   81130:	00081111 	.word	0x00081111
   81134:	20070154 	.word	0x20070154

00081138 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   81138:	f380 8811 	msr	BASEPRI, r0
   8113c:	4770      	bx	lr
   8113e:	bf00      	nop

00081140 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81140:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   81142:	4a04      	ldr	r2, [pc, #16]	; (81154 <vPortExitCritical+0x14>)
   81144:	6813      	ldr	r3, [r2, #0]
   81146:	3b01      	subs	r3, #1
   81148:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   8114a:	b913      	cbnz	r3, 81152 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   8114c:	2000      	movs	r0, #0
   8114e:	4b02      	ldr	r3, [pc, #8]	; (81158 <vPortExitCritical+0x18>)
   81150:	4798      	blx	r3
   81152:	bd08      	pop	{r3, pc}
   81154:	20070154 	.word	0x20070154
   81158:	00081139 	.word	0x00081139

0008115c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   8115c:	f3ef 8009 	mrs	r0, PSP
   81160:	4b0c      	ldr	r3, [pc, #48]	; (81194 <pxCurrentTCBConst>)
   81162:	681a      	ldr	r2, [r3, #0]
   81164:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81168:	6010      	str	r0, [r2, #0]
   8116a:	e92d 4008 	stmdb	sp!, {r3, lr}
   8116e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81172:	f380 8811 	msr	BASEPRI, r0
   81176:	f000 fec5 	bl	81f04 <vTaskSwitchContext>
   8117a:	f04f 0000 	mov.w	r0, #0
   8117e:	f380 8811 	msr	BASEPRI, r0
   81182:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81186:	6819      	ldr	r1, [r3, #0]
   81188:	6808      	ldr	r0, [r1, #0]
   8118a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8118e:	f380 8809 	msr	PSP, r0
   81192:	4770      	bx	lr

00081194 <pxCurrentTCBConst>:
   81194:	20078b20 	.word	0x20078b20

00081198 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   81198:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   8119a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8119e:	4b05      	ldr	r3, [pc, #20]	; (811b4 <SysTick_Handler+0x1c>)
   811a0:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   811a2:	4b05      	ldr	r3, [pc, #20]	; (811b8 <SysTick_Handler+0x20>)
   811a4:	4798      	blx	r3
	{
		vTaskIncrementTick();
   811a6:	4b05      	ldr	r3, [pc, #20]	; (811bc <SysTick_Handler+0x24>)
   811a8:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   811aa:	2000      	movs	r0, #0
   811ac:	4b04      	ldr	r3, [pc, #16]	; (811c0 <SysTick_Handler+0x28>)
   811ae:	4798      	blx	r3
   811b0:	bd08      	pop	{r3, pc}
   811b2:	bf00      	nop
   811b4:	e000ed04 	.word	0xe000ed04
   811b8:	00081111 	.word	0x00081111
   811bc:	00081bb5 	.word	0x00081bb5
   811c0:	00081139 	.word	0x00081139

000811c4 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   811c4:	4a03      	ldr	r2, [pc, #12]	; (811d4 <vPortSetupTimerInterrupt+0x10>)
   811c6:	4b04      	ldr	r3, [pc, #16]	; (811d8 <vPortSetupTimerInterrupt+0x14>)
   811c8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   811ca:	2207      	movs	r2, #7
   811cc:	3b04      	subs	r3, #4
   811ce:	601a      	str	r2, [r3, #0]
   811d0:	4770      	bx	lr
   811d2:	bf00      	nop
   811d4:	0001481f 	.word	0x0001481f
   811d8:	e000e014 	.word	0xe000e014

000811dc <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   811dc:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   811de:	4b09      	ldr	r3, [pc, #36]	; (81204 <xPortStartScheduler+0x28>)
   811e0:	681a      	ldr	r2, [r3, #0]
   811e2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   811e6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   811e8:	681a      	ldr	r2, [r3, #0]
   811ea:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   811ee:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   811f0:	4b05      	ldr	r3, [pc, #20]	; (81208 <xPortStartScheduler+0x2c>)
   811f2:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   811f4:	2400      	movs	r4, #0
   811f6:	4b05      	ldr	r3, [pc, #20]	; (8120c <xPortStartScheduler+0x30>)
   811f8:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   811fa:	4b05      	ldr	r3, [pc, #20]	; (81210 <xPortStartScheduler+0x34>)
   811fc:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   811fe:	4620      	mov	r0, r4
   81200:	bd10      	pop	{r4, pc}
   81202:	bf00      	nop
   81204:	e000ed20 	.word	0xe000ed20
   81208:	000811c5 	.word	0x000811c5
   8120c:	20070154 	.word	0x20070154
   81210:	000810b1 	.word	0x000810b1

00081214 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   81214:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   81216:	4a13      	ldr	r2, [pc, #76]	; (81264 <prvInsertBlockIntoFreeList+0x50>)
   81218:	6813      	ldr	r3, [r2, #0]
   8121a:	4283      	cmp	r3, r0
   8121c:	d201      	bcs.n	81222 <prvInsertBlockIntoFreeList+0xe>
   8121e:	461a      	mov	r2, r3
   81220:	e7fa      	b.n	81218 <prvInsertBlockIntoFreeList+0x4>
   81222:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   81224:	6854      	ldr	r4, [r2, #4]
   81226:	1915      	adds	r5, r2, r4
   81228:	4285      	cmp	r5, r0
   8122a:	d103      	bne.n	81234 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   8122c:	6868      	ldr	r0, [r5, #4]
   8122e:	4404      	add	r4, r0
   81230:	6054      	str	r4, [r2, #4]
   81232:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   81234:	6842      	ldr	r2, [r0, #4]
   81236:	1884      	adds	r4, r0, r2
   81238:	42a3      	cmp	r3, r4
   8123a:	d10c      	bne.n	81256 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   8123c:	4c0a      	ldr	r4, [pc, #40]	; (81268 <prvInsertBlockIntoFreeList+0x54>)
   8123e:	6824      	ldr	r4, [r4, #0]
   81240:	429c      	cmp	r4, r3
   81242:	d006      	beq.n	81252 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   81244:	685b      	ldr	r3, [r3, #4]
   81246:	441a      	add	r2, r3
   81248:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   8124a:	680b      	ldr	r3, [r1, #0]
   8124c:	681b      	ldr	r3, [r3, #0]
   8124e:	6003      	str	r3, [r0, #0]
   81250:	e002      	b.n	81258 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   81252:	6003      	str	r3, [r0, #0]
   81254:	e000      	b.n	81258 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   81256:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   81258:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   8125a:	bf18      	it	ne
   8125c:	6008      	strne	r0, [r1, #0]
	}
}
   8125e:	bc30      	pop	{r4, r5}
   81260:	4770      	bx	lr
   81262:	bf00      	nop
   81264:	200789fc 	.word	0x200789fc
   81268:	200789f8 	.word	0x200789f8

0008126c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   8126c:	b538      	push	{r3, r4, r5, lr}
   8126e:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   81270:	4b28      	ldr	r3, [pc, #160]	; (81314 <pvPortMalloc+0xa8>)
   81272:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   81274:	4b28      	ldr	r3, [pc, #160]	; (81318 <pvPortMalloc+0xac>)
   81276:	681b      	ldr	r3, [r3, #0]
   81278:	b99b      	cbnz	r3, 812a2 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   8127a:	4a28      	ldr	r2, [pc, #160]	; (8131c <pvPortMalloc+0xb0>)
   8127c:	4b28      	ldr	r3, [pc, #160]	; (81320 <pvPortMalloc+0xb4>)
   8127e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   81280:	2100      	movs	r1, #0
   81282:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   81284:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   81288:	1898      	adds	r0, r3, r2
   8128a:	4d23      	ldr	r5, [pc, #140]	; (81318 <pvPortMalloc+0xac>)
   8128c:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   8128e:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   81292:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   81294:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   81296:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   81298:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   8129a:	4b22      	ldr	r3, [pc, #136]	; (81324 <pvPortMalloc+0xb8>)
   8129c:	681a      	ldr	r2, [r3, #0]
   8129e:	3a10      	subs	r2, #16
   812a0:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   812a2:	2c00      	cmp	r4, #0
   812a4:	d02d      	beq.n	81302 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   812a6:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   812aa:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   812ae:	bf1c      	itt	ne
   812b0:	f022 0207 	bicne.w	r2, r2, #7
   812b4:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   812b6:	1e51      	subs	r1, r2, #1
   812b8:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   812bc:	4299      	cmp	r1, r3
   812be:	d822      	bhi.n	81306 <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   812c0:	4916      	ldr	r1, [pc, #88]	; (8131c <pvPortMalloc+0xb0>)
   812c2:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   812c4:	6863      	ldr	r3, [r4, #4]
   812c6:	429a      	cmp	r2, r3
   812c8:	d904      	bls.n	812d4 <pvPortMalloc+0x68>
   812ca:	6823      	ldr	r3, [r4, #0]
   812cc:	b113      	cbz	r3, 812d4 <pvPortMalloc+0x68>
   812ce:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   812d0:	461c      	mov	r4, r3
   812d2:	e7f7      	b.n	812c4 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   812d4:	4b10      	ldr	r3, [pc, #64]	; (81318 <pvPortMalloc+0xac>)
   812d6:	681b      	ldr	r3, [r3, #0]
   812d8:	429c      	cmp	r4, r3
   812da:	d016      	beq.n	8130a <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   812dc:	680d      	ldr	r5, [r1, #0]
   812de:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   812e0:	6823      	ldr	r3, [r4, #0]
   812e2:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   812e4:	6863      	ldr	r3, [r4, #4]
   812e6:	1a9b      	subs	r3, r3, r2
   812e8:	2b20      	cmp	r3, #32
   812ea:	d904      	bls.n	812f6 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   812ec:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   812ee:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   812f0:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   812f2:	4b0d      	ldr	r3, [pc, #52]	; (81328 <pvPortMalloc+0xbc>)
   812f4:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   812f6:	4b0b      	ldr	r3, [pc, #44]	; (81324 <pvPortMalloc+0xb8>)
   812f8:	681a      	ldr	r2, [r3, #0]
   812fa:	6861      	ldr	r1, [r4, #4]
   812fc:	1a52      	subs	r2, r2, r1
   812fe:	601a      	str	r2, [r3, #0]
   81300:	e004      	b.n	8130c <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   81302:	2500      	movs	r5, #0
   81304:	e002      	b.n	8130c <pvPortMalloc+0xa0>
   81306:	2500      	movs	r5, #0
   81308:	e000      	b.n	8130c <pvPortMalloc+0xa0>
   8130a:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   8130c:	4b07      	ldr	r3, [pc, #28]	; (8132c <pvPortMalloc+0xc0>)
   8130e:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   81310:	4628      	mov	r0, r5
   81312:	bd38      	pop	{r3, r4, r5, pc}
   81314:	00081b85 	.word	0x00081b85
   81318:	200789f8 	.word	0x200789f8
   8131c:	200789fc 	.word	0x200789fc
   81320:	200709f8 	.word	0x200709f8
   81324:	20070158 	.word	0x20070158
   81328:	00081215 	.word	0x00081215
   8132c:	00081ce1 	.word	0x00081ce1

00081330 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   81330:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   81332:	4604      	mov	r4, r0
   81334:	b168      	cbz	r0, 81352 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   81336:	4b07      	ldr	r3, [pc, #28]	; (81354 <vPortFree+0x24>)
   81338:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   8133a:	4b07      	ldr	r3, [pc, #28]	; (81358 <vPortFree+0x28>)
   8133c:	6819      	ldr	r1, [r3, #0]
   8133e:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   81342:	440a      	add	r2, r1
   81344:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   81346:	f1a4 0010 	sub.w	r0, r4, #16
   8134a:	4b04      	ldr	r3, [pc, #16]	; (8135c <vPortFree+0x2c>)
   8134c:	4798      	blx	r3
		}
		xTaskResumeAll();
   8134e:	4b04      	ldr	r3, [pc, #16]	; (81360 <vPortFree+0x30>)
   81350:	4798      	blx	r3
   81352:	bd10      	pop	{r4, pc}
   81354:	00081b85 	.word	0x00081b85
   81358:	20070158 	.word	0x20070158
   8135c:	00081215 	.word	0x00081215
   81360:	00081ce1 	.word	0x00081ce1

00081364 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   81364:	b510      	push	{r4, lr}
   81366:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   81368:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8136a:	b93b      	cbnz	r3, 8137c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8136c:	6803      	ldr	r3, [r0, #0]
   8136e:	bb1b      	cbnz	r3, 813b8 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81370:	6840      	ldr	r0, [r0, #4]
   81372:	4b13      	ldr	r3, [pc, #76]	; (813c0 <prvCopyDataToQueue+0x5c>)
   81374:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   81376:	2300      	movs	r3, #0
   81378:	6063      	str	r3, [r4, #4]
   8137a:	e01d      	b.n	813b8 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   8137c:	b96a      	cbnz	r2, 8139a <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8137e:	6880      	ldr	r0, [r0, #8]
   81380:	461a      	mov	r2, r3
   81382:	4b10      	ldr	r3, [pc, #64]	; (813c4 <prvCopyDataToQueue+0x60>)
   81384:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   81386:	68a2      	ldr	r2, [r4, #8]
   81388:	6c23      	ldr	r3, [r4, #64]	; 0x40
   8138a:	4413      	add	r3, r2
   8138c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   8138e:	6862      	ldr	r2, [r4, #4]
   81390:	4293      	cmp	r3, r2
   81392:	d311      	bcc.n	813b8 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   81394:	6823      	ldr	r3, [r4, #0]
   81396:	60a3      	str	r3, [r4, #8]
   81398:	e00e      	b.n	813b8 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8139a:	68c0      	ldr	r0, [r0, #12]
   8139c:	461a      	mov	r2, r3
   8139e:	4b09      	ldr	r3, [pc, #36]	; (813c4 <prvCopyDataToQueue+0x60>)
   813a0:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   813a2:	6c22      	ldr	r2, [r4, #64]	; 0x40
   813a4:	4252      	negs	r2, r2
   813a6:	68e3      	ldr	r3, [r4, #12]
   813a8:	4413      	add	r3, r2
   813aa:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   813ac:	6821      	ldr	r1, [r4, #0]
   813ae:	428b      	cmp	r3, r1
   813b0:	d202      	bcs.n	813b8 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   813b2:	6863      	ldr	r3, [r4, #4]
   813b4:	441a      	add	r2, r3
   813b6:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   813b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   813ba:	3301      	adds	r3, #1
   813bc:	63a3      	str	r3, [r4, #56]	; 0x38
   813be:	bd10      	pop	{r4, pc}
   813c0:	0008222d 	.word	0x0008222d
   813c4:	000843b1 	.word	0x000843b1

000813c8 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   813c8:	b538      	push	{r3, r4, r5, lr}
   813ca:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   813cc:	6805      	ldr	r5, [r0, #0]
   813ce:	b15d      	cbz	r5, 813e8 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   813d0:	6c02      	ldr	r2, [r0, #64]	; 0x40
   813d2:	68c4      	ldr	r4, [r0, #12]
   813d4:	4414      	add	r4, r2
   813d6:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   813d8:	6840      	ldr	r0, [r0, #4]
   813da:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   813dc:	bf28      	it	cs
   813de:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   813e0:	4608      	mov	r0, r1
   813e2:	68d9      	ldr	r1, [r3, #12]
   813e4:	4b01      	ldr	r3, [pc, #4]	; (813ec <prvCopyDataFromQueue+0x24>)
   813e6:	4798      	blx	r3
   813e8:	bd38      	pop	{r3, r4, r5, pc}
   813ea:	bf00      	nop
   813ec:	000843b1 	.word	0x000843b1

000813f0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   813f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   813f2:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   813f4:	4b1d      	ldr	r3, [pc, #116]	; (8146c <prvUnlockQueue+0x7c>)
   813f6:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   813f8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   813fa:	2b00      	cmp	r3, #0
   813fc:	dd12      	ble.n	81424 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   813fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81400:	b183      	cbz	r3, 81424 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81402:	f104 0624 	add.w	r6, r4, #36	; 0x24
   81406:	4d1a      	ldr	r5, [pc, #104]	; (81470 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81408:	4f1a      	ldr	r7, [pc, #104]	; (81474 <prvUnlockQueue+0x84>)
   8140a:	e001      	b.n	81410 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8140c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8140e:	b14b      	cbz	r3, 81424 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81410:	4630      	mov	r0, r6
   81412:	47a8      	blx	r5
   81414:	b100      	cbz	r0, 81418 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81416:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   81418:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8141a:	3b01      	subs	r3, #1
   8141c:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   8141e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81420:	2b00      	cmp	r3, #0
   81422:	dcf3      	bgt.n	8140c <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   81424:	f04f 33ff 	mov.w	r3, #4294967295
   81428:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   8142a:	4b13      	ldr	r3, [pc, #76]	; (81478 <prvUnlockQueue+0x88>)
   8142c:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   8142e:	4b0f      	ldr	r3, [pc, #60]	; (8146c <prvUnlockQueue+0x7c>)
   81430:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81432:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81434:	2b00      	cmp	r3, #0
   81436:	dd12      	ble.n	8145e <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81438:	6923      	ldr	r3, [r4, #16]
   8143a:	b183      	cbz	r3, 8145e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   8143c:	f104 0610 	add.w	r6, r4, #16
   81440:	4d0b      	ldr	r5, [pc, #44]	; (81470 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   81442:	4f0c      	ldr	r7, [pc, #48]	; (81474 <prvUnlockQueue+0x84>)
   81444:	e001      	b.n	8144a <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81446:	6923      	ldr	r3, [r4, #16]
   81448:	b14b      	cbz	r3, 8145e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   8144a:	4630      	mov	r0, r6
   8144c:	47a8      	blx	r5
   8144e:	b100      	cbz	r0, 81452 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   81450:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   81452:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81454:	3b01      	subs	r3, #1
   81456:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81458:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8145a:	2b00      	cmp	r3, #0
   8145c:	dcf3      	bgt.n	81446 <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   8145e:	f04f 33ff 	mov.w	r3, #4294967295
   81462:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   81464:	4b04      	ldr	r3, [pc, #16]	; (81478 <prvUnlockQueue+0x88>)
   81466:	4798      	blx	r3
   81468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8146a:	bf00      	nop
   8146c:	00081121 	.word	0x00081121
   81470:	00082041 	.word	0x00082041
   81474:	00082179 	.word	0x00082179
   81478:	00081141 	.word	0x00081141

0008147c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   8147c:	b538      	push	{r3, r4, r5, lr}
   8147e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   81480:	4604      	mov	r4, r0
   81482:	b918      	cbnz	r0, 8148c <xQueueGenericReset+0x10>
   81484:	4b16      	ldr	r3, [pc, #88]	; (814e0 <xQueueGenericReset+0x64>)
   81486:	4798      	blx	r3
   81488:	bf00      	nop
   8148a:	e7fd      	b.n	81488 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   8148c:	4b15      	ldr	r3, [pc, #84]	; (814e4 <xQueueGenericReset+0x68>)
   8148e:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81490:	6823      	ldr	r3, [r4, #0]
   81492:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81494:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   81496:	fb00 f002 	mul.w	r0, r0, r2
   8149a:	1819      	adds	r1, r3, r0
   8149c:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   8149e:	2100      	movs	r1, #0
   814a0:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   814a2:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   814a4:	1a82      	subs	r2, r0, r2
   814a6:	4413      	add	r3, r2
   814a8:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   814aa:	f04f 33ff 	mov.w	r3, #4294967295
   814ae:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   814b0:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   814b2:	b955      	cbnz	r5, 814ca <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   814b4:	6923      	ldr	r3, [r4, #16]
   814b6:	b17b      	cbz	r3, 814d8 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   814b8:	f104 0010 	add.w	r0, r4, #16
   814bc:	4b0a      	ldr	r3, [pc, #40]	; (814e8 <xQueueGenericReset+0x6c>)
   814be:	4798      	blx	r3
   814c0:	2801      	cmp	r0, #1
   814c2:	d109      	bne.n	814d8 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   814c4:	4b09      	ldr	r3, [pc, #36]	; (814ec <xQueueGenericReset+0x70>)
   814c6:	4798      	blx	r3
   814c8:	e006      	b.n	814d8 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   814ca:	f104 0010 	add.w	r0, r4, #16
   814ce:	4d08      	ldr	r5, [pc, #32]	; (814f0 <xQueueGenericReset+0x74>)
   814d0:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   814d2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   814d6:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   814d8:	4b06      	ldr	r3, [pc, #24]	; (814f4 <xQueueGenericReset+0x78>)
   814da:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   814dc:	2001      	movs	r0, #1
   814de:	bd38      	pop	{r3, r4, r5, pc}
   814e0:	00081111 	.word	0x00081111
   814e4:	00081121 	.word	0x00081121
   814e8:	00082041 	.word	0x00082041
   814ec:	00081101 	.word	0x00081101
   814f0:	00081009 	.word	0x00081009
   814f4:	00081141 	.word	0x00081141

000814f8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   814f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   814fa:	460d      	mov	r5, r1
   814fc:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   814fe:	4606      	mov	r6, r0
   81500:	b188      	cbz	r0, 81526 <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   81502:	2050      	movs	r0, #80	; 0x50
   81504:	4b0e      	ldr	r3, [pc, #56]	; (81540 <xQueueGenericCreate+0x48>)
   81506:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81508:	4604      	mov	r4, r0
   8150a:	b160      	cbz	r0, 81526 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   8150c:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   81510:	3001      	adds	r0, #1
   81512:	4b0b      	ldr	r3, [pc, #44]	; (81540 <xQueueGenericCreate+0x48>)
   81514:	4798      	blx	r3
   81516:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   81518:	b940      	cbnz	r0, 8152c <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   8151a:	4620      	mov	r0, r4
   8151c:	4b09      	ldr	r3, [pc, #36]	; (81544 <xQueueGenericCreate+0x4c>)
   8151e:	4798      	blx	r3
   81520:	e001      	b.n	81526 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   81522:	bf00      	nop
   81524:	e7fd      	b.n	81522 <xQueueGenericCreate+0x2a>
   81526:	4b08      	ldr	r3, [pc, #32]	; (81548 <xQueueGenericCreate+0x50>)
   81528:	4798      	blx	r3
   8152a:	e7fa      	b.n	81522 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   8152c:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   8152e:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81530:	4620      	mov	r0, r4
   81532:	2101      	movs	r1, #1
   81534:	4b05      	ldr	r3, [pc, #20]	; (8154c <xQueueGenericCreate+0x54>)
   81536:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81538:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   8153c:	4620      	mov	r0, r4
   8153e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81540:	0008126d 	.word	0x0008126d
   81544:	00081331 	.word	0x00081331
   81548:	00081111 	.word	0x00081111
   8154c:	0008147d 	.word	0x0008147d

00081550 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81554:	b085      	sub	sp, #20
   81556:	468a      	mov	sl, r1
   81558:	469b      	mov	fp, r3
   8155a:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   8155e:	4604      	mov	r4, r0
   81560:	b918      	cbnz	r0, 8156a <xQueueGenericSend+0x1a>
   81562:	4b38      	ldr	r3, [pc, #224]	; (81644 <xQueueGenericSend+0xf4>)
   81564:	4798      	blx	r3
   81566:	bf00      	nop
   81568:	e7fd      	b.n	81566 <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8156a:	b909      	cbnz	r1, 81570 <xQueueGenericSend+0x20>
   8156c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8156e:	b91b      	cbnz	r3, 81578 <xQueueGenericSend+0x28>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81570:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81572:	4e35      	ldr	r6, [pc, #212]	; (81648 <xQueueGenericSend+0xf8>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81574:	4d35      	ldr	r5, [pc, #212]	; (8164c <xQueueGenericSend+0xfc>)
   81576:	e003      	b.n	81580 <xQueueGenericSend+0x30>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81578:	4b32      	ldr	r3, [pc, #200]	; (81644 <xQueueGenericSend+0xf4>)
   8157a:	4798      	blx	r3
   8157c:	bf00      	nop
   8157e:	e7fd      	b.n	8157c <xQueueGenericSend+0x2c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81580:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81582:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81584:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81586:	429a      	cmp	r2, r3
   81588:	d212      	bcs.n	815b0 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8158a:	4620      	mov	r0, r4
   8158c:	4651      	mov	r1, sl
   8158e:	465a      	mov	r2, fp
   81590:	4b2f      	ldr	r3, [pc, #188]	; (81650 <xQueueGenericSend+0x100>)
   81592:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81594:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81596:	b13b      	cbz	r3, 815a8 <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81598:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8159c:	4b2d      	ldr	r3, [pc, #180]	; (81654 <xQueueGenericSend+0x104>)
   8159e:	4798      	blx	r3
   815a0:	2801      	cmp	r0, #1
   815a2:	d101      	bne.n	815a8 <xQueueGenericSend+0x58>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   815a4:	4b2c      	ldr	r3, [pc, #176]	; (81658 <xQueueGenericSend+0x108>)
   815a6:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   815a8:	4b28      	ldr	r3, [pc, #160]	; (8164c <xQueueGenericSend+0xfc>)
   815aa:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   815ac:	2001      	movs	r0, #1
   815ae:	e046      	b.n	8163e <xQueueGenericSend+0xee>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   815b0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   815b4:	b91b      	cbnz	r3, 815be <xQueueGenericSend+0x6e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   815b6:	4b25      	ldr	r3, [pc, #148]	; (8164c <xQueueGenericSend+0xfc>)
   815b8:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   815ba:	2000      	movs	r0, #0
   815bc:	e03f      	b.n	8163e <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   815be:	b91f      	cbnz	r7, 815c8 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   815c0:	a802      	add	r0, sp, #8
   815c2:	4b26      	ldr	r3, [pc, #152]	; (8165c <xQueueGenericSend+0x10c>)
   815c4:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   815c6:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   815c8:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   815ca:	4b25      	ldr	r3, [pc, #148]	; (81660 <xQueueGenericSend+0x110>)
   815cc:	4798      	blx	r3
		prvLockQueue( pxQueue );
   815ce:	47b0      	blx	r6
   815d0:	6c63      	ldr	r3, [r4, #68]	; 0x44
   815d2:	f1b3 3fff 	cmp.w	r3, #4294967295
   815d6:	bf04      	itt	eq
   815d8:	2300      	moveq	r3, #0
   815da:	6463      	streq	r3, [r4, #68]	; 0x44
   815dc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   815de:	f1b3 3fff 	cmp.w	r3, #4294967295
   815e2:	bf04      	itt	eq
   815e4:	2300      	moveq	r3, #0
   815e6:	64a3      	streq	r3, [r4, #72]	; 0x48
   815e8:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   815ea:	a802      	add	r0, sp, #8
   815ec:	f10d 0106 	add.w	r1, sp, #6
   815f0:	4b1c      	ldr	r3, [pc, #112]	; (81664 <xQueueGenericSend+0x114>)
   815f2:	4798      	blx	r3
   815f4:	b9e8      	cbnz	r0, 81632 <xQueueGenericSend+0xe2>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   815f6:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   815f8:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   815fc:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   81600:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   81602:	45c1      	cmp	r9, r8
   81604:	d10f      	bne.n	81626 <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   81606:	f104 0010 	add.w	r0, r4, #16
   8160a:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   8160e:	4b16      	ldr	r3, [pc, #88]	; (81668 <xQueueGenericSend+0x118>)
   81610:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   81612:	4620      	mov	r0, r4
   81614:	4b15      	ldr	r3, [pc, #84]	; (8166c <xQueueGenericSend+0x11c>)
   81616:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   81618:	4b15      	ldr	r3, [pc, #84]	; (81670 <xQueueGenericSend+0x120>)
   8161a:	4798      	blx	r3
   8161c:	2800      	cmp	r0, #0
   8161e:	d1af      	bne.n	81580 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   81620:	4b0d      	ldr	r3, [pc, #52]	; (81658 <xQueueGenericSend+0x108>)
   81622:	4798      	blx	r3
   81624:	e7ac      	b.n	81580 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   81626:	4620      	mov	r0, r4
   81628:	4b10      	ldr	r3, [pc, #64]	; (8166c <xQueueGenericSend+0x11c>)
   8162a:	4798      	blx	r3
				( void ) xTaskResumeAll();
   8162c:	4b10      	ldr	r3, [pc, #64]	; (81670 <xQueueGenericSend+0x120>)
   8162e:	4798      	blx	r3
   81630:	e7a6      	b.n	81580 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   81632:	4620      	mov	r0, r4
   81634:	4b0d      	ldr	r3, [pc, #52]	; (8166c <xQueueGenericSend+0x11c>)
   81636:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81638:	4b0d      	ldr	r3, [pc, #52]	; (81670 <xQueueGenericSend+0x120>)
   8163a:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   8163c:	2000      	movs	r0, #0
		}
	}
}
   8163e:	b005      	add	sp, #20
   81640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81644:	00081111 	.word	0x00081111
   81648:	00081121 	.word	0x00081121
   8164c:	00081141 	.word	0x00081141
   81650:	00081365 	.word	0x00081365
   81654:	00082041 	.word	0x00082041
   81658:	00081101 	.word	0x00081101
   8165c:	000820c5 	.word	0x000820c5
   81660:	00081b85 	.word	0x00081b85
   81664:	000820ed 	.word	0x000820ed
   81668:	00081f95 	.word	0x00081f95
   8166c:	000813f1 	.word	0x000813f1
   81670:	00081ce1 	.word	0x00081ce1

00081674 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   81674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81678:	460e      	mov	r6, r1
   8167a:	4615      	mov	r5, r2
   8167c:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   8167e:	4604      	mov	r4, r0
   81680:	b918      	cbnz	r0, 8168a <xQueueGenericSendFromISR+0x16>
   81682:	4b1c      	ldr	r3, [pc, #112]	; (816f4 <xQueueGenericSendFromISR+0x80>)
   81684:	4798      	blx	r3
   81686:	bf00      	nop
   81688:	e7fd      	b.n	81686 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8168a:	b929      	cbnz	r1, 81698 <xQueueGenericSendFromISR+0x24>
   8168c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8168e:	b11b      	cbz	r3, 81698 <xQueueGenericSendFromISR+0x24>
   81690:	4b18      	ldr	r3, [pc, #96]	; (816f4 <xQueueGenericSendFromISR+0x80>)
   81692:	4798      	blx	r3
   81694:	bf00      	nop
   81696:	e7fd      	b.n	81694 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81698:	4b16      	ldr	r3, [pc, #88]	; (816f4 <xQueueGenericSendFromISR+0x80>)
   8169a:	4798      	blx	r3
   8169c:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8169e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   816a0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   816a2:	429a      	cmp	r2, r3
   816a4:	d218      	bcs.n	816d8 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   816a6:	4620      	mov	r0, r4
   816a8:	4631      	mov	r1, r6
   816aa:	4642      	mov	r2, r8
   816ac:	4b12      	ldr	r3, [pc, #72]	; (816f8 <xQueueGenericSendFromISR+0x84>)
   816ae:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   816b0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   816b2:	f1b3 3fff 	cmp.w	r3, #4294967295
   816b6:	d10a      	bne.n	816ce <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   816b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   816ba:	b17b      	cbz	r3, 816dc <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   816bc:	f104 0024 	add.w	r0, r4, #36	; 0x24
   816c0:	4b0e      	ldr	r3, [pc, #56]	; (816fc <xQueueGenericSendFromISR+0x88>)
   816c2:	4798      	blx	r3
   816c4:	b160      	cbz	r0, 816e0 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   816c6:	b16d      	cbz	r5, 816e4 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   816c8:	2401      	movs	r4, #1
   816ca:	602c      	str	r4, [r5, #0]
   816cc:	e00b      	b.n	816e6 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   816ce:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   816d0:	3301      	adds	r3, #1
   816d2:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   816d4:	2401      	movs	r4, #1
   816d6:	e006      	b.n	816e6 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   816d8:	2400      	movs	r4, #0
   816da:	e004      	b.n	816e6 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   816dc:	2401      	movs	r4, #1
   816de:	e002      	b.n	816e6 <xQueueGenericSendFromISR+0x72>
   816e0:	2401      	movs	r4, #1
   816e2:	e000      	b.n	816e6 <xQueueGenericSendFromISR+0x72>
   816e4:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   816e6:	4638      	mov	r0, r7
   816e8:	4b05      	ldr	r3, [pc, #20]	; (81700 <xQueueGenericSendFromISR+0x8c>)
   816ea:	4798      	blx	r3

	return xReturn;
}
   816ec:	4620      	mov	r0, r4
   816ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   816f2:	bf00      	nop
   816f4:	00081111 	.word	0x00081111
   816f8:	00081365 	.word	0x00081365
   816fc:	00082041 	.word	0x00082041
   81700:	00081139 	.word	0x00081139

00081704 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   81704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81708:	b085      	sub	sp, #20
   8170a:	4689      	mov	r9, r1
   8170c:	469a      	mov	sl, r3
   8170e:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   81712:	4604      	mov	r4, r0
   81714:	b918      	cbnz	r0, 8171e <xQueueGenericReceive+0x1a>
   81716:	4b46      	ldr	r3, [pc, #280]	; (81830 <xQueueGenericReceive+0x12c>)
   81718:	4798      	blx	r3
   8171a:	bf00      	nop
   8171c:	e7fd      	b.n	8171a <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8171e:	b909      	cbnz	r1, 81724 <xQueueGenericReceive+0x20>
   81720:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81722:	b92b      	cbnz	r3, 81730 <xQueueGenericReceive+0x2c>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   81724:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81726:	4e43      	ldr	r6, [pc, #268]	; (81834 <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81728:	f8df b138 	ldr.w	fp, [pc, #312]	; 81864 <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   8172c:	4d42      	ldr	r5, [pc, #264]	; (81838 <xQueueGenericReceive+0x134>)
   8172e:	e003      	b.n	81738 <xQueueGenericReceive+0x34>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81730:	4b3f      	ldr	r3, [pc, #252]	; (81830 <xQueueGenericReceive+0x12c>)
   81732:	4798      	blx	r3
   81734:	bf00      	nop
   81736:	e7fd      	b.n	81734 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81738:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   8173a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8173c:	2b00      	cmp	r3, #0
   8173e:	d028      	beq.n	81792 <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   81740:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   81742:	4620      	mov	r0, r4
   81744:	4649      	mov	r1, r9
   81746:	4b3d      	ldr	r3, [pc, #244]	; (8183c <xQueueGenericReceive+0x138>)
   81748:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   8174a:	f1ba 0f00 	cmp.w	sl, #0
   8174e:	d112      	bne.n	81776 <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   81750:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81752:	3b01      	subs	r3, #1
   81754:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81756:	6823      	ldr	r3, [r4, #0]
   81758:	b913      	cbnz	r3, 81760 <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   8175a:	4b39      	ldr	r3, [pc, #228]	; (81840 <xQueueGenericReceive+0x13c>)
   8175c:	4798      	blx	r3
   8175e:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81760:	6923      	ldr	r3, [r4, #16]
   81762:	b193      	cbz	r3, 8178a <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81764:	f104 0010 	add.w	r0, r4, #16
   81768:	4b36      	ldr	r3, [pc, #216]	; (81844 <xQueueGenericReceive+0x140>)
   8176a:	4798      	blx	r3
   8176c:	2801      	cmp	r0, #1
   8176e:	d10c      	bne.n	8178a <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   81770:	4b35      	ldr	r3, [pc, #212]	; (81848 <xQueueGenericReceive+0x144>)
   81772:	4798      	blx	r3
   81774:	e009      	b.n	8178a <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   81776:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81778:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8177a:	b133      	cbz	r3, 8178a <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8177c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81780:	4b30      	ldr	r3, [pc, #192]	; (81844 <xQueueGenericReceive+0x140>)
   81782:	4798      	blx	r3
   81784:	b108      	cbz	r0, 8178a <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   81786:	4b30      	ldr	r3, [pc, #192]	; (81848 <xQueueGenericReceive+0x144>)
   81788:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   8178a:	4b2b      	ldr	r3, [pc, #172]	; (81838 <xQueueGenericReceive+0x134>)
   8178c:	4798      	blx	r3
				return pdPASS;
   8178e:	2001      	movs	r0, #1
   81790:	e04b      	b.n	8182a <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81792:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81796:	b91b      	cbnz	r3, 817a0 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81798:	4b27      	ldr	r3, [pc, #156]	; (81838 <xQueueGenericReceive+0x134>)
   8179a:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   8179c:	2000      	movs	r0, #0
   8179e:	e044      	b.n	8182a <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   817a0:	b917      	cbnz	r7, 817a8 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   817a2:	a802      	add	r0, sp, #8
   817a4:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   817a6:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   817a8:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   817aa:	4b28      	ldr	r3, [pc, #160]	; (8184c <xQueueGenericReceive+0x148>)
   817ac:	4798      	blx	r3
		prvLockQueue( pxQueue );
   817ae:	47b0      	blx	r6
   817b0:	6c63      	ldr	r3, [r4, #68]	; 0x44
   817b2:	f1b3 3fff 	cmp.w	r3, #4294967295
   817b6:	bf04      	itt	eq
   817b8:	2300      	moveq	r3, #0
   817ba:	6463      	streq	r3, [r4, #68]	; 0x44
   817bc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   817be:	f1b3 3fff 	cmp.w	r3, #4294967295
   817c2:	bf04      	itt	eq
   817c4:	2300      	moveq	r3, #0
   817c6:	64a3      	streq	r3, [r4, #72]	; 0x48
   817c8:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   817ca:	a802      	add	r0, sp, #8
   817cc:	f10d 0106 	add.w	r1, sp, #6
   817d0:	4b1f      	ldr	r3, [pc, #124]	; (81850 <xQueueGenericReceive+0x14c>)
   817d2:	4798      	blx	r3
   817d4:	bb18      	cbnz	r0, 8181e <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   817d6:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   817d8:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   817dc:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   817de:	f1b8 0f00 	cmp.w	r8, #0
   817e2:	d116      	bne.n	81812 <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   817e4:	6823      	ldr	r3, [r4, #0]
   817e6:	b923      	cbnz	r3, 817f2 <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   817e8:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   817ea:	6860      	ldr	r0, [r4, #4]
   817ec:	4b19      	ldr	r3, [pc, #100]	; (81854 <xQueueGenericReceive+0x150>)
   817ee:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   817f0:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   817f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   817f6:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   817fa:	4b17      	ldr	r3, [pc, #92]	; (81858 <xQueueGenericReceive+0x154>)
   817fc:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   817fe:	4620      	mov	r0, r4
   81800:	4b16      	ldr	r3, [pc, #88]	; (8185c <xQueueGenericReceive+0x158>)
   81802:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   81804:	4b16      	ldr	r3, [pc, #88]	; (81860 <xQueueGenericReceive+0x15c>)
   81806:	4798      	blx	r3
   81808:	2800      	cmp	r0, #0
   8180a:	d195      	bne.n	81738 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   8180c:	4b0e      	ldr	r3, [pc, #56]	; (81848 <xQueueGenericReceive+0x144>)
   8180e:	4798      	blx	r3
   81810:	e792      	b.n	81738 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   81812:	4620      	mov	r0, r4
   81814:	4b11      	ldr	r3, [pc, #68]	; (8185c <xQueueGenericReceive+0x158>)
   81816:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81818:	4b11      	ldr	r3, [pc, #68]	; (81860 <xQueueGenericReceive+0x15c>)
   8181a:	4798      	blx	r3
   8181c:	e78c      	b.n	81738 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   8181e:	4620      	mov	r0, r4
   81820:	4b0e      	ldr	r3, [pc, #56]	; (8185c <xQueueGenericReceive+0x158>)
   81822:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81824:	4b0e      	ldr	r3, [pc, #56]	; (81860 <xQueueGenericReceive+0x15c>)
   81826:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   81828:	2000      	movs	r0, #0
		}
	}
}
   8182a:	b005      	add	sp, #20
   8182c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81830:	00081111 	.word	0x00081111
   81834:	00081121 	.word	0x00081121
   81838:	00081141 	.word	0x00081141
   8183c:	000813c9 	.word	0x000813c9
   81840:	00082185 	.word	0x00082185
   81844:	00082041 	.word	0x00082041
   81848:	00081101 	.word	0x00081101
   8184c:	00081b85 	.word	0x00081b85
   81850:	000820ed 	.word	0x000820ed
   81854:	000821b1 	.word	0x000821b1
   81858:	00081f95 	.word	0x00081f95
   8185c:	000813f1 	.word	0x000813f1
   81860:	00081ce1 	.word	0x00081ce1
   81864:	000820c5 	.word	0x000820c5

00081868 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   81868:	b538      	push	{r3, r4, r5, lr}
   8186a:	4604      	mov	r4, r0
   8186c:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   8186e:	4b0d      	ldr	r3, [pc, #52]	; (818a4 <vQueueWaitForMessageRestricted+0x3c>)
   81870:	4798      	blx	r3
   81872:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81874:	f1b3 3fff 	cmp.w	r3, #4294967295
   81878:	bf04      	itt	eq
   8187a:	2300      	moveq	r3, #0
   8187c:	6463      	streq	r3, [r4, #68]	; 0x44
   8187e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81880:	f1b3 3fff 	cmp.w	r3, #4294967295
   81884:	bf04      	itt	eq
   81886:	2300      	moveq	r3, #0
   81888:	64a3      	streq	r3, [r4, #72]	; 0x48
   8188a:	4b07      	ldr	r3, [pc, #28]	; (818a8 <vQueueWaitForMessageRestricted+0x40>)
   8188c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   8188e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81890:	b923      	cbnz	r3, 8189c <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81892:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81896:	4629      	mov	r1, r5
   81898:	4b04      	ldr	r3, [pc, #16]	; (818ac <vQueueWaitForMessageRestricted+0x44>)
   8189a:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   8189c:	4620      	mov	r0, r4
   8189e:	4b04      	ldr	r3, [pc, #16]	; (818b0 <vQueueWaitForMessageRestricted+0x48>)
   818a0:	4798      	blx	r3
   818a2:	bd38      	pop	{r3, r4, r5, pc}
   818a4:	00081121 	.word	0x00081121
   818a8:	00081141 	.word	0x00081141
   818ac:	00081ff9 	.word	0x00081ff9
   818b0:	000813f1 	.word	0x000813f1

000818b4 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   818b4:	b510      	push	{r4, lr}
   818b6:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   818b8:	4b0f      	ldr	r3, [pc, #60]	; (818f8 <prvAddCurrentTaskToDelayedList+0x44>)
   818ba:	681b      	ldr	r3, [r3, #0]
   818bc:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   818be:	4b0f      	ldr	r3, [pc, #60]	; (818fc <prvAddCurrentTaskToDelayedList+0x48>)
   818c0:	881b      	ldrh	r3, [r3, #0]
   818c2:	b29b      	uxth	r3, r3
   818c4:	4298      	cmp	r0, r3
   818c6:	d207      	bcs.n	818d8 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   818c8:	4b0d      	ldr	r3, [pc, #52]	; (81900 <prvAddCurrentTaskToDelayedList+0x4c>)
   818ca:	6818      	ldr	r0, [r3, #0]
   818cc:	4b0a      	ldr	r3, [pc, #40]	; (818f8 <prvAddCurrentTaskToDelayedList+0x44>)
   818ce:	6819      	ldr	r1, [r3, #0]
   818d0:	3104      	adds	r1, #4
   818d2:	4b0c      	ldr	r3, [pc, #48]	; (81904 <prvAddCurrentTaskToDelayedList+0x50>)
   818d4:	4798      	blx	r3
   818d6:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   818d8:	4b0b      	ldr	r3, [pc, #44]	; (81908 <prvAddCurrentTaskToDelayedList+0x54>)
   818da:	6818      	ldr	r0, [r3, #0]
   818dc:	4b06      	ldr	r3, [pc, #24]	; (818f8 <prvAddCurrentTaskToDelayedList+0x44>)
   818de:	6819      	ldr	r1, [r3, #0]
   818e0:	3104      	adds	r1, #4
   818e2:	4b08      	ldr	r3, [pc, #32]	; (81904 <prvAddCurrentTaskToDelayedList+0x50>)
   818e4:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   818e6:	4b09      	ldr	r3, [pc, #36]	; (8190c <prvAddCurrentTaskToDelayedList+0x58>)
   818e8:	881b      	ldrh	r3, [r3, #0]
   818ea:	b29b      	uxth	r3, r3
   818ec:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   818ee:	bf3c      	itt	cc
   818f0:	4b06      	ldrcc	r3, [pc, #24]	; (8190c <prvAddCurrentTaskToDelayedList+0x58>)
   818f2:	801c      	strhcc	r4, [r3, #0]
   818f4:	bd10      	pop	{r4, pc}
   818f6:	bf00      	nop
   818f8:	20078b20 	.word	0x20078b20
   818fc:	20078b3c 	.word	0x20078b3c
   81900:	20078b40 	.word	0x20078b40
   81904:	00081045 	.word	0x00081045
   81908:	20078a1c 	.word	0x20078a1c
   8190c:	2007015c 	.word	0x2007015c

00081910 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   81910:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81914:	460e      	mov	r6, r1
   81916:	4617      	mov	r7, r2
   81918:	469a      	mov	sl, r3
   8191a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8191c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   81920:	4681      	mov	r9, r0
   81922:	b918      	cbnz	r0, 8192c <xTaskGenericCreate+0x1c>
   81924:	4b62      	ldr	r3, [pc, #392]	; (81ab0 <xTaskGenericCreate+0x1a0>)
   81926:	4798      	blx	r3
   81928:	bf00      	nop
   8192a:	e7fd      	b.n	81928 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   8192c:	2d09      	cmp	r5, #9
   8192e:	d903      	bls.n	81938 <xTaskGenericCreate+0x28>
   81930:	4b5f      	ldr	r3, [pc, #380]	; (81ab0 <xTaskGenericCreate+0x1a0>)
   81932:	4798      	blx	r3
   81934:	bf00      	nop
   81936:	e7fd      	b.n	81934 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   81938:	2050      	movs	r0, #80	; 0x50
   8193a:	4b5e      	ldr	r3, [pc, #376]	; (81ab4 <xTaskGenericCreate+0x1a4>)
   8193c:	4798      	blx	r3

	if( pxNewTCB != NULL )
   8193e:	4604      	mov	r4, r0
   81940:	2800      	cmp	r0, #0
   81942:	f000 80b1 	beq.w	81aa8 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81946:	f1b8 0f00 	cmp.w	r8, #0
   8194a:	f040 80a9 	bne.w	81aa0 <xTaskGenericCreate+0x190>
   8194e:	00b8      	lsls	r0, r7, #2
   81950:	4b58      	ldr	r3, [pc, #352]	; (81ab4 <xTaskGenericCreate+0x1a4>)
   81952:	4798      	blx	r3
   81954:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   81956:	b918      	cbnz	r0, 81960 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81958:	4620      	mov	r0, r4
   8195a:	4b57      	ldr	r3, [pc, #348]	; (81ab8 <xTaskGenericCreate+0x1a8>)
   8195c:	4798      	blx	r3
   8195e:	e0a3      	b.n	81aa8 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   81960:	21a5      	movs	r1, #165	; 0xa5
   81962:	00ba      	lsls	r2, r7, #2
   81964:	4b55      	ldr	r3, [pc, #340]	; (81abc <xTaskGenericCreate+0x1ac>)
   81966:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   81968:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   8196c:	3f01      	subs	r7, #1
   8196e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   81970:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   81974:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   81978:	f104 0034 	add.w	r0, r4, #52	; 0x34
   8197c:	4631      	mov	r1, r6
   8197e:	2210      	movs	r2, #16
   81980:	4b4f      	ldr	r3, [pc, #316]	; (81ac0 <xTaskGenericCreate+0x1b0>)
   81982:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   81984:	2300      	movs	r3, #0
   81986:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   8198a:	2d09      	cmp	r5, #9
   8198c:	bf34      	ite	cc
   8198e:	462e      	movcc	r6, r5
   81990:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   81992:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   81994:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   81996:	1d27      	adds	r7, r4, #4
   81998:	4638      	mov	r0, r7
   8199a:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81b0c <xTaskGenericCreate+0x1fc>
   8199e:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   819a0:	f104 0018 	add.w	r0, r4, #24
   819a4:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   819a6:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   819a8:	f1c6 060a 	rsb	r6, r6, #10
   819ac:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   819ae:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   819b0:	4658      	mov	r0, fp
   819b2:	4649      	mov	r1, r9
   819b4:	4652      	mov	r2, sl
   819b6:	4b43      	ldr	r3, [pc, #268]	; (81ac4 <xTaskGenericCreate+0x1b4>)
   819b8:	4798      	blx	r3
   819ba:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   819bc:	f010 0f07 	tst.w	r0, #7
   819c0:	d003      	beq.n	819ca <xTaskGenericCreate+0xba>
   819c2:	4b3b      	ldr	r3, [pc, #236]	; (81ab0 <xTaskGenericCreate+0x1a0>)
   819c4:	4798      	blx	r3
   819c6:	bf00      	nop
   819c8:	e7fd      	b.n	819c6 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   819ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   819cc:	b103      	cbz	r3, 819d0 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   819ce:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   819d0:	4b3d      	ldr	r3, [pc, #244]	; (81ac8 <xTaskGenericCreate+0x1b8>)
   819d2:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   819d4:	4b3d      	ldr	r3, [pc, #244]	; (81acc <xTaskGenericCreate+0x1bc>)
   819d6:	681a      	ldr	r2, [r3, #0]
   819d8:	3201      	adds	r2, #1
   819da:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   819dc:	4b3c      	ldr	r3, [pc, #240]	; (81ad0 <xTaskGenericCreate+0x1c0>)
   819de:	681b      	ldr	r3, [r3, #0]
   819e0:	bb2b      	cbnz	r3, 81a2e <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   819e2:	4b3b      	ldr	r3, [pc, #236]	; (81ad0 <xTaskGenericCreate+0x1c0>)
   819e4:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   819e6:	4b39      	ldr	r3, [pc, #228]	; (81acc <xTaskGenericCreate+0x1bc>)
   819e8:	681b      	ldr	r3, [r3, #0]
   819ea:	2b01      	cmp	r3, #1
   819ec:	d129      	bne.n	81a42 <xTaskGenericCreate+0x132>
   819ee:	4e39      	ldr	r6, [pc, #228]	; (81ad4 <xTaskGenericCreate+0x1c4>)
   819f0:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   819f4:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 81ad8 <xTaskGenericCreate+0x1c8>
   819f8:	4630      	mov	r0, r6
   819fa:	47c0      	blx	r8
   819fc:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   819fe:	454e      	cmp	r6, r9
   81a00:	d1fa      	bne.n	819f8 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   81a02:	f8df 910c 	ldr.w	r9, [pc, #268]	; 81b10 <xTaskGenericCreate+0x200>
   81a06:	4648      	mov	r0, r9
   81a08:	4e33      	ldr	r6, [pc, #204]	; (81ad8 <xTaskGenericCreate+0x1c8>)
   81a0a:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   81a0c:	f8df 8104 	ldr.w	r8, [pc, #260]	; 81b14 <xTaskGenericCreate+0x204>
   81a10:	4640      	mov	r0, r8
   81a12:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   81a14:	4831      	ldr	r0, [pc, #196]	; (81adc <xTaskGenericCreate+0x1cc>)
   81a16:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   81a18:	4831      	ldr	r0, [pc, #196]	; (81ae0 <xTaskGenericCreate+0x1d0>)
   81a1a:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   81a1c:	4831      	ldr	r0, [pc, #196]	; (81ae4 <xTaskGenericCreate+0x1d4>)
   81a1e:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   81a20:	4b31      	ldr	r3, [pc, #196]	; (81ae8 <xTaskGenericCreate+0x1d8>)
   81a22:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   81a26:	4b31      	ldr	r3, [pc, #196]	; (81aec <xTaskGenericCreate+0x1dc>)
   81a28:	f8c3 8000 	str.w	r8, [r3]
   81a2c:	e009      	b.n	81a42 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   81a2e:	4b30      	ldr	r3, [pc, #192]	; (81af0 <xTaskGenericCreate+0x1e0>)
   81a30:	681b      	ldr	r3, [r3, #0]
   81a32:	b933      	cbnz	r3, 81a42 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   81a34:	4b26      	ldr	r3, [pc, #152]	; (81ad0 <xTaskGenericCreate+0x1c0>)
   81a36:	681b      	ldr	r3, [r3, #0]
   81a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81a3a:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   81a3c:	bf24      	itt	cs
   81a3e:	4b24      	ldrcs	r3, [pc, #144]	; (81ad0 <xTaskGenericCreate+0x1c0>)
   81a40:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   81a42:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81a44:	4a2b      	ldr	r2, [pc, #172]	; (81af4 <xTaskGenericCreate+0x1e4>)
   81a46:	6812      	ldr	r2, [r2, #0]
   81a48:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   81a4a:	bf84      	itt	hi
   81a4c:	4a29      	ldrhi	r2, [pc, #164]	; (81af4 <xTaskGenericCreate+0x1e4>)
   81a4e:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   81a50:	4a29      	ldr	r2, [pc, #164]	; (81af8 <xTaskGenericCreate+0x1e8>)
   81a52:	6811      	ldr	r1, [r2, #0]
   81a54:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   81a56:	3101      	adds	r1, #1
   81a58:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   81a5a:	4a28      	ldr	r2, [pc, #160]	; (81afc <xTaskGenericCreate+0x1ec>)
   81a5c:	6812      	ldr	r2, [r2, #0]
   81a5e:	4293      	cmp	r3, r2
   81a60:	bf84      	itt	hi
   81a62:	4a26      	ldrhi	r2, [pc, #152]	; (81afc <xTaskGenericCreate+0x1ec>)
   81a64:	6013      	strhi	r3, [r2, #0]
   81a66:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81a6a:	481a      	ldr	r0, [pc, #104]	; (81ad4 <xTaskGenericCreate+0x1c4>)
   81a6c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81a70:	4639      	mov	r1, r7
   81a72:	4b23      	ldr	r3, [pc, #140]	; (81b00 <xTaskGenericCreate+0x1f0>)
   81a74:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   81a76:	4b23      	ldr	r3, [pc, #140]	; (81b04 <xTaskGenericCreate+0x1f4>)
   81a78:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   81a7a:	4b1d      	ldr	r3, [pc, #116]	; (81af0 <xTaskGenericCreate+0x1e0>)
   81a7c:	681b      	ldr	r3, [r3, #0]
   81a7e:	b14b      	cbz	r3, 81a94 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   81a80:	4b13      	ldr	r3, [pc, #76]	; (81ad0 <xTaskGenericCreate+0x1c0>)
   81a82:	681b      	ldr	r3, [r3, #0]
   81a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81a86:	429d      	cmp	r5, r3
   81a88:	d907      	bls.n	81a9a <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   81a8a:	4b1f      	ldr	r3, [pc, #124]	; (81b08 <xTaskGenericCreate+0x1f8>)
   81a8c:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   81a8e:	2001      	movs	r0, #1
   81a90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a94:	2001      	movs	r0, #1
   81a96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a9a:	2001      	movs	r0, #1
   81a9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81aa0:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   81aa4:	4640      	mov	r0, r8
   81aa6:	e75b      	b.n	81960 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   81aa8:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   81aac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81ab0:	00081111 	.word	0x00081111
   81ab4:	0008126d 	.word	0x0008126d
   81ab8:	00081331 	.word	0x00081331
   81abc:	0008449d 	.word	0x0008449d
   81ac0:	000846a1 	.word	0x000846a1
   81ac4:	000810c5 	.word	0x000810c5
   81ac8:	00081121 	.word	0x00081121
   81acc:	20078b60 	.word	0x20078b60
   81ad0:	20078b20 	.word	0x20078b20
   81ad4:	20078a54 	.word	0x20078a54
   81ad8:	00081009 	.word	0x00081009
   81adc:	20078b24 	.word	0x20078b24
   81ae0:	20078a28 	.word	0x20078a28
   81ae4:	20078a08 	.word	0x20078a08
   81ae8:	20078a1c 	.word	0x20078a1c
   81aec:	20078b40 	.word	0x20078b40
   81af0:	20078a20 	.word	0x20078a20
   81af4:	20078b64 	.word	0x20078b64
   81af8:	20078b44 	.word	0x20078b44
   81afc:	20078a50 	.word	0x20078a50
   81b00:	00081029 	.word	0x00081029
   81b04:	00081141 	.word	0x00081141
   81b08:	00081101 	.word	0x00081101
   81b0c:	00081021 	.word	0x00081021
   81b10:	20078b48 	.word	0x20078b48
   81b14:	20078a3c 	.word	0x20078a3c

00081b18 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   81b18:	b510      	push	{r4, lr}
   81b1a:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   81b1c:	2300      	movs	r3, #0
   81b1e:	9300      	str	r3, [sp, #0]
   81b20:	9301      	str	r3, [sp, #4]
   81b22:	9302      	str	r3, [sp, #8]
   81b24:	9303      	str	r3, [sp, #12]
   81b26:	480f      	ldr	r0, [pc, #60]	; (81b64 <vTaskStartScheduler+0x4c>)
   81b28:	490f      	ldr	r1, [pc, #60]	; (81b68 <vTaskStartScheduler+0x50>)
   81b2a:	f44f 7280 	mov.w	r2, #256	; 0x100
   81b2e:	4c0f      	ldr	r4, [pc, #60]	; (81b6c <vTaskStartScheduler+0x54>)
   81b30:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   81b32:	2801      	cmp	r0, #1
   81b34:	d10e      	bne.n	81b54 <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   81b36:	4b0e      	ldr	r3, [pc, #56]	; (81b70 <vTaskStartScheduler+0x58>)
   81b38:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   81b3a:	2801      	cmp	r0, #1
   81b3c:	d10a      	bne.n	81b54 <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   81b3e:	4b0d      	ldr	r3, [pc, #52]	; (81b74 <vTaskStartScheduler+0x5c>)
   81b40:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   81b42:	2201      	movs	r2, #1
   81b44:	4b0c      	ldr	r3, [pc, #48]	; (81b78 <vTaskStartScheduler+0x60>)
   81b46:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   81b48:	2200      	movs	r2, #0
   81b4a:	4b0c      	ldr	r3, [pc, #48]	; (81b7c <vTaskStartScheduler+0x64>)
   81b4c:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   81b4e:	4b0c      	ldr	r3, [pc, #48]	; (81b80 <vTaskStartScheduler+0x68>)
   81b50:	4798      	blx	r3
   81b52:	e004      	b.n	81b5e <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   81b54:	b918      	cbnz	r0, 81b5e <vTaskStartScheduler+0x46>
   81b56:	4b07      	ldr	r3, [pc, #28]	; (81b74 <vTaskStartScheduler+0x5c>)
   81b58:	4798      	blx	r3
   81b5a:	bf00      	nop
   81b5c:	e7fd      	b.n	81b5a <vTaskStartScheduler+0x42>
}
   81b5e:	b004      	add	sp, #16
   81b60:	bd10      	pop	{r4, pc}
   81b62:	bf00      	nop
   81b64:	00081e81 	.word	0x00081e81
   81b68:	00087388 	.word	0x00087388
   81b6c:	00081911 	.word	0x00081911
   81b70:	00082329 	.word	0x00082329
   81b74:	00081111 	.word	0x00081111
   81b78:	20078a20 	.word	0x20078a20
   81b7c:	20078b3c 	.word	0x20078b3c
   81b80:	000811dd 	.word	0x000811dd

00081b84 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   81b84:	4b02      	ldr	r3, [pc, #8]	; (81b90 <vTaskSuspendAll+0xc>)
   81b86:	681a      	ldr	r2, [r3, #0]
   81b88:	3201      	adds	r2, #1
   81b8a:	601a      	str	r2, [r3, #0]
   81b8c:	4770      	bx	lr
   81b8e:	bf00      	nop
   81b90:	20078b1c 	.word	0x20078b1c

00081b94 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   81b94:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   81b96:	4b04      	ldr	r3, [pc, #16]	; (81ba8 <xTaskGetTickCount+0x14>)
   81b98:	4798      	blx	r3
	{
		xTicks = xTickCount;
   81b9a:	4b04      	ldr	r3, [pc, #16]	; (81bac <xTaskGetTickCount+0x18>)
   81b9c:	881c      	ldrh	r4, [r3, #0]
   81b9e:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   81ba0:	4b03      	ldr	r3, [pc, #12]	; (81bb0 <xTaskGetTickCount+0x1c>)
   81ba2:	4798      	blx	r3

	return xTicks;
}
   81ba4:	4620      	mov	r0, r4
   81ba6:	bd10      	pop	{r4, pc}
   81ba8:	00081121 	.word	0x00081121
   81bac:	20078b3c 	.word	0x20078b3c
   81bb0:	00081141 	.word	0x00081141

00081bb4 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   81bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81bb8:	4b3d      	ldr	r3, [pc, #244]	; (81cb0 <vTaskIncrementTick+0xfc>)
   81bba:	681b      	ldr	r3, [r3, #0]
   81bbc:	2b00      	cmp	r3, #0
   81bbe:	d171      	bne.n	81ca4 <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   81bc0:	4b3c      	ldr	r3, [pc, #240]	; (81cb4 <vTaskIncrementTick+0x100>)
   81bc2:	881a      	ldrh	r2, [r3, #0]
   81bc4:	3201      	adds	r2, #1
   81bc6:	b292      	uxth	r2, r2
   81bc8:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   81bca:	881b      	ldrh	r3, [r3, #0]
   81bcc:	b29b      	uxth	r3, r3
   81bce:	bb03      	cbnz	r3, 81c12 <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   81bd0:	4b39      	ldr	r3, [pc, #228]	; (81cb8 <vTaskIncrementTick+0x104>)
   81bd2:	681b      	ldr	r3, [r3, #0]
   81bd4:	681b      	ldr	r3, [r3, #0]
   81bd6:	b11b      	cbz	r3, 81be0 <vTaskIncrementTick+0x2c>
   81bd8:	4b38      	ldr	r3, [pc, #224]	; (81cbc <vTaskIncrementTick+0x108>)
   81bda:	4798      	blx	r3
   81bdc:	bf00      	nop
   81bde:	e7fd      	b.n	81bdc <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   81be0:	4b35      	ldr	r3, [pc, #212]	; (81cb8 <vTaskIncrementTick+0x104>)
   81be2:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   81be4:	4a36      	ldr	r2, [pc, #216]	; (81cc0 <vTaskIncrementTick+0x10c>)
   81be6:	6810      	ldr	r0, [r2, #0]
   81be8:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   81bea:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   81bec:	4a35      	ldr	r2, [pc, #212]	; (81cc4 <vTaskIncrementTick+0x110>)
   81bee:	6811      	ldr	r1, [r2, #0]
   81bf0:	3101      	adds	r1, #1
   81bf2:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81bf4:	681b      	ldr	r3, [r3, #0]
   81bf6:	681b      	ldr	r3, [r3, #0]
   81bf8:	b923      	cbnz	r3, 81c04 <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   81bfa:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81bfe:	4b32      	ldr	r3, [pc, #200]	; (81cc8 <vTaskIncrementTick+0x114>)
   81c00:	801a      	strh	r2, [r3, #0]
   81c02:	e006      	b.n	81c12 <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81c04:	4b2c      	ldr	r3, [pc, #176]	; (81cb8 <vTaskIncrementTick+0x104>)
   81c06:	681b      	ldr	r3, [r3, #0]
   81c08:	68db      	ldr	r3, [r3, #12]
   81c0a:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81c0c:	889a      	ldrh	r2, [r3, #4]
   81c0e:	4b2e      	ldr	r3, [pc, #184]	; (81cc8 <vTaskIncrementTick+0x114>)
   81c10:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   81c12:	4b28      	ldr	r3, [pc, #160]	; (81cb4 <vTaskIncrementTick+0x100>)
   81c14:	881a      	ldrh	r2, [r3, #0]
   81c16:	b292      	uxth	r2, r2
   81c18:	4b2b      	ldr	r3, [pc, #172]	; (81cc8 <vTaskIncrementTick+0x114>)
   81c1a:	881b      	ldrh	r3, [r3, #0]
   81c1c:	b29b      	uxth	r3, r3
   81c1e:	429a      	cmp	r2, r3
   81c20:	d344      	bcc.n	81cac <vTaskIncrementTick+0xf8>
   81c22:	4b25      	ldr	r3, [pc, #148]	; (81cb8 <vTaskIncrementTick+0x104>)
   81c24:	681b      	ldr	r3, [r3, #0]
   81c26:	681b      	ldr	r3, [r3, #0]
   81c28:	b153      	cbz	r3, 81c40 <vTaskIncrementTick+0x8c>
   81c2a:	4b23      	ldr	r3, [pc, #140]	; (81cb8 <vTaskIncrementTick+0x104>)
   81c2c:	681b      	ldr	r3, [r3, #0]
   81c2e:	68db      	ldr	r3, [r3, #12]
   81c30:	68dc      	ldr	r4, [r3, #12]
   81c32:	88a3      	ldrh	r3, [r4, #4]
   81c34:	4a1f      	ldr	r2, [pc, #124]	; (81cb4 <vTaskIncrementTick+0x100>)
   81c36:	8812      	ldrh	r2, [r2, #0]
   81c38:	b292      	uxth	r2, r2
   81c3a:	4293      	cmp	r3, r2
   81c3c:	d914      	bls.n	81c68 <vTaskIncrementTick+0xb4>
   81c3e:	e00f      	b.n	81c60 <vTaskIncrementTick+0xac>
   81c40:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81c44:	4b20      	ldr	r3, [pc, #128]	; (81cc8 <vTaskIncrementTick+0x114>)
   81c46:	801a      	strh	r2, [r3, #0]
   81c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81c4c:	4b1a      	ldr	r3, [pc, #104]	; (81cb8 <vTaskIncrementTick+0x104>)
   81c4e:	681b      	ldr	r3, [r3, #0]
   81c50:	68db      	ldr	r3, [r3, #12]
   81c52:	68dc      	ldr	r4, [r3, #12]
   81c54:	88a3      	ldrh	r3, [r4, #4]
   81c56:	4a17      	ldr	r2, [pc, #92]	; (81cb4 <vTaskIncrementTick+0x100>)
   81c58:	8812      	ldrh	r2, [r2, #0]
   81c5a:	b292      	uxth	r2, r2
   81c5c:	4293      	cmp	r3, r2
   81c5e:	d907      	bls.n	81c70 <vTaskIncrementTick+0xbc>
   81c60:	4a19      	ldr	r2, [pc, #100]	; (81cc8 <vTaskIncrementTick+0x114>)
   81c62:	8013      	strh	r3, [r2, #0]
   81c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81c68:	4e18      	ldr	r6, [pc, #96]	; (81ccc <vTaskIncrementTick+0x118>)
   81c6a:	4f19      	ldr	r7, [pc, #100]	; (81cd0 <vTaskIncrementTick+0x11c>)
   81c6c:	f8df 806c 	ldr.w	r8, [pc, #108]	; 81cdc <vTaskIncrementTick+0x128>
   81c70:	1d25      	adds	r5, r4, #4
   81c72:	4628      	mov	r0, r5
   81c74:	47b0      	blx	r6
   81c76:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81c78:	b113      	cbz	r3, 81c80 <vTaskIncrementTick+0xcc>
   81c7a:	f104 0018 	add.w	r0, r4, #24
   81c7e:	47b0      	blx	r6
   81c80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81c82:	683a      	ldr	r2, [r7, #0]
   81c84:	4293      	cmp	r3, r2
   81c86:	bf88      	it	hi
   81c88:	603b      	strhi	r3, [r7, #0]
   81c8a:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   81c8e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   81c92:	4629      	mov	r1, r5
   81c94:	4b0f      	ldr	r3, [pc, #60]	; (81cd4 <vTaskIncrementTick+0x120>)
   81c96:	4798      	blx	r3
   81c98:	4b07      	ldr	r3, [pc, #28]	; (81cb8 <vTaskIncrementTick+0x104>)
   81c9a:	681b      	ldr	r3, [r3, #0]
   81c9c:	681b      	ldr	r3, [r3, #0]
   81c9e:	2b00      	cmp	r3, #0
   81ca0:	d1d4      	bne.n	81c4c <vTaskIncrementTick+0x98>
   81ca2:	e7cd      	b.n	81c40 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   81ca4:	4b0c      	ldr	r3, [pc, #48]	; (81cd8 <vTaskIncrementTick+0x124>)
   81ca6:	681a      	ldr	r2, [r3, #0]
   81ca8:	3201      	adds	r2, #1
   81caa:	601a      	str	r2, [r3, #0]
   81cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81cb0:	20078b1c 	.word	0x20078b1c
   81cb4:	20078b3c 	.word	0x20078b3c
   81cb8:	20078a1c 	.word	0x20078a1c
   81cbc:	00081111 	.word	0x00081111
   81cc0:	20078b40 	.word	0x20078b40
   81cc4:	20078b38 	.word	0x20078b38
   81cc8:	2007015c 	.word	0x2007015c
   81ccc:	00081089 	.word	0x00081089
   81cd0:	20078a50 	.word	0x20078a50
   81cd4:	00081029 	.word	0x00081029
   81cd8:	20078a04 	.word	0x20078a04
   81cdc:	20078a54 	.word	0x20078a54

00081ce0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   81ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   81ce4:	4b31      	ldr	r3, [pc, #196]	; (81dac <xTaskResumeAll+0xcc>)
   81ce6:	681b      	ldr	r3, [r3, #0]
   81ce8:	b91b      	cbnz	r3, 81cf2 <xTaskResumeAll+0x12>
   81cea:	4b31      	ldr	r3, [pc, #196]	; (81db0 <xTaskResumeAll+0xd0>)
   81cec:	4798      	blx	r3
   81cee:	bf00      	nop
   81cf0:	e7fd      	b.n	81cee <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   81cf2:	4b30      	ldr	r3, [pc, #192]	; (81db4 <xTaskResumeAll+0xd4>)
   81cf4:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   81cf6:	4b2d      	ldr	r3, [pc, #180]	; (81dac <xTaskResumeAll+0xcc>)
   81cf8:	681a      	ldr	r2, [r3, #0]
   81cfa:	3a01      	subs	r2, #1
   81cfc:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81cfe:	681b      	ldr	r3, [r3, #0]
   81d00:	2b00      	cmp	r3, #0
   81d02:	d148      	bne.n	81d96 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   81d04:	4b2c      	ldr	r3, [pc, #176]	; (81db8 <xTaskResumeAll+0xd8>)
   81d06:	681b      	ldr	r3, [r3, #0]
   81d08:	2b00      	cmp	r3, #0
   81d0a:	d046      	beq.n	81d9a <xTaskResumeAll+0xba>
   81d0c:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81d0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 81de4 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   81d12:	4f2a      	ldr	r7, [pc, #168]	; (81dbc <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   81d14:	4e2a      	ldr	r6, [pc, #168]	; (81dc0 <xTaskResumeAll+0xe0>)
   81d16:	e01d      	b.n	81d54 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   81d18:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81d1c:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   81d1e:	f104 0018 	add.w	r0, r4, #24
   81d22:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81d24:	f104 0904 	add.w	r9, r4, #4
   81d28:	4648      	mov	r0, r9
   81d2a:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   81d2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81d2e:	6832      	ldr	r2, [r6, #0]
   81d30:	4293      	cmp	r3, r2
   81d32:	bf88      	it	hi
   81d34:	6033      	strhi	r3, [r6, #0]
   81d36:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81d3a:	4822      	ldr	r0, [pc, #136]	; (81dc4 <xTaskResumeAll+0xe4>)
   81d3c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81d40:	4649      	mov	r1, r9
   81d42:	4b21      	ldr	r3, [pc, #132]	; (81dc8 <xTaskResumeAll+0xe8>)
   81d44:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81d46:	4b21      	ldr	r3, [pc, #132]	; (81dcc <xTaskResumeAll+0xec>)
   81d48:	681b      	ldr	r3, [r3, #0]
   81d4a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   81d4e:	429a      	cmp	r2, r3
   81d50:	bf28      	it	cs
   81d52:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81d54:	f8d8 3000 	ldr.w	r3, [r8]
   81d58:	2b00      	cmp	r3, #0
   81d5a:	d1dd      	bne.n	81d18 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81d5c:	4b1c      	ldr	r3, [pc, #112]	; (81dd0 <xTaskResumeAll+0xf0>)
   81d5e:	681b      	ldr	r3, [r3, #0]
   81d60:	b163      	cbz	r3, 81d7c <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81d62:	4b1b      	ldr	r3, [pc, #108]	; (81dd0 <xTaskResumeAll+0xf0>)
   81d64:	681b      	ldr	r3, [r3, #0]
   81d66:	b17b      	cbz	r3, 81d88 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   81d68:	4d1a      	ldr	r5, [pc, #104]	; (81dd4 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   81d6a:	4c19      	ldr	r4, [pc, #100]	; (81dd0 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81d6c:	47a8      	blx	r5
						--uxMissedTicks;
   81d6e:	6823      	ldr	r3, [r4, #0]
   81d70:	3b01      	subs	r3, #1
   81d72:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81d74:	6823      	ldr	r3, [r4, #0]
   81d76:	2b00      	cmp	r3, #0
   81d78:	d1f8      	bne.n	81d6c <xTaskResumeAll+0x8c>
   81d7a:	e005      	b.n	81d88 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81d7c:	2d01      	cmp	r5, #1
   81d7e:	d003      	beq.n	81d88 <xTaskResumeAll+0xa8>
   81d80:	4b15      	ldr	r3, [pc, #84]	; (81dd8 <xTaskResumeAll+0xf8>)
   81d82:	681b      	ldr	r3, [r3, #0]
   81d84:	2b01      	cmp	r3, #1
   81d86:	d10a      	bne.n	81d9e <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   81d88:	2200      	movs	r2, #0
   81d8a:	4b13      	ldr	r3, [pc, #76]	; (81dd8 <xTaskResumeAll+0xf8>)
   81d8c:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   81d8e:	4b13      	ldr	r3, [pc, #76]	; (81ddc <xTaskResumeAll+0xfc>)
   81d90:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   81d92:	2401      	movs	r4, #1
   81d94:	e004      	b.n	81da0 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   81d96:	2400      	movs	r4, #0
   81d98:	e002      	b.n	81da0 <xTaskResumeAll+0xc0>
   81d9a:	2400      	movs	r4, #0
   81d9c:	e000      	b.n	81da0 <xTaskResumeAll+0xc0>
   81d9e:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81da0:	4b0f      	ldr	r3, [pc, #60]	; (81de0 <xTaskResumeAll+0x100>)
   81da2:	4798      	blx	r3

	return xAlreadyYielded;
}
   81da4:	4620      	mov	r0, r4
   81da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81daa:	bf00      	nop
   81dac:	20078b1c 	.word	0x20078b1c
   81db0:	00081111 	.word	0x00081111
   81db4:	00081121 	.word	0x00081121
   81db8:	20078b60 	.word	0x20078b60
   81dbc:	00081089 	.word	0x00081089
   81dc0:	20078a50 	.word	0x20078a50
   81dc4:	20078a54 	.word	0x20078a54
   81dc8:	00081029 	.word	0x00081029
   81dcc:	20078b20 	.word	0x20078b20
   81dd0:	20078a04 	.word	0x20078a04
   81dd4:	00081bb5 	.word	0x00081bb5
   81dd8:	20078b5c 	.word	0x20078b5c
   81ddc:	00081101 	.word	0x00081101
   81de0:	00081141 	.word	0x00081141
   81de4:	20078b24 	.word	0x20078b24

00081de8 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   81de8:	b538      	push	{r3, r4, r5, lr}
   81dea:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   81dec:	4605      	mov	r5, r0
   81dee:	b918      	cbnz	r0, 81df8 <vTaskDelayUntil+0x10>
   81df0:	4b1b      	ldr	r3, [pc, #108]	; (81e60 <vTaskDelayUntil+0x78>)
   81df2:	4798      	blx	r3
   81df4:	bf00      	nop
   81df6:	e7fd      	b.n	81df4 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   81df8:	b919      	cbnz	r1, 81e02 <vTaskDelayUntil+0x1a>
   81dfa:	4b19      	ldr	r3, [pc, #100]	; (81e60 <vTaskDelayUntil+0x78>)
   81dfc:	4798      	blx	r3
   81dfe:	bf00      	nop
   81e00:	e7fd      	b.n	81dfe <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   81e02:	4b18      	ldr	r3, [pc, #96]	; (81e64 <vTaskDelayUntil+0x7c>)
   81e04:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   81e06:	882b      	ldrh	r3, [r5, #0]
   81e08:	441c      	add	r4, r3
   81e0a:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   81e0c:	4a16      	ldr	r2, [pc, #88]	; (81e68 <vTaskDelayUntil+0x80>)
   81e0e:	8812      	ldrh	r2, [r2, #0]
   81e10:	b292      	uxth	r2, r2
   81e12:	4293      	cmp	r3, r2
   81e14:	d908      	bls.n	81e28 <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   81e16:	42a3      	cmp	r3, r4
   81e18:	d91e      	bls.n	81e58 <vTaskDelayUntil+0x70>
   81e1a:	4b13      	ldr	r3, [pc, #76]	; (81e68 <vTaskDelayUntil+0x80>)
   81e1c:	881b      	ldrh	r3, [r3, #0]
   81e1e:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81e20:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   81e22:	429c      	cmp	r4, r3
   81e24:	d910      	bls.n	81e48 <vTaskDelayUntil+0x60>
   81e26:	e007      	b.n	81e38 <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   81e28:	42a3      	cmp	r3, r4
   81e2a:	d813      	bhi.n	81e54 <vTaskDelayUntil+0x6c>
   81e2c:	4b0e      	ldr	r3, [pc, #56]	; (81e68 <vTaskDelayUntil+0x80>)
   81e2e:	881b      	ldrh	r3, [r3, #0]
   81e30:	b29b      	uxth	r3, r3
   81e32:	429c      	cmp	r4, r3
   81e34:	d80e      	bhi.n	81e54 <vTaskDelayUntil+0x6c>
   81e36:	e00f      	b.n	81e58 <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81e38:	4b0c      	ldr	r3, [pc, #48]	; (81e6c <vTaskDelayUntil+0x84>)
   81e3a:	6818      	ldr	r0, [r3, #0]
   81e3c:	3004      	adds	r0, #4
   81e3e:	4b0c      	ldr	r3, [pc, #48]	; (81e70 <vTaskDelayUntil+0x88>)
   81e40:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81e42:	4620      	mov	r0, r4
   81e44:	4b0b      	ldr	r3, [pc, #44]	; (81e74 <vTaskDelayUntil+0x8c>)
   81e46:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81e48:	4b0b      	ldr	r3, [pc, #44]	; (81e78 <vTaskDelayUntil+0x90>)
   81e4a:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81e4c:	b930      	cbnz	r0, 81e5c <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   81e4e:	4b0b      	ldr	r3, [pc, #44]	; (81e7c <vTaskDelayUntil+0x94>)
   81e50:	4798      	blx	r3
   81e52:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81e54:	802c      	strh	r4, [r5, #0]
   81e56:	e7ef      	b.n	81e38 <vTaskDelayUntil+0x50>
   81e58:	802c      	strh	r4, [r5, #0]
   81e5a:	e7f5      	b.n	81e48 <vTaskDelayUntil+0x60>
   81e5c:	bd38      	pop	{r3, r4, r5, pc}
   81e5e:	bf00      	nop
   81e60:	00081111 	.word	0x00081111
   81e64:	00081b85 	.word	0x00081b85
   81e68:	20078b3c 	.word	0x20078b3c
   81e6c:	20078b20 	.word	0x20078b20
   81e70:	00081089 	.word	0x00081089
   81e74:	000818b5 	.word	0x000818b5
   81e78:	00081ce1 	.word	0x00081ce1
   81e7c:	00081101 	.word	0x00081101

00081e80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81e80:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81e82:	4d15      	ldr	r5, [pc, #84]	; (81ed8 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81e84:	4e15      	ldr	r6, [pc, #84]	; (81edc <prvIdleTask+0x5c>)
			{
				taskYIELD();
   81e86:	f8df 8078 	ldr.w	r8, [pc, #120]	; 81f00 <prvIdleTask+0x80>
   81e8a:	e01c      	b.n	81ec6 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81e8c:	4b14      	ldr	r3, [pc, #80]	; (81ee0 <prvIdleTask+0x60>)
   81e8e:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81e90:	4b14      	ldr	r3, [pc, #80]	; (81ee4 <prvIdleTask+0x64>)
   81e92:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   81e94:	4b14      	ldr	r3, [pc, #80]	; (81ee8 <prvIdleTask+0x68>)
   81e96:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   81e98:	b1ac      	cbz	r4, 81ec6 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   81e9a:	4b14      	ldr	r3, [pc, #80]	; (81eec <prvIdleTask+0x6c>)
   81e9c:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   81e9e:	4b11      	ldr	r3, [pc, #68]	; (81ee4 <prvIdleTask+0x64>)
   81ea0:	68db      	ldr	r3, [r3, #12]
   81ea2:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81ea4:	1d20      	adds	r0, r4, #4
   81ea6:	4b12      	ldr	r3, [pc, #72]	; (81ef0 <prvIdleTask+0x70>)
   81ea8:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   81eaa:	4b12      	ldr	r3, [pc, #72]	; (81ef4 <prvIdleTask+0x74>)
   81eac:	681a      	ldr	r2, [r3, #0]
   81eae:	3a01      	subs	r2, #1
   81eb0:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   81eb2:	682b      	ldr	r3, [r5, #0]
   81eb4:	3b01      	subs	r3, #1
   81eb6:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   81eb8:	4b0f      	ldr	r3, [pc, #60]	; (81ef8 <prvIdleTask+0x78>)
   81eba:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   81ebc:	6b20      	ldr	r0, [r4, #48]	; 0x30
   81ebe:	4f0f      	ldr	r7, [pc, #60]	; (81efc <prvIdleTask+0x7c>)
   81ec0:	47b8      	blx	r7
		vPortFree( pxTCB );
   81ec2:	4620      	mov	r0, r4
   81ec4:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81ec6:	682b      	ldr	r3, [r5, #0]
   81ec8:	2b00      	cmp	r3, #0
   81eca:	d1df      	bne.n	81e8c <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81ecc:	6833      	ldr	r3, [r6, #0]
   81ece:	2b01      	cmp	r3, #1
   81ed0:	d9f9      	bls.n	81ec6 <prvIdleTask+0x46>
			{
				taskYIELD();
   81ed2:	47c0      	blx	r8
   81ed4:	e7f7      	b.n	81ec6 <prvIdleTask+0x46>
   81ed6:	bf00      	nop
   81ed8:	20078a24 	.word	0x20078a24
   81edc:	20078a54 	.word	0x20078a54
   81ee0:	00081b85 	.word	0x00081b85
   81ee4:	20078a28 	.word	0x20078a28
   81ee8:	00081ce1 	.word	0x00081ce1
   81eec:	00081121 	.word	0x00081121
   81ef0:	00081089 	.word	0x00081089
   81ef4:	20078b60 	.word	0x20078b60
   81ef8:	00081141 	.word	0x00081141
   81efc:	00081331 	.word	0x00081331
   81f00:	00081101 	.word	0x00081101

00081f04 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81f04:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   81f06:	4b1d      	ldr	r3, [pc, #116]	; (81f7c <vTaskSwitchContext+0x78>)
   81f08:	681b      	ldr	r3, [r3, #0]
   81f0a:	b95b      	cbnz	r3, 81f24 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81f0c:	4b1c      	ldr	r3, [pc, #112]	; (81f80 <vTaskSwitchContext+0x7c>)
   81f0e:	681b      	ldr	r3, [r3, #0]
   81f10:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81f14:	009b      	lsls	r3, r3, #2
   81f16:	4a1b      	ldr	r2, [pc, #108]	; (81f84 <vTaskSwitchContext+0x80>)
   81f18:	58d3      	ldr	r3, [r2, r3]
   81f1a:	b9cb      	cbnz	r3, 81f50 <vTaskSwitchContext+0x4c>
   81f1c:	4b18      	ldr	r3, [pc, #96]	; (81f80 <vTaskSwitchContext+0x7c>)
   81f1e:	681b      	ldr	r3, [r3, #0]
   81f20:	b953      	cbnz	r3, 81f38 <vTaskSwitchContext+0x34>
   81f22:	e005      	b.n	81f30 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81f24:	2201      	movs	r2, #1
   81f26:	4b18      	ldr	r3, [pc, #96]	; (81f88 <vTaskSwitchContext+0x84>)
   81f28:	601a      	str	r2, [r3, #0]
   81f2a:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81f2c:	681a      	ldr	r2, [r3, #0]
   81f2e:	b92a      	cbnz	r2, 81f3c <vTaskSwitchContext+0x38>
   81f30:	4b16      	ldr	r3, [pc, #88]	; (81f8c <vTaskSwitchContext+0x88>)
   81f32:	4798      	blx	r3
   81f34:	bf00      	nop
   81f36:	e7fd      	b.n	81f34 <vTaskSwitchContext+0x30>
   81f38:	4b11      	ldr	r3, [pc, #68]	; (81f80 <vTaskSwitchContext+0x7c>)
   81f3a:	4912      	ldr	r1, [pc, #72]	; (81f84 <vTaskSwitchContext+0x80>)
   81f3c:	681a      	ldr	r2, [r3, #0]
   81f3e:	3a01      	subs	r2, #1
   81f40:	601a      	str	r2, [r3, #0]
   81f42:	681a      	ldr	r2, [r3, #0]
   81f44:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81f48:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   81f4c:	2a00      	cmp	r2, #0
   81f4e:	d0ed      	beq.n	81f2c <vTaskSwitchContext+0x28>
   81f50:	4b0b      	ldr	r3, [pc, #44]	; (81f80 <vTaskSwitchContext+0x7c>)
   81f52:	681b      	ldr	r3, [r3, #0]
   81f54:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81f58:	4a0a      	ldr	r2, [pc, #40]	; (81f84 <vTaskSwitchContext+0x80>)
   81f5a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81f5e:	685a      	ldr	r2, [r3, #4]
   81f60:	6852      	ldr	r2, [r2, #4]
   81f62:	605a      	str	r2, [r3, #4]
   81f64:	f103 0108 	add.w	r1, r3, #8
   81f68:	428a      	cmp	r2, r1
   81f6a:	bf04      	itt	eq
   81f6c:	6852      	ldreq	r2, [r2, #4]
   81f6e:	605a      	streq	r2, [r3, #4]
   81f70:	685b      	ldr	r3, [r3, #4]
   81f72:	68da      	ldr	r2, [r3, #12]
   81f74:	4b06      	ldr	r3, [pc, #24]	; (81f90 <vTaskSwitchContext+0x8c>)
   81f76:	601a      	str	r2, [r3, #0]
   81f78:	bd08      	pop	{r3, pc}
   81f7a:	bf00      	nop
   81f7c:	20078b1c 	.word	0x20078b1c
   81f80:	20078a50 	.word	0x20078a50
   81f84:	20078a54 	.word	0x20078a54
   81f88:	20078b5c 	.word	0x20078b5c
   81f8c:	00081111 	.word	0x00081111
   81f90:	20078b20 	.word	0x20078b20

00081f94 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81f94:	b538      	push	{r3, r4, r5, lr}
   81f96:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81f98:	b918      	cbnz	r0, 81fa2 <vTaskPlaceOnEventList+0xe>
   81f9a:	4b0f      	ldr	r3, [pc, #60]	; (81fd8 <vTaskPlaceOnEventList+0x44>)
   81f9c:	4798      	blx	r3
   81f9e:	bf00      	nop
   81fa0:	e7fd      	b.n	81f9e <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81fa2:	4d0e      	ldr	r5, [pc, #56]	; (81fdc <vTaskPlaceOnEventList+0x48>)
   81fa4:	6829      	ldr	r1, [r5, #0]
   81fa6:	3118      	adds	r1, #24
   81fa8:	4b0d      	ldr	r3, [pc, #52]	; (81fe0 <vTaskPlaceOnEventList+0x4c>)
   81faa:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81fac:	6828      	ldr	r0, [r5, #0]
   81fae:	3004      	adds	r0, #4
   81fb0:	4b0c      	ldr	r3, [pc, #48]	; (81fe4 <vTaskPlaceOnEventList+0x50>)
   81fb2:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81fb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81fb8:	429c      	cmp	r4, r3
   81fba:	d105      	bne.n	81fc8 <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81fbc:	6829      	ldr	r1, [r5, #0]
   81fbe:	480a      	ldr	r0, [pc, #40]	; (81fe8 <vTaskPlaceOnEventList+0x54>)
   81fc0:	3104      	adds	r1, #4
   81fc2:	4b0a      	ldr	r3, [pc, #40]	; (81fec <vTaskPlaceOnEventList+0x58>)
   81fc4:	4798      	blx	r3
   81fc6:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81fc8:	4b09      	ldr	r3, [pc, #36]	; (81ff0 <vTaskPlaceOnEventList+0x5c>)
   81fca:	8818      	ldrh	r0, [r3, #0]
   81fcc:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   81fce:	b280      	uxth	r0, r0
   81fd0:	4b08      	ldr	r3, [pc, #32]	; (81ff4 <vTaskPlaceOnEventList+0x60>)
   81fd2:	4798      	blx	r3
   81fd4:	bd38      	pop	{r3, r4, r5, pc}
   81fd6:	bf00      	nop
   81fd8:	00081111 	.word	0x00081111
   81fdc:	20078b20 	.word	0x20078b20
   81fe0:	00081045 	.word	0x00081045
   81fe4:	00081089 	.word	0x00081089
   81fe8:	20078a08 	.word	0x20078a08
   81fec:	00081029 	.word	0x00081029
   81ff0:	20078b3c 	.word	0x20078b3c
   81ff4:	000818b5 	.word	0x000818b5

00081ff8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   81ff8:	b538      	push	{r3, r4, r5, lr}
   81ffa:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81ffc:	b918      	cbnz	r0, 82006 <vTaskPlaceOnEventListRestricted+0xe>
   81ffe:	4b0a      	ldr	r3, [pc, #40]	; (82028 <vTaskPlaceOnEventListRestricted+0x30>)
   82000:	4798      	blx	r3
   82002:	bf00      	nop
   82004:	e7fd      	b.n	82002 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   82006:	4c09      	ldr	r4, [pc, #36]	; (8202c <vTaskPlaceOnEventListRestricted+0x34>)
   82008:	6821      	ldr	r1, [r4, #0]
   8200a:	3118      	adds	r1, #24
   8200c:	4b08      	ldr	r3, [pc, #32]	; (82030 <vTaskPlaceOnEventListRestricted+0x38>)
   8200e:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82010:	6820      	ldr	r0, [r4, #0]
   82012:	3004      	adds	r0, #4
   82014:	4b07      	ldr	r3, [pc, #28]	; (82034 <vTaskPlaceOnEventListRestricted+0x3c>)
   82016:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   82018:	4b07      	ldr	r3, [pc, #28]	; (82038 <vTaskPlaceOnEventListRestricted+0x40>)
   8201a:	8818      	ldrh	r0, [r3, #0]
   8201c:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   8201e:	b280      	uxth	r0, r0
   82020:	4b06      	ldr	r3, [pc, #24]	; (8203c <vTaskPlaceOnEventListRestricted+0x44>)
   82022:	4798      	blx	r3
   82024:	bd38      	pop	{r3, r4, r5, pc}
   82026:	bf00      	nop
   82028:	00081111 	.word	0x00081111
   8202c:	20078b20 	.word	0x20078b20
   82030:	00081029 	.word	0x00081029
   82034:	00081089 	.word	0x00081089
   82038:	20078b3c 	.word	0x20078b3c
   8203c:	000818b5 	.word	0x000818b5

00082040 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   82040:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   82042:	68c3      	ldr	r3, [r0, #12]
   82044:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   82046:	b91c      	cbnz	r4, 82050 <xTaskRemoveFromEventList+0x10>
   82048:	4b16      	ldr	r3, [pc, #88]	; (820a4 <xTaskRemoveFromEventList+0x64>)
   8204a:	4798      	blx	r3
   8204c:	bf00      	nop
   8204e:	e7fd      	b.n	8204c <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82050:	f104 0518 	add.w	r5, r4, #24
   82054:	4628      	mov	r0, r5
   82056:	4b14      	ldr	r3, [pc, #80]	; (820a8 <xTaskRemoveFromEventList+0x68>)
   82058:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8205a:	4b14      	ldr	r3, [pc, #80]	; (820ac <xTaskRemoveFromEventList+0x6c>)
   8205c:	681b      	ldr	r3, [r3, #0]
   8205e:	b99b      	cbnz	r3, 82088 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   82060:	1d25      	adds	r5, r4, #4
   82062:	4628      	mov	r0, r5
   82064:	4b10      	ldr	r3, [pc, #64]	; (820a8 <xTaskRemoveFromEventList+0x68>)
   82066:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   82068:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8206a:	4a11      	ldr	r2, [pc, #68]	; (820b0 <xTaskRemoveFromEventList+0x70>)
   8206c:	6812      	ldr	r2, [r2, #0]
   8206e:	4293      	cmp	r3, r2
   82070:	bf84      	itt	hi
   82072:	4a0f      	ldrhi	r2, [pc, #60]	; (820b0 <xTaskRemoveFromEventList+0x70>)
   82074:	6013      	strhi	r3, [r2, #0]
   82076:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8207a:	480e      	ldr	r0, [pc, #56]	; (820b4 <xTaskRemoveFromEventList+0x74>)
   8207c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82080:	4629      	mov	r1, r5
   82082:	4b0d      	ldr	r3, [pc, #52]	; (820b8 <xTaskRemoveFromEventList+0x78>)
   82084:	4798      	blx	r3
   82086:	e003      	b.n	82090 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   82088:	480c      	ldr	r0, [pc, #48]	; (820bc <xTaskRemoveFromEventList+0x7c>)
   8208a:	4629      	mov	r1, r5
   8208c:	4b0a      	ldr	r3, [pc, #40]	; (820b8 <xTaskRemoveFromEventList+0x78>)
   8208e:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82090:	4b0b      	ldr	r3, [pc, #44]	; (820c0 <xTaskRemoveFromEventList+0x80>)
   82092:	681b      	ldr	r3, [r3, #0]
   82094:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   82096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   82098:	4298      	cmp	r0, r3
   8209a:	bf34      	ite	cc
   8209c:	2000      	movcc	r0, #0
   8209e:	2001      	movcs	r0, #1
   820a0:	bd38      	pop	{r3, r4, r5, pc}
   820a2:	bf00      	nop
   820a4:	00081111 	.word	0x00081111
   820a8:	00081089 	.word	0x00081089
   820ac:	20078b1c 	.word	0x20078b1c
   820b0:	20078a50 	.word	0x20078a50
   820b4:	20078a54 	.word	0x20078a54
   820b8:	00081029 	.word	0x00081029
   820bc:	20078b24 	.word	0x20078b24
   820c0:	20078b20 	.word	0x20078b20

000820c4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   820c4:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   820c6:	b918      	cbnz	r0, 820d0 <vTaskSetTimeOutState+0xc>
   820c8:	4b05      	ldr	r3, [pc, #20]	; (820e0 <vTaskSetTimeOutState+0x1c>)
   820ca:	4798      	blx	r3
   820cc:	bf00      	nop
   820ce:	e7fd      	b.n	820cc <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   820d0:	4a04      	ldr	r2, [pc, #16]	; (820e4 <vTaskSetTimeOutState+0x20>)
   820d2:	6812      	ldr	r2, [r2, #0]
   820d4:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   820d6:	4a04      	ldr	r2, [pc, #16]	; (820e8 <vTaskSetTimeOutState+0x24>)
   820d8:	8812      	ldrh	r2, [r2, #0]
   820da:	8082      	strh	r2, [r0, #4]
   820dc:	bd08      	pop	{r3, pc}
   820de:	bf00      	nop
   820e0:	00081111 	.word	0x00081111
   820e4:	20078b38 	.word	0x20078b38
   820e8:	20078b3c 	.word	0x20078b3c

000820ec <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   820ec:	b538      	push	{r3, r4, r5, lr}
   820ee:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   820f0:	4604      	mov	r4, r0
   820f2:	b918      	cbnz	r0, 820fc <xTaskCheckForTimeOut+0x10>
   820f4:	4b1a      	ldr	r3, [pc, #104]	; (82160 <xTaskCheckForTimeOut+0x74>)
   820f6:	4798      	blx	r3
   820f8:	bf00      	nop
   820fa:	e7fd      	b.n	820f8 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   820fc:	b919      	cbnz	r1, 82106 <xTaskCheckForTimeOut+0x1a>
   820fe:	4b18      	ldr	r3, [pc, #96]	; (82160 <xTaskCheckForTimeOut+0x74>)
   82100:	4798      	blx	r3
   82102:	bf00      	nop
   82104:	e7fd      	b.n	82102 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   82106:	4b17      	ldr	r3, [pc, #92]	; (82164 <xTaskCheckForTimeOut+0x78>)
   82108:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   8210a:	882b      	ldrh	r3, [r5, #0]
   8210c:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82110:	4293      	cmp	r3, r2
   82112:	d01c      	beq.n	8214e <xTaskCheckForTimeOut+0x62>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   82114:	4a14      	ldr	r2, [pc, #80]	; (82168 <xTaskCheckForTimeOut+0x7c>)
   82116:	6811      	ldr	r1, [r2, #0]
   82118:	6822      	ldr	r2, [r4, #0]
   8211a:	428a      	cmp	r2, r1
   8211c:	d005      	beq.n	8212a <xTaskCheckForTimeOut+0x3e>
   8211e:	4a13      	ldr	r2, [pc, #76]	; (8216c <xTaskCheckForTimeOut+0x80>)
   82120:	8812      	ldrh	r2, [r2, #0]
   82122:	b292      	uxth	r2, r2
   82124:	88a1      	ldrh	r1, [r4, #4]
   82126:	4291      	cmp	r1, r2
   82128:	d913      	bls.n	82152 <xTaskCheckForTimeOut+0x66>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   8212a:	4a10      	ldr	r2, [pc, #64]	; (8216c <xTaskCheckForTimeOut+0x80>)
   8212c:	8811      	ldrh	r1, [r2, #0]
   8212e:	88a2      	ldrh	r2, [r4, #4]
   82130:	1a89      	subs	r1, r1, r2
   82132:	b289      	uxth	r1, r1
   82134:	428b      	cmp	r3, r1
   82136:	d90e      	bls.n	82156 <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   82138:	490c      	ldr	r1, [pc, #48]	; (8216c <xTaskCheckForTimeOut+0x80>)
   8213a:	8809      	ldrh	r1, [r1, #0]
   8213c:	b289      	uxth	r1, r1
   8213e:	1a52      	subs	r2, r2, r1
   82140:	4413      	add	r3, r2
   82142:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   82144:	4620      	mov	r0, r4
   82146:	4b0a      	ldr	r3, [pc, #40]	; (82170 <xTaskCheckForTimeOut+0x84>)
   82148:	4798      	blx	r3
			xReturn = pdFALSE;
   8214a:	2400      	movs	r4, #0
   8214c:	e004      	b.n	82158 <xTaskCheckForTimeOut+0x6c>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   8214e:	2400      	movs	r4, #0
   82150:	e002      	b.n	82158 <xTaskCheckForTimeOut+0x6c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   82152:	2401      	movs	r4, #1
   82154:	e000      	b.n	82158 <xTaskCheckForTimeOut+0x6c>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   82156:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   82158:	4b06      	ldr	r3, [pc, #24]	; (82174 <xTaskCheckForTimeOut+0x88>)
   8215a:	4798      	blx	r3

	return xReturn;
}
   8215c:	4620      	mov	r0, r4
   8215e:	bd38      	pop	{r3, r4, r5, pc}
   82160:	00081111 	.word	0x00081111
   82164:	00081121 	.word	0x00081121
   82168:	20078b38 	.word	0x20078b38
   8216c:	20078b3c 	.word	0x20078b3c
   82170:	000820c5 	.word	0x000820c5
   82174:	00081141 	.word	0x00081141

00082178 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   82178:	2201      	movs	r2, #1
   8217a:	4b01      	ldr	r3, [pc, #4]	; (82180 <vTaskMissedYield+0x8>)
   8217c:	601a      	str	r2, [r3, #0]
   8217e:	4770      	bx	lr
   82180:	20078b5c 	.word	0x20078b5c

00082184 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   82184:	4b01      	ldr	r3, [pc, #4]	; (8218c <xTaskGetCurrentTaskHandle+0x8>)
   82186:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   82188:	4770      	bx	lr
   8218a:	bf00      	nop
   8218c:	20078b20 	.word	0x20078b20

00082190 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   82190:	4b05      	ldr	r3, [pc, #20]	; (821a8 <xTaskGetSchedulerState+0x18>)
   82192:	681b      	ldr	r3, [r3, #0]
   82194:	b133      	cbz	r3, 821a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82196:	4b05      	ldr	r3, [pc, #20]	; (821ac <xTaskGetSchedulerState+0x1c>)
   82198:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   8219a:	2b00      	cmp	r3, #0
   8219c:	bf14      	ite	ne
   8219e:	2002      	movne	r0, #2
   821a0:	2001      	moveq	r0, #1
   821a2:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   821a4:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   821a6:	4770      	bx	lr
   821a8:	20078a20 	.word	0x20078a20
   821ac:	20078b1c 	.word	0x20078b1c

000821b0 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   821b0:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   821b2:	4604      	mov	r4, r0
   821b4:	2800      	cmp	r0, #0
   821b6:	d02e      	beq.n	82216 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   821b8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   821ba:	4a17      	ldr	r2, [pc, #92]	; (82218 <vTaskPriorityInherit+0x68>)
   821bc:	6812      	ldr	r2, [r2, #0]
   821be:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   821c0:	4293      	cmp	r3, r2
   821c2:	d228      	bcs.n	82216 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   821c4:	4a14      	ldr	r2, [pc, #80]	; (82218 <vTaskPriorityInherit+0x68>)
   821c6:	6812      	ldr	r2, [r2, #0]
   821c8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   821ca:	f1c2 020a 	rsb	r2, r2, #10
   821ce:	8302      	strh	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   821d0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   821d4:	4a11      	ldr	r2, [pc, #68]	; (8221c <vTaskPriorityInherit+0x6c>)
   821d6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   821da:	6942      	ldr	r2, [r0, #20]
   821dc:	429a      	cmp	r2, r3
   821de:	d116      	bne.n	8220e <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   821e0:	1d05      	adds	r5, r0, #4
   821e2:	4628      	mov	r0, r5
   821e4:	4b0e      	ldr	r3, [pc, #56]	; (82220 <vTaskPriorityInherit+0x70>)
   821e6:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   821e8:	4b0b      	ldr	r3, [pc, #44]	; (82218 <vTaskPriorityInherit+0x68>)
   821ea:	681b      	ldr	r3, [r3, #0]
   821ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   821ee:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   821f0:	4a0c      	ldr	r2, [pc, #48]	; (82224 <vTaskPriorityInherit+0x74>)
   821f2:	6812      	ldr	r2, [r2, #0]
   821f4:	4293      	cmp	r3, r2
   821f6:	bf84      	itt	hi
   821f8:	4a0a      	ldrhi	r2, [pc, #40]	; (82224 <vTaskPriorityInherit+0x74>)
   821fa:	6013      	strhi	r3, [r2, #0]
   821fc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82200:	4806      	ldr	r0, [pc, #24]	; (8221c <vTaskPriorityInherit+0x6c>)
   82202:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82206:	4629      	mov	r1, r5
   82208:	4b07      	ldr	r3, [pc, #28]	; (82228 <vTaskPriorityInherit+0x78>)
   8220a:	4798      	blx	r3
   8220c:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   8220e:	4b02      	ldr	r3, [pc, #8]	; (82218 <vTaskPriorityInherit+0x68>)
   82210:	681b      	ldr	r3, [r3, #0]
   82212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82214:	62c3      	str	r3, [r0, #44]	; 0x2c
   82216:	bd38      	pop	{r3, r4, r5, pc}
   82218:	20078b20 	.word	0x20078b20
   8221c:	20078a54 	.word	0x20078a54
   82220:	00081089 	.word	0x00081089
   82224:	20078a50 	.word	0x20078a50
   82228:	00081029 	.word	0x00081029

0008222c <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   8222c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   8222e:	4604      	mov	r4, r0
   82230:	b1d0      	cbz	r0, 82268 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   82232:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   82234:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   82236:	429a      	cmp	r2, r3
   82238:	d016      	beq.n	82268 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   8223a:	1d05      	adds	r5, r0, #4
   8223c:	4628      	mov	r0, r5
   8223e:	4b0b      	ldr	r3, [pc, #44]	; (8226c <vTaskPriorityDisinherit+0x40>)
   82240:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   82242:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   82244:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   82246:	f1c3 020a 	rsb	r2, r3, #10
   8224a:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   8224c:	4a08      	ldr	r2, [pc, #32]	; (82270 <vTaskPriorityDisinherit+0x44>)
   8224e:	6812      	ldr	r2, [r2, #0]
   82250:	4293      	cmp	r3, r2
   82252:	bf84      	itt	hi
   82254:	4a06      	ldrhi	r2, [pc, #24]	; (82270 <vTaskPriorityDisinherit+0x44>)
   82256:	6013      	strhi	r3, [r2, #0]
   82258:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8225c:	4805      	ldr	r0, [pc, #20]	; (82274 <vTaskPriorityDisinherit+0x48>)
   8225e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82262:	4629      	mov	r1, r5
   82264:	4b04      	ldr	r3, [pc, #16]	; (82278 <vTaskPriorityDisinherit+0x4c>)
   82266:	4798      	blx	r3
   82268:	bd38      	pop	{r3, r4, r5, pc}
   8226a:	bf00      	nop
   8226c:	00081089 	.word	0x00081089
   82270:	20078a50 	.word	0x20078a50
   82274:	20078a54 	.word	0x20078a54
   82278:	00081029 	.word	0x00081029

0008227c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   8227c:	b510      	push	{r4, lr}
   8227e:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   82280:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82282:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   82284:	4291      	cmp	r1, r2
   82286:	d80b      	bhi.n	822a0 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   82288:	1ad3      	subs	r3, r2, r3
   8228a:	8b01      	ldrh	r1, [r0, #24]
   8228c:	b29b      	uxth	r3, r3
   8228e:	4299      	cmp	r1, r3
   82290:	d911      	bls.n	822b6 <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   82292:	4b0b      	ldr	r3, [pc, #44]	; (822c0 <prvInsertTimerInActiveList+0x44>)
   82294:	6818      	ldr	r0, [r3, #0]
   82296:	1d21      	adds	r1, r4, #4
   82298:	4b0a      	ldr	r3, [pc, #40]	; (822c4 <prvInsertTimerInActiveList+0x48>)
   8229a:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   8229c:	2000      	movs	r0, #0
   8229e:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   822a0:	429a      	cmp	r2, r3
   822a2:	d201      	bcs.n	822a8 <prvInsertTimerInActiveList+0x2c>
   822a4:	4299      	cmp	r1, r3
   822a6:	d208      	bcs.n	822ba <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   822a8:	4b07      	ldr	r3, [pc, #28]	; (822c8 <prvInsertTimerInActiveList+0x4c>)
   822aa:	6818      	ldr	r0, [r3, #0]
   822ac:	1d21      	adds	r1, r4, #4
   822ae:	4b05      	ldr	r3, [pc, #20]	; (822c4 <prvInsertTimerInActiveList+0x48>)
   822b0:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   822b2:	2000      	movs	r0, #0
   822b4:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   822b6:	2001      	movs	r0, #1
   822b8:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   822ba:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   822bc:	bd10      	pop	{r4, pc}
   822be:	bf00      	nop
   822c0:	20078b9c 	.word	0x20078b9c
   822c4:	00081045 	.word	0x00081045
   822c8:	20078b68 	.word	0x20078b68

000822cc <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   822cc:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   822ce:	4b0d      	ldr	r3, [pc, #52]	; (82304 <prvCheckForValidListAndQueue+0x38>)
   822d0:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   822d2:	4b0d      	ldr	r3, [pc, #52]	; (82308 <prvCheckForValidListAndQueue+0x3c>)
   822d4:	681b      	ldr	r3, [r3, #0]
   822d6:	b98b      	cbnz	r3, 822fc <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   822d8:	4d0c      	ldr	r5, [pc, #48]	; (8230c <prvCheckForValidListAndQueue+0x40>)
   822da:	4628      	mov	r0, r5
   822dc:	4e0c      	ldr	r6, [pc, #48]	; (82310 <prvCheckForValidListAndQueue+0x44>)
   822de:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   822e0:	4c0c      	ldr	r4, [pc, #48]	; (82314 <prvCheckForValidListAndQueue+0x48>)
   822e2:	4620      	mov	r0, r4
   822e4:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   822e6:	4b0c      	ldr	r3, [pc, #48]	; (82318 <prvCheckForValidListAndQueue+0x4c>)
   822e8:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   822ea:	4b0c      	ldr	r3, [pc, #48]	; (8231c <prvCheckForValidListAndQueue+0x50>)
   822ec:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   822ee:	2005      	movs	r0, #5
   822f0:	210c      	movs	r1, #12
   822f2:	2200      	movs	r2, #0
   822f4:	4b0a      	ldr	r3, [pc, #40]	; (82320 <prvCheckForValidListAndQueue+0x54>)
   822f6:	4798      	blx	r3
   822f8:	4b03      	ldr	r3, [pc, #12]	; (82308 <prvCheckForValidListAndQueue+0x3c>)
   822fa:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   822fc:	4b09      	ldr	r3, [pc, #36]	; (82324 <prvCheckForValidListAndQueue+0x58>)
   822fe:	4798      	blx	r3
   82300:	bd70      	pop	{r4, r5, r6, pc}
   82302:	bf00      	nop
   82304:	00081121 	.word	0x00081121
   82308:	20078b98 	.word	0x20078b98
   8230c:	20078b6c 	.word	0x20078b6c
   82310:	00081009 	.word	0x00081009
   82314:	20078b80 	.word	0x20078b80
   82318:	20078b68 	.word	0x20078b68
   8231c:	20078b9c 	.word	0x20078b9c
   82320:	000814f9 	.word	0x000814f9
   82324:	00081141 	.word	0x00081141

00082328 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   82328:	b510      	push	{r4, lr}
   8232a:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   8232c:	4b0b      	ldr	r3, [pc, #44]	; (8235c <xTimerCreateTimerTask+0x34>)
   8232e:	4798      	blx	r3

	if( xTimerQueue != NULL )
   82330:	4b0b      	ldr	r3, [pc, #44]	; (82360 <xTimerCreateTimerTask+0x38>)
   82332:	681b      	ldr	r3, [r3, #0]
   82334:	b163      	cbz	r3, 82350 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   82336:	2309      	movs	r3, #9
   82338:	9300      	str	r3, [sp, #0]
   8233a:	2300      	movs	r3, #0
   8233c:	9301      	str	r3, [sp, #4]
   8233e:	9302      	str	r3, [sp, #8]
   82340:	9303      	str	r3, [sp, #12]
   82342:	4808      	ldr	r0, [pc, #32]	; (82364 <xTimerCreateTimerTask+0x3c>)
   82344:	4908      	ldr	r1, [pc, #32]	; (82368 <xTimerCreateTimerTask+0x40>)
   82346:	f44f 7200 	mov.w	r2, #512	; 0x200
   8234a:	4c08      	ldr	r4, [pc, #32]	; (8236c <xTimerCreateTimerTask+0x44>)
   8234c:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   8234e:	b918      	cbnz	r0, 82358 <xTimerCreateTimerTask+0x30>
   82350:	4b07      	ldr	r3, [pc, #28]	; (82370 <xTimerCreateTimerTask+0x48>)
   82352:	4798      	blx	r3
   82354:	bf00      	nop
   82356:	e7fd      	b.n	82354 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   82358:	b004      	add	sp, #16
   8235a:	bd10      	pop	{r4, pc}
   8235c:	000822cd 	.word	0x000822cd
   82360:	20078b98 	.word	0x20078b98
   82364:	00082489 	.word	0x00082489
   82368:	00087394 	.word	0x00087394
   8236c:	00081911 	.word	0x00081911
   82370:	00081111 	.word	0x00081111

00082374 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   82374:	b510      	push	{r4, lr}
   82376:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   82378:	4c10      	ldr	r4, [pc, #64]	; (823bc <xTimerGenericCommand+0x48>)
   8237a:	6824      	ldr	r4, [r4, #0]
   8237c:	b1d4      	cbz	r4, 823b4 <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   8237e:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   82380:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   82384:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   82386:	b973      	cbnz	r3, 823a6 <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82388:	4b0d      	ldr	r3, [pc, #52]	; (823c0 <xTimerGenericCommand+0x4c>)
   8238a:	4798      	blx	r3
   8238c:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   8238e:	4b0b      	ldr	r3, [pc, #44]	; (823bc <xTimerGenericCommand+0x48>)
   82390:	6818      	ldr	r0, [r3, #0]
   82392:	a901      	add	r1, sp, #4
   82394:	bf07      	ittee	eq
   82396:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   8239a:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   8239c:	2200      	movne	r2, #0
   8239e:	4613      	movne	r3, r2
   823a0:	4c08      	ldr	r4, [pc, #32]	; (823c4 <xTimerGenericCommand+0x50>)
   823a2:	47a0      	blx	r4
   823a4:	e007      	b.n	823b6 <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   823a6:	4620      	mov	r0, r4
   823a8:	a901      	add	r1, sp, #4
   823aa:	461a      	mov	r2, r3
   823ac:	2300      	movs	r3, #0
   823ae:	4c06      	ldr	r4, [pc, #24]	; (823c8 <xTimerGenericCommand+0x54>)
   823b0:	47a0      	blx	r4
   823b2:	e000      	b.n	823b6 <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   823b4:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   823b6:	b004      	add	sp, #16
   823b8:	bd10      	pop	{r4, pc}
   823ba:	bf00      	nop
   823bc:	20078b98 	.word	0x20078b98
   823c0:	00082191 	.word	0x00082191
   823c4:	00081551 	.word	0x00081551
   823c8:	00081675 	.word	0x00081675

000823cc <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   823cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   823d0:	b082      	sub	sp, #8
   823d2:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   823d4:	4b24      	ldr	r3, [pc, #144]	; (82468 <prvSampleTimeNow+0x9c>)
   823d6:	4798      	blx	r3
   823d8:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   823da:	4b24      	ldr	r3, [pc, #144]	; (8246c <prvSampleTimeNow+0xa0>)
   823dc:	881b      	ldrh	r3, [r3, #0]
   823de:	4283      	cmp	r3, r0
   823e0:	d937      	bls.n	82452 <prvSampleTimeNow+0x86>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   823e2:	4e23      	ldr	r6, [pc, #140]	; (82470 <prvSampleTimeNow+0xa4>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   823e4:	4f23      	ldr	r7, [pc, #140]	; (82474 <prvSampleTimeNow+0xa8>)
   823e6:	e027      	b.n	82438 <prvSampleTimeNow+0x6c>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   823e8:	68da      	ldr	r2, [r3, #12]
   823ea:	f8b2 a000 	ldrh.w	sl, [r2]
   823ee:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   823f2:	68db      	ldr	r3, [r3, #12]
   823f4:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   823f6:	1d25      	adds	r5, r4, #4
   823f8:	4628      	mov	r0, r5
   823fa:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   823fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   823fe:	4620      	mov	r0, r4
   82400:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82402:	69e3      	ldr	r3, [r4, #28]
   82404:	2b01      	cmp	r3, #1
   82406:	d117      	bne.n	82438 <prvSampleTimeNow+0x6c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   82408:	8b23      	ldrh	r3, [r4, #24]
   8240a:	4453      	add	r3, sl
   8240c:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   8240e:	4553      	cmp	r3, sl
   82410:	d906      	bls.n	82420 <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   82412:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82414:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82416:	6830      	ldr	r0, [r6, #0]
   82418:	4629      	mov	r1, r5
   8241a:	4b17      	ldr	r3, [pc, #92]	; (82478 <prvSampleTimeNow+0xac>)
   8241c:	4798      	blx	r3
   8241e:	e00b      	b.n	82438 <prvSampleTimeNow+0x6c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82420:	2300      	movs	r3, #0
   82422:	9300      	str	r3, [sp, #0]
   82424:	4620      	mov	r0, r4
   82426:	4619      	mov	r1, r3
   82428:	4652      	mov	r2, sl
   8242a:	4c14      	ldr	r4, [pc, #80]	; (8247c <prvSampleTimeNow+0xb0>)
   8242c:	47a0      	blx	r4
				configASSERT( xResult );
   8242e:	b918      	cbnz	r0, 82438 <prvSampleTimeNow+0x6c>
   82430:	4b13      	ldr	r3, [pc, #76]	; (82480 <prvSampleTimeNow+0xb4>)
   82432:	4798      	blx	r3
   82434:	bf00      	nop
   82436:	e7fd      	b.n	82434 <prvSampleTimeNow+0x68>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82438:	6833      	ldr	r3, [r6, #0]
   8243a:	681a      	ldr	r2, [r3, #0]
   8243c:	2a00      	cmp	r2, #0
   8243e:	d1d3      	bne.n	823e8 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   82440:	4a10      	ldr	r2, [pc, #64]	; (82484 <prvSampleTimeNow+0xb8>)
   82442:	6811      	ldr	r1, [r2, #0]
   82444:	480a      	ldr	r0, [pc, #40]	; (82470 <prvSampleTimeNow+0xa4>)
   82446:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   82448:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   8244a:	2301      	movs	r3, #1
   8244c:	f8c9 3000 	str.w	r3, [r9]
   82450:	e002      	b.n	82458 <prvSampleTimeNow+0x8c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   82452:	2300      	movs	r3, #0
   82454:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   82458:	4b04      	ldr	r3, [pc, #16]	; (8246c <prvSampleTimeNow+0xa0>)
   8245a:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   8245e:	4640      	mov	r0, r8
   82460:	b002      	add	sp, #8
   82462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82466:	bf00      	nop
   82468:	00081b95 	.word	0x00081b95
   8246c:	20078b94 	.word	0x20078b94
   82470:	20078b68 	.word	0x20078b68
   82474:	00081089 	.word	0x00081089
   82478:	00081045 	.word	0x00081045
   8247c:	00082375 	.word	0x00082375
   82480:	00081111 	.word	0x00081111
   82484:	20078b9c 	.word	0x20078b9c

00082488 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   82488:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8248c:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8248e:	4d51      	ldr	r5, [pc, #324]	; (825d4 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82490:	f8df 8170 	ldr.w	r8, [pc, #368]	; 82604 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   82494:	4b50      	ldr	r3, [pc, #320]	; (825d8 <prvTimerTask+0x150>)
   82496:	681b      	ldr	r3, [r3, #0]
   82498:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   8249a:	2a00      	cmp	r2, #0
   8249c:	f000 8090 	beq.w	825c0 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   824a0:	68db      	ldr	r3, [r3, #12]
   824a2:	881e      	ldrh	r6, [r3, #0]
   824a4:	b2b6      	uxth	r6, r6
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   824a6:	4b4d      	ldr	r3, [pc, #308]	; (825dc <prvTimerTask+0x154>)
   824a8:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   824aa:	a803      	add	r0, sp, #12
   824ac:	4b4c      	ldr	r3, [pc, #304]	; (825e0 <prvTimerTask+0x158>)
   824ae:	4798      	blx	r3
   824b0:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   824b2:	9b03      	ldr	r3, [sp, #12]
   824b4:	2b00      	cmp	r3, #0
   824b6:	d132      	bne.n	8251e <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   824b8:	4286      	cmp	r6, r0
   824ba:	d825      	bhi.n	82508 <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   824bc:	4b49      	ldr	r3, [pc, #292]	; (825e4 <prvTimerTask+0x15c>)
   824be:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   824c0:	4b45      	ldr	r3, [pc, #276]	; (825d8 <prvTimerTask+0x150>)
   824c2:	681b      	ldr	r3, [r3, #0]
   824c4:	68db      	ldr	r3, [r3, #12]
   824c6:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   824c8:	1d20      	adds	r0, r4, #4
   824ca:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   824cc:	69e3      	ldr	r3, [r4, #28]
   824ce:	2b01      	cmp	r3, #1
   824d0:	d115      	bne.n	824fe <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   824d2:	8b21      	ldrh	r1, [r4, #24]
   824d4:	4431      	add	r1, r6
   824d6:	4620      	mov	r0, r4
   824d8:	b289      	uxth	r1, r1
   824da:	463a      	mov	r2, r7
   824dc:	4633      	mov	r3, r6
   824de:	4f42      	ldr	r7, [pc, #264]	; (825e8 <prvTimerTask+0x160>)
   824e0:	47b8      	blx	r7
   824e2:	2801      	cmp	r0, #1
   824e4:	d10b      	bne.n	824fe <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   824e6:	2300      	movs	r3, #0
   824e8:	9300      	str	r3, [sp, #0]
   824ea:	4620      	mov	r0, r4
   824ec:	4619      	mov	r1, r3
   824ee:	4632      	mov	r2, r6
   824f0:	4e3e      	ldr	r6, [pc, #248]	; (825ec <prvTimerTask+0x164>)
   824f2:	47b0      	blx	r6
			configASSERT( xResult );
   824f4:	b918      	cbnz	r0, 824fe <prvTimerTask+0x76>
   824f6:	4b3e      	ldr	r3, [pc, #248]	; (825f0 <prvTimerTask+0x168>)
   824f8:	4798      	blx	r3
   824fa:	bf00      	nop
   824fc:	e7fd      	b.n	824fa <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   824fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82500:	4620      	mov	r0, r4
   82502:	4798      	blx	r3
   82504:	e00d      	b.n	82522 <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   82506:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82508:	1bf1      	subs	r1, r6, r7
   8250a:	6828      	ldr	r0, [r5, #0]
   8250c:	b289      	uxth	r1, r1
   8250e:	4b39      	ldr	r3, [pc, #228]	; (825f4 <prvTimerTask+0x16c>)
   82510:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   82512:	4b34      	ldr	r3, [pc, #208]	; (825e4 <prvTimerTask+0x15c>)
   82514:	4798      	blx	r3
   82516:	b920      	cbnz	r0, 82522 <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   82518:	4b37      	ldr	r3, [pc, #220]	; (825f8 <prvTimerTask+0x170>)
   8251a:	4798      	blx	r3
   8251c:	e001      	b.n	82522 <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   8251e:	4b31      	ldr	r3, [pc, #196]	; (825e4 <prvTimerTask+0x15c>)
   82520:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82522:	a802      	add	r0, sp, #8
   82524:	4b2e      	ldr	r3, [pc, #184]	; (825e0 <prvTimerTask+0x158>)
   82526:	4798      	blx	r3
   82528:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   8252a:	4e34      	ldr	r6, [pc, #208]	; (825fc <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   8252c:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 825e8 <prvTimerTask+0x160>
   82530:	e03e      	b.n	825b0 <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   82532:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   82534:	b11c      	cbz	r4, 8253e <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   82536:	6961      	ldr	r1, [r4, #20]
   82538:	b109      	cbz	r1, 8253e <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   8253a:	1d20      	adds	r0, r4, #4
   8253c:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   8253e:	9903      	ldr	r1, [sp, #12]
   82540:	2902      	cmp	r1, #2
   82542:	d023      	beq.n	8258c <prvTimerTask+0x104>
   82544:	2903      	cmp	r1, #3
   82546:	d030      	beq.n	825aa <prvTimerTask+0x122>
   82548:	2900      	cmp	r1, #0
   8254a:	d131      	bne.n	825b0 <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   8254c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82550:	8b21      	ldrh	r1, [r4, #24]
   82552:	4419      	add	r1, r3
   82554:	4620      	mov	r0, r4
   82556:	b289      	uxth	r1, r1
   82558:	463a      	mov	r2, r7
   8255a:	47c8      	blx	r9
   8255c:	2801      	cmp	r0, #1
   8255e:	d127      	bne.n	825b0 <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82560:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82562:	4620      	mov	r0, r4
   82564:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82566:	69e3      	ldr	r3, [r4, #28]
   82568:	2b01      	cmp	r3, #1
   8256a:	d121      	bne.n	825b0 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   8256c:	8b22      	ldrh	r2, [r4, #24]
   8256e:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82572:	441a      	add	r2, r3
   82574:	2300      	movs	r3, #0
   82576:	9300      	str	r3, [sp, #0]
   82578:	4620      	mov	r0, r4
   8257a:	4619      	mov	r1, r3
   8257c:	b292      	uxth	r2, r2
   8257e:	4c1b      	ldr	r4, [pc, #108]	; (825ec <prvTimerTask+0x164>)
   82580:	47a0      	blx	r4
						configASSERT( xResult );
   82582:	b9a8      	cbnz	r0, 825b0 <prvTimerTask+0x128>
   82584:	4b1a      	ldr	r3, [pc, #104]	; (825f0 <prvTimerTask+0x168>)
   82586:	4798      	blx	r3
   82588:	bf00      	nop
   8258a:	e7fd      	b.n	82588 <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   8258c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82590:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   82592:	b91b      	cbnz	r3, 8259c <prvTimerTask+0x114>
   82594:	4b16      	ldr	r3, [pc, #88]	; (825f0 <prvTimerTask+0x168>)
   82596:	4798      	blx	r3
   82598:	bf00      	nop
   8259a:	e7fd      	b.n	82598 <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   8259c:	18f9      	adds	r1, r7, r3
   8259e:	4620      	mov	r0, r4
   825a0:	b289      	uxth	r1, r1
   825a2:	463a      	mov	r2, r7
   825a4:	463b      	mov	r3, r7
   825a6:	47c8      	blx	r9
   825a8:	e002      	b.n	825b0 <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   825aa:	4620      	mov	r0, r4
   825ac:	4b14      	ldr	r3, [pc, #80]	; (82600 <prvTimerTask+0x178>)
   825ae:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   825b0:	6828      	ldr	r0, [r5, #0]
   825b2:	a903      	add	r1, sp, #12
   825b4:	2200      	movs	r2, #0
   825b6:	4613      	mov	r3, r2
   825b8:	47b0      	blx	r6
   825ba:	2800      	cmp	r0, #0
   825bc:	d1b9      	bne.n	82532 <prvTimerTask+0xaa>
   825be:	e769      	b.n	82494 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   825c0:	4b06      	ldr	r3, [pc, #24]	; (825dc <prvTimerTask+0x154>)
   825c2:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   825c4:	a803      	add	r0, sp, #12
   825c6:	4b06      	ldr	r3, [pc, #24]	; (825e0 <prvTimerTask+0x158>)
   825c8:	4798      	blx	r3
   825ca:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   825cc:	9b03      	ldr	r3, [sp, #12]
   825ce:	2b00      	cmp	r3, #0
   825d0:	d099      	beq.n	82506 <prvTimerTask+0x7e>
   825d2:	e7a4      	b.n	8251e <prvTimerTask+0x96>
   825d4:	20078b98 	.word	0x20078b98
   825d8:	20078b68 	.word	0x20078b68
   825dc:	00081b85 	.word	0x00081b85
   825e0:	000823cd 	.word	0x000823cd
   825e4:	00081ce1 	.word	0x00081ce1
   825e8:	0008227d 	.word	0x0008227d
   825ec:	00082375 	.word	0x00082375
   825f0:	00081111 	.word	0x00081111
   825f4:	00081869 	.word	0x00081869
   825f8:	00081101 	.word	0x00081101
   825fc:	00081705 	.word	0x00081705
   82600:	00081331 	.word	0x00081331
   82604:	00081089 	.word	0x00081089

00082608 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   82608:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8260a:	480e      	ldr	r0, [pc, #56]	; (82644 <sysclk_init+0x3c>)
   8260c:	4b0e      	ldr	r3, [pc, #56]	; (82648 <sysclk_init+0x40>)
   8260e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   82610:	2000      	movs	r0, #0
   82612:	213e      	movs	r1, #62	; 0x3e
   82614:	4b0d      	ldr	r3, [pc, #52]	; (8264c <sysclk_init+0x44>)
   82616:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   82618:	4c0d      	ldr	r4, [pc, #52]	; (82650 <sysclk_init+0x48>)
   8261a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8261c:	2800      	cmp	r0, #0
   8261e:	d0fc      	beq.n	8261a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   82620:	4b0c      	ldr	r3, [pc, #48]	; (82654 <sysclk_init+0x4c>)
   82622:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   82624:	4a0c      	ldr	r2, [pc, #48]	; (82658 <sysclk_init+0x50>)
   82626:	4b0d      	ldr	r3, [pc, #52]	; (8265c <sysclk_init+0x54>)
   82628:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8262a:	4c0d      	ldr	r4, [pc, #52]	; (82660 <sysclk_init+0x58>)
   8262c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8262e:	2800      	cmp	r0, #0
   82630:	d0fc      	beq.n	8262c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   82632:	2010      	movs	r0, #16
   82634:	4b0b      	ldr	r3, [pc, #44]	; (82664 <sysclk_init+0x5c>)
   82636:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   82638:	4b0b      	ldr	r3, [pc, #44]	; (82668 <sysclk_init+0x60>)
   8263a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8263c:	4801      	ldr	r0, [pc, #4]	; (82644 <sysclk_init+0x3c>)
   8263e:	4b02      	ldr	r3, [pc, #8]	; (82648 <sysclk_init+0x40>)
   82640:	4798      	blx	r3
   82642:	bd10      	pop	{r4, pc}
   82644:	0501bd00 	.word	0x0501bd00
   82648:	200700b1 	.word	0x200700b1
   8264c:	00082a8d 	.word	0x00082a8d
   82650:	00082ae1 	.word	0x00082ae1
   82654:	00082af1 	.word	0x00082af1
   82658:	200d3f01 	.word	0x200d3f01
   8265c:	400e0600 	.word	0x400e0600
   82660:	00082b01 	.word	0x00082b01
   82664:	00082a29 	.word	0x00082a29
   82668:	00082c1d 	.word	0x00082c1d

0008266c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   8266c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8266e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82672:	4b13      	ldr	r3, [pc, #76]	; (826c0 <board_init+0x54>)
   82674:	605a      	str	r2, [r3, #4]
   82676:	200b      	movs	r0, #11
   82678:	4c12      	ldr	r4, [pc, #72]	; (826c4 <board_init+0x58>)
   8267a:	47a0      	blx	r4
   8267c:	200c      	movs	r0, #12
   8267e:	47a0      	blx	r4
   82680:	200d      	movs	r0, #13
   82682:	47a0      	blx	r4
   82684:	200e      	movs	r0, #14
   82686:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   82688:	203b      	movs	r0, #59	; 0x3b
   8268a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8268e:	4c0e      	ldr	r4, [pc, #56]	; (826c8 <board_init+0x5c>)
   82690:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   82692:	2055      	movs	r0, #85	; 0x55
   82694:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82698:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8269a:	2056      	movs	r0, #86	; 0x56
   8269c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   826a0:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   826a2:	2068      	movs	r0, #104	; 0x68
   826a4:	4909      	ldr	r1, [pc, #36]	; (826cc <board_init+0x60>)
   826a6:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   826a8:	205c      	movs	r0, #92	; 0x5c
   826aa:	4909      	ldr	r1, [pc, #36]	; (826d0 <board_init+0x64>)
   826ac:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   826ae:	4809      	ldr	r0, [pc, #36]	; (826d4 <board_init+0x68>)
   826b0:	f44f 7140 	mov.w	r1, #768	; 0x300
   826b4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   826b8:	4b07      	ldr	r3, [pc, #28]	; (826d8 <board_init+0x6c>)
   826ba:	4798      	blx	r3
   826bc:	bd10      	pop	{r4, pc}
   826be:	bf00      	nop
   826c0:	400e1a50 	.word	0x400e1a50
   826c4:	00082b11 	.word	0x00082b11
   826c8:	000827d1 	.word	0x000827d1
   826cc:	28000079 	.word	0x28000079
   826d0:	28000001 	.word	0x28000001
   826d4:	400e0e00 	.word	0x400e0e00
   826d8:	000828a5 	.word	0x000828a5

000826dc <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
   826dc:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
   826e0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
		ul_reg = p_pio->PIO_ODSR;
   826e4:	bf0c      	ite	eq
   826e6:	6b83      	ldreq	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
   826e8:	6bc3      	ldrne	r3, [r0, #60]	; 0x3c
	}

	if ((ul_reg & ul_mask) == 0) {
   826ea:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
   826ec:	bf0c      	ite	eq
   826ee:	2000      	moveq	r0, #0
   826f0:	2001      	movne	r0, #1
   826f2:	4770      	bx	lr

000826f4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   826f4:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   826f6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   826fa:	d016      	beq.n	8272a <pio_set_peripheral+0x36>
   826fc:	d804      	bhi.n	82708 <pio_set_peripheral+0x14>
   826fe:	b1c1      	cbz	r1, 82732 <pio_set_peripheral+0x3e>
   82700:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82704:	d00a      	beq.n	8271c <pio_set_peripheral+0x28>
   82706:	e013      	b.n	82730 <pio_set_peripheral+0x3c>
   82708:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8270c:	d011      	beq.n	82732 <pio_set_peripheral+0x3e>
   8270e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   82712:	d00e      	beq.n	82732 <pio_set_peripheral+0x3e>
   82714:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82718:	d10a      	bne.n	82730 <pio_set_peripheral+0x3c>
   8271a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8271c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8271e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   82720:	400b      	ands	r3, r1
   82722:	ea23 0302 	bic.w	r3, r3, r2
   82726:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82728:	e002      	b.n	82730 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8272a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   8272c:	4313      	orrs	r3, r2
   8272e:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   82730:	6042      	str	r2, [r0, #4]
   82732:	4770      	bx	lr

00082734 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82734:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82736:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8273a:	bf14      	ite	ne
   8273c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8273e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   82740:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   82744:	bf14      	ite	ne
   82746:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82748:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8274a:	f012 0f02 	tst.w	r2, #2
   8274e:	d002      	beq.n	82756 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   82750:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   82754:	e004      	b.n	82760 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   82756:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8275a:	bf18      	it	ne
   8275c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   82760:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   82762:	6001      	str	r1, [r0, #0]
   82764:	4770      	bx	lr
   82766:	bf00      	nop

00082768 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   82768:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8276a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8276c:	9c01      	ldr	r4, [sp, #4]
   8276e:	b10c      	cbz	r4, 82774 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   82770:	6641      	str	r1, [r0, #100]	; 0x64
   82772:	e000      	b.n	82776 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82774:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   82776:	b10b      	cbz	r3, 8277c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   82778:	6501      	str	r1, [r0, #80]	; 0x50
   8277a:	e000      	b.n	8277e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8277c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8277e:	b10a      	cbz	r2, 82784 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   82780:	6301      	str	r1, [r0, #48]	; 0x30
   82782:	e000      	b.n	82786 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   82784:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   82786:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   82788:	6001      	str	r1, [r0, #0]
}
   8278a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8278e:	4770      	bx	lr

00082790 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   82790:	f012 0f10 	tst.w	r2, #16
   82794:	d010      	beq.n	827b8 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   82796:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   8279a:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   8279e:	bf14      	ite	ne
   827a0:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   827a4:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   827a8:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   827ac:	bf14      	ite	ne
   827ae:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   827b2:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   827b6:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   827b8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   827bc:	4770      	bx	lr
   827be:	bf00      	nop

000827c0 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   827c0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   827c2:	6401      	str	r1, [r0, #64]	; 0x40
   827c4:	4770      	bx	lr
   827c6:	bf00      	nop

000827c8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   827c8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   827ca:	4770      	bx	lr

000827cc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   827cc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   827ce:	4770      	bx	lr

000827d0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   827d0:	b570      	push	{r4, r5, r6, lr}
   827d2:	b082      	sub	sp, #8
   827d4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   827d6:	0944      	lsrs	r4, r0, #5
   827d8:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   827dc:	f204 7407 	addw	r4, r4, #1799	; 0x707
   827e0:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   827e2:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   827e6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   827ea:	d030      	beq.n	8284e <pio_configure_pin+0x7e>
   827ec:	d806      	bhi.n	827fc <pio_configure_pin+0x2c>
   827ee:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   827f2:	d00a      	beq.n	8280a <pio_configure_pin+0x3a>
   827f4:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   827f8:	d018      	beq.n	8282c <pio_configure_pin+0x5c>
   827fa:	e049      	b.n	82890 <pio_configure_pin+0xc0>
   827fc:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82800:	d030      	beq.n	82864 <pio_configure_pin+0x94>
   82802:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   82806:	d02d      	beq.n	82864 <pio_configure_pin+0x94>
   82808:	e042      	b.n	82890 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8280a:	f000 001f 	and.w	r0, r0, #31
   8280e:	2401      	movs	r4, #1
   82810:	4084      	lsls	r4, r0
   82812:	4630      	mov	r0, r6
   82814:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82818:	4622      	mov	r2, r4
   8281a:	4b1f      	ldr	r3, [pc, #124]	; (82898 <pio_configure_pin+0xc8>)
   8281c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8281e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82822:	bf14      	ite	ne
   82824:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82826:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82828:	2001      	movs	r0, #1
   8282a:	e032      	b.n	82892 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8282c:	f000 001f 	and.w	r0, r0, #31
   82830:	2401      	movs	r4, #1
   82832:	4084      	lsls	r4, r0
   82834:	4630      	mov	r0, r6
   82836:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8283a:	4622      	mov	r2, r4
   8283c:	4b16      	ldr	r3, [pc, #88]	; (82898 <pio_configure_pin+0xc8>)
   8283e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82840:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82844:	bf14      	ite	ne
   82846:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82848:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8284a:	2001      	movs	r0, #1
   8284c:	e021      	b.n	82892 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8284e:	f000 011f 	and.w	r1, r0, #31
   82852:	2401      	movs	r4, #1
   82854:	4630      	mov	r0, r6
   82856:	fa04 f101 	lsl.w	r1, r4, r1
   8285a:	462a      	mov	r2, r5
   8285c:	4b0f      	ldr	r3, [pc, #60]	; (8289c <pio_configure_pin+0xcc>)
   8285e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82860:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   82862:	e016      	b.n	82892 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82864:	f000 011f 	and.w	r1, r0, #31
   82868:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8286a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8286e:	ea05 0304 	and.w	r3, r5, r4
   82872:	9300      	str	r3, [sp, #0]
   82874:	4630      	mov	r0, r6
   82876:	fa04 f101 	lsl.w	r1, r4, r1
   8287a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8287e:	bf14      	ite	ne
   82880:	2200      	movne	r2, #0
   82882:	2201      	moveq	r2, #1
   82884:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82888:	4d05      	ldr	r5, [pc, #20]	; (828a0 <pio_configure_pin+0xd0>)
   8288a:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   8288c:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8288e:	e000      	b.n	82892 <pio_configure_pin+0xc2>

	default:
		return 0;
   82890:	2000      	movs	r0, #0
	}

	return 1;
}
   82892:	b002      	add	sp, #8
   82894:	bd70      	pop	{r4, r5, r6, pc}
   82896:	bf00      	nop
   82898:	000826f5 	.word	0x000826f5
   8289c:	00082735 	.word	0x00082735
   828a0:	00082769 	.word	0x00082769

000828a4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   828a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   828a6:	b083      	sub	sp, #12
   828a8:	4607      	mov	r7, r0
   828aa:	460e      	mov	r6, r1
   828ac:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   828ae:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   828b2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   828b6:	d026      	beq.n	82906 <pio_configure_pin_group+0x62>
   828b8:	d806      	bhi.n	828c8 <pio_configure_pin_group+0x24>
   828ba:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   828be:	d00a      	beq.n	828d6 <pio_configure_pin_group+0x32>
   828c0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   828c4:	d013      	beq.n	828ee <pio_configure_pin_group+0x4a>
   828c6:	e034      	b.n	82932 <pio_configure_pin_group+0x8e>
   828c8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   828cc:	d01f      	beq.n	8290e <pio_configure_pin_group+0x6a>
   828ce:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   828d2:	d01c      	beq.n	8290e <pio_configure_pin_group+0x6a>
   828d4:	e02d      	b.n	82932 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   828d6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   828da:	4632      	mov	r2, r6
   828dc:	4b16      	ldr	r3, [pc, #88]	; (82938 <pio_configure_pin_group+0x94>)
   828de:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   828e0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   828e4:	bf14      	ite	ne
   828e6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   828e8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   828ea:	2001      	movs	r0, #1
   828ec:	e022      	b.n	82934 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   828ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   828f2:	4632      	mov	r2, r6
   828f4:	4b10      	ldr	r3, [pc, #64]	; (82938 <pio_configure_pin_group+0x94>)
   828f6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   828f8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   828fc:	bf14      	ite	ne
   828fe:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82900:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82902:	2001      	movs	r0, #1
   82904:	e016      	b.n	82934 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   82906:	4b0d      	ldr	r3, [pc, #52]	; (8293c <pio_configure_pin_group+0x98>)
   82908:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8290a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   8290c:	e012      	b.n	82934 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8290e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   82912:	f005 0301 	and.w	r3, r5, #1
   82916:	9300      	str	r3, [sp, #0]
   82918:	4638      	mov	r0, r7
   8291a:	4631      	mov	r1, r6
   8291c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82920:	bf14      	ite	ne
   82922:	2200      	movne	r2, #0
   82924:	2201      	moveq	r2, #1
   82926:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8292a:	4c05      	ldr	r4, [pc, #20]	; (82940 <pio_configure_pin_group+0x9c>)
   8292c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8292e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82930:	e000      	b.n	82934 <pio_configure_pin_group+0x90>

	default:
		return 0;
   82932:	2000      	movs	r0, #0
	}

	return 1;
}
   82934:	b003      	add	sp, #12
   82936:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82938:	000826f5 	.word	0x000826f5
   8293c:	00082735 	.word	0x00082735
   82940:	00082769 	.word	0x00082769

00082944 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   82944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82948:	4604      	mov	r4, r0
   8294a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8294c:	4b10      	ldr	r3, [pc, #64]	; (82990 <pio_handler_process+0x4c>)
   8294e:	4798      	blx	r3
   82950:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   82952:	4620      	mov	r0, r4
   82954:	4b0f      	ldr	r3, [pc, #60]	; (82994 <pio_handler_process+0x50>)
   82956:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   82958:	4005      	ands	r5, r0
   8295a:	d017      	beq.n	8298c <pio_handler_process+0x48>
   8295c:	4f0e      	ldr	r7, [pc, #56]	; (82998 <pio_handler_process+0x54>)
   8295e:	f107 040c 	add.w	r4, r7, #12
   82962:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   82964:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   82968:	42b3      	cmp	r3, r6
   8296a:	d10a      	bne.n	82982 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8296c:	f854 1c08 	ldr.w	r1, [r4, #-8]
   82970:	4229      	tst	r1, r5
   82972:	d006      	beq.n	82982 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82974:	6823      	ldr	r3, [r4, #0]
   82976:	4630      	mov	r0, r6
   82978:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8297a:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8297e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   82982:	42bc      	cmp	r4, r7
   82984:	d002      	beq.n	8298c <pio_handler_process+0x48>
   82986:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   82988:	2d00      	cmp	r5, #0
   8298a:	d1eb      	bne.n	82964 <pio_handler_process+0x20>
   8298c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82990:	000827c9 	.word	0x000827c9
   82994:	000827cd 	.word	0x000827cd
   82998:	20078ba4 	.word	0x20078ba4

0008299c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   8299c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   8299e:	4c0b      	ldr	r4, [pc, #44]	; (829cc <pio_handler_set+0x30>)
   829a0:	6824      	ldr	r4, [r4, #0]
   829a2:	2c06      	cmp	r4, #6
   829a4:	d810      	bhi.n	829c8 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   829a6:	4f0a      	ldr	r7, [pc, #40]	; (829d0 <pio_handler_set+0x34>)
   829a8:	0126      	lsls	r6, r4, #4
   829aa:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   829ac:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   829ae:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   829b0:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   829b2:	9906      	ldr	r1, [sp, #24]
   829b4:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   829b6:	3401      	adds	r4, #1
   829b8:	4904      	ldr	r1, [pc, #16]	; (829cc <pio_handler_set+0x30>)
   829ba:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   829bc:	4611      	mov	r1, r2
   829be:	461a      	mov	r2, r3
   829c0:	4b04      	ldr	r3, [pc, #16]	; (829d4 <pio_handler_set+0x38>)
   829c2:	4798      	blx	r3

	return 0;
   829c4:	2000      	movs	r0, #0
   829c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   829c8:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   829ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   829cc:	20078ba0 	.word	0x20078ba0
   829d0:	20078ba4 	.word	0x20078ba4
   829d4:	00082791 	.word	0x00082791

000829d8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   829d8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   829da:	4802      	ldr	r0, [pc, #8]	; (829e4 <PIOA_Handler+0xc>)
   829dc:	210b      	movs	r1, #11
   829de:	4b02      	ldr	r3, [pc, #8]	; (829e8 <PIOA_Handler+0x10>)
   829e0:	4798      	blx	r3
   829e2:	bd08      	pop	{r3, pc}
   829e4:	400e0e00 	.word	0x400e0e00
   829e8:	00082945 	.word	0x00082945

000829ec <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   829ec:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   829ee:	4802      	ldr	r0, [pc, #8]	; (829f8 <PIOB_Handler+0xc>)
   829f0:	210c      	movs	r1, #12
   829f2:	4b02      	ldr	r3, [pc, #8]	; (829fc <PIOB_Handler+0x10>)
   829f4:	4798      	blx	r3
   829f6:	bd08      	pop	{r3, pc}
   829f8:	400e1000 	.word	0x400e1000
   829fc:	00082945 	.word	0x00082945

00082a00 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   82a00:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   82a02:	4802      	ldr	r0, [pc, #8]	; (82a0c <PIOC_Handler+0xc>)
   82a04:	210d      	movs	r1, #13
   82a06:	4b02      	ldr	r3, [pc, #8]	; (82a10 <PIOC_Handler+0x10>)
   82a08:	4798      	blx	r3
   82a0a:	bd08      	pop	{r3, pc}
   82a0c:	400e1200 	.word	0x400e1200
   82a10:	00082945 	.word	0x00082945

00082a14 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82a14:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82a16:	4802      	ldr	r0, [pc, #8]	; (82a20 <PIOD_Handler+0xc>)
   82a18:	210e      	movs	r1, #14
   82a1a:	4b02      	ldr	r3, [pc, #8]	; (82a24 <PIOD_Handler+0x10>)
   82a1c:	4798      	blx	r3
   82a1e:	bd08      	pop	{r3, pc}
   82a20:	400e1400 	.word	0x400e1400
   82a24:	00082945 	.word	0x00082945

00082a28 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   82a28:	4b17      	ldr	r3, [pc, #92]	; (82a88 <pmc_switch_mck_to_pllack+0x60>)
   82a2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82a2c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   82a30:	4310      	orrs	r0, r2
   82a32:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82a34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82a36:	f013 0f08 	tst.w	r3, #8
   82a3a:	d109      	bne.n	82a50 <pmc_switch_mck_to_pllack+0x28>
   82a3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82a40:	4911      	ldr	r1, [pc, #68]	; (82a88 <pmc_switch_mck_to_pllack+0x60>)
   82a42:	e001      	b.n	82a48 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82a44:	3b01      	subs	r3, #1
   82a46:	d019      	beq.n	82a7c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82a48:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82a4a:	f012 0f08 	tst.w	r2, #8
   82a4e:	d0f9      	beq.n	82a44 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   82a50:	4b0d      	ldr	r3, [pc, #52]	; (82a88 <pmc_switch_mck_to_pllack+0x60>)
   82a52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82a54:	f022 0203 	bic.w	r2, r2, #3
   82a58:	f042 0202 	orr.w	r2, r2, #2
   82a5c:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82a5e:	6e98      	ldr	r0, [r3, #104]	; 0x68
   82a60:	f010 0008 	ands.w	r0, r0, #8
   82a64:	d10c      	bne.n	82a80 <pmc_switch_mck_to_pllack+0x58>
   82a66:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82a6a:	4907      	ldr	r1, [pc, #28]	; (82a88 <pmc_switch_mck_to_pllack+0x60>)
   82a6c:	e001      	b.n	82a72 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82a6e:	3b01      	subs	r3, #1
   82a70:	d008      	beq.n	82a84 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82a72:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82a74:	f012 0f08 	tst.w	r2, #8
   82a78:	d0f9      	beq.n	82a6e <pmc_switch_mck_to_pllack+0x46>
   82a7a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82a7c:	2001      	movs	r0, #1
   82a7e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   82a80:	2000      	movs	r0, #0
   82a82:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82a84:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   82a86:	4770      	bx	lr
   82a88:	400e0600 	.word	0x400e0600

00082a8c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   82a8c:	b138      	cbz	r0, 82a9e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82a8e:	4911      	ldr	r1, [pc, #68]	; (82ad4 <pmc_switch_mainck_to_xtal+0x48>)
   82a90:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   82a92:	4a11      	ldr	r2, [pc, #68]	; (82ad8 <pmc_switch_mainck_to_xtal+0x4c>)
   82a94:	401a      	ands	r2, r3
   82a96:	4b11      	ldr	r3, [pc, #68]	; (82adc <pmc_switch_mainck_to_xtal+0x50>)
   82a98:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82a9a:	620b      	str	r3, [r1, #32]
   82a9c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82a9e:	4a0d      	ldr	r2, [pc, #52]	; (82ad4 <pmc_switch_mainck_to_xtal+0x48>)
   82aa0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82aa2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82aa6:	f023 0303 	bic.w	r3, r3, #3
   82aaa:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82aae:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82ab2:	0209      	lsls	r1, r1, #8
   82ab4:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82ab6:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82ab8:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   82aba:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82abc:	f013 0f01 	tst.w	r3, #1
   82ac0:	d0fb      	beq.n	82aba <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82ac2:	4a04      	ldr	r2, [pc, #16]	; (82ad4 <pmc_switch_mainck_to_xtal+0x48>)
   82ac4:	6a13      	ldr	r3, [r2, #32]
   82ac6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   82aca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   82ace:	6213      	str	r3, [r2, #32]
   82ad0:	4770      	bx	lr
   82ad2:	bf00      	nop
   82ad4:	400e0600 	.word	0x400e0600
   82ad8:	fec8fffc 	.word	0xfec8fffc
   82adc:	01370002 	.word	0x01370002

00082ae0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   82ae0:	4b02      	ldr	r3, [pc, #8]	; (82aec <pmc_osc_is_ready_mainck+0xc>)
   82ae2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82ae4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   82ae8:	4770      	bx	lr
   82aea:	bf00      	nop
   82aec:	400e0600 	.word	0x400e0600

00082af0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   82af0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82af4:	4b01      	ldr	r3, [pc, #4]	; (82afc <pmc_disable_pllack+0xc>)
   82af6:	629a      	str	r2, [r3, #40]	; 0x28
   82af8:	4770      	bx	lr
   82afa:	bf00      	nop
   82afc:	400e0600 	.word	0x400e0600

00082b00 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82b00:	4b02      	ldr	r3, [pc, #8]	; (82b0c <pmc_is_locked_pllack+0xc>)
   82b02:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82b04:	f000 0002 	and.w	r0, r0, #2
   82b08:	4770      	bx	lr
   82b0a:	bf00      	nop
   82b0c:	400e0600 	.word	0x400e0600

00082b10 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   82b10:	282c      	cmp	r0, #44	; 0x2c
   82b12:	d820      	bhi.n	82b56 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   82b14:	281f      	cmp	r0, #31
   82b16:	d80d      	bhi.n	82b34 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82b18:	4b12      	ldr	r3, [pc, #72]	; (82b64 <pmc_enable_periph_clk+0x54>)
   82b1a:	699a      	ldr	r2, [r3, #24]
   82b1c:	2301      	movs	r3, #1
   82b1e:	4083      	lsls	r3, r0
   82b20:	401a      	ands	r2, r3
   82b22:	4293      	cmp	r3, r2
   82b24:	d019      	beq.n	82b5a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   82b26:	2301      	movs	r3, #1
   82b28:	fa03 f000 	lsl.w	r0, r3, r0
   82b2c:	4b0d      	ldr	r3, [pc, #52]	; (82b64 <pmc_enable_periph_clk+0x54>)
   82b2e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82b30:	2000      	movs	r0, #0
   82b32:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82b34:	4b0b      	ldr	r3, [pc, #44]	; (82b64 <pmc_enable_periph_clk+0x54>)
   82b36:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   82b3a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82b3c:	2301      	movs	r3, #1
   82b3e:	4083      	lsls	r3, r0
   82b40:	401a      	ands	r2, r3
   82b42:	4293      	cmp	r3, r2
   82b44:	d00b      	beq.n	82b5e <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   82b46:	2301      	movs	r3, #1
   82b48:	fa03 f000 	lsl.w	r0, r3, r0
   82b4c:	4b05      	ldr	r3, [pc, #20]	; (82b64 <pmc_enable_periph_clk+0x54>)
   82b4e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   82b52:	2000      	movs	r0, #0
   82b54:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   82b56:	2001      	movs	r0, #1
   82b58:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82b5a:	2000      	movs	r0, #0
   82b5c:	4770      	bx	lr
   82b5e:	2000      	movs	r0, #0
}
   82b60:	4770      	bx	lr
   82b62:	bf00      	nop
   82b64:	400e0600 	.word	0x400e0600

00082b68 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   82b68:	e7fe      	b.n	82b68 <Dummy_Handler>
   82b6a:	bf00      	nop

00082b6c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82b6c:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   82b6e:	4b1e      	ldr	r3, [pc, #120]	; (82be8 <Reset_Handler+0x7c>)
   82b70:	4a1e      	ldr	r2, [pc, #120]	; (82bec <Reset_Handler+0x80>)
   82b72:	429a      	cmp	r2, r3
   82b74:	d003      	beq.n	82b7e <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   82b76:	4b1e      	ldr	r3, [pc, #120]	; (82bf0 <Reset_Handler+0x84>)
   82b78:	4a1b      	ldr	r2, [pc, #108]	; (82be8 <Reset_Handler+0x7c>)
   82b7a:	429a      	cmp	r2, r3
   82b7c:	d304      	bcc.n	82b88 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82b7e:	4b1d      	ldr	r3, [pc, #116]	; (82bf4 <Reset_Handler+0x88>)
   82b80:	4a1d      	ldr	r2, [pc, #116]	; (82bf8 <Reset_Handler+0x8c>)
   82b82:	429a      	cmp	r2, r3
   82b84:	d30f      	bcc.n	82ba6 <Reset_Handler+0x3a>
   82b86:	e01a      	b.n	82bbe <Reset_Handler+0x52>
   82b88:	4b1c      	ldr	r3, [pc, #112]	; (82bfc <Reset_Handler+0x90>)
   82b8a:	4c1d      	ldr	r4, [pc, #116]	; (82c00 <Reset_Handler+0x94>)
   82b8c:	1ae4      	subs	r4, r4, r3
   82b8e:	f024 0403 	bic.w	r4, r4, #3
   82b92:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82b94:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   82b96:	4814      	ldr	r0, [pc, #80]	; (82be8 <Reset_Handler+0x7c>)
   82b98:	4914      	ldr	r1, [pc, #80]	; (82bec <Reset_Handler+0x80>)
   82b9a:	585a      	ldr	r2, [r3, r1]
   82b9c:	501a      	str	r2, [r3, r0]
   82b9e:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82ba0:	42a3      	cmp	r3, r4
   82ba2:	d1fa      	bne.n	82b9a <Reset_Handler+0x2e>
   82ba4:	e7eb      	b.n	82b7e <Reset_Handler+0x12>
   82ba6:	4b17      	ldr	r3, [pc, #92]	; (82c04 <Reset_Handler+0x98>)
   82ba8:	4917      	ldr	r1, [pc, #92]	; (82c08 <Reset_Handler+0x9c>)
   82baa:	1ac9      	subs	r1, r1, r3
   82bac:	f021 0103 	bic.w	r1, r1, #3
   82bb0:	1d1a      	adds	r2, r3, #4
   82bb2:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   82bb4:	2200      	movs	r2, #0
   82bb6:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82bba:	428b      	cmp	r3, r1
   82bbc:	d1fb      	bne.n	82bb6 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82bbe:	4a13      	ldr	r2, [pc, #76]	; (82c0c <Reset_Handler+0xa0>)
   82bc0:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82bc4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82bc8:	4911      	ldr	r1, [pc, #68]	; (82c10 <Reset_Handler+0xa4>)
   82bca:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82bcc:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   82bd0:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82bd4:	d203      	bcs.n	82bde <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82bd6:	688a      	ldr	r2, [r1, #8]
   82bd8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82bdc:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82bde:	4b0d      	ldr	r3, [pc, #52]	; (82c14 <Reset_Handler+0xa8>)
   82be0:	4798      	blx	r3

	/* Branch to main function */
	main();
   82be2:	4b0d      	ldr	r3, [pc, #52]	; (82c18 <Reset_Handler+0xac>)
   82be4:	4798      	blx	r3
   82be6:	e7fe      	b.n	82be6 <Reset_Handler+0x7a>
   82be8:	20070000 	.word	0x20070000
   82bec:	0008752c 	.word	0x0008752c
   82bf0:	200709cc 	.word	0x200709cc
   82bf4:	20078cac 	.word	0x20078cac
   82bf8:	200709d0 	.word	0x200709d0
   82bfc:	20070004 	.word	0x20070004
   82c00:	200709cf 	.word	0x200709cf
   82c04:	200709cc 	.word	0x200709cc
   82c08:	20078ca7 	.word	0x20078ca7
   82c0c:	00080000 	.word	0x00080000
   82c10:	e000ed00 	.word	0xe000ed00
   82c14:	00084339 	.word	0x00084339
   82c18:	00082d89 	.word	0x00082d89

00082c1c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82c1c:	4b3e      	ldr	r3, [pc, #248]	; (82d18 <SystemCoreClockUpdate+0xfc>)
   82c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82c20:	f003 0303 	and.w	r3, r3, #3
   82c24:	2b03      	cmp	r3, #3
   82c26:	d85f      	bhi.n	82ce8 <SystemCoreClockUpdate+0xcc>
   82c28:	e8df f003 	tbb	[pc, r3]
   82c2c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82c30:	4b3a      	ldr	r3, [pc, #232]	; (82d1c <SystemCoreClockUpdate+0x100>)
   82c32:	695b      	ldr	r3, [r3, #20]
   82c34:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82c38:	bf14      	ite	ne
   82c3a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82c3e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   82c42:	4b37      	ldr	r3, [pc, #220]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82c44:	601a      	str	r2, [r3, #0]
   82c46:	e04f      	b.n	82ce8 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82c48:	4b33      	ldr	r3, [pc, #204]	; (82d18 <SystemCoreClockUpdate+0xfc>)
   82c4a:	6a1b      	ldr	r3, [r3, #32]
   82c4c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82c50:	d003      	beq.n	82c5a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82c52:	4a34      	ldr	r2, [pc, #208]	; (82d24 <SystemCoreClockUpdate+0x108>)
   82c54:	4b32      	ldr	r3, [pc, #200]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82c56:	601a      	str	r2, [r3, #0]
   82c58:	e046      	b.n	82ce8 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82c5a:	4a33      	ldr	r2, [pc, #204]	; (82d28 <SystemCoreClockUpdate+0x10c>)
   82c5c:	4b30      	ldr	r3, [pc, #192]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82c5e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82c60:	4b2d      	ldr	r3, [pc, #180]	; (82d18 <SystemCoreClockUpdate+0xfc>)
   82c62:	6a1b      	ldr	r3, [r3, #32]
   82c64:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82c68:	2b10      	cmp	r3, #16
   82c6a:	d002      	beq.n	82c72 <SystemCoreClockUpdate+0x56>
   82c6c:	2b20      	cmp	r3, #32
   82c6e:	d004      	beq.n	82c7a <SystemCoreClockUpdate+0x5e>
   82c70:	e03a      	b.n	82ce8 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82c72:	4a2e      	ldr	r2, [pc, #184]	; (82d2c <SystemCoreClockUpdate+0x110>)
   82c74:	4b2a      	ldr	r3, [pc, #168]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82c76:	601a      	str	r2, [r3, #0]
				break;
   82c78:	e036      	b.n	82ce8 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82c7a:	4a2a      	ldr	r2, [pc, #168]	; (82d24 <SystemCoreClockUpdate+0x108>)
   82c7c:	4b28      	ldr	r3, [pc, #160]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82c7e:	601a      	str	r2, [r3, #0]
				break;
   82c80:	e032      	b.n	82ce8 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82c82:	4b25      	ldr	r3, [pc, #148]	; (82d18 <SystemCoreClockUpdate+0xfc>)
   82c84:	6a1b      	ldr	r3, [r3, #32]
   82c86:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82c8a:	d003      	beq.n	82c94 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82c8c:	4a25      	ldr	r2, [pc, #148]	; (82d24 <SystemCoreClockUpdate+0x108>)
   82c8e:	4b24      	ldr	r3, [pc, #144]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82c90:	601a      	str	r2, [r3, #0]
   82c92:	e012      	b.n	82cba <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82c94:	4a24      	ldr	r2, [pc, #144]	; (82d28 <SystemCoreClockUpdate+0x10c>)
   82c96:	4b22      	ldr	r3, [pc, #136]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82c98:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82c9a:	4b1f      	ldr	r3, [pc, #124]	; (82d18 <SystemCoreClockUpdate+0xfc>)
   82c9c:	6a1b      	ldr	r3, [r3, #32]
   82c9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82ca2:	2b10      	cmp	r3, #16
   82ca4:	d002      	beq.n	82cac <SystemCoreClockUpdate+0x90>
   82ca6:	2b20      	cmp	r3, #32
   82ca8:	d004      	beq.n	82cb4 <SystemCoreClockUpdate+0x98>
   82caa:	e006      	b.n	82cba <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82cac:	4a1f      	ldr	r2, [pc, #124]	; (82d2c <SystemCoreClockUpdate+0x110>)
   82cae:	4b1c      	ldr	r3, [pc, #112]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82cb0:	601a      	str	r2, [r3, #0]
				break;
   82cb2:	e002      	b.n	82cba <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82cb4:	4a1b      	ldr	r2, [pc, #108]	; (82d24 <SystemCoreClockUpdate+0x108>)
   82cb6:	4b1a      	ldr	r3, [pc, #104]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82cb8:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82cba:	4b17      	ldr	r3, [pc, #92]	; (82d18 <SystemCoreClockUpdate+0xfc>)
   82cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82cbe:	f003 0303 	and.w	r3, r3, #3
   82cc2:	2b02      	cmp	r3, #2
   82cc4:	d10d      	bne.n	82ce2 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82cc6:	4b14      	ldr	r3, [pc, #80]	; (82d18 <SystemCoreClockUpdate+0xfc>)
   82cc8:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82cca:	6a99      	ldr	r1, [r3, #40]	; 0x28
   82ccc:	4b14      	ldr	r3, [pc, #80]	; (82d20 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82cce:	f3c0 400a 	ubfx	r0, r0, #16, #11
   82cd2:	681a      	ldr	r2, [r3, #0]
   82cd4:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82cd8:	b2c9      	uxtb	r1, r1
   82cda:	fbb2 f2f1 	udiv	r2, r2, r1
   82cde:	601a      	str	r2, [r3, #0]
   82ce0:	e002      	b.n	82ce8 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82ce2:	4a13      	ldr	r2, [pc, #76]	; (82d30 <SystemCoreClockUpdate+0x114>)
   82ce4:	4b0e      	ldr	r3, [pc, #56]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82ce6:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82ce8:	4b0b      	ldr	r3, [pc, #44]	; (82d18 <SystemCoreClockUpdate+0xfc>)
   82cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82cec:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82cf0:	2b70      	cmp	r3, #112	; 0x70
   82cf2:	d107      	bne.n	82d04 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82cf4:	4b0a      	ldr	r3, [pc, #40]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82cf6:	681a      	ldr	r2, [r3, #0]
   82cf8:	490e      	ldr	r1, [pc, #56]	; (82d34 <SystemCoreClockUpdate+0x118>)
   82cfa:	fba1 0202 	umull	r0, r2, r1, r2
   82cfe:	0852      	lsrs	r2, r2, #1
   82d00:	601a      	str	r2, [r3, #0]
   82d02:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82d04:	4b04      	ldr	r3, [pc, #16]	; (82d18 <SystemCoreClockUpdate+0xfc>)
   82d06:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82d08:	4b05      	ldr	r3, [pc, #20]	; (82d20 <SystemCoreClockUpdate+0x104>)
   82d0a:	f3c1 1102 	ubfx	r1, r1, #4, #3
   82d0e:	681a      	ldr	r2, [r3, #0]
   82d10:	40ca      	lsrs	r2, r1
   82d12:	601a      	str	r2, [r3, #0]
   82d14:	4770      	bx	lr
   82d16:	bf00      	nop
   82d18:	400e0600 	.word	0x400e0600
   82d1c:	400e1a10 	.word	0x400e1a10
   82d20:	20070160 	.word	0x20070160
   82d24:	00b71b00 	.word	0x00b71b00
   82d28:	003d0900 	.word	0x003d0900
   82d2c:	007a1200 	.word	0x007a1200
   82d30:	0e4e1c00 	.word	0x0e4e1c00
   82d34:	aaaaaaab 	.word	0xaaaaaaab

00082d38 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82d38:	4b09      	ldr	r3, [pc, #36]	; (82d60 <_sbrk+0x28>)
   82d3a:	681b      	ldr	r3, [r3, #0]
   82d3c:	b913      	cbnz	r3, 82d44 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82d3e:	4a09      	ldr	r2, [pc, #36]	; (82d64 <_sbrk+0x2c>)
   82d40:	4b07      	ldr	r3, [pc, #28]	; (82d60 <_sbrk+0x28>)
   82d42:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82d44:	4b06      	ldr	r3, [pc, #24]	; (82d60 <_sbrk+0x28>)
   82d46:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   82d48:	181a      	adds	r2, r3, r0
   82d4a:	4907      	ldr	r1, [pc, #28]	; (82d68 <_sbrk+0x30>)
   82d4c:	4291      	cmp	r1, r2
   82d4e:	db04      	blt.n	82d5a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82d50:	4610      	mov	r0, r2
   82d52:	4a03      	ldr	r2, [pc, #12]	; (82d60 <_sbrk+0x28>)
   82d54:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   82d56:	4618      	mov	r0, r3
   82d58:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   82d5a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82d5e:	4770      	bx	lr
   82d60:	20078c14 	.word	0x20078c14
   82d64:	2007acb0 	.word	0x2007acb0
   82d68:	20087ffc 	.word	0x20087ffc

00082d6c <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82d6c:	f04f 30ff 	mov.w	r0, #4294967295
   82d70:	4770      	bx	lr
   82d72:	bf00      	nop

00082d74 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   82d74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   82d78:	604b      	str	r3, [r1, #4]

	return 0;
}
   82d7a:	2000      	movs	r0, #0
   82d7c:	4770      	bx	lr
   82d7e:	bf00      	nop

00082d80 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   82d80:	2001      	movs	r0, #1
   82d82:	4770      	bx	lr

00082d84 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   82d84:	2000      	movs	r0, #0
   82d86:	4770      	bx	lr

00082d88 <main>:
#include "StepCounter_ISR.h"
#include "PwmFunctions.h"


int main (void)
{
   82d88:	b510      	push	{r4, lr}
   82d8a:	b084      	sub	sp, #16
	sysclk_init();
   82d8c:	4b24      	ldr	r3, [pc, #144]	; (82e20 <main+0x98>)
   82d8e:	4798      	blx	r3
	board_init();
   82d90:	4b24      	ldr	r3, [pc, #144]	; (82e24 <main+0x9c>)
   82d92:	4798      	blx	r3
	configureConsole();
   82d94:	4b24      	ldr	r3, [pc, #144]	; (82e28 <main+0xa0>)
   82d96:	4798      	blx	r3
	attach_interupt();
   82d98:	4b24      	ldr	r3, [pc, #144]	; (82e2c <main+0xa4>)
   82d9a:	4798      	blx	r3
	PWM_init();
   82d9c:	4b24      	ldr	r3, [pc, #144]	; (82e30 <main+0xa8>)
   82d9e:	4798      	blx	r3
		
	/* Print info in terminal Window*/
	printf("-- %s\n\r", BOARD_NAME);
   82da0:	4824      	ldr	r0, [pc, #144]	; (82e34 <main+0xac>)
   82da2:	4925      	ldr	r1, [pc, #148]	; (82e38 <main+0xb0>)
   82da4:	4c25      	ldr	r4, [pc, #148]	; (82e3c <main+0xb4>)
   82da6:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
   82da8:	4825      	ldr	r0, [pc, #148]	; (82e40 <main+0xb8>)
   82daa:	4926      	ldr	r1, [pc, #152]	; (82e44 <main+0xbc>)
   82dac:	4a26      	ldr	r2, [pc, #152]	; (82e48 <main+0xc0>)
   82dae:	47a0      	blx	r4
// 		printf("Failed to test _StepCounter task\r\n");
// 	}
	
		
	/* Create the task with the second priority the task_GetCordinates*/
	if (xTaskCreate(task_getCordinates, (const signed char * const) "Get", TASK_GET_STACK_SIZE, NULL, TASK_GET_STACK_PRIORITY, NULL) != pdPASS) {
   82db0:	2302      	movs	r3, #2
   82db2:	9300      	str	r3, [sp, #0]
   82db4:	2300      	movs	r3, #0
   82db6:	9301      	str	r3, [sp, #4]
   82db8:	9302      	str	r3, [sp, #8]
   82dba:	9303      	str	r3, [sp, #12]
   82dbc:	4823      	ldr	r0, [pc, #140]	; (82e4c <main+0xc4>)
   82dbe:	4924      	ldr	r1, [pc, #144]	; (82e50 <main+0xc8>)
   82dc0:	f44f 7280 	mov.w	r2, #256	; 0x100
   82dc4:	4c23      	ldr	r4, [pc, #140]	; (82e54 <main+0xcc>)
   82dc6:	47a0      	blx	r4
   82dc8:	2801      	cmp	r0, #1
   82dca:	d002      	beq.n	82dd2 <main+0x4a>
		printf("Failed to test GetCordinates task\r\n");
   82dcc:	4822      	ldr	r0, [pc, #136]	; (82e58 <main+0xd0>)
   82dce:	4b1b      	ldr	r3, [pc, #108]	; (82e3c <main+0xb4>)
   82dd0:	4798      	blx	r3
	}
	
	/* Create the task with the third priority the task_Move*/
	if (xTaskCreate(task_move, (const signed char * const) "Move", TASK_MOVE_STACK_SIZE, NULL, TASK_MOVE_STACK_PRIORITY, NULL) != pdPASS) {
   82dd2:	2303      	movs	r3, #3
   82dd4:	9300      	str	r3, [sp, #0]
   82dd6:	2300      	movs	r3, #0
   82dd8:	9301      	str	r3, [sp, #4]
   82dda:	9302      	str	r3, [sp, #8]
   82ddc:	9303      	str	r3, [sp, #12]
   82dde:	481f      	ldr	r0, [pc, #124]	; (82e5c <main+0xd4>)
   82de0:	491f      	ldr	r1, [pc, #124]	; (82e60 <main+0xd8>)
   82de2:	f44f 7280 	mov.w	r2, #256	; 0x100
   82de6:	4c1b      	ldr	r4, [pc, #108]	; (82e54 <main+0xcc>)
   82de8:	47a0      	blx	r4
   82dea:	2801      	cmp	r0, #1
   82dec:	d002      	beq.n	82df4 <main+0x6c>
		printf("Failed to test task_Move task\r\n");
   82dee:	481d      	ldr	r0, [pc, #116]	; (82e64 <main+0xdc>)
   82df0:	4b12      	ldr	r3, [pc, #72]	; (82e3c <main+0xb4>)
   82df2:	4798      	blx	r3
		
	}
		/* Create the task with the least priority the task task_UnoComm */
	if (xTaskCreate(task_unoComm, (const signed char * const) "UNO", TASK_UNO_STACK_SIZE, NULL, TASK_UNO_STACK_PRIORITY, NULL) != pdPASS) {
   82df4:	2301      	movs	r3, #1
   82df6:	9300      	str	r3, [sp, #0]
   82df8:	2300      	movs	r3, #0
   82dfa:	9301      	str	r3, [sp, #4]
   82dfc:	9302      	str	r3, [sp, #8]
   82dfe:	9303      	str	r3, [sp, #12]
   82e00:	4819      	ldr	r0, [pc, #100]	; (82e68 <main+0xe0>)
   82e02:	491a      	ldr	r1, [pc, #104]	; (82e6c <main+0xe4>)
   82e04:	f44f 7280 	mov.w	r2, #256	; 0x100
   82e08:	4c12      	ldr	r4, [pc, #72]	; (82e54 <main+0xcc>)
   82e0a:	47a0      	blx	r4
   82e0c:	2801      	cmp	r0, #1
   82e0e:	d002      	beq.n	82e16 <main+0x8e>
		printf("Failed to test UnoComm task\r\n");
   82e10:	4817      	ldr	r0, [pc, #92]	; (82e70 <main+0xe8>)
   82e12:	4b0a      	ldr	r3, [pc, #40]	; (82e3c <main+0xb4>)
   82e14:	4798      	blx	r3
	}
	
	/* Start the FreeRTOS scheduler running all tasks indefinitely*/
	vTaskStartScheduler();
   82e16:	4b17      	ldr	r3, [pc, #92]	; (82e74 <main+0xec>)
   82e18:	4798      	blx	r3
}
   82e1a:	2000      	movs	r0, #0
   82e1c:	b004      	add	sp, #16
   82e1e:	bd10      	pop	{r4, pc}
   82e20:	00082609 	.word	0x00082609
   82e24:	0008266d 	.word	0x0008266d
   82e28:	000804b1 	.word	0x000804b1
   82e2c:	00080cd5 	.word	0x00080cd5
   82e30:	00080b9d 	.word	0x00080b9d
   82e34:	0008739c 	.word	0x0008739c
   82e38:	000873a4 	.word	0x000873a4
   82e3c:	00084389 	.word	0x00084389
   82e40:	000873b4 	.word	0x000873b4
   82e44:	000873cc 	.word	0x000873cc
   82e48:	000873d8 	.word	0x000873d8
   82e4c:	00080e75 	.word	0x00080e75
   82e50:	000873e4 	.word	0x000873e4
   82e54:	00081911 	.word	0x00081911
   82e58:	000873ec 	.word	0x000873ec
   82e5c:	00080e99 	.word	0x00080e99
   82e60:	00087410 	.word	0x00087410
   82e64:	00087418 	.word	0x00087418
   82e68:	00080d75 	.word	0x00080d75
   82e6c:	00087438 	.word	0x00087438
   82e70:	0008743c 	.word	0x0008743c
   82e74:	00081b19 	.word	0x00081b19

00082e78 <atan>:
   82e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82e7c:	4bb6      	ldr	r3, [pc, #728]	; (83158 <atan+0x2e0>)
   82e7e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   82e82:	429e      	cmp	r6, r3
   82e84:	b083      	sub	sp, #12
   82e86:	4604      	mov	r4, r0
   82e88:	460d      	mov	r5, r1
   82e8a:	4689      	mov	r9, r1
   82e8c:	dd0f      	ble.n	82eae <atan+0x36>
   82e8e:	49b3      	ldr	r1, [pc, #716]	; (8315c <atan+0x2e4>)
   82e90:	428e      	cmp	r6, r1
   82e92:	f300 80b3 	bgt.w	82ffc <atan+0x184>
   82e96:	f000 80ae 	beq.w	82ff6 <atan+0x17e>
   82e9a:	f1b9 0f00 	cmp.w	r9, #0
   82e9e:	f340 80ef 	ble.w	83080 <atan+0x208>
   82ea2:	a191      	add	r1, pc, #580	; (adr r1, 830e8 <atan+0x270>)
   82ea4:	e9d1 0100 	ldrd	r0, r1, [r1]
   82ea8:	b003      	add	sp, #12
   82eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82eae:	4bac      	ldr	r3, [pc, #688]	; (83160 <atan+0x2e8>)
   82eb0:	429e      	cmp	r6, r3
   82eb2:	f300 80bd 	bgt.w	83030 <atan+0x1b8>
   82eb6:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   82eba:	429e      	cmp	r6, r3
   82ebc:	f340 80a7 	ble.w	8300e <atan+0x196>
   82ec0:	f04f 3cff 	mov.w	ip, #4294967295
   82ec4:	4622      	mov	r2, r4
   82ec6:	462b      	mov	r3, r5
   82ec8:	4620      	mov	r0, r4
   82eca:	4629      	mov	r1, r5
   82ecc:	f8cd c004 	str.w	ip, [sp, #4]
   82ed0:	f000 fc76 	bl	837c0 <__aeabi_dmul>
   82ed4:	4602      	mov	r2, r0
   82ed6:	460b      	mov	r3, r1
   82ed8:	4682      	mov	sl, r0
   82eda:	468b      	mov	fp, r1
   82edc:	f000 fc70 	bl	837c0 <__aeabi_dmul>
   82ee0:	a383      	add	r3, pc, #524	; (adr r3, 830f0 <atan+0x278>)
   82ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
   82ee6:	4606      	mov	r6, r0
   82ee8:	460f      	mov	r7, r1
   82eea:	f000 fc69 	bl	837c0 <__aeabi_dmul>
   82eee:	a382      	add	r3, pc, #520	; (adr r3, 830f8 <atan+0x280>)
   82ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
   82ef4:	f000 fab2 	bl	8345c <__adddf3>
   82ef8:	4632      	mov	r2, r6
   82efa:	463b      	mov	r3, r7
   82efc:	f000 fc60 	bl	837c0 <__aeabi_dmul>
   82f00:	a37f      	add	r3, pc, #508	; (adr r3, 83100 <atan+0x288>)
   82f02:	e9d3 2300 	ldrd	r2, r3, [r3]
   82f06:	f000 faa9 	bl	8345c <__adddf3>
   82f0a:	4632      	mov	r2, r6
   82f0c:	463b      	mov	r3, r7
   82f0e:	f000 fc57 	bl	837c0 <__aeabi_dmul>
   82f12:	a37d      	add	r3, pc, #500	; (adr r3, 83108 <atan+0x290>)
   82f14:	e9d3 2300 	ldrd	r2, r3, [r3]
   82f18:	f000 faa0 	bl	8345c <__adddf3>
   82f1c:	4632      	mov	r2, r6
   82f1e:	463b      	mov	r3, r7
   82f20:	f000 fc4e 	bl	837c0 <__aeabi_dmul>
   82f24:	a37a      	add	r3, pc, #488	; (adr r3, 83110 <atan+0x298>)
   82f26:	e9d3 2300 	ldrd	r2, r3, [r3]
   82f2a:	f000 fa97 	bl	8345c <__adddf3>
   82f2e:	4632      	mov	r2, r6
   82f30:	463b      	mov	r3, r7
   82f32:	f000 fc45 	bl	837c0 <__aeabi_dmul>
   82f36:	a378      	add	r3, pc, #480	; (adr r3, 83118 <atan+0x2a0>)
   82f38:	e9d3 2300 	ldrd	r2, r3, [r3]
   82f3c:	f000 fa8e 	bl	8345c <__adddf3>
   82f40:	4652      	mov	r2, sl
   82f42:	465b      	mov	r3, fp
   82f44:	f000 fc3c 	bl	837c0 <__aeabi_dmul>
   82f48:	a375      	add	r3, pc, #468	; (adr r3, 83120 <atan+0x2a8>)
   82f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
   82f4e:	4682      	mov	sl, r0
   82f50:	468b      	mov	fp, r1
   82f52:	4630      	mov	r0, r6
   82f54:	4639      	mov	r1, r7
   82f56:	f000 fc33 	bl	837c0 <__aeabi_dmul>
   82f5a:	a373      	add	r3, pc, #460	; (adr r3, 83128 <atan+0x2b0>)
   82f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
   82f60:	f000 fa7a 	bl	83458 <__aeabi_dsub>
   82f64:	4632      	mov	r2, r6
   82f66:	463b      	mov	r3, r7
   82f68:	f000 fc2a 	bl	837c0 <__aeabi_dmul>
   82f6c:	a370      	add	r3, pc, #448	; (adr r3, 83130 <atan+0x2b8>)
   82f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
   82f72:	f000 fa71 	bl	83458 <__aeabi_dsub>
   82f76:	4632      	mov	r2, r6
   82f78:	463b      	mov	r3, r7
   82f7a:	f000 fc21 	bl	837c0 <__aeabi_dmul>
   82f7e:	a36e      	add	r3, pc, #440	; (adr r3, 83138 <atan+0x2c0>)
   82f80:	e9d3 2300 	ldrd	r2, r3, [r3]
   82f84:	f000 fa68 	bl	83458 <__aeabi_dsub>
   82f88:	4632      	mov	r2, r6
   82f8a:	463b      	mov	r3, r7
   82f8c:	f000 fc18 	bl	837c0 <__aeabi_dmul>
   82f90:	a36b      	add	r3, pc, #428	; (adr r3, 83140 <atan+0x2c8>)
   82f92:	e9d3 2300 	ldrd	r2, r3, [r3]
   82f96:	f000 fa5f 	bl	83458 <__aeabi_dsub>
   82f9a:	4632      	mov	r2, r6
   82f9c:	463b      	mov	r3, r7
   82f9e:	f000 fc0f 	bl	837c0 <__aeabi_dmul>
   82fa2:	f8dd c004 	ldr.w	ip, [sp, #4]
   82fa6:	4602      	mov	r2, r0
   82fa8:	f1bc 3fff 	cmp.w	ip, #4294967295
   82fac:	460b      	mov	r3, r1
   82fae:	d06b      	beq.n	83088 <atan+0x210>
   82fb0:	4650      	mov	r0, sl
   82fb2:	4659      	mov	r1, fp
   82fb4:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   82fb8:	f000 fa50 	bl	8345c <__adddf3>
   82fbc:	4622      	mov	r2, r4
   82fbe:	462b      	mov	r3, r5
   82fc0:	f000 fbfe 	bl	837c0 <__aeabi_dmul>
   82fc4:	4f67      	ldr	r7, [pc, #412]	; (83164 <atan+0x2ec>)
   82fc6:	4b68      	ldr	r3, [pc, #416]	; (83168 <atan+0x2f0>)
   82fc8:	4437      	add	r7, r6
   82fca:	441e      	add	r6, r3
   82fcc:	e9d6 2300 	ldrd	r2, r3, [r6]
   82fd0:	f000 fa42 	bl	83458 <__aeabi_dsub>
   82fd4:	4622      	mov	r2, r4
   82fd6:	462b      	mov	r3, r5
   82fd8:	f000 fa3e 	bl	83458 <__aeabi_dsub>
   82fdc:	4602      	mov	r2, r0
   82fde:	460b      	mov	r3, r1
   82fe0:	e9d7 0100 	ldrd	r0, r1, [r7]
   82fe4:	f000 fa38 	bl	83458 <__aeabi_dsub>
   82fe8:	f1b9 0f00 	cmp.w	r9, #0
   82fec:	da0c      	bge.n	83008 <atan+0x190>
   82fee:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   82ff2:	4629      	mov	r1, r5
   82ff4:	e008      	b.n	83008 <atan+0x190>
   82ff6:	2800      	cmp	r0, #0
   82ff8:	f43f af4f 	beq.w	82e9a <atan+0x22>
   82ffc:	4620      	mov	r0, r4
   82ffe:	4629      	mov	r1, r5
   83000:	4622      	mov	r2, r4
   83002:	462b      	mov	r3, r5
   83004:	f000 fa2a 	bl	8345c <__adddf3>
   83008:	b003      	add	sp, #12
   8300a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8300e:	a34e      	add	r3, pc, #312	; (adr r3, 83148 <atan+0x2d0>)
   83010:	e9d3 2300 	ldrd	r2, r3, [r3]
   83014:	f000 fa22 	bl	8345c <__adddf3>
   83018:	2200      	movs	r2, #0
   8301a:	4b54      	ldr	r3, [pc, #336]	; (8316c <atan+0x2f4>)
   8301c:	f000 fe60 	bl	83ce0 <__aeabi_dcmpgt>
   83020:	2800      	cmp	r0, #0
   83022:	f43f af4d 	beq.w	82ec0 <atan+0x48>
   83026:	4620      	mov	r0, r4
   83028:	4629      	mov	r1, r5
   8302a:	b003      	add	sp, #12
   8302c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83030:	f000 f8ca 	bl	831c8 <fabs>
   83034:	4b4e      	ldr	r3, [pc, #312]	; (83170 <atan+0x2f8>)
   83036:	4604      	mov	r4, r0
   83038:	429e      	cmp	r6, r3
   8303a:	460d      	mov	r5, r1
   8303c:	dc33      	bgt.n	830a6 <atan+0x22e>
   8303e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   83042:	429e      	cmp	r6, r3
   83044:	f300 80a5 	bgt.w	83192 <atan+0x31a>
   83048:	4602      	mov	r2, r0
   8304a:	460b      	mov	r3, r1
   8304c:	f000 fa06 	bl	8345c <__adddf3>
   83050:	2200      	movs	r2, #0
   83052:	4b46      	ldr	r3, [pc, #280]	; (8316c <atan+0x2f4>)
   83054:	f000 fa00 	bl	83458 <__aeabi_dsub>
   83058:	2200      	movs	r2, #0
   8305a:	4606      	mov	r6, r0
   8305c:	460f      	mov	r7, r1
   8305e:	4620      	mov	r0, r4
   83060:	4629      	mov	r1, r5
   83062:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   83066:	f000 f9f9 	bl	8345c <__adddf3>
   8306a:	4602      	mov	r2, r0
   8306c:	460b      	mov	r3, r1
   8306e:	4630      	mov	r0, r6
   83070:	4639      	mov	r1, r7
   83072:	f000 fccf 	bl	83a14 <__aeabi_ddiv>
   83076:	f04f 0c00 	mov.w	ip, #0
   8307a:	4604      	mov	r4, r0
   8307c:	460d      	mov	r5, r1
   8307e:	e721      	b.n	82ec4 <atan+0x4c>
   83080:	a133      	add	r1, pc, #204	; (adr r1, 83150 <atan+0x2d8>)
   83082:	e9d1 0100 	ldrd	r0, r1, [r1]
   83086:	e7bf      	b.n	83008 <atan+0x190>
   83088:	4650      	mov	r0, sl
   8308a:	4659      	mov	r1, fp
   8308c:	f000 f9e6 	bl	8345c <__adddf3>
   83090:	4622      	mov	r2, r4
   83092:	462b      	mov	r3, r5
   83094:	f000 fb94 	bl	837c0 <__aeabi_dmul>
   83098:	4602      	mov	r2, r0
   8309a:	460b      	mov	r3, r1
   8309c:	4620      	mov	r0, r4
   8309e:	4629      	mov	r1, r5
   830a0:	f000 f9da 	bl	83458 <__aeabi_dsub>
   830a4:	e7b0      	b.n	83008 <atan+0x190>
   830a6:	4b33      	ldr	r3, [pc, #204]	; (83174 <atan+0x2fc>)
   830a8:	429e      	cmp	r6, r3
   830aa:	dc67      	bgt.n	8317c <atan+0x304>
   830ac:	2200      	movs	r2, #0
   830ae:	4b32      	ldr	r3, [pc, #200]	; (83178 <atan+0x300>)
   830b0:	f000 f9d2 	bl	83458 <__aeabi_dsub>
   830b4:	2200      	movs	r2, #0
   830b6:	4606      	mov	r6, r0
   830b8:	460f      	mov	r7, r1
   830ba:	4620      	mov	r0, r4
   830bc:	4629      	mov	r1, r5
   830be:	4b2e      	ldr	r3, [pc, #184]	; (83178 <atan+0x300>)
   830c0:	f000 fb7e 	bl	837c0 <__aeabi_dmul>
   830c4:	2200      	movs	r2, #0
   830c6:	4b29      	ldr	r3, [pc, #164]	; (8316c <atan+0x2f4>)
   830c8:	f000 f9c8 	bl	8345c <__adddf3>
   830cc:	4602      	mov	r2, r0
   830ce:	460b      	mov	r3, r1
   830d0:	4630      	mov	r0, r6
   830d2:	4639      	mov	r1, r7
   830d4:	f000 fc9e 	bl	83a14 <__aeabi_ddiv>
   830d8:	f04f 0c02 	mov.w	ip, #2
   830dc:	4604      	mov	r4, r0
   830de:	460d      	mov	r5, r1
   830e0:	e6f0      	b.n	82ec4 <atan+0x4c>
   830e2:	bf00      	nop
   830e4:	f3af 8000 	nop.w
   830e8:	54442d18 	.word	0x54442d18
   830ec:	3ff921fb 	.word	0x3ff921fb
   830f0:	e322da11 	.word	0xe322da11
   830f4:	3f90ad3a 	.word	0x3f90ad3a
   830f8:	24760deb 	.word	0x24760deb
   830fc:	3fa97b4b 	.word	0x3fa97b4b
   83100:	a0d03d51 	.word	0xa0d03d51
   83104:	3fb10d66 	.word	0x3fb10d66
   83108:	c54c206e 	.word	0xc54c206e
   8310c:	3fb745cd 	.word	0x3fb745cd
   83110:	920083ff 	.word	0x920083ff
   83114:	3fc24924 	.word	0x3fc24924
   83118:	5555550d 	.word	0x5555550d
   8311c:	3fd55555 	.word	0x3fd55555
   83120:	2c6a6c2f 	.word	0x2c6a6c2f
   83124:	bfa2b444 	.word	0xbfa2b444
   83128:	52defd9a 	.word	0x52defd9a
   8312c:	3fadde2d 	.word	0x3fadde2d
   83130:	af749a6d 	.word	0xaf749a6d
   83134:	3fb3b0f2 	.word	0x3fb3b0f2
   83138:	fe231671 	.word	0xfe231671
   8313c:	3fbc71c6 	.word	0x3fbc71c6
   83140:	9998ebc4 	.word	0x9998ebc4
   83144:	3fc99999 	.word	0x3fc99999
   83148:	8800759c 	.word	0x8800759c
   8314c:	7e37e43c 	.word	0x7e37e43c
   83150:	54442d18 	.word	0x54442d18
   83154:	bff921fb 	.word	0xbff921fb
   83158:	440fffff 	.word	0x440fffff
   8315c:	7ff00000 	.word	0x7ff00000
   83160:	3fdbffff 	.word	0x3fdbffff
   83164:	00087480 	.word	0x00087480
   83168:	00087460 	.word	0x00087460
   8316c:	3ff00000 	.word	0x3ff00000
   83170:	3ff2ffff 	.word	0x3ff2ffff
   83174:	40037fff 	.word	0x40037fff
   83178:	3ff80000 	.word	0x3ff80000
   8317c:	4602      	mov	r2, r0
   8317e:	460b      	mov	r3, r1
   83180:	2000      	movs	r0, #0
   83182:	490f      	ldr	r1, [pc, #60]	; (831c0 <atan+0x348>)
   83184:	f000 fc46 	bl	83a14 <__aeabi_ddiv>
   83188:	f04f 0c03 	mov.w	ip, #3
   8318c:	4604      	mov	r4, r0
   8318e:	460d      	mov	r5, r1
   83190:	e698      	b.n	82ec4 <atan+0x4c>
   83192:	2200      	movs	r2, #0
   83194:	4b0b      	ldr	r3, [pc, #44]	; (831c4 <atan+0x34c>)
   83196:	f000 f95f 	bl	83458 <__aeabi_dsub>
   8319a:	2200      	movs	r2, #0
   8319c:	4606      	mov	r6, r0
   8319e:	460f      	mov	r7, r1
   831a0:	4620      	mov	r0, r4
   831a2:	4629      	mov	r1, r5
   831a4:	4b07      	ldr	r3, [pc, #28]	; (831c4 <atan+0x34c>)
   831a6:	f000 f959 	bl	8345c <__adddf3>
   831aa:	4602      	mov	r2, r0
   831ac:	460b      	mov	r3, r1
   831ae:	4630      	mov	r0, r6
   831b0:	4639      	mov	r1, r7
   831b2:	f000 fc2f 	bl	83a14 <__aeabi_ddiv>
   831b6:	f04f 0c01 	mov.w	ip, #1
   831ba:	4604      	mov	r4, r0
   831bc:	460d      	mov	r5, r1
   831be:	e681      	b.n	82ec4 <atan+0x4c>
   831c0:	bff00000 	.word	0xbff00000
   831c4:	3ff00000 	.word	0x3ff00000

000831c8 <fabs>:
   831c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   831cc:	4770      	bx	lr
   831ce:	bf00      	nop

000831d0 <sqrt>:
   831d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   831d4:	b08a      	sub	sp, #40	; 0x28
   831d6:	4604      	mov	r4, r0
   831d8:	460d      	mov	r5, r1
   831da:	f000 f84f 	bl	8327c <__ieee754_sqrt>
   831de:	f8df a098 	ldr.w	sl, [pc, #152]	; 83278 <sqrt+0xa8>
   831e2:	4606      	mov	r6, r0
   831e4:	f99a 3000 	ldrsb.w	r3, [sl]
   831e8:	460f      	mov	r7, r1
   831ea:	3301      	adds	r3, #1
   831ec:	d00f      	beq.n	8320e <sqrt+0x3e>
   831ee:	4620      	mov	r0, r4
   831f0:	4629      	mov	r1, r5
   831f2:	f000 f903 	bl	833fc <__fpclassifyd>
   831f6:	b150      	cbz	r0, 8320e <sqrt+0x3e>
   831f8:	f04f 0800 	mov.w	r8, #0
   831fc:	f04f 0900 	mov.w	r9, #0
   83200:	4642      	mov	r2, r8
   83202:	464b      	mov	r3, r9
   83204:	4620      	mov	r0, r4
   83206:	4629      	mov	r1, r5
   83208:	f000 fd4c 	bl	83ca4 <__aeabi_dcmplt>
   8320c:	b920      	cbnz	r0, 83218 <sqrt+0x48>
   8320e:	4630      	mov	r0, r6
   83210:	4639      	mov	r1, r7
   83212:	b00a      	add	sp, #40	; 0x28
   83214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83218:	4916      	ldr	r1, [pc, #88]	; (83274 <sqrt+0xa4>)
   8321a:	f89a 6000 	ldrb.w	r6, [sl]
   8321e:	2201      	movs	r2, #1
   83220:	2300      	movs	r3, #0
   83222:	e9cd 4504 	strd	r4, r5, [sp, #16]
   83226:	e9cd 4502 	strd	r4, r5, [sp, #8]
   8322a:	9101      	str	r1, [sp, #4]
   8322c:	9200      	str	r2, [sp, #0]
   8322e:	9308      	str	r3, [sp, #32]
   83230:	b966      	cbnz	r6, 8324c <sqrt+0x7c>
   83232:	e9cd 8906 	strd	r8, r9, [sp, #24]
   83236:	4668      	mov	r0, sp
   83238:	f000 f908 	bl	8344c <matherr>
   8323c:	b180      	cbz	r0, 83260 <sqrt+0x90>
   8323e:	9b08      	ldr	r3, [sp, #32]
   83240:	b99b      	cbnz	r3, 8326a <sqrt+0x9a>
   83242:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   83246:	b00a      	add	sp, #40	; 0x28
   83248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8324c:	4640      	mov	r0, r8
   8324e:	4649      	mov	r1, r9
   83250:	4642      	mov	r2, r8
   83252:	464b      	mov	r3, r9
   83254:	f000 fbde 	bl	83a14 <__aeabi_ddiv>
   83258:	2e02      	cmp	r6, #2
   8325a:	e9cd 0106 	strd	r0, r1, [sp, #24]
   8325e:	d1ea      	bne.n	83236 <sqrt+0x66>
   83260:	f001 f864 	bl	8432c <__errno>
   83264:	2321      	movs	r3, #33	; 0x21
   83266:	6003      	str	r3, [r0, #0]
   83268:	e7e9      	b.n	8323e <sqrt+0x6e>
   8326a:	f001 f85f 	bl	8432c <__errno>
   8326e:	9b08      	ldr	r3, [sp, #32]
   83270:	6003      	str	r3, [r0, #0]
   83272:	e7e6      	b.n	83242 <sqrt+0x72>
   83274:	000874a0 	.word	0x000874a0
   83278:	20070164 	.word	0x20070164

0008327c <__ieee754_sqrt>:
   8327c:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   83280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83284:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   83288:	f8df 816c 	ldr.w	r8, [pc, #364]	; 833f8 <__ieee754_sqrt+0x17c>
   8328c:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   83290:	45c4      	cmp	ip, r8
   83292:	4606      	mov	r6, r0
   83294:	460f      	mov	r7, r1
   83296:	460b      	mov	r3, r1
   83298:	4602      	mov	r2, r0
   8329a:	f000 808f 	beq.w	833bc <__ieee754_sqrt+0x140>
   8329e:	2900      	cmp	r1, #0
   832a0:	dd6f      	ble.n	83382 <__ieee754_sqrt+0x106>
   832a2:	150f      	asrs	r7, r1, #20
   832a4:	d078      	beq.n	83398 <__ieee754_sqrt+0x11c>
   832a6:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   832aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
   832ae:	07f9      	lsls	r1, r7, #31
   832b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   832b4:	d460      	bmi.n	83378 <__ieee754_sqrt+0xfc>
   832b6:	0fd1      	lsrs	r1, r2, #31
   832b8:	f04f 0c00 	mov.w	ip, #0
   832bc:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   832c0:	107f      	asrs	r7, r7, #1
   832c2:	0052      	lsls	r2, r2, #1
   832c4:	4665      	mov	r5, ip
   832c6:	2016      	movs	r0, #22
   832c8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   832cc:	186c      	adds	r4, r5, r1
   832ce:	429c      	cmp	r4, r3
   832d0:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   832d4:	ea4f 0242 	mov.w	r2, r2, lsl #1
   832d8:	dc02      	bgt.n	832e0 <__ieee754_sqrt+0x64>
   832da:	1b1b      	subs	r3, r3, r4
   832dc:	1865      	adds	r5, r4, r1
   832de:	448c      	add	ip, r1
   832e0:	3801      	subs	r0, #1
   832e2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   832e6:	ea4f 0151 	mov.w	r1, r1, lsr #1
   832ea:	d1ef      	bne.n	832cc <__ieee754_sqrt+0x50>
   832ec:	4680      	mov	r8, r0
   832ee:	2620      	movs	r6, #32
   832f0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   832f4:	e009      	b.n	8330a <__ieee754_sqrt+0x8e>
   832f6:	d023      	beq.n	83340 <__ieee754_sqrt+0xc4>
   832f8:	0fd4      	lsrs	r4, r2, #31
   832fa:	3e01      	subs	r6, #1
   832fc:	ea4f 0151 	mov.w	r1, r1, lsr #1
   83300:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   83304:	ea4f 0242 	mov.w	r2, r2, lsl #1
   83308:	d01e      	beq.n	83348 <__ieee754_sqrt+0xcc>
   8330a:	42ab      	cmp	r3, r5
   8330c:	eb01 0408 	add.w	r4, r1, r8
   83310:	ddf1      	ble.n	832f6 <__ieee754_sqrt+0x7a>
   83312:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   83316:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   8331a:	eb04 0801 	add.w	r8, r4, r1
   8331e:	d009      	beq.n	83334 <__ieee754_sqrt+0xb8>
   83320:	46a9      	mov	r9, r5
   83322:	1b5b      	subs	r3, r3, r5
   83324:	4294      	cmp	r4, r2
   83326:	bf88      	it	hi
   83328:	f103 33ff 	addhi.w	r3, r3, #4294967295
   8332c:	1b12      	subs	r2, r2, r4
   8332e:	4408      	add	r0, r1
   83330:	464d      	mov	r5, r9
   83332:	e7e1      	b.n	832f8 <__ieee754_sqrt+0x7c>
   83334:	f1b8 0f00 	cmp.w	r8, #0
   83338:	dbf2      	blt.n	83320 <__ieee754_sqrt+0xa4>
   8333a:	f105 0901 	add.w	r9, r5, #1
   8333e:	e7f0      	b.n	83322 <__ieee754_sqrt+0xa6>
   83340:	4294      	cmp	r4, r2
   83342:	d9e6      	bls.n	83312 <__ieee754_sqrt+0x96>
   83344:	461d      	mov	r5, r3
   83346:	e7d7      	b.n	832f8 <__ieee754_sqrt+0x7c>
   83348:	431a      	orrs	r2, r3
   8334a:	d004      	beq.n	83356 <__ieee754_sqrt+0xda>
   8334c:	1c43      	adds	r3, r0, #1
   8334e:	d041      	beq.n	833d4 <__ieee754_sqrt+0x158>
   83350:	f000 0301 	and.w	r3, r0, #1
   83354:	4418      	add	r0, r3
   83356:	0846      	lsrs	r6, r0, #1
   83358:	ea4f 036c 	mov.w	r3, ip, asr #1
   8335c:	f01c 0f01 	tst.w	ip, #1
   83360:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   83364:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   83368:	bf18      	it	ne
   8336a:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   8336e:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   83372:	4630      	mov	r0, r6
   83374:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83378:	0fd1      	lsrs	r1, r2, #31
   8337a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   8337e:	0052      	lsls	r2, r2, #1
   83380:	e799      	b.n	832b6 <__ieee754_sqrt+0x3a>
   83382:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   83386:	4303      	orrs	r3, r0
   83388:	d022      	beq.n	833d0 <__ieee754_sqrt+0x154>
   8338a:	bb51      	cbnz	r1, 833e2 <__ieee754_sqrt+0x166>
   8338c:	460f      	mov	r7, r1
   8338e:	0ad3      	lsrs	r3, r2, #11
   83390:	3f15      	subs	r7, #21
   83392:	0552      	lsls	r2, r2, #21
   83394:	2b00      	cmp	r3, #0
   83396:	d0fa      	beq.n	8338e <__ieee754_sqrt+0x112>
   83398:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   8339c:	d11d      	bne.n	833da <__ieee754_sqrt+0x15e>
   8339e:	005b      	lsls	r3, r3, #1
   833a0:	02d8      	lsls	r0, r3, #11
   833a2:	f101 0101 	add.w	r1, r1, #1
   833a6:	d5fa      	bpl.n	8339e <__ieee754_sqrt+0x122>
   833a8:	f1c1 0001 	rsb	r0, r1, #1
   833ac:	f1c1 0420 	rsb	r4, r1, #32
   833b0:	fa22 f404 	lsr.w	r4, r2, r4
   833b4:	4407      	add	r7, r0
   833b6:	408a      	lsls	r2, r1
   833b8:	4323      	orrs	r3, r4
   833ba:	e774      	b.n	832a6 <__ieee754_sqrt+0x2a>
   833bc:	4602      	mov	r2, r0
   833be:	460b      	mov	r3, r1
   833c0:	f000 f9fe 	bl	837c0 <__aeabi_dmul>
   833c4:	4632      	mov	r2, r6
   833c6:	463b      	mov	r3, r7
   833c8:	f000 f848 	bl	8345c <__adddf3>
   833cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   833d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   833d4:	f10c 0c01 	add.w	ip, ip, #1
   833d8:	e7be      	b.n	83358 <__ieee754_sqrt+0xdc>
   833da:	2420      	movs	r4, #32
   833dc:	2001      	movs	r0, #1
   833de:	2100      	movs	r1, #0
   833e0:	e7e6      	b.n	833b0 <__ieee754_sqrt+0x134>
   833e2:	4602      	mov	r2, r0
   833e4:	460b      	mov	r3, r1
   833e6:	f000 f837 	bl	83458 <__aeabi_dsub>
   833ea:	4602      	mov	r2, r0
   833ec:	460b      	mov	r3, r1
   833ee:	f000 fb11 	bl	83a14 <__aeabi_ddiv>
   833f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   833f6:	bf00      	nop
   833f8:	7ff00000 	.word	0x7ff00000

000833fc <__fpclassifyd>:
   833fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   83400:	b410      	push	{r4}
   83402:	d008      	beq.n	83416 <__fpclassifyd+0x1a>
   83404:	4a0f      	ldr	r2, [pc, #60]	; (83444 <__fpclassifyd+0x48>)
   83406:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   8340a:	4294      	cmp	r4, r2
   8340c:	d80a      	bhi.n	83424 <__fpclassifyd+0x28>
   8340e:	2004      	movs	r0, #4
   83410:	f85d 4b04 	ldr.w	r4, [sp], #4
   83414:	4770      	bx	lr
   83416:	2800      	cmp	r0, #0
   83418:	bf0c      	ite	eq
   8341a:	2002      	moveq	r0, #2
   8341c:	2003      	movne	r0, #3
   8341e:	f85d 4b04 	ldr.w	r4, [sp], #4
   83422:	4770      	bx	lr
   83424:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   83428:	d201      	bcs.n	8342e <__fpclassifyd+0x32>
   8342a:	2003      	movs	r0, #3
   8342c:	e7f7      	b.n	8341e <__fpclassifyd+0x22>
   8342e:	4a06      	ldr	r2, [pc, #24]	; (83448 <__fpclassifyd+0x4c>)
   83430:	4293      	cmp	r3, r2
   83432:	d001      	beq.n	83438 <__fpclassifyd+0x3c>
   83434:	2000      	movs	r0, #0
   83436:	e7f2      	b.n	8341e <__fpclassifyd+0x22>
   83438:	f1d0 0001 	rsbs	r0, r0, #1
   8343c:	bf38      	it	cc
   8343e:	2000      	movcc	r0, #0
   83440:	e7ed      	b.n	8341e <__fpclassifyd+0x22>
   83442:	bf00      	nop
   83444:	7fdfffff 	.word	0x7fdfffff
   83448:	7ff00000 	.word	0x7ff00000

0008344c <matherr>:
   8344c:	2000      	movs	r0, #0
   8344e:	4770      	bx	lr

00083450 <__aeabi_drsub>:
   83450:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   83454:	e002      	b.n	8345c <__adddf3>
   83456:	bf00      	nop

00083458 <__aeabi_dsub>:
   83458:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0008345c <__adddf3>:
   8345c:	b530      	push	{r4, r5, lr}
   8345e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   83462:	ea4f 0543 	mov.w	r5, r3, lsl #1
   83466:	ea94 0f05 	teq	r4, r5
   8346a:	bf08      	it	eq
   8346c:	ea90 0f02 	teqeq	r0, r2
   83470:	bf1f      	itttt	ne
   83472:	ea54 0c00 	orrsne.w	ip, r4, r0
   83476:	ea55 0c02 	orrsne.w	ip, r5, r2
   8347a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8347e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   83482:	f000 80e2 	beq.w	8364a <__adddf3+0x1ee>
   83486:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8348a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8348e:	bfb8      	it	lt
   83490:	426d      	neglt	r5, r5
   83492:	dd0c      	ble.n	834ae <__adddf3+0x52>
   83494:	442c      	add	r4, r5
   83496:	ea80 0202 	eor.w	r2, r0, r2
   8349a:	ea81 0303 	eor.w	r3, r1, r3
   8349e:	ea82 0000 	eor.w	r0, r2, r0
   834a2:	ea83 0101 	eor.w	r1, r3, r1
   834a6:	ea80 0202 	eor.w	r2, r0, r2
   834aa:	ea81 0303 	eor.w	r3, r1, r3
   834ae:	2d36      	cmp	r5, #54	; 0x36
   834b0:	bf88      	it	hi
   834b2:	bd30      	pophi	{r4, r5, pc}
   834b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   834b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   834bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   834c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   834c4:	d002      	beq.n	834cc <__adddf3+0x70>
   834c6:	4240      	negs	r0, r0
   834c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   834cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   834d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   834d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   834d8:	d002      	beq.n	834e0 <__adddf3+0x84>
   834da:	4252      	negs	r2, r2
   834dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   834e0:	ea94 0f05 	teq	r4, r5
   834e4:	f000 80a7 	beq.w	83636 <__adddf3+0x1da>
   834e8:	f1a4 0401 	sub.w	r4, r4, #1
   834ec:	f1d5 0e20 	rsbs	lr, r5, #32
   834f0:	db0d      	blt.n	8350e <__adddf3+0xb2>
   834f2:	fa02 fc0e 	lsl.w	ip, r2, lr
   834f6:	fa22 f205 	lsr.w	r2, r2, r5
   834fa:	1880      	adds	r0, r0, r2
   834fc:	f141 0100 	adc.w	r1, r1, #0
   83500:	fa03 f20e 	lsl.w	r2, r3, lr
   83504:	1880      	adds	r0, r0, r2
   83506:	fa43 f305 	asr.w	r3, r3, r5
   8350a:	4159      	adcs	r1, r3
   8350c:	e00e      	b.n	8352c <__adddf3+0xd0>
   8350e:	f1a5 0520 	sub.w	r5, r5, #32
   83512:	f10e 0e20 	add.w	lr, lr, #32
   83516:	2a01      	cmp	r2, #1
   83518:	fa03 fc0e 	lsl.w	ip, r3, lr
   8351c:	bf28      	it	cs
   8351e:	f04c 0c02 	orrcs.w	ip, ip, #2
   83522:	fa43 f305 	asr.w	r3, r3, r5
   83526:	18c0      	adds	r0, r0, r3
   83528:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8352c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83530:	d507      	bpl.n	83542 <__adddf3+0xe6>
   83532:	f04f 0e00 	mov.w	lr, #0
   83536:	f1dc 0c00 	rsbs	ip, ip, #0
   8353a:	eb7e 0000 	sbcs.w	r0, lr, r0
   8353e:	eb6e 0101 	sbc.w	r1, lr, r1
   83542:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   83546:	d31b      	bcc.n	83580 <__adddf3+0x124>
   83548:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8354c:	d30c      	bcc.n	83568 <__adddf3+0x10c>
   8354e:	0849      	lsrs	r1, r1, #1
   83550:	ea5f 0030 	movs.w	r0, r0, rrx
   83554:	ea4f 0c3c 	mov.w	ip, ip, rrx
   83558:	f104 0401 	add.w	r4, r4, #1
   8355c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   83560:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   83564:	f080 809a 	bcs.w	8369c <__adddf3+0x240>
   83568:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8356c:	bf08      	it	eq
   8356e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   83572:	f150 0000 	adcs.w	r0, r0, #0
   83576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8357a:	ea41 0105 	orr.w	r1, r1, r5
   8357e:	bd30      	pop	{r4, r5, pc}
   83580:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   83584:	4140      	adcs	r0, r0
   83586:	eb41 0101 	adc.w	r1, r1, r1
   8358a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8358e:	f1a4 0401 	sub.w	r4, r4, #1
   83592:	d1e9      	bne.n	83568 <__adddf3+0x10c>
   83594:	f091 0f00 	teq	r1, #0
   83598:	bf04      	itt	eq
   8359a:	4601      	moveq	r1, r0
   8359c:	2000      	moveq	r0, #0
   8359e:	fab1 f381 	clz	r3, r1
   835a2:	bf08      	it	eq
   835a4:	3320      	addeq	r3, #32
   835a6:	f1a3 030b 	sub.w	r3, r3, #11
   835aa:	f1b3 0220 	subs.w	r2, r3, #32
   835ae:	da0c      	bge.n	835ca <__adddf3+0x16e>
   835b0:	320c      	adds	r2, #12
   835b2:	dd08      	ble.n	835c6 <__adddf3+0x16a>
   835b4:	f102 0c14 	add.w	ip, r2, #20
   835b8:	f1c2 020c 	rsb	r2, r2, #12
   835bc:	fa01 f00c 	lsl.w	r0, r1, ip
   835c0:	fa21 f102 	lsr.w	r1, r1, r2
   835c4:	e00c      	b.n	835e0 <__adddf3+0x184>
   835c6:	f102 0214 	add.w	r2, r2, #20
   835ca:	bfd8      	it	le
   835cc:	f1c2 0c20 	rsble	ip, r2, #32
   835d0:	fa01 f102 	lsl.w	r1, r1, r2
   835d4:	fa20 fc0c 	lsr.w	ip, r0, ip
   835d8:	bfdc      	itt	le
   835da:	ea41 010c 	orrle.w	r1, r1, ip
   835de:	4090      	lslle	r0, r2
   835e0:	1ae4      	subs	r4, r4, r3
   835e2:	bfa2      	ittt	ge
   835e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   835e8:	4329      	orrge	r1, r5
   835ea:	bd30      	popge	{r4, r5, pc}
   835ec:	ea6f 0404 	mvn.w	r4, r4
   835f0:	3c1f      	subs	r4, #31
   835f2:	da1c      	bge.n	8362e <__adddf3+0x1d2>
   835f4:	340c      	adds	r4, #12
   835f6:	dc0e      	bgt.n	83616 <__adddf3+0x1ba>
   835f8:	f104 0414 	add.w	r4, r4, #20
   835fc:	f1c4 0220 	rsb	r2, r4, #32
   83600:	fa20 f004 	lsr.w	r0, r0, r4
   83604:	fa01 f302 	lsl.w	r3, r1, r2
   83608:	ea40 0003 	orr.w	r0, r0, r3
   8360c:	fa21 f304 	lsr.w	r3, r1, r4
   83610:	ea45 0103 	orr.w	r1, r5, r3
   83614:	bd30      	pop	{r4, r5, pc}
   83616:	f1c4 040c 	rsb	r4, r4, #12
   8361a:	f1c4 0220 	rsb	r2, r4, #32
   8361e:	fa20 f002 	lsr.w	r0, r0, r2
   83622:	fa01 f304 	lsl.w	r3, r1, r4
   83626:	ea40 0003 	orr.w	r0, r0, r3
   8362a:	4629      	mov	r1, r5
   8362c:	bd30      	pop	{r4, r5, pc}
   8362e:	fa21 f004 	lsr.w	r0, r1, r4
   83632:	4629      	mov	r1, r5
   83634:	bd30      	pop	{r4, r5, pc}
   83636:	f094 0f00 	teq	r4, #0
   8363a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8363e:	bf06      	itte	eq
   83640:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   83644:	3401      	addeq	r4, #1
   83646:	3d01      	subne	r5, #1
   83648:	e74e      	b.n	834e8 <__adddf3+0x8c>
   8364a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8364e:	bf18      	it	ne
   83650:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   83654:	d029      	beq.n	836aa <__adddf3+0x24e>
   83656:	ea94 0f05 	teq	r4, r5
   8365a:	bf08      	it	eq
   8365c:	ea90 0f02 	teqeq	r0, r2
   83660:	d005      	beq.n	8366e <__adddf3+0x212>
   83662:	ea54 0c00 	orrs.w	ip, r4, r0
   83666:	bf04      	itt	eq
   83668:	4619      	moveq	r1, r3
   8366a:	4610      	moveq	r0, r2
   8366c:	bd30      	pop	{r4, r5, pc}
   8366e:	ea91 0f03 	teq	r1, r3
   83672:	bf1e      	ittt	ne
   83674:	2100      	movne	r1, #0
   83676:	2000      	movne	r0, #0
   83678:	bd30      	popne	{r4, r5, pc}
   8367a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8367e:	d105      	bne.n	8368c <__adddf3+0x230>
   83680:	0040      	lsls	r0, r0, #1
   83682:	4149      	adcs	r1, r1
   83684:	bf28      	it	cs
   83686:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8368a:	bd30      	pop	{r4, r5, pc}
   8368c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   83690:	bf3c      	itt	cc
   83692:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   83696:	bd30      	popcc	{r4, r5, pc}
   83698:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8369c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   836a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   836a4:	f04f 0000 	mov.w	r0, #0
   836a8:	bd30      	pop	{r4, r5, pc}
   836aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   836ae:	bf1a      	itte	ne
   836b0:	4619      	movne	r1, r3
   836b2:	4610      	movne	r0, r2
   836b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   836b8:	bf1c      	itt	ne
   836ba:	460b      	movne	r3, r1
   836bc:	4602      	movne	r2, r0
   836be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   836c2:	bf06      	itte	eq
   836c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   836c8:	ea91 0f03 	teqeq	r1, r3
   836cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   836d0:	bd30      	pop	{r4, r5, pc}
   836d2:	bf00      	nop

000836d4 <__aeabi_ui2d>:
   836d4:	f090 0f00 	teq	r0, #0
   836d8:	bf04      	itt	eq
   836da:	2100      	moveq	r1, #0
   836dc:	4770      	bxeq	lr
   836de:	b530      	push	{r4, r5, lr}
   836e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   836e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   836e8:	f04f 0500 	mov.w	r5, #0
   836ec:	f04f 0100 	mov.w	r1, #0
   836f0:	e750      	b.n	83594 <__adddf3+0x138>
   836f2:	bf00      	nop

000836f4 <__aeabi_i2d>:
   836f4:	f090 0f00 	teq	r0, #0
   836f8:	bf04      	itt	eq
   836fa:	2100      	moveq	r1, #0
   836fc:	4770      	bxeq	lr
   836fe:	b530      	push	{r4, r5, lr}
   83700:	f44f 6480 	mov.w	r4, #1024	; 0x400
   83704:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83708:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8370c:	bf48      	it	mi
   8370e:	4240      	negmi	r0, r0
   83710:	f04f 0100 	mov.w	r1, #0
   83714:	e73e      	b.n	83594 <__adddf3+0x138>
   83716:	bf00      	nop

00083718 <__aeabi_f2d>:
   83718:	0042      	lsls	r2, r0, #1
   8371a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8371e:	ea4f 0131 	mov.w	r1, r1, rrx
   83722:	ea4f 7002 	mov.w	r0, r2, lsl #28
   83726:	bf1f      	itttt	ne
   83728:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8372c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83730:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   83734:	4770      	bxne	lr
   83736:	f092 0f00 	teq	r2, #0
   8373a:	bf14      	ite	ne
   8373c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83740:	4770      	bxeq	lr
   83742:	b530      	push	{r4, r5, lr}
   83744:	f44f 7460 	mov.w	r4, #896	; 0x380
   83748:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8374c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83750:	e720      	b.n	83594 <__adddf3+0x138>
   83752:	bf00      	nop

00083754 <__aeabi_ul2d>:
   83754:	ea50 0201 	orrs.w	r2, r0, r1
   83758:	bf08      	it	eq
   8375a:	4770      	bxeq	lr
   8375c:	b530      	push	{r4, r5, lr}
   8375e:	f04f 0500 	mov.w	r5, #0
   83762:	e00a      	b.n	8377a <__aeabi_l2d+0x16>

00083764 <__aeabi_l2d>:
   83764:	ea50 0201 	orrs.w	r2, r0, r1
   83768:	bf08      	it	eq
   8376a:	4770      	bxeq	lr
   8376c:	b530      	push	{r4, r5, lr}
   8376e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   83772:	d502      	bpl.n	8377a <__aeabi_l2d+0x16>
   83774:	4240      	negs	r0, r0
   83776:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8377a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8377e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83782:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   83786:	f43f aedc 	beq.w	83542 <__adddf3+0xe6>
   8378a:	f04f 0203 	mov.w	r2, #3
   8378e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   83792:	bf18      	it	ne
   83794:	3203      	addne	r2, #3
   83796:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8379a:	bf18      	it	ne
   8379c:	3203      	addne	r2, #3
   8379e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   837a2:	f1c2 0320 	rsb	r3, r2, #32
   837a6:	fa00 fc03 	lsl.w	ip, r0, r3
   837aa:	fa20 f002 	lsr.w	r0, r0, r2
   837ae:	fa01 fe03 	lsl.w	lr, r1, r3
   837b2:	ea40 000e 	orr.w	r0, r0, lr
   837b6:	fa21 f102 	lsr.w	r1, r1, r2
   837ba:	4414      	add	r4, r2
   837bc:	e6c1      	b.n	83542 <__adddf3+0xe6>
   837be:	bf00      	nop

000837c0 <__aeabi_dmul>:
   837c0:	b570      	push	{r4, r5, r6, lr}
   837c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   837c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   837ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   837ce:	bf1d      	ittte	ne
   837d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   837d4:	ea94 0f0c 	teqne	r4, ip
   837d8:	ea95 0f0c 	teqne	r5, ip
   837dc:	f000 f8de 	bleq	8399c <__aeabi_dmul+0x1dc>
   837e0:	442c      	add	r4, r5
   837e2:	ea81 0603 	eor.w	r6, r1, r3
   837e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   837ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   837ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   837f2:	bf18      	it	ne
   837f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   837f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   837fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83800:	d038      	beq.n	83874 <__aeabi_dmul+0xb4>
   83802:	fba0 ce02 	umull	ip, lr, r0, r2
   83806:	f04f 0500 	mov.w	r5, #0
   8380a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8380e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   83812:	fbe0 e503 	umlal	lr, r5, r0, r3
   83816:	f04f 0600 	mov.w	r6, #0
   8381a:	fbe1 5603 	umlal	r5, r6, r1, r3
   8381e:	f09c 0f00 	teq	ip, #0
   83822:	bf18      	it	ne
   83824:	f04e 0e01 	orrne.w	lr, lr, #1
   83828:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8382c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   83830:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   83834:	d204      	bcs.n	83840 <__aeabi_dmul+0x80>
   83836:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8383a:	416d      	adcs	r5, r5
   8383c:	eb46 0606 	adc.w	r6, r6, r6
   83840:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   83844:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   83848:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8384c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   83850:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   83854:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83858:	bf88      	it	hi
   8385a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8385e:	d81e      	bhi.n	8389e <__aeabi_dmul+0xde>
   83860:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   83864:	bf08      	it	eq
   83866:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8386a:	f150 0000 	adcs.w	r0, r0, #0
   8386e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83872:	bd70      	pop	{r4, r5, r6, pc}
   83874:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   83878:	ea46 0101 	orr.w	r1, r6, r1
   8387c:	ea40 0002 	orr.w	r0, r0, r2
   83880:	ea81 0103 	eor.w	r1, r1, r3
   83884:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   83888:	bfc2      	ittt	gt
   8388a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8388e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83892:	bd70      	popgt	{r4, r5, r6, pc}
   83894:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83898:	f04f 0e00 	mov.w	lr, #0
   8389c:	3c01      	subs	r4, #1
   8389e:	f300 80ab 	bgt.w	839f8 <__aeabi_dmul+0x238>
   838a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
   838a6:	bfde      	ittt	le
   838a8:	2000      	movle	r0, #0
   838aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   838ae:	bd70      	pople	{r4, r5, r6, pc}
   838b0:	f1c4 0400 	rsb	r4, r4, #0
   838b4:	3c20      	subs	r4, #32
   838b6:	da35      	bge.n	83924 <__aeabi_dmul+0x164>
   838b8:	340c      	adds	r4, #12
   838ba:	dc1b      	bgt.n	838f4 <__aeabi_dmul+0x134>
   838bc:	f104 0414 	add.w	r4, r4, #20
   838c0:	f1c4 0520 	rsb	r5, r4, #32
   838c4:	fa00 f305 	lsl.w	r3, r0, r5
   838c8:	fa20 f004 	lsr.w	r0, r0, r4
   838cc:	fa01 f205 	lsl.w	r2, r1, r5
   838d0:	ea40 0002 	orr.w	r0, r0, r2
   838d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   838d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   838dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   838e0:	fa21 f604 	lsr.w	r6, r1, r4
   838e4:	eb42 0106 	adc.w	r1, r2, r6
   838e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   838ec:	bf08      	it	eq
   838ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   838f2:	bd70      	pop	{r4, r5, r6, pc}
   838f4:	f1c4 040c 	rsb	r4, r4, #12
   838f8:	f1c4 0520 	rsb	r5, r4, #32
   838fc:	fa00 f304 	lsl.w	r3, r0, r4
   83900:	fa20 f005 	lsr.w	r0, r0, r5
   83904:	fa01 f204 	lsl.w	r2, r1, r4
   83908:	ea40 0002 	orr.w	r0, r0, r2
   8390c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83910:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83914:	f141 0100 	adc.w	r1, r1, #0
   83918:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8391c:	bf08      	it	eq
   8391e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83922:	bd70      	pop	{r4, r5, r6, pc}
   83924:	f1c4 0520 	rsb	r5, r4, #32
   83928:	fa00 f205 	lsl.w	r2, r0, r5
   8392c:	ea4e 0e02 	orr.w	lr, lr, r2
   83930:	fa20 f304 	lsr.w	r3, r0, r4
   83934:	fa01 f205 	lsl.w	r2, r1, r5
   83938:	ea43 0302 	orr.w	r3, r3, r2
   8393c:	fa21 f004 	lsr.w	r0, r1, r4
   83940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83944:	fa21 f204 	lsr.w	r2, r1, r4
   83948:	ea20 0002 	bic.w	r0, r0, r2
   8394c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   83950:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83954:	bf08      	it	eq
   83956:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8395a:	bd70      	pop	{r4, r5, r6, pc}
   8395c:	f094 0f00 	teq	r4, #0
   83960:	d10f      	bne.n	83982 <__aeabi_dmul+0x1c2>
   83962:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   83966:	0040      	lsls	r0, r0, #1
   83968:	eb41 0101 	adc.w	r1, r1, r1
   8396c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83970:	bf08      	it	eq
   83972:	3c01      	subeq	r4, #1
   83974:	d0f7      	beq.n	83966 <__aeabi_dmul+0x1a6>
   83976:	ea41 0106 	orr.w	r1, r1, r6
   8397a:	f095 0f00 	teq	r5, #0
   8397e:	bf18      	it	ne
   83980:	4770      	bxne	lr
   83982:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   83986:	0052      	lsls	r2, r2, #1
   83988:	eb43 0303 	adc.w	r3, r3, r3
   8398c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   83990:	bf08      	it	eq
   83992:	3d01      	subeq	r5, #1
   83994:	d0f7      	beq.n	83986 <__aeabi_dmul+0x1c6>
   83996:	ea43 0306 	orr.w	r3, r3, r6
   8399a:	4770      	bx	lr
   8399c:	ea94 0f0c 	teq	r4, ip
   839a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   839a4:	bf18      	it	ne
   839a6:	ea95 0f0c 	teqne	r5, ip
   839aa:	d00c      	beq.n	839c6 <__aeabi_dmul+0x206>
   839ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   839b0:	bf18      	it	ne
   839b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   839b6:	d1d1      	bne.n	8395c <__aeabi_dmul+0x19c>
   839b8:	ea81 0103 	eor.w	r1, r1, r3
   839bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   839c0:	f04f 0000 	mov.w	r0, #0
   839c4:	bd70      	pop	{r4, r5, r6, pc}
   839c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   839ca:	bf06      	itte	eq
   839cc:	4610      	moveq	r0, r2
   839ce:	4619      	moveq	r1, r3
   839d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   839d4:	d019      	beq.n	83a0a <__aeabi_dmul+0x24a>
   839d6:	ea94 0f0c 	teq	r4, ip
   839da:	d102      	bne.n	839e2 <__aeabi_dmul+0x222>
   839dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   839e0:	d113      	bne.n	83a0a <__aeabi_dmul+0x24a>
   839e2:	ea95 0f0c 	teq	r5, ip
   839e6:	d105      	bne.n	839f4 <__aeabi_dmul+0x234>
   839e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   839ec:	bf1c      	itt	ne
   839ee:	4610      	movne	r0, r2
   839f0:	4619      	movne	r1, r3
   839f2:	d10a      	bne.n	83a0a <__aeabi_dmul+0x24a>
   839f4:	ea81 0103 	eor.w	r1, r1, r3
   839f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   839fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83a00:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   83a04:	f04f 0000 	mov.w	r0, #0
   83a08:	bd70      	pop	{r4, r5, r6, pc}
   83a0a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83a0e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   83a12:	bd70      	pop	{r4, r5, r6, pc}

00083a14 <__aeabi_ddiv>:
   83a14:	b570      	push	{r4, r5, r6, lr}
   83a16:	f04f 0cff 	mov.w	ip, #255	; 0xff
   83a1a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   83a1e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83a22:	bf1d      	ittte	ne
   83a24:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83a28:	ea94 0f0c 	teqne	r4, ip
   83a2c:	ea95 0f0c 	teqne	r5, ip
   83a30:	f000 f8a7 	bleq	83b82 <__aeabi_ddiv+0x16e>
   83a34:	eba4 0405 	sub.w	r4, r4, r5
   83a38:	ea81 0e03 	eor.w	lr, r1, r3
   83a3c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83a40:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83a44:	f000 8088 	beq.w	83b58 <__aeabi_ddiv+0x144>
   83a48:	ea4f 3303 	mov.w	r3, r3, lsl #12
   83a4c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   83a50:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   83a54:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   83a58:	ea4f 2202 	mov.w	r2, r2, lsl #8
   83a5c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   83a60:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   83a64:	ea4f 2600 	mov.w	r6, r0, lsl #8
   83a68:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   83a6c:	429d      	cmp	r5, r3
   83a6e:	bf08      	it	eq
   83a70:	4296      	cmpeq	r6, r2
   83a72:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   83a76:	f504 7440 	add.w	r4, r4, #768	; 0x300
   83a7a:	d202      	bcs.n	83a82 <__aeabi_ddiv+0x6e>
   83a7c:	085b      	lsrs	r3, r3, #1
   83a7e:	ea4f 0232 	mov.w	r2, r2, rrx
   83a82:	1ab6      	subs	r6, r6, r2
   83a84:	eb65 0503 	sbc.w	r5, r5, r3
   83a88:	085b      	lsrs	r3, r3, #1
   83a8a:	ea4f 0232 	mov.w	r2, r2, rrx
   83a8e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   83a92:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   83a96:	ebb6 0e02 	subs.w	lr, r6, r2
   83a9a:	eb75 0e03 	sbcs.w	lr, r5, r3
   83a9e:	bf22      	ittt	cs
   83aa0:	1ab6      	subcs	r6, r6, r2
   83aa2:	4675      	movcs	r5, lr
   83aa4:	ea40 000c 	orrcs.w	r0, r0, ip
   83aa8:	085b      	lsrs	r3, r3, #1
   83aaa:	ea4f 0232 	mov.w	r2, r2, rrx
   83aae:	ebb6 0e02 	subs.w	lr, r6, r2
   83ab2:	eb75 0e03 	sbcs.w	lr, r5, r3
   83ab6:	bf22      	ittt	cs
   83ab8:	1ab6      	subcs	r6, r6, r2
   83aba:	4675      	movcs	r5, lr
   83abc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   83ac0:	085b      	lsrs	r3, r3, #1
   83ac2:	ea4f 0232 	mov.w	r2, r2, rrx
   83ac6:	ebb6 0e02 	subs.w	lr, r6, r2
   83aca:	eb75 0e03 	sbcs.w	lr, r5, r3
   83ace:	bf22      	ittt	cs
   83ad0:	1ab6      	subcs	r6, r6, r2
   83ad2:	4675      	movcs	r5, lr
   83ad4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83ad8:	085b      	lsrs	r3, r3, #1
   83ada:	ea4f 0232 	mov.w	r2, r2, rrx
   83ade:	ebb6 0e02 	subs.w	lr, r6, r2
   83ae2:	eb75 0e03 	sbcs.w	lr, r5, r3
   83ae6:	bf22      	ittt	cs
   83ae8:	1ab6      	subcs	r6, r6, r2
   83aea:	4675      	movcs	r5, lr
   83aec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83af0:	ea55 0e06 	orrs.w	lr, r5, r6
   83af4:	d018      	beq.n	83b28 <__aeabi_ddiv+0x114>
   83af6:	ea4f 1505 	mov.w	r5, r5, lsl #4
   83afa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   83afe:	ea4f 1606 	mov.w	r6, r6, lsl #4
   83b02:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   83b06:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   83b0a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   83b0e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   83b12:	d1c0      	bne.n	83a96 <__aeabi_ddiv+0x82>
   83b14:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83b18:	d10b      	bne.n	83b32 <__aeabi_ddiv+0x11e>
   83b1a:	ea41 0100 	orr.w	r1, r1, r0
   83b1e:	f04f 0000 	mov.w	r0, #0
   83b22:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   83b26:	e7b6      	b.n	83a96 <__aeabi_ddiv+0x82>
   83b28:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83b2c:	bf04      	itt	eq
   83b2e:	4301      	orreq	r1, r0
   83b30:	2000      	moveq	r0, #0
   83b32:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83b36:	bf88      	it	hi
   83b38:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83b3c:	f63f aeaf 	bhi.w	8389e <__aeabi_dmul+0xde>
   83b40:	ebb5 0c03 	subs.w	ip, r5, r3
   83b44:	bf04      	itt	eq
   83b46:	ebb6 0c02 	subseq.w	ip, r6, r2
   83b4a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   83b4e:	f150 0000 	adcs.w	r0, r0, #0
   83b52:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83b56:	bd70      	pop	{r4, r5, r6, pc}
   83b58:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   83b5c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   83b60:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83b64:	bfc2      	ittt	gt
   83b66:	ebd4 050c 	rsbsgt	r5, r4, ip
   83b6a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83b6e:	bd70      	popgt	{r4, r5, r6, pc}
   83b70:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83b74:	f04f 0e00 	mov.w	lr, #0
   83b78:	3c01      	subs	r4, #1
   83b7a:	e690      	b.n	8389e <__aeabi_dmul+0xde>
   83b7c:	ea45 0e06 	orr.w	lr, r5, r6
   83b80:	e68d      	b.n	8389e <__aeabi_dmul+0xde>
   83b82:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83b86:	ea94 0f0c 	teq	r4, ip
   83b8a:	bf08      	it	eq
   83b8c:	ea95 0f0c 	teqeq	r5, ip
   83b90:	f43f af3b 	beq.w	83a0a <__aeabi_dmul+0x24a>
   83b94:	ea94 0f0c 	teq	r4, ip
   83b98:	d10a      	bne.n	83bb0 <__aeabi_ddiv+0x19c>
   83b9a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   83b9e:	f47f af34 	bne.w	83a0a <__aeabi_dmul+0x24a>
   83ba2:	ea95 0f0c 	teq	r5, ip
   83ba6:	f47f af25 	bne.w	839f4 <__aeabi_dmul+0x234>
   83baa:	4610      	mov	r0, r2
   83bac:	4619      	mov	r1, r3
   83bae:	e72c      	b.n	83a0a <__aeabi_dmul+0x24a>
   83bb0:	ea95 0f0c 	teq	r5, ip
   83bb4:	d106      	bne.n	83bc4 <__aeabi_ddiv+0x1b0>
   83bb6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83bba:	f43f aefd 	beq.w	839b8 <__aeabi_dmul+0x1f8>
   83bbe:	4610      	mov	r0, r2
   83bc0:	4619      	mov	r1, r3
   83bc2:	e722      	b.n	83a0a <__aeabi_dmul+0x24a>
   83bc4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83bc8:	bf18      	it	ne
   83bca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83bce:	f47f aec5 	bne.w	8395c <__aeabi_dmul+0x19c>
   83bd2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   83bd6:	f47f af0d 	bne.w	839f4 <__aeabi_dmul+0x234>
   83bda:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   83bde:	f47f aeeb 	bne.w	839b8 <__aeabi_dmul+0x1f8>
   83be2:	e712      	b.n	83a0a <__aeabi_dmul+0x24a>

00083be4 <__gedf2>:
   83be4:	f04f 3cff 	mov.w	ip, #4294967295
   83be8:	e006      	b.n	83bf8 <__cmpdf2+0x4>
   83bea:	bf00      	nop

00083bec <__ledf2>:
   83bec:	f04f 0c01 	mov.w	ip, #1
   83bf0:	e002      	b.n	83bf8 <__cmpdf2+0x4>
   83bf2:	bf00      	nop

00083bf4 <__cmpdf2>:
   83bf4:	f04f 0c01 	mov.w	ip, #1
   83bf8:	f84d cd04 	str.w	ip, [sp, #-4]!
   83bfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   83c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83c04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   83c08:	bf18      	it	ne
   83c0a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   83c0e:	d01b      	beq.n	83c48 <__cmpdf2+0x54>
   83c10:	b001      	add	sp, #4
   83c12:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   83c16:	bf0c      	ite	eq
   83c18:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   83c1c:	ea91 0f03 	teqne	r1, r3
   83c20:	bf02      	ittt	eq
   83c22:	ea90 0f02 	teqeq	r0, r2
   83c26:	2000      	moveq	r0, #0
   83c28:	4770      	bxeq	lr
   83c2a:	f110 0f00 	cmn.w	r0, #0
   83c2e:	ea91 0f03 	teq	r1, r3
   83c32:	bf58      	it	pl
   83c34:	4299      	cmppl	r1, r3
   83c36:	bf08      	it	eq
   83c38:	4290      	cmpeq	r0, r2
   83c3a:	bf2c      	ite	cs
   83c3c:	17d8      	asrcs	r0, r3, #31
   83c3e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   83c42:	f040 0001 	orr.w	r0, r0, #1
   83c46:	4770      	bx	lr
   83c48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   83c4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83c50:	d102      	bne.n	83c58 <__cmpdf2+0x64>
   83c52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   83c56:	d107      	bne.n	83c68 <__cmpdf2+0x74>
   83c58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   83c5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83c60:	d1d6      	bne.n	83c10 <__cmpdf2+0x1c>
   83c62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   83c66:	d0d3      	beq.n	83c10 <__cmpdf2+0x1c>
   83c68:	f85d 0b04 	ldr.w	r0, [sp], #4
   83c6c:	4770      	bx	lr
   83c6e:	bf00      	nop

00083c70 <__aeabi_cdrcmple>:
   83c70:	4684      	mov	ip, r0
   83c72:	4610      	mov	r0, r2
   83c74:	4662      	mov	r2, ip
   83c76:	468c      	mov	ip, r1
   83c78:	4619      	mov	r1, r3
   83c7a:	4663      	mov	r3, ip
   83c7c:	e000      	b.n	83c80 <__aeabi_cdcmpeq>
   83c7e:	bf00      	nop

00083c80 <__aeabi_cdcmpeq>:
   83c80:	b501      	push	{r0, lr}
   83c82:	f7ff ffb7 	bl	83bf4 <__cmpdf2>
   83c86:	2800      	cmp	r0, #0
   83c88:	bf48      	it	mi
   83c8a:	f110 0f00 	cmnmi.w	r0, #0
   83c8e:	bd01      	pop	{r0, pc}

00083c90 <__aeabi_dcmpeq>:
   83c90:	f84d ed08 	str.w	lr, [sp, #-8]!
   83c94:	f7ff fff4 	bl	83c80 <__aeabi_cdcmpeq>
   83c98:	bf0c      	ite	eq
   83c9a:	2001      	moveq	r0, #1
   83c9c:	2000      	movne	r0, #0
   83c9e:	f85d fb08 	ldr.w	pc, [sp], #8
   83ca2:	bf00      	nop

00083ca4 <__aeabi_dcmplt>:
   83ca4:	f84d ed08 	str.w	lr, [sp, #-8]!
   83ca8:	f7ff ffea 	bl	83c80 <__aeabi_cdcmpeq>
   83cac:	bf34      	ite	cc
   83cae:	2001      	movcc	r0, #1
   83cb0:	2000      	movcs	r0, #0
   83cb2:	f85d fb08 	ldr.w	pc, [sp], #8
   83cb6:	bf00      	nop

00083cb8 <__aeabi_dcmple>:
   83cb8:	f84d ed08 	str.w	lr, [sp, #-8]!
   83cbc:	f7ff ffe0 	bl	83c80 <__aeabi_cdcmpeq>
   83cc0:	bf94      	ite	ls
   83cc2:	2001      	movls	r0, #1
   83cc4:	2000      	movhi	r0, #0
   83cc6:	f85d fb08 	ldr.w	pc, [sp], #8
   83cca:	bf00      	nop

00083ccc <__aeabi_dcmpge>:
   83ccc:	f84d ed08 	str.w	lr, [sp, #-8]!
   83cd0:	f7ff ffce 	bl	83c70 <__aeabi_cdrcmple>
   83cd4:	bf94      	ite	ls
   83cd6:	2001      	movls	r0, #1
   83cd8:	2000      	movhi	r0, #0
   83cda:	f85d fb08 	ldr.w	pc, [sp], #8
   83cde:	bf00      	nop

00083ce0 <__aeabi_dcmpgt>:
   83ce0:	f84d ed08 	str.w	lr, [sp, #-8]!
   83ce4:	f7ff ffc4 	bl	83c70 <__aeabi_cdrcmple>
   83ce8:	bf34      	ite	cc
   83cea:	2001      	movcc	r0, #1
   83cec:	2000      	movcs	r0, #0
   83cee:	f85d fb08 	ldr.w	pc, [sp], #8
   83cf2:	bf00      	nop

00083cf4 <__aeabi_d2iz>:
   83cf4:	ea4f 0241 	mov.w	r2, r1, lsl #1
   83cf8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83cfc:	d215      	bcs.n	83d2a <__aeabi_d2iz+0x36>
   83cfe:	d511      	bpl.n	83d24 <__aeabi_d2iz+0x30>
   83d00:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83d04:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83d08:	d912      	bls.n	83d30 <__aeabi_d2iz+0x3c>
   83d0a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83d0e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83d12:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   83d16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   83d1a:	fa23 f002 	lsr.w	r0, r3, r2
   83d1e:	bf18      	it	ne
   83d20:	4240      	negne	r0, r0
   83d22:	4770      	bx	lr
   83d24:	f04f 0000 	mov.w	r0, #0
   83d28:	4770      	bx	lr
   83d2a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   83d2e:	d105      	bne.n	83d3c <__aeabi_d2iz+0x48>
   83d30:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   83d34:	bf08      	it	eq
   83d36:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   83d3a:	4770      	bx	lr
   83d3c:	f04f 0000 	mov.w	r0, #0
   83d40:	4770      	bx	lr
   83d42:	bf00      	nop

00083d44 <__aeabi_d2uiz>:
   83d44:	004a      	lsls	r2, r1, #1
   83d46:	d211      	bcs.n	83d6c <__aeabi_d2uiz+0x28>
   83d48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83d4c:	d211      	bcs.n	83d72 <__aeabi_d2uiz+0x2e>
   83d4e:	d50d      	bpl.n	83d6c <__aeabi_d2uiz+0x28>
   83d50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83d54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83d58:	d40e      	bmi.n	83d78 <__aeabi_d2uiz+0x34>
   83d5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83d5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83d62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   83d66:	fa23 f002 	lsr.w	r0, r3, r2
   83d6a:	4770      	bx	lr
   83d6c:	f04f 0000 	mov.w	r0, #0
   83d70:	4770      	bx	lr
   83d72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   83d76:	d102      	bne.n	83d7e <__aeabi_d2uiz+0x3a>
   83d78:	f04f 30ff 	mov.w	r0, #4294967295
   83d7c:	4770      	bx	lr
   83d7e:	f04f 0000 	mov.w	r0, #0
   83d82:	4770      	bx	lr

00083d84 <__aeabi_frsub>:
   83d84:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   83d88:	e002      	b.n	83d90 <__addsf3>
   83d8a:	bf00      	nop

00083d8c <__aeabi_fsub>:
   83d8c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00083d90 <__addsf3>:
   83d90:	0042      	lsls	r2, r0, #1
   83d92:	bf1f      	itttt	ne
   83d94:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   83d98:	ea92 0f03 	teqne	r2, r3
   83d9c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   83da0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   83da4:	d06a      	beq.n	83e7c <__addsf3+0xec>
   83da6:	ea4f 6212 	mov.w	r2, r2, lsr #24
   83daa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   83dae:	bfc1      	itttt	gt
   83db0:	18d2      	addgt	r2, r2, r3
   83db2:	4041      	eorgt	r1, r0
   83db4:	4048      	eorgt	r0, r1
   83db6:	4041      	eorgt	r1, r0
   83db8:	bfb8      	it	lt
   83dba:	425b      	neglt	r3, r3
   83dbc:	2b19      	cmp	r3, #25
   83dbe:	bf88      	it	hi
   83dc0:	4770      	bxhi	lr
   83dc2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   83dc6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   83dca:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   83dce:	bf18      	it	ne
   83dd0:	4240      	negne	r0, r0
   83dd2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   83dd6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   83dda:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   83dde:	bf18      	it	ne
   83de0:	4249      	negne	r1, r1
   83de2:	ea92 0f03 	teq	r2, r3
   83de6:	d03f      	beq.n	83e68 <__addsf3+0xd8>
   83de8:	f1a2 0201 	sub.w	r2, r2, #1
   83dec:	fa41 fc03 	asr.w	ip, r1, r3
   83df0:	eb10 000c 	adds.w	r0, r0, ip
   83df4:	f1c3 0320 	rsb	r3, r3, #32
   83df8:	fa01 f103 	lsl.w	r1, r1, r3
   83dfc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   83e00:	d502      	bpl.n	83e08 <__addsf3+0x78>
   83e02:	4249      	negs	r1, r1
   83e04:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   83e08:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   83e0c:	d313      	bcc.n	83e36 <__addsf3+0xa6>
   83e0e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   83e12:	d306      	bcc.n	83e22 <__addsf3+0x92>
   83e14:	0840      	lsrs	r0, r0, #1
   83e16:	ea4f 0131 	mov.w	r1, r1, rrx
   83e1a:	f102 0201 	add.w	r2, r2, #1
   83e1e:	2afe      	cmp	r2, #254	; 0xfe
   83e20:	d251      	bcs.n	83ec6 <__addsf3+0x136>
   83e22:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   83e26:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   83e2a:	bf08      	it	eq
   83e2c:	f020 0001 	biceq.w	r0, r0, #1
   83e30:	ea40 0003 	orr.w	r0, r0, r3
   83e34:	4770      	bx	lr
   83e36:	0049      	lsls	r1, r1, #1
   83e38:	eb40 0000 	adc.w	r0, r0, r0
   83e3c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   83e40:	f1a2 0201 	sub.w	r2, r2, #1
   83e44:	d1ed      	bne.n	83e22 <__addsf3+0x92>
   83e46:	fab0 fc80 	clz	ip, r0
   83e4a:	f1ac 0c08 	sub.w	ip, ip, #8
   83e4e:	ebb2 020c 	subs.w	r2, r2, ip
   83e52:	fa00 f00c 	lsl.w	r0, r0, ip
   83e56:	bfaa      	itet	ge
   83e58:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   83e5c:	4252      	neglt	r2, r2
   83e5e:	4318      	orrge	r0, r3
   83e60:	bfbc      	itt	lt
   83e62:	40d0      	lsrlt	r0, r2
   83e64:	4318      	orrlt	r0, r3
   83e66:	4770      	bx	lr
   83e68:	f092 0f00 	teq	r2, #0
   83e6c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   83e70:	bf06      	itte	eq
   83e72:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   83e76:	3201      	addeq	r2, #1
   83e78:	3b01      	subne	r3, #1
   83e7a:	e7b5      	b.n	83de8 <__addsf3+0x58>
   83e7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   83e80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   83e84:	bf18      	it	ne
   83e86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   83e8a:	d021      	beq.n	83ed0 <__addsf3+0x140>
   83e8c:	ea92 0f03 	teq	r2, r3
   83e90:	d004      	beq.n	83e9c <__addsf3+0x10c>
   83e92:	f092 0f00 	teq	r2, #0
   83e96:	bf08      	it	eq
   83e98:	4608      	moveq	r0, r1
   83e9a:	4770      	bx	lr
   83e9c:	ea90 0f01 	teq	r0, r1
   83ea0:	bf1c      	itt	ne
   83ea2:	2000      	movne	r0, #0
   83ea4:	4770      	bxne	lr
   83ea6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   83eaa:	d104      	bne.n	83eb6 <__addsf3+0x126>
   83eac:	0040      	lsls	r0, r0, #1
   83eae:	bf28      	it	cs
   83eb0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   83eb4:	4770      	bx	lr
   83eb6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   83eba:	bf3c      	itt	cc
   83ebc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   83ec0:	4770      	bxcc	lr
   83ec2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   83ec6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   83eca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   83ece:	4770      	bx	lr
   83ed0:	ea7f 6222 	mvns.w	r2, r2, asr #24
   83ed4:	bf16      	itet	ne
   83ed6:	4608      	movne	r0, r1
   83ed8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   83edc:	4601      	movne	r1, r0
   83ede:	0242      	lsls	r2, r0, #9
   83ee0:	bf06      	itte	eq
   83ee2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   83ee6:	ea90 0f01 	teqeq	r0, r1
   83eea:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   83eee:	4770      	bx	lr

00083ef0 <__aeabi_ui2f>:
   83ef0:	f04f 0300 	mov.w	r3, #0
   83ef4:	e004      	b.n	83f00 <__aeabi_i2f+0x8>
   83ef6:	bf00      	nop

00083ef8 <__aeabi_i2f>:
   83ef8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   83efc:	bf48      	it	mi
   83efe:	4240      	negmi	r0, r0
   83f00:	ea5f 0c00 	movs.w	ip, r0
   83f04:	bf08      	it	eq
   83f06:	4770      	bxeq	lr
   83f08:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   83f0c:	4601      	mov	r1, r0
   83f0e:	f04f 0000 	mov.w	r0, #0
   83f12:	e01c      	b.n	83f4e <__aeabi_l2f+0x2a>

00083f14 <__aeabi_ul2f>:
   83f14:	ea50 0201 	orrs.w	r2, r0, r1
   83f18:	bf08      	it	eq
   83f1a:	4770      	bxeq	lr
   83f1c:	f04f 0300 	mov.w	r3, #0
   83f20:	e00a      	b.n	83f38 <__aeabi_l2f+0x14>
   83f22:	bf00      	nop

00083f24 <__aeabi_l2f>:
   83f24:	ea50 0201 	orrs.w	r2, r0, r1
   83f28:	bf08      	it	eq
   83f2a:	4770      	bxeq	lr
   83f2c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   83f30:	d502      	bpl.n	83f38 <__aeabi_l2f+0x14>
   83f32:	4240      	negs	r0, r0
   83f34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83f38:	ea5f 0c01 	movs.w	ip, r1
   83f3c:	bf02      	ittt	eq
   83f3e:	4684      	moveq	ip, r0
   83f40:	4601      	moveq	r1, r0
   83f42:	2000      	moveq	r0, #0
   83f44:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   83f48:	bf08      	it	eq
   83f4a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   83f4e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   83f52:	fabc f28c 	clz	r2, ip
   83f56:	3a08      	subs	r2, #8
   83f58:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   83f5c:	db10      	blt.n	83f80 <__aeabi_l2f+0x5c>
   83f5e:	fa01 fc02 	lsl.w	ip, r1, r2
   83f62:	4463      	add	r3, ip
   83f64:	fa00 fc02 	lsl.w	ip, r0, r2
   83f68:	f1c2 0220 	rsb	r2, r2, #32
   83f6c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   83f70:	fa20 f202 	lsr.w	r2, r0, r2
   83f74:	eb43 0002 	adc.w	r0, r3, r2
   83f78:	bf08      	it	eq
   83f7a:	f020 0001 	biceq.w	r0, r0, #1
   83f7e:	4770      	bx	lr
   83f80:	f102 0220 	add.w	r2, r2, #32
   83f84:	fa01 fc02 	lsl.w	ip, r1, r2
   83f88:	f1c2 0220 	rsb	r2, r2, #32
   83f8c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   83f90:	fa21 f202 	lsr.w	r2, r1, r2
   83f94:	eb43 0002 	adc.w	r0, r3, r2
   83f98:	bf08      	it	eq
   83f9a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   83f9e:	4770      	bx	lr

00083fa0 <__aeabi_fmul>:
   83fa0:	f04f 0cff 	mov.w	ip, #255	; 0xff
   83fa4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   83fa8:	bf1e      	ittt	ne
   83faa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   83fae:	ea92 0f0c 	teqne	r2, ip
   83fb2:	ea93 0f0c 	teqne	r3, ip
   83fb6:	d06f      	beq.n	84098 <__aeabi_fmul+0xf8>
   83fb8:	441a      	add	r2, r3
   83fba:	ea80 0c01 	eor.w	ip, r0, r1
   83fbe:	0240      	lsls	r0, r0, #9
   83fc0:	bf18      	it	ne
   83fc2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   83fc6:	d01e      	beq.n	84006 <__aeabi_fmul+0x66>
   83fc8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   83fcc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   83fd0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   83fd4:	fba0 3101 	umull	r3, r1, r0, r1
   83fd8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   83fdc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   83fe0:	bf3e      	ittt	cc
   83fe2:	0049      	lslcc	r1, r1, #1
   83fe4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   83fe8:	005b      	lslcc	r3, r3, #1
   83fea:	ea40 0001 	orr.w	r0, r0, r1
   83fee:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   83ff2:	2afd      	cmp	r2, #253	; 0xfd
   83ff4:	d81d      	bhi.n	84032 <__aeabi_fmul+0x92>
   83ff6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   83ffa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   83ffe:	bf08      	it	eq
   84000:	f020 0001 	biceq.w	r0, r0, #1
   84004:	4770      	bx	lr
   84006:	f090 0f00 	teq	r0, #0
   8400a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   8400e:	bf08      	it	eq
   84010:	0249      	lsleq	r1, r1, #9
   84012:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   84016:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   8401a:	3a7f      	subs	r2, #127	; 0x7f
   8401c:	bfc2      	ittt	gt
   8401e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   84022:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   84026:	4770      	bxgt	lr
   84028:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8402c:	f04f 0300 	mov.w	r3, #0
   84030:	3a01      	subs	r2, #1
   84032:	dc5d      	bgt.n	840f0 <__aeabi_fmul+0x150>
   84034:	f112 0f19 	cmn.w	r2, #25
   84038:	bfdc      	itt	le
   8403a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   8403e:	4770      	bxle	lr
   84040:	f1c2 0200 	rsb	r2, r2, #0
   84044:	0041      	lsls	r1, r0, #1
   84046:	fa21 f102 	lsr.w	r1, r1, r2
   8404a:	f1c2 0220 	rsb	r2, r2, #32
   8404e:	fa00 fc02 	lsl.w	ip, r0, r2
   84052:	ea5f 0031 	movs.w	r0, r1, rrx
   84056:	f140 0000 	adc.w	r0, r0, #0
   8405a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   8405e:	bf08      	it	eq
   84060:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   84064:	4770      	bx	lr
   84066:	f092 0f00 	teq	r2, #0
   8406a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8406e:	bf02      	ittt	eq
   84070:	0040      	lsleq	r0, r0, #1
   84072:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   84076:	3a01      	subeq	r2, #1
   84078:	d0f9      	beq.n	8406e <__aeabi_fmul+0xce>
   8407a:	ea40 000c 	orr.w	r0, r0, ip
   8407e:	f093 0f00 	teq	r3, #0
   84082:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   84086:	bf02      	ittt	eq
   84088:	0049      	lsleq	r1, r1, #1
   8408a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   8408e:	3b01      	subeq	r3, #1
   84090:	d0f9      	beq.n	84086 <__aeabi_fmul+0xe6>
   84092:	ea41 010c 	orr.w	r1, r1, ip
   84096:	e78f      	b.n	83fb8 <__aeabi_fmul+0x18>
   84098:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   8409c:	ea92 0f0c 	teq	r2, ip
   840a0:	bf18      	it	ne
   840a2:	ea93 0f0c 	teqne	r3, ip
   840a6:	d00a      	beq.n	840be <__aeabi_fmul+0x11e>
   840a8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   840ac:	bf18      	it	ne
   840ae:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   840b2:	d1d8      	bne.n	84066 <__aeabi_fmul+0xc6>
   840b4:	ea80 0001 	eor.w	r0, r0, r1
   840b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   840bc:	4770      	bx	lr
   840be:	f090 0f00 	teq	r0, #0
   840c2:	bf17      	itett	ne
   840c4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   840c8:	4608      	moveq	r0, r1
   840ca:	f091 0f00 	teqne	r1, #0
   840ce:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   840d2:	d014      	beq.n	840fe <__aeabi_fmul+0x15e>
   840d4:	ea92 0f0c 	teq	r2, ip
   840d8:	d101      	bne.n	840de <__aeabi_fmul+0x13e>
   840da:	0242      	lsls	r2, r0, #9
   840dc:	d10f      	bne.n	840fe <__aeabi_fmul+0x15e>
   840de:	ea93 0f0c 	teq	r3, ip
   840e2:	d103      	bne.n	840ec <__aeabi_fmul+0x14c>
   840e4:	024b      	lsls	r3, r1, #9
   840e6:	bf18      	it	ne
   840e8:	4608      	movne	r0, r1
   840ea:	d108      	bne.n	840fe <__aeabi_fmul+0x15e>
   840ec:	ea80 0001 	eor.w	r0, r0, r1
   840f0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   840f4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   840f8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   840fc:	4770      	bx	lr
   840fe:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   84102:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   84106:	4770      	bx	lr

00084108 <__aeabi_fdiv>:
   84108:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8410c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   84110:	bf1e      	ittt	ne
   84112:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   84116:	ea92 0f0c 	teqne	r2, ip
   8411a:	ea93 0f0c 	teqne	r3, ip
   8411e:	d069      	beq.n	841f4 <__aeabi_fdiv+0xec>
   84120:	eba2 0203 	sub.w	r2, r2, r3
   84124:	ea80 0c01 	eor.w	ip, r0, r1
   84128:	0249      	lsls	r1, r1, #9
   8412a:	ea4f 2040 	mov.w	r0, r0, lsl #9
   8412e:	d037      	beq.n	841a0 <__aeabi_fdiv+0x98>
   84130:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   84134:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   84138:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   8413c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   84140:	428b      	cmp	r3, r1
   84142:	bf38      	it	cc
   84144:	005b      	lslcc	r3, r3, #1
   84146:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   8414a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   8414e:	428b      	cmp	r3, r1
   84150:	bf24      	itt	cs
   84152:	1a5b      	subcs	r3, r3, r1
   84154:	ea40 000c 	orrcs.w	r0, r0, ip
   84158:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   8415c:	bf24      	itt	cs
   8415e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   84162:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   84166:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   8416a:	bf24      	itt	cs
   8416c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   84170:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   84174:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   84178:	bf24      	itt	cs
   8417a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   8417e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   84182:	011b      	lsls	r3, r3, #4
   84184:	bf18      	it	ne
   84186:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   8418a:	d1e0      	bne.n	8414e <__aeabi_fdiv+0x46>
   8418c:	2afd      	cmp	r2, #253	; 0xfd
   8418e:	f63f af50 	bhi.w	84032 <__aeabi_fmul+0x92>
   84192:	428b      	cmp	r3, r1
   84194:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   84198:	bf08      	it	eq
   8419a:	f020 0001 	biceq.w	r0, r0, #1
   8419e:	4770      	bx	lr
   841a0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   841a4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   841a8:	327f      	adds	r2, #127	; 0x7f
   841aa:	bfc2      	ittt	gt
   841ac:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   841b0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   841b4:	4770      	bxgt	lr
   841b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   841ba:	f04f 0300 	mov.w	r3, #0
   841be:	3a01      	subs	r2, #1
   841c0:	e737      	b.n	84032 <__aeabi_fmul+0x92>
   841c2:	f092 0f00 	teq	r2, #0
   841c6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   841ca:	bf02      	ittt	eq
   841cc:	0040      	lsleq	r0, r0, #1
   841ce:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   841d2:	3a01      	subeq	r2, #1
   841d4:	d0f9      	beq.n	841ca <__aeabi_fdiv+0xc2>
   841d6:	ea40 000c 	orr.w	r0, r0, ip
   841da:	f093 0f00 	teq	r3, #0
   841de:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   841e2:	bf02      	ittt	eq
   841e4:	0049      	lsleq	r1, r1, #1
   841e6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   841ea:	3b01      	subeq	r3, #1
   841ec:	d0f9      	beq.n	841e2 <__aeabi_fdiv+0xda>
   841ee:	ea41 010c 	orr.w	r1, r1, ip
   841f2:	e795      	b.n	84120 <__aeabi_fdiv+0x18>
   841f4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   841f8:	ea92 0f0c 	teq	r2, ip
   841fc:	d108      	bne.n	84210 <__aeabi_fdiv+0x108>
   841fe:	0242      	lsls	r2, r0, #9
   84200:	f47f af7d 	bne.w	840fe <__aeabi_fmul+0x15e>
   84204:	ea93 0f0c 	teq	r3, ip
   84208:	f47f af70 	bne.w	840ec <__aeabi_fmul+0x14c>
   8420c:	4608      	mov	r0, r1
   8420e:	e776      	b.n	840fe <__aeabi_fmul+0x15e>
   84210:	ea93 0f0c 	teq	r3, ip
   84214:	d104      	bne.n	84220 <__aeabi_fdiv+0x118>
   84216:	024b      	lsls	r3, r1, #9
   84218:	f43f af4c 	beq.w	840b4 <__aeabi_fmul+0x114>
   8421c:	4608      	mov	r0, r1
   8421e:	e76e      	b.n	840fe <__aeabi_fmul+0x15e>
   84220:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   84224:	bf18      	it	ne
   84226:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   8422a:	d1ca      	bne.n	841c2 <__aeabi_fdiv+0xba>
   8422c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   84230:	f47f af5c 	bne.w	840ec <__aeabi_fmul+0x14c>
   84234:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   84238:	f47f af3c 	bne.w	840b4 <__aeabi_fmul+0x114>
   8423c:	e75f      	b.n	840fe <__aeabi_fmul+0x15e>
   8423e:	bf00      	nop

00084240 <__gesf2>:
   84240:	f04f 3cff 	mov.w	ip, #4294967295
   84244:	e006      	b.n	84254 <__cmpsf2+0x4>
   84246:	bf00      	nop

00084248 <__lesf2>:
   84248:	f04f 0c01 	mov.w	ip, #1
   8424c:	e002      	b.n	84254 <__cmpsf2+0x4>
   8424e:	bf00      	nop

00084250 <__cmpsf2>:
   84250:	f04f 0c01 	mov.w	ip, #1
   84254:	f84d cd04 	str.w	ip, [sp, #-4]!
   84258:	ea4f 0240 	mov.w	r2, r0, lsl #1
   8425c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   84260:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   84264:	bf18      	it	ne
   84266:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8426a:	d011      	beq.n	84290 <__cmpsf2+0x40>
   8426c:	b001      	add	sp, #4
   8426e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   84272:	bf18      	it	ne
   84274:	ea90 0f01 	teqne	r0, r1
   84278:	bf58      	it	pl
   8427a:	ebb2 0003 	subspl.w	r0, r2, r3
   8427e:	bf88      	it	hi
   84280:	17c8      	asrhi	r0, r1, #31
   84282:	bf38      	it	cc
   84284:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   84288:	bf18      	it	ne
   8428a:	f040 0001 	orrne.w	r0, r0, #1
   8428e:	4770      	bx	lr
   84290:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   84294:	d102      	bne.n	8429c <__cmpsf2+0x4c>
   84296:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   8429a:	d105      	bne.n	842a8 <__cmpsf2+0x58>
   8429c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   842a0:	d1e4      	bne.n	8426c <__cmpsf2+0x1c>
   842a2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   842a6:	d0e1      	beq.n	8426c <__cmpsf2+0x1c>
   842a8:	f85d 0b04 	ldr.w	r0, [sp], #4
   842ac:	4770      	bx	lr
   842ae:	bf00      	nop

000842b0 <__aeabi_cfrcmple>:
   842b0:	4684      	mov	ip, r0
   842b2:	4608      	mov	r0, r1
   842b4:	4661      	mov	r1, ip
   842b6:	e7ff      	b.n	842b8 <__aeabi_cfcmpeq>

000842b8 <__aeabi_cfcmpeq>:
   842b8:	b50f      	push	{r0, r1, r2, r3, lr}
   842ba:	f7ff ffc9 	bl	84250 <__cmpsf2>
   842be:	2800      	cmp	r0, #0
   842c0:	bf48      	it	mi
   842c2:	f110 0f00 	cmnmi.w	r0, #0
   842c6:	bd0f      	pop	{r0, r1, r2, r3, pc}

000842c8 <__aeabi_fcmpeq>:
   842c8:	f84d ed08 	str.w	lr, [sp, #-8]!
   842cc:	f7ff fff4 	bl	842b8 <__aeabi_cfcmpeq>
   842d0:	bf0c      	ite	eq
   842d2:	2001      	moveq	r0, #1
   842d4:	2000      	movne	r0, #0
   842d6:	f85d fb08 	ldr.w	pc, [sp], #8
   842da:	bf00      	nop

000842dc <__aeabi_fcmplt>:
   842dc:	f84d ed08 	str.w	lr, [sp, #-8]!
   842e0:	f7ff ffea 	bl	842b8 <__aeabi_cfcmpeq>
   842e4:	bf34      	ite	cc
   842e6:	2001      	movcc	r0, #1
   842e8:	2000      	movcs	r0, #0
   842ea:	f85d fb08 	ldr.w	pc, [sp], #8
   842ee:	bf00      	nop

000842f0 <__aeabi_fcmple>:
   842f0:	f84d ed08 	str.w	lr, [sp, #-8]!
   842f4:	f7ff ffe0 	bl	842b8 <__aeabi_cfcmpeq>
   842f8:	bf94      	ite	ls
   842fa:	2001      	movls	r0, #1
   842fc:	2000      	movhi	r0, #0
   842fe:	f85d fb08 	ldr.w	pc, [sp], #8
   84302:	bf00      	nop

00084304 <__aeabi_fcmpge>:
   84304:	f84d ed08 	str.w	lr, [sp, #-8]!
   84308:	f7ff ffd2 	bl	842b0 <__aeabi_cfrcmple>
   8430c:	bf94      	ite	ls
   8430e:	2001      	movls	r0, #1
   84310:	2000      	movhi	r0, #0
   84312:	f85d fb08 	ldr.w	pc, [sp], #8
   84316:	bf00      	nop

00084318 <__aeabi_fcmpgt>:
   84318:	f84d ed08 	str.w	lr, [sp, #-8]!
   8431c:	f7ff ffc8 	bl	842b0 <__aeabi_cfrcmple>
   84320:	bf34      	ite	cc
   84322:	2001      	movcc	r0, #1
   84324:	2000      	movcs	r0, #0
   84326:	f85d fb08 	ldr.w	pc, [sp], #8
   8432a:	bf00      	nop

0008432c <__errno>:
   8432c:	4b01      	ldr	r3, [pc, #4]	; (84334 <__errno+0x8>)
   8432e:	6818      	ldr	r0, [r3, #0]
   84330:	4770      	bx	lr
   84332:	bf00      	nop
   84334:	20070590 	.word	0x20070590

00084338 <__libc_init_array>:
   84338:	b570      	push	{r4, r5, r6, lr}
   8433a:	4e0f      	ldr	r6, [pc, #60]	; (84378 <__libc_init_array+0x40>)
   8433c:	4d0f      	ldr	r5, [pc, #60]	; (8437c <__libc_init_array+0x44>)
   8433e:	1b76      	subs	r6, r6, r5
   84340:	10b6      	asrs	r6, r6, #2
   84342:	d007      	beq.n	84354 <__libc_init_array+0x1c>
   84344:	3d04      	subs	r5, #4
   84346:	2400      	movs	r4, #0
   84348:	3401      	adds	r4, #1
   8434a:	f855 3f04 	ldr.w	r3, [r5, #4]!
   8434e:	4798      	blx	r3
   84350:	42a6      	cmp	r6, r4
   84352:	d1f9      	bne.n	84348 <__libc_init_array+0x10>
   84354:	4e0a      	ldr	r6, [pc, #40]	; (84380 <__libc_init_array+0x48>)
   84356:	4d0b      	ldr	r5, [pc, #44]	; (84384 <__libc_init_array+0x4c>)
   84358:	f003 f8d2 	bl	87500 <_init>
   8435c:	1b76      	subs	r6, r6, r5
   8435e:	10b6      	asrs	r6, r6, #2
   84360:	d008      	beq.n	84374 <__libc_init_array+0x3c>
   84362:	3d04      	subs	r5, #4
   84364:	2400      	movs	r4, #0
   84366:	3401      	adds	r4, #1
   84368:	f855 3f04 	ldr.w	r3, [r5, #4]!
   8436c:	4798      	blx	r3
   8436e:	42a6      	cmp	r6, r4
   84370:	d1f9      	bne.n	84366 <__libc_init_array+0x2e>
   84372:	bd70      	pop	{r4, r5, r6, pc}
   84374:	bd70      	pop	{r4, r5, r6, pc}
   84376:	bf00      	nop
   84378:	0008750c 	.word	0x0008750c
   8437c:	0008750c 	.word	0x0008750c
   84380:	00087514 	.word	0x00087514
   84384:	0008750c 	.word	0x0008750c

00084388 <iprintf>:
   84388:	b40f      	push	{r0, r1, r2, r3}
   8438a:	b510      	push	{r4, lr}
   8438c:	4b07      	ldr	r3, [pc, #28]	; (843ac <iprintf+0x24>)
   8438e:	b082      	sub	sp, #8
   84390:	ac04      	add	r4, sp, #16
   84392:	f854 2b04 	ldr.w	r2, [r4], #4
   84396:	6818      	ldr	r0, [r3, #0]
   84398:	4623      	mov	r3, r4
   8439a:	6881      	ldr	r1, [r0, #8]
   8439c:	9401      	str	r4, [sp, #4]
   8439e:	f000 f9ed 	bl	8477c <_vfiprintf_r>
   843a2:	b002      	add	sp, #8
   843a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   843a8:	b004      	add	sp, #16
   843aa:	4770      	bx	lr
   843ac:	20070590 	.word	0x20070590

000843b0 <memcpy>:
   843b0:	4684      	mov	ip, r0
   843b2:	ea41 0300 	orr.w	r3, r1, r0
   843b6:	f013 0303 	ands.w	r3, r3, #3
   843ba:	d149      	bne.n	84450 <memcpy+0xa0>
   843bc:	3a40      	subs	r2, #64	; 0x40
   843be:	d323      	bcc.n	84408 <memcpy+0x58>
   843c0:	680b      	ldr	r3, [r1, #0]
   843c2:	6003      	str	r3, [r0, #0]
   843c4:	684b      	ldr	r3, [r1, #4]
   843c6:	6043      	str	r3, [r0, #4]
   843c8:	688b      	ldr	r3, [r1, #8]
   843ca:	6083      	str	r3, [r0, #8]
   843cc:	68cb      	ldr	r3, [r1, #12]
   843ce:	60c3      	str	r3, [r0, #12]
   843d0:	690b      	ldr	r3, [r1, #16]
   843d2:	6103      	str	r3, [r0, #16]
   843d4:	694b      	ldr	r3, [r1, #20]
   843d6:	6143      	str	r3, [r0, #20]
   843d8:	698b      	ldr	r3, [r1, #24]
   843da:	6183      	str	r3, [r0, #24]
   843dc:	69cb      	ldr	r3, [r1, #28]
   843de:	61c3      	str	r3, [r0, #28]
   843e0:	6a0b      	ldr	r3, [r1, #32]
   843e2:	6203      	str	r3, [r0, #32]
   843e4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   843e6:	6243      	str	r3, [r0, #36]	; 0x24
   843e8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   843ea:	6283      	str	r3, [r0, #40]	; 0x28
   843ec:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   843ee:	62c3      	str	r3, [r0, #44]	; 0x2c
   843f0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   843f2:	6303      	str	r3, [r0, #48]	; 0x30
   843f4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   843f6:	6343      	str	r3, [r0, #52]	; 0x34
   843f8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   843fa:	6383      	str	r3, [r0, #56]	; 0x38
   843fc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   843fe:	63c3      	str	r3, [r0, #60]	; 0x3c
   84400:	3040      	adds	r0, #64	; 0x40
   84402:	3140      	adds	r1, #64	; 0x40
   84404:	3a40      	subs	r2, #64	; 0x40
   84406:	d2db      	bcs.n	843c0 <memcpy+0x10>
   84408:	3230      	adds	r2, #48	; 0x30
   8440a:	d30b      	bcc.n	84424 <memcpy+0x74>
   8440c:	680b      	ldr	r3, [r1, #0]
   8440e:	6003      	str	r3, [r0, #0]
   84410:	684b      	ldr	r3, [r1, #4]
   84412:	6043      	str	r3, [r0, #4]
   84414:	688b      	ldr	r3, [r1, #8]
   84416:	6083      	str	r3, [r0, #8]
   84418:	68cb      	ldr	r3, [r1, #12]
   8441a:	60c3      	str	r3, [r0, #12]
   8441c:	3010      	adds	r0, #16
   8441e:	3110      	adds	r1, #16
   84420:	3a10      	subs	r2, #16
   84422:	d2f3      	bcs.n	8440c <memcpy+0x5c>
   84424:	320c      	adds	r2, #12
   84426:	d305      	bcc.n	84434 <memcpy+0x84>
   84428:	f851 3b04 	ldr.w	r3, [r1], #4
   8442c:	f840 3b04 	str.w	r3, [r0], #4
   84430:	3a04      	subs	r2, #4
   84432:	d2f9      	bcs.n	84428 <memcpy+0x78>
   84434:	3204      	adds	r2, #4
   84436:	d008      	beq.n	8444a <memcpy+0x9a>
   84438:	07d2      	lsls	r2, r2, #31
   8443a:	bf1c      	itt	ne
   8443c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   84440:	f800 3b01 	strbne.w	r3, [r0], #1
   84444:	d301      	bcc.n	8444a <memcpy+0x9a>
   84446:	880b      	ldrh	r3, [r1, #0]
   84448:	8003      	strh	r3, [r0, #0]
   8444a:	4660      	mov	r0, ip
   8444c:	4770      	bx	lr
   8444e:	bf00      	nop
   84450:	2a08      	cmp	r2, #8
   84452:	d313      	bcc.n	8447c <memcpy+0xcc>
   84454:	078b      	lsls	r3, r1, #30
   84456:	d0b1      	beq.n	843bc <memcpy+0xc>
   84458:	f010 0303 	ands.w	r3, r0, #3
   8445c:	d0ae      	beq.n	843bc <memcpy+0xc>
   8445e:	f1c3 0304 	rsb	r3, r3, #4
   84462:	1ad2      	subs	r2, r2, r3
   84464:	07db      	lsls	r3, r3, #31
   84466:	bf1c      	itt	ne
   84468:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8446c:	f800 3b01 	strbne.w	r3, [r0], #1
   84470:	d3a4      	bcc.n	843bc <memcpy+0xc>
   84472:	f831 3b02 	ldrh.w	r3, [r1], #2
   84476:	f820 3b02 	strh.w	r3, [r0], #2
   8447a:	e79f      	b.n	843bc <memcpy+0xc>
   8447c:	3a04      	subs	r2, #4
   8447e:	d3d9      	bcc.n	84434 <memcpy+0x84>
   84480:	3a01      	subs	r2, #1
   84482:	f811 3b01 	ldrb.w	r3, [r1], #1
   84486:	f800 3b01 	strb.w	r3, [r0], #1
   8448a:	d2f9      	bcs.n	84480 <memcpy+0xd0>
   8448c:	780b      	ldrb	r3, [r1, #0]
   8448e:	7003      	strb	r3, [r0, #0]
   84490:	784b      	ldrb	r3, [r1, #1]
   84492:	7043      	strb	r3, [r0, #1]
   84494:	788b      	ldrb	r3, [r1, #2]
   84496:	7083      	strb	r3, [r0, #2]
   84498:	4660      	mov	r0, ip
   8449a:	4770      	bx	lr

0008449c <memset>:
   8449c:	b4f0      	push	{r4, r5, r6, r7}
   8449e:	0784      	lsls	r4, r0, #30
   844a0:	d043      	beq.n	8452a <memset+0x8e>
   844a2:	1e54      	subs	r4, r2, #1
   844a4:	2a00      	cmp	r2, #0
   844a6:	d03e      	beq.n	84526 <memset+0x8a>
   844a8:	b2cd      	uxtb	r5, r1
   844aa:	4603      	mov	r3, r0
   844ac:	e003      	b.n	844b6 <memset+0x1a>
   844ae:	1e62      	subs	r2, r4, #1
   844b0:	2c00      	cmp	r4, #0
   844b2:	d038      	beq.n	84526 <memset+0x8a>
   844b4:	4614      	mov	r4, r2
   844b6:	f803 5b01 	strb.w	r5, [r3], #1
   844ba:	079a      	lsls	r2, r3, #30
   844bc:	d1f7      	bne.n	844ae <memset+0x12>
   844be:	2c03      	cmp	r4, #3
   844c0:	d92a      	bls.n	84518 <memset+0x7c>
   844c2:	b2cd      	uxtb	r5, r1
   844c4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   844c8:	2c0f      	cmp	r4, #15
   844ca:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   844ce:	d915      	bls.n	844fc <memset+0x60>
   844d0:	f1a4 0710 	sub.w	r7, r4, #16
   844d4:	093f      	lsrs	r7, r7, #4
   844d6:	f103 0610 	add.w	r6, r3, #16
   844da:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   844de:	461a      	mov	r2, r3
   844e0:	6015      	str	r5, [r2, #0]
   844e2:	6055      	str	r5, [r2, #4]
   844e4:	6095      	str	r5, [r2, #8]
   844e6:	60d5      	str	r5, [r2, #12]
   844e8:	3210      	adds	r2, #16
   844ea:	42b2      	cmp	r2, r6
   844ec:	d1f8      	bne.n	844e0 <memset+0x44>
   844ee:	f004 040f 	and.w	r4, r4, #15
   844f2:	3701      	adds	r7, #1
   844f4:	2c03      	cmp	r4, #3
   844f6:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   844fa:	d90d      	bls.n	84518 <memset+0x7c>
   844fc:	461e      	mov	r6, r3
   844fe:	4622      	mov	r2, r4
   84500:	3a04      	subs	r2, #4
   84502:	2a03      	cmp	r2, #3
   84504:	f846 5b04 	str.w	r5, [r6], #4
   84508:	d8fa      	bhi.n	84500 <memset+0x64>
   8450a:	1f22      	subs	r2, r4, #4
   8450c:	f022 0203 	bic.w	r2, r2, #3
   84510:	3204      	adds	r2, #4
   84512:	4413      	add	r3, r2
   84514:	f004 0403 	and.w	r4, r4, #3
   84518:	b12c      	cbz	r4, 84526 <memset+0x8a>
   8451a:	b2c9      	uxtb	r1, r1
   8451c:	441c      	add	r4, r3
   8451e:	f803 1b01 	strb.w	r1, [r3], #1
   84522:	42a3      	cmp	r3, r4
   84524:	d1fb      	bne.n	8451e <memset+0x82>
   84526:	bcf0      	pop	{r4, r5, r6, r7}
   84528:	4770      	bx	lr
   8452a:	4614      	mov	r4, r2
   8452c:	4603      	mov	r3, r0
   8452e:	e7c6      	b.n	844be <memset+0x22>

00084530 <setbuf>:
   84530:	2900      	cmp	r1, #0
   84532:	bf0c      	ite	eq
   84534:	2202      	moveq	r2, #2
   84536:	2200      	movne	r2, #0
   84538:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8453c:	f000 b800 	b.w	84540 <setvbuf>

00084540 <setvbuf>:
   84540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84544:	4d3c      	ldr	r5, [pc, #240]	; (84638 <setvbuf+0xf8>)
   84546:	4604      	mov	r4, r0
   84548:	682d      	ldr	r5, [r5, #0]
   8454a:	4688      	mov	r8, r1
   8454c:	4616      	mov	r6, r2
   8454e:	461f      	mov	r7, r3
   84550:	b115      	cbz	r5, 84558 <setvbuf+0x18>
   84552:	6bab      	ldr	r3, [r5, #56]	; 0x38
   84554:	2b00      	cmp	r3, #0
   84556:	d04f      	beq.n	845f8 <setvbuf+0xb8>
   84558:	2e02      	cmp	r6, #2
   8455a:	d830      	bhi.n	845be <setvbuf+0x7e>
   8455c:	2f00      	cmp	r7, #0
   8455e:	db2e      	blt.n	845be <setvbuf+0x7e>
   84560:	4628      	mov	r0, r5
   84562:	4621      	mov	r1, r4
   84564:	f001 f888 	bl	85678 <_fflush_r>
   84568:	89a3      	ldrh	r3, [r4, #12]
   8456a:	2200      	movs	r2, #0
   8456c:	6062      	str	r2, [r4, #4]
   8456e:	61a2      	str	r2, [r4, #24]
   84570:	061a      	lsls	r2, r3, #24
   84572:	d428      	bmi.n	845c6 <setvbuf+0x86>
   84574:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   84578:	b29b      	uxth	r3, r3
   8457a:	2e02      	cmp	r6, #2
   8457c:	81a3      	strh	r3, [r4, #12]
   8457e:	d02d      	beq.n	845dc <setvbuf+0x9c>
   84580:	f1b8 0f00 	cmp.w	r8, #0
   84584:	d03c      	beq.n	84600 <setvbuf+0xc0>
   84586:	2e01      	cmp	r6, #1
   84588:	d013      	beq.n	845b2 <setvbuf+0x72>
   8458a:	b29b      	uxth	r3, r3
   8458c:	f003 0008 	and.w	r0, r3, #8
   84590:	4a2a      	ldr	r2, [pc, #168]	; (8463c <setvbuf+0xfc>)
   84592:	b280      	uxth	r0, r0
   84594:	63ea      	str	r2, [r5, #60]	; 0x3c
   84596:	f8c4 8000 	str.w	r8, [r4]
   8459a:	f8c4 8010 	str.w	r8, [r4, #16]
   8459e:	6167      	str	r7, [r4, #20]
   845a0:	b178      	cbz	r0, 845c2 <setvbuf+0x82>
   845a2:	f013 0f03 	tst.w	r3, #3
   845a6:	bf18      	it	ne
   845a8:	2700      	movne	r7, #0
   845aa:	60a7      	str	r7, [r4, #8]
   845ac:	2000      	movs	r0, #0
   845ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   845b2:	f043 0301 	orr.w	r3, r3, #1
   845b6:	427a      	negs	r2, r7
   845b8:	81a3      	strh	r3, [r4, #12]
   845ba:	61a2      	str	r2, [r4, #24]
   845bc:	e7e5      	b.n	8458a <setvbuf+0x4a>
   845be:	f04f 30ff 	mov.w	r0, #4294967295
   845c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   845c6:	4628      	mov	r0, r5
   845c8:	6921      	ldr	r1, [r4, #16]
   845ca:	f001 f9b5 	bl	85938 <_free_r>
   845ce:	89a3      	ldrh	r3, [r4, #12]
   845d0:	2e02      	cmp	r6, #2
   845d2:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   845d6:	b29b      	uxth	r3, r3
   845d8:	81a3      	strh	r3, [r4, #12]
   845da:	d1d1      	bne.n	84580 <setvbuf+0x40>
   845dc:	2000      	movs	r0, #0
   845de:	f104 0243 	add.w	r2, r4, #67	; 0x43
   845e2:	f043 0302 	orr.w	r3, r3, #2
   845e6:	2500      	movs	r5, #0
   845e8:	2101      	movs	r1, #1
   845ea:	81a3      	strh	r3, [r4, #12]
   845ec:	60a5      	str	r5, [r4, #8]
   845ee:	6022      	str	r2, [r4, #0]
   845f0:	6122      	str	r2, [r4, #16]
   845f2:	6161      	str	r1, [r4, #20]
   845f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   845f8:	4628      	mov	r0, r5
   845fa:	f001 f859 	bl	856b0 <__sinit>
   845fe:	e7ab      	b.n	84558 <setvbuf+0x18>
   84600:	2f00      	cmp	r7, #0
   84602:	bf08      	it	eq
   84604:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   84608:	4638      	mov	r0, r7
   8460a:	f001 fc8b 	bl	85f24 <malloc>
   8460e:	4680      	mov	r8, r0
   84610:	b128      	cbz	r0, 8461e <setvbuf+0xde>
   84612:	89a3      	ldrh	r3, [r4, #12]
   84614:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84618:	b29b      	uxth	r3, r3
   8461a:	81a3      	strh	r3, [r4, #12]
   8461c:	e7b3      	b.n	84586 <setvbuf+0x46>
   8461e:	f44f 6080 	mov.w	r0, #1024	; 0x400
   84622:	f001 fc7f 	bl	85f24 <malloc>
   84626:	4680      	mov	r8, r0
   84628:	b918      	cbnz	r0, 84632 <setvbuf+0xf2>
   8462a:	89a3      	ldrh	r3, [r4, #12]
   8462c:	f04f 30ff 	mov.w	r0, #4294967295
   84630:	e7d5      	b.n	845de <setvbuf+0x9e>
   84632:	f44f 6780 	mov.w	r7, #1024	; 0x400
   84636:	e7ec      	b.n	84612 <setvbuf+0xd2>
   84638:	20070590 	.word	0x20070590
   8463c:	000856a5 	.word	0x000856a5

00084640 <strlen>:
   84640:	f020 0103 	bic.w	r1, r0, #3
   84644:	f010 0003 	ands.w	r0, r0, #3
   84648:	f1c0 0000 	rsb	r0, r0, #0
   8464c:	f851 3b04 	ldr.w	r3, [r1], #4
   84650:	f100 0c04 	add.w	ip, r0, #4
   84654:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   84658:	f06f 0200 	mvn.w	r2, #0
   8465c:	bf1c      	itt	ne
   8465e:	fa22 f20c 	lsrne.w	r2, r2, ip
   84662:	4313      	orrne	r3, r2
   84664:	f04f 0c01 	mov.w	ip, #1
   84668:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8466c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   84670:	eba3 020c 	sub.w	r2, r3, ip
   84674:	ea22 0203 	bic.w	r2, r2, r3
   84678:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   8467c:	bf04      	itt	eq
   8467e:	f851 3b04 	ldreq.w	r3, [r1], #4
   84682:	3004      	addeq	r0, #4
   84684:	d0f4      	beq.n	84670 <strlen+0x30>
   84686:	f013 0fff 	tst.w	r3, #255	; 0xff
   8468a:	bf1f      	itttt	ne
   8468c:	3001      	addne	r0, #1
   8468e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   84692:	3001      	addne	r0, #1
   84694:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   84698:	bf18      	it	ne
   8469a:	3001      	addne	r0, #1
   8469c:	4770      	bx	lr
   8469e:	bf00      	nop

000846a0 <strncpy>:
   846a0:	ea40 0301 	orr.w	r3, r0, r1
   846a4:	079b      	lsls	r3, r3, #30
   846a6:	b470      	push	{r4, r5, r6}
   846a8:	d12a      	bne.n	84700 <strncpy+0x60>
   846aa:	2a03      	cmp	r2, #3
   846ac:	d928      	bls.n	84700 <strncpy+0x60>
   846ae:	460c      	mov	r4, r1
   846b0:	4603      	mov	r3, r0
   846b2:	4621      	mov	r1, r4
   846b4:	f854 5b04 	ldr.w	r5, [r4], #4
   846b8:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   846bc:	ea26 0605 	bic.w	r6, r6, r5
   846c0:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   846c4:	d105      	bne.n	846d2 <strncpy+0x32>
   846c6:	3a04      	subs	r2, #4
   846c8:	2a03      	cmp	r2, #3
   846ca:	f843 5b04 	str.w	r5, [r3], #4
   846ce:	4621      	mov	r1, r4
   846d0:	d8ef      	bhi.n	846b2 <strncpy+0x12>
   846d2:	b19a      	cbz	r2, 846fc <strncpy+0x5c>
   846d4:	780c      	ldrb	r4, [r1, #0]
   846d6:	3a01      	subs	r2, #1
   846d8:	701c      	strb	r4, [r3, #0]
   846da:	3301      	adds	r3, #1
   846dc:	b13c      	cbz	r4, 846ee <strncpy+0x4e>
   846de:	b16a      	cbz	r2, 846fc <strncpy+0x5c>
   846e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   846e4:	3a01      	subs	r2, #1
   846e6:	f803 4b01 	strb.w	r4, [r3], #1
   846ea:	2c00      	cmp	r4, #0
   846ec:	d1f7      	bne.n	846de <strncpy+0x3e>
   846ee:	b12a      	cbz	r2, 846fc <strncpy+0x5c>
   846f0:	441a      	add	r2, r3
   846f2:	2100      	movs	r1, #0
   846f4:	f803 1b01 	strb.w	r1, [r3], #1
   846f8:	4293      	cmp	r3, r2
   846fa:	d1fb      	bne.n	846f4 <strncpy+0x54>
   846fc:	bc70      	pop	{r4, r5, r6}
   846fe:	4770      	bx	lr
   84700:	4603      	mov	r3, r0
   84702:	e7e6      	b.n	846d2 <strncpy+0x32>

00084704 <__sprint_r.part.0>:
   84704:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   84706:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8470a:	049c      	lsls	r4, r3, #18
   8470c:	460e      	mov	r6, r1
   8470e:	4680      	mov	r8, r0
   84710:	4691      	mov	r9, r2
   84712:	d52a      	bpl.n	8476a <__sprint_r.part.0+0x66>
   84714:	6893      	ldr	r3, [r2, #8]
   84716:	6812      	ldr	r2, [r2, #0]
   84718:	f102 0a08 	add.w	sl, r2, #8
   8471c:	b31b      	cbz	r3, 84766 <__sprint_r.part.0+0x62>
   8471e:	e91a 00a0 	ldmdb	sl, {r5, r7}
   84722:	08bf      	lsrs	r7, r7, #2
   84724:	d017      	beq.n	84756 <__sprint_r.part.0+0x52>
   84726:	3d04      	subs	r5, #4
   84728:	2400      	movs	r4, #0
   8472a:	e001      	b.n	84730 <__sprint_r.part.0+0x2c>
   8472c:	42a7      	cmp	r7, r4
   8472e:	d010      	beq.n	84752 <__sprint_r.part.0+0x4e>
   84730:	4640      	mov	r0, r8
   84732:	f855 1f04 	ldr.w	r1, [r5, #4]!
   84736:	4632      	mov	r2, r6
   84738:	f001 f850 	bl	857dc <_fputwc_r>
   8473c:	1c43      	adds	r3, r0, #1
   8473e:	f104 0401 	add.w	r4, r4, #1
   84742:	d1f3      	bne.n	8472c <__sprint_r.part.0+0x28>
   84744:	2300      	movs	r3, #0
   84746:	f8c9 3008 	str.w	r3, [r9, #8]
   8474a:	f8c9 3004 	str.w	r3, [r9, #4]
   8474e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84752:	f8d9 3008 	ldr.w	r3, [r9, #8]
   84756:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   8475a:	f8c9 3008 	str.w	r3, [r9, #8]
   8475e:	f10a 0a08 	add.w	sl, sl, #8
   84762:	2b00      	cmp	r3, #0
   84764:	d1db      	bne.n	8471e <__sprint_r.part.0+0x1a>
   84766:	2000      	movs	r0, #0
   84768:	e7ec      	b.n	84744 <__sprint_r.part.0+0x40>
   8476a:	f001 f9b1 	bl	85ad0 <__sfvwrite_r>
   8476e:	2300      	movs	r3, #0
   84770:	f8c9 3008 	str.w	r3, [r9, #8]
   84774:	f8c9 3004 	str.w	r3, [r9, #4]
   84778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0008477c <_vfiprintf_r>:
   8477c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84780:	b0b1      	sub	sp, #196	; 0xc4
   84782:	461c      	mov	r4, r3
   84784:	9102      	str	r1, [sp, #8]
   84786:	4690      	mov	r8, r2
   84788:	9308      	str	r3, [sp, #32]
   8478a:	9006      	str	r0, [sp, #24]
   8478c:	b118      	cbz	r0, 84796 <_vfiprintf_r+0x1a>
   8478e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84790:	2b00      	cmp	r3, #0
   84792:	f000 80e8 	beq.w	84966 <_vfiprintf_r+0x1ea>
   84796:	9d02      	ldr	r5, [sp, #8]
   84798:	89ab      	ldrh	r3, [r5, #12]
   8479a:	b29a      	uxth	r2, r3
   8479c:	0490      	lsls	r0, r2, #18
   8479e:	d407      	bmi.n	847b0 <_vfiprintf_r+0x34>
   847a0:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   847a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   847a6:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   847aa:	81ab      	strh	r3, [r5, #12]
   847ac:	b29a      	uxth	r2, r3
   847ae:	6669      	str	r1, [r5, #100]	; 0x64
   847b0:	0711      	lsls	r1, r2, #28
   847b2:	f140 80b7 	bpl.w	84924 <_vfiprintf_r+0x1a8>
   847b6:	f8dd b008 	ldr.w	fp, [sp, #8]
   847ba:	f8db 3010 	ldr.w	r3, [fp, #16]
   847be:	2b00      	cmp	r3, #0
   847c0:	f000 80b0 	beq.w	84924 <_vfiprintf_r+0x1a8>
   847c4:	f002 021a 	and.w	r2, r2, #26
   847c8:	2a0a      	cmp	r2, #10
   847ca:	f000 80b7 	beq.w	8493c <_vfiprintf_r+0x1c0>
   847ce:	2300      	movs	r3, #0
   847d0:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   847d4:	930a      	str	r3, [sp, #40]	; 0x28
   847d6:	9315      	str	r3, [sp, #84]	; 0x54
   847d8:	9314      	str	r3, [sp, #80]	; 0x50
   847da:	9309      	str	r3, [sp, #36]	; 0x24
   847dc:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   847e0:	464e      	mov	r6, r9
   847e2:	f898 3000 	ldrb.w	r3, [r8]
   847e6:	2b00      	cmp	r3, #0
   847e8:	f000 84c8 	beq.w	8517c <_vfiprintf_r+0xa00>
   847ec:	2b25      	cmp	r3, #37	; 0x25
   847ee:	f000 84c5 	beq.w	8517c <_vfiprintf_r+0xa00>
   847f2:	f108 0201 	add.w	r2, r8, #1
   847f6:	e001      	b.n	847fc <_vfiprintf_r+0x80>
   847f8:	2b25      	cmp	r3, #37	; 0x25
   847fa:	d004      	beq.n	84806 <_vfiprintf_r+0x8a>
   847fc:	7813      	ldrb	r3, [r2, #0]
   847fe:	4614      	mov	r4, r2
   84800:	3201      	adds	r2, #1
   84802:	2b00      	cmp	r3, #0
   84804:	d1f8      	bne.n	847f8 <_vfiprintf_r+0x7c>
   84806:	ebc8 0504 	rsb	r5, r8, r4
   8480a:	b195      	cbz	r5, 84832 <_vfiprintf_r+0xb6>
   8480c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8480e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84810:	3301      	adds	r3, #1
   84812:	442a      	add	r2, r5
   84814:	2b07      	cmp	r3, #7
   84816:	f8c6 8000 	str.w	r8, [r6]
   8481a:	6075      	str	r5, [r6, #4]
   8481c:	9215      	str	r2, [sp, #84]	; 0x54
   8481e:	9314      	str	r3, [sp, #80]	; 0x50
   84820:	dd7b      	ble.n	8491a <_vfiprintf_r+0x19e>
   84822:	2a00      	cmp	r2, #0
   84824:	f040 84d5 	bne.w	851d2 <_vfiprintf_r+0xa56>
   84828:	9809      	ldr	r0, [sp, #36]	; 0x24
   8482a:	9214      	str	r2, [sp, #80]	; 0x50
   8482c:	4428      	add	r0, r5
   8482e:	464e      	mov	r6, r9
   84830:	9009      	str	r0, [sp, #36]	; 0x24
   84832:	7823      	ldrb	r3, [r4, #0]
   84834:	2b00      	cmp	r3, #0
   84836:	f000 83ed 	beq.w	85014 <_vfiprintf_r+0x898>
   8483a:	2100      	movs	r1, #0
   8483c:	f04f 0200 	mov.w	r2, #0
   84840:	f04f 3cff 	mov.w	ip, #4294967295
   84844:	7863      	ldrb	r3, [r4, #1]
   84846:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   8484a:	9104      	str	r1, [sp, #16]
   8484c:	468a      	mov	sl, r1
   8484e:	f104 0801 	add.w	r8, r4, #1
   84852:	4608      	mov	r0, r1
   84854:	4665      	mov	r5, ip
   84856:	f108 0801 	add.w	r8, r8, #1
   8485a:	f1a3 0220 	sub.w	r2, r3, #32
   8485e:	2a58      	cmp	r2, #88	; 0x58
   84860:	f200 82d9 	bhi.w	84e16 <_vfiprintf_r+0x69a>
   84864:	e8df f012 	tbh	[pc, r2, lsl #1]
   84868:	02d702cb 	.word	0x02d702cb
   8486c:	02d202d7 	.word	0x02d202d7
   84870:	02d702d7 	.word	0x02d702d7
   84874:	02d702d7 	.word	0x02d702d7
   84878:	02d702d7 	.word	0x02d702d7
   8487c:	028f0282 	.word	0x028f0282
   84880:	008402d7 	.word	0x008402d7
   84884:	02d70293 	.word	0x02d70293
   84888:	0196012b 	.word	0x0196012b
   8488c:	01960196 	.word	0x01960196
   84890:	01960196 	.word	0x01960196
   84894:	01960196 	.word	0x01960196
   84898:	01960196 	.word	0x01960196
   8489c:	02d702d7 	.word	0x02d702d7
   848a0:	02d702d7 	.word	0x02d702d7
   848a4:	02d702d7 	.word	0x02d702d7
   848a8:	02d702d7 	.word	0x02d702d7
   848ac:	02d702d7 	.word	0x02d702d7
   848b0:	02d70130 	.word	0x02d70130
   848b4:	02d702d7 	.word	0x02d702d7
   848b8:	02d702d7 	.word	0x02d702d7
   848bc:	02d702d7 	.word	0x02d702d7
   848c0:	02d702d7 	.word	0x02d702d7
   848c4:	017b02d7 	.word	0x017b02d7
   848c8:	02d702d7 	.word	0x02d702d7
   848cc:	02d702d7 	.word	0x02d702d7
   848d0:	01a402d7 	.word	0x01a402d7
   848d4:	02d702d7 	.word	0x02d702d7
   848d8:	02d701bf 	.word	0x02d701bf
   848dc:	02d702d7 	.word	0x02d702d7
   848e0:	02d702d7 	.word	0x02d702d7
   848e4:	02d702d7 	.word	0x02d702d7
   848e8:	02d702d7 	.word	0x02d702d7
   848ec:	01e402d7 	.word	0x01e402d7
   848f0:	02d701fa 	.word	0x02d701fa
   848f4:	02d702d7 	.word	0x02d702d7
   848f8:	01fa0216 	.word	0x01fa0216
   848fc:	02d702d7 	.word	0x02d702d7
   84900:	02d7021b 	.word	0x02d7021b
   84904:	00890228 	.word	0x00890228
   84908:	027d0266 	.word	0x027d0266
   8490c:	023a02d7 	.word	0x023a02d7
   84910:	011902d7 	.word	0x011902d7
   84914:	02d702d7 	.word	0x02d702d7
   84918:	02af      	.short	0x02af
   8491a:	3608      	adds	r6, #8
   8491c:	9809      	ldr	r0, [sp, #36]	; 0x24
   8491e:	4428      	add	r0, r5
   84920:	9009      	str	r0, [sp, #36]	; 0x24
   84922:	e786      	b.n	84832 <_vfiprintf_r+0xb6>
   84924:	9806      	ldr	r0, [sp, #24]
   84926:	9902      	ldr	r1, [sp, #8]
   84928:	f000 fd90 	bl	8544c <__swsetup_r>
   8492c:	b9b0      	cbnz	r0, 8495c <_vfiprintf_r+0x1e0>
   8492e:	9d02      	ldr	r5, [sp, #8]
   84930:	89aa      	ldrh	r2, [r5, #12]
   84932:	f002 021a 	and.w	r2, r2, #26
   84936:	2a0a      	cmp	r2, #10
   84938:	f47f af49 	bne.w	847ce <_vfiprintf_r+0x52>
   8493c:	f8dd b008 	ldr.w	fp, [sp, #8]
   84940:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   84944:	2b00      	cmp	r3, #0
   84946:	f6ff af42 	blt.w	847ce <_vfiprintf_r+0x52>
   8494a:	9806      	ldr	r0, [sp, #24]
   8494c:	4659      	mov	r1, fp
   8494e:	4642      	mov	r2, r8
   84950:	4623      	mov	r3, r4
   84952:	f000 fd3d 	bl	853d0 <__sbprintf>
   84956:	b031      	add	sp, #196	; 0xc4
   84958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8495c:	f04f 30ff 	mov.w	r0, #4294967295
   84960:	b031      	add	sp, #196	; 0xc4
   84962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84966:	f000 fea3 	bl	856b0 <__sinit>
   8496a:	e714      	b.n	84796 <_vfiprintf_r+0x1a>
   8496c:	4240      	negs	r0, r0
   8496e:	9308      	str	r3, [sp, #32]
   84970:	f04a 0a04 	orr.w	sl, sl, #4
   84974:	f898 3000 	ldrb.w	r3, [r8]
   84978:	e76d      	b.n	84856 <_vfiprintf_r+0xda>
   8497a:	f01a 0320 	ands.w	r3, sl, #32
   8497e:	9004      	str	r0, [sp, #16]
   84980:	46ac      	mov	ip, r5
   84982:	f000 80f4 	beq.w	84b6e <_vfiprintf_r+0x3f2>
   84986:	f8dd b020 	ldr.w	fp, [sp, #32]
   8498a:	f10b 0307 	add.w	r3, fp, #7
   8498e:	f023 0307 	bic.w	r3, r3, #7
   84992:	f103 0408 	add.w	r4, r3, #8
   84996:	9408      	str	r4, [sp, #32]
   84998:	e9d3 4500 	ldrd	r4, r5, [r3]
   8499c:	2300      	movs	r3, #0
   8499e:	f04f 0000 	mov.w	r0, #0
   849a2:	2100      	movs	r1, #0
   849a4:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   849a8:	f8cd c014 	str.w	ip, [sp, #20]
   849ac:	9107      	str	r1, [sp, #28]
   849ae:	f1bc 0f00 	cmp.w	ip, #0
   849b2:	bfa8      	it	ge
   849b4:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   849b8:	ea54 0205 	orrs.w	r2, r4, r5
   849bc:	f040 80ad 	bne.w	84b1a <_vfiprintf_r+0x39e>
   849c0:	f1bc 0f00 	cmp.w	ip, #0
   849c4:	f040 80a9 	bne.w	84b1a <_vfiprintf_r+0x39e>
   849c8:	2b00      	cmp	r3, #0
   849ca:	f040 83c0 	bne.w	8514e <_vfiprintf_r+0x9d2>
   849ce:	f01a 0f01 	tst.w	sl, #1
   849d2:	f000 83bc 	beq.w	8514e <_vfiprintf_r+0x9d2>
   849d6:	2330      	movs	r3, #48	; 0x30
   849d8:	af30      	add	r7, sp, #192	; 0xc0
   849da:	f807 3d41 	strb.w	r3, [r7, #-65]!
   849de:	ebc7 0409 	rsb	r4, r7, r9
   849e2:	9405      	str	r4, [sp, #20]
   849e4:	f8dd b014 	ldr.w	fp, [sp, #20]
   849e8:	9c07      	ldr	r4, [sp, #28]
   849ea:	45e3      	cmp	fp, ip
   849ec:	bfb8      	it	lt
   849ee:	46e3      	movlt	fp, ip
   849f0:	f8cd b00c 	str.w	fp, [sp, #12]
   849f4:	b11c      	cbz	r4, 849fe <_vfiprintf_r+0x282>
   849f6:	f10b 0b01 	add.w	fp, fp, #1
   849fa:	f8cd b00c 	str.w	fp, [sp, #12]
   849fe:	f01a 0502 	ands.w	r5, sl, #2
   84a02:	9507      	str	r5, [sp, #28]
   84a04:	d005      	beq.n	84a12 <_vfiprintf_r+0x296>
   84a06:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84a0a:	f10b 0b02 	add.w	fp, fp, #2
   84a0e:	f8cd b00c 	str.w	fp, [sp, #12]
   84a12:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   84a16:	930b      	str	r3, [sp, #44]	; 0x2c
   84a18:	f040 821b 	bne.w	84e52 <_vfiprintf_r+0x6d6>
   84a1c:	9d04      	ldr	r5, [sp, #16]
   84a1e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84a22:	ebcb 0405 	rsb	r4, fp, r5
   84a26:	2c00      	cmp	r4, #0
   84a28:	f340 8213 	ble.w	84e52 <_vfiprintf_r+0x6d6>
   84a2c:	2c10      	cmp	r4, #16
   84a2e:	f340 8489 	ble.w	85344 <_vfiprintf_r+0xbc8>
   84a32:	4dbe      	ldr	r5, [pc, #760]	; (84d2c <_vfiprintf_r+0x5b0>)
   84a34:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84a36:	462b      	mov	r3, r5
   84a38:	9814      	ldr	r0, [sp, #80]	; 0x50
   84a3a:	4625      	mov	r5, r4
   84a3c:	f04f 0b10 	mov.w	fp, #16
   84a40:	4664      	mov	r4, ip
   84a42:	46b4      	mov	ip, r6
   84a44:	461e      	mov	r6, r3
   84a46:	e006      	b.n	84a56 <_vfiprintf_r+0x2da>
   84a48:	1c83      	adds	r3, r0, #2
   84a4a:	f10c 0c08 	add.w	ip, ip, #8
   84a4e:	4608      	mov	r0, r1
   84a50:	3d10      	subs	r5, #16
   84a52:	2d10      	cmp	r5, #16
   84a54:	dd11      	ble.n	84a7a <_vfiprintf_r+0x2fe>
   84a56:	1c41      	adds	r1, r0, #1
   84a58:	3210      	adds	r2, #16
   84a5a:	2907      	cmp	r1, #7
   84a5c:	9215      	str	r2, [sp, #84]	; 0x54
   84a5e:	e88c 0840 	stmia.w	ip, {r6, fp}
   84a62:	9114      	str	r1, [sp, #80]	; 0x50
   84a64:	ddf0      	ble.n	84a48 <_vfiprintf_r+0x2cc>
   84a66:	2a00      	cmp	r2, #0
   84a68:	f040 81e6 	bne.w	84e38 <_vfiprintf_r+0x6bc>
   84a6c:	3d10      	subs	r5, #16
   84a6e:	2d10      	cmp	r5, #16
   84a70:	f04f 0301 	mov.w	r3, #1
   84a74:	4610      	mov	r0, r2
   84a76:	46cc      	mov	ip, r9
   84a78:	dced      	bgt.n	84a56 <_vfiprintf_r+0x2da>
   84a7a:	4631      	mov	r1, r6
   84a7c:	4666      	mov	r6, ip
   84a7e:	46a4      	mov	ip, r4
   84a80:	462c      	mov	r4, r5
   84a82:	460d      	mov	r5, r1
   84a84:	4422      	add	r2, r4
   84a86:	2b07      	cmp	r3, #7
   84a88:	9215      	str	r2, [sp, #84]	; 0x54
   84a8a:	6035      	str	r5, [r6, #0]
   84a8c:	6074      	str	r4, [r6, #4]
   84a8e:	9314      	str	r3, [sp, #80]	; 0x50
   84a90:	f300 836d 	bgt.w	8516e <_vfiprintf_r+0x9f2>
   84a94:	3608      	adds	r6, #8
   84a96:	1c59      	adds	r1, r3, #1
   84a98:	e1de      	b.n	84e58 <_vfiprintf_r+0x6dc>
   84a9a:	f01a 0f20 	tst.w	sl, #32
   84a9e:	9004      	str	r0, [sp, #16]
   84aa0:	46ac      	mov	ip, r5
   84aa2:	f000 808d 	beq.w	84bc0 <_vfiprintf_r+0x444>
   84aa6:	9d08      	ldr	r5, [sp, #32]
   84aa8:	1deb      	adds	r3, r5, #7
   84aaa:	f023 0307 	bic.w	r3, r3, #7
   84aae:	f103 0b08 	add.w	fp, r3, #8
   84ab2:	e9d3 4500 	ldrd	r4, r5, [r3]
   84ab6:	f8cd b020 	str.w	fp, [sp, #32]
   84aba:	2301      	movs	r3, #1
   84abc:	e76f      	b.n	8499e <_vfiprintf_r+0x222>
   84abe:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   84ac2:	f898 3000 	ldrb.w	r3, [r8]
   84ac6:	e6c6      	b.n	84856 <_vfiprintf_r+0xda>
   84ac8:	f04a 0a10 	orr.w	sl, sl, #16
   84acc:	f01a 0f20 	tst.w	sl, #32
   84ad0:	9004      	str	r0, [sp, #16]
   84ad2:	46ac      	mov	ip, r5
   84ad4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84ad8:	f000 80c8 	beq.w	84c6c <_vfiprintf_r+0x4f0>
   84adc:	9c08      	ldr	r4, [sp, #32]
   84ade:	1de1      	adds	r1, r4, #7
   84ae0:	f021 0107 	bic.w	r1, r1, #7
   84ae4:	e9d1 2300 	ldrd	r2, r3, [r1]
   84ae8:	3108      	adds	r1, #8
   84aea:	9108      	str	r1, [sp, #32]
   84aec:	4614      	mov	r4, r2
   84aee:	461d      	mov	r5, r3
   84af0:	2a00      	cmp	r2, #0
   84af2:	f173 0b00 	sbcs.w	fp, r3, #0
   84af6:	f2c0 83ce 	blt.w	85296 <_vfiprintf_r+0xb1a>
   84afa:	f1bc 0f00 	cmp.w	ip, #0
   84afe:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   84b02:	bfa8      	it	ge
   84b04:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   84b08:	ea54 0205 	orrs.w	r2, r4, r5
   84b0c:	9007      	str	r0, [sp, #28]
   84b0e:	f8cd c014 	str.w	ip, [sp, #20]
   84b12:	f04f 0301 	mov.w	r3, #1
   84b16:	f43f af53 	beq.w	849c0 <_vfiprintf_r+0x244>
   84b1a:	2b01      	cmp	r3, #1
   84b1c:	f000 8319 	beq.w	85152 <_vfiprintf_r+0x9d6>
   84b20:	2b02      	cmp	r3, #2
   84b22:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   84b26:	f040 824c 	bne.w	84fc2 <_vfiprintf_r+0x846>
   84b2a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   84b2e:	4619      	mov	r1, r3
   84b30:	f004 000f 	and.w	r0, r4, #15
   84b34:	0922      	lsrs	r2, r4, #4
   84b36:	f81b 0000 	ldrb.w	r0, [fp, r0]
   84b3a:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   84b3e:	092b      	lsrs	r3, r5, #4
   84b40:	7008      	strb	r0, [r1, #0]
   84b42:	ea52 0003 	orrs.w	r0, r2, r3
   84b46:	460f      	mov	r7, r1
   84b48:	4614      	mov	r4, r2
   84b4a:	461d      	mov	r5, r3
   84b4c:	f101 31ff 	add.w	r1, r1, #4294967295
   84b50:	d1ee      	bne.n	84b30 <_vfiprintf_r+0x3b4>
   84b52:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   84b56:	ebc7 0309 	rsb	r3, r7, r9
   84b5a:	9305      	str	r3, [sp, #20]
   84b5c:	e742      	b.n	849e4 <_vfiprintf_r+0x268>
   84b5e:	f04a 0a10 	orr.w	sl, sl, #16
   84b62:	f01a 0320 	ands.w	r3, sl, #32
   84b66:	9004      	str	r0, [sp, #16]
   84b68:	46ac      	mov	ip, r5
   84b6a:	f47f af0c 	bne.w	84986 <_vfiprintf_r+0x20a>
   84b6e:	f01a 0210 	ands.w	r2, sl, #16
   84b72:	f040 8311 	bne.w	85198 <_vfiprintf_r+0xa1c>
   84b76:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   84b7a:	f000 830d 	beq.w	85198 <_vfiprintf_r+0xa1c>
   84b7e:	f8dd b020 	ldr.w	fp, [sp, #32]
   84b82:	4613      	mov	r3, r2
   84b84:	f8bb 4000 	ldrh.w	r4, [fp]
   84b88:	f10b 0b04 	add.w	fp, fp, #4
   84b8c:	2500      	movs	r5, #0
   84b8e:	f8cd b020 	str.w	fp, [sp, #32]
   84b92:	e704      	b.n	8499e <_vfiprintf_r+0x222>
   84b94:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84b98:	2000      	movs	r0, #0
   84b9a:	f818 3b01 	ldrb.w	r3, [r8], #1
   84b9e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   84ba2:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   84ba6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84baa:	2a09      	cmp	r2, #9
   84bac:	d9f5      	bls.n	84b9a <_vfiprintf_r+0x41e>
   84bae:	e654      	b.n	8485a <_vfiprintf_r+0xde>
   84bb0:	f04a 0a10 	orr.w	sl, sl, #16
   84bb4:	f01a 0f20 	tst.w	sl, #32
   84bb8:	9004      	str	r0, [sp, #16]
   84bba:	46ac      	mov	ip, r5
   84bbc:	f47f af73 	bne.w	84aa6 <_vfiprintf_r+0x32a>
   84bc0:	f01a 0f10 	tst.w	sl, #16
   84bc4:	f040 82ef 	bne.w	851a6 <_vfiprintf_r+0xa2a>
   84bc8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84bcc:	f000 82eb 	beq.w	851a6 <_vfiprintf_r+0xa2a>
   84bd0:	f8dd b020 	ldr.w	fp, [sp, #32]
   84bd4:	2500      	movs	r5, #0
   84bd6:	f8bb 4000 	ldrh.w	r4, [fp]
   84bda:	f10b 0b04 	add.w	fp, fp, #4
   84bde:	2301      	movs	r3, #1
   84be0:	f8cd b020 	str.w	fp, [sp, #32]
   84be4:	e6db      	b.n	8499e <_vfiprintf_r+0x222>
   84be6:	46ac      	mov	ip, r5
   84be8:	4d51      	ldr	r5, [pc, #324]	; (84d30 <_vfiprintf_r+0x5b4>)
   84bea:	f01a 0f20 	tst.w	sl, #32
   84bee:	9004      	str	r0, [sp, #16]
   84bf0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84bf4:	950a      	str	r5, [sp, #40]	; 0x28
   84bf6:	f000 80f0 	beq.w	84dda <_vfiprintf_r+0x65e>
   84bfa:	9d08      	ldr	r5, [sp, #32]
   84bfc:	1dea      	adds	r2, r5, #7
   84bfe:	f022 0207 	bic.w	r2, r2, #7
   84c02:	f102 0b08 	add.w	fp, r2, #8
   84c06:	f8cd b020 	str.w	fp, [sp, #32]
   84c0a:	e9d2 4500 	ldrd	r4, r5, [r2]
   84c0e:	f01a 0f01 	tst.w	sl, #1
   84c12:	f000 82aa 	beq.w	8516a <_vfiprintf_r+0x9ee>
   84c16:	ea54 0b05 	orrs.w	fp, r4, r5
   84c1a:	f000 82a6 	beq.w	8516a <_vfiprintf_r+0x9ee>
   84c1e:	2230      	movs	r2, #48	; 0x30
   84c20:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   84c24:	f04a 0a02 	orr.w	sl, sl, #2
   84c28:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   84c2c:	2302      	movs	r3, #2
   84c2e:	e6b6      	b.n	8499e <_vfiprintf_r+0x222>
   84c30:	9b08      	ldr	r3, [sp, #32]
   84c32:	f8dd b020 	ldr.w	fp, [sp, #32]
   84c36:	681b      	ldr	r3, [r3, #0]
   84c38:	2401      	movs	r4, #1
   84c3a:	f04f 0500 	mov.w	r5, #0
   84c3e:	f10b 0b04 	add.w	fp, fp, #4
   84c42:	9004      	str	r0, [sp, #16]
   84c44:	9403      	str	r4, [sp, #12]
   84c46:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   84c4a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   84c4e:	f8cd b020 	str.w	fp, [sp, #32]
   84c52:	9405      	str	r4, [sp, #20]
   84c54:	af16      	add	r7, sp, #88	; 0x58
   84c56:	f04f 0c00 	mov.w	ip, #0
   84c5a:	e6d0      	b.n	849fe <_vfiprintf_r+0x282>
   84c5c:	f01a 0f20 	tst.w	sl, #32
   84c60:	9004      	str	r0, [sp, #16]
   84c62:	46ac      	mov	ip, r5
   84c64:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84c68:	f47f af38 	bne.w	84adc <_vfiprintf_r+0x360>
   84c6c:	f01a 0f10 	tst.w	sl, #16
   84c70:	f040 82a7 	bne.w	851c2 <_vfiprintf_r+0xa46>
   84c74:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84c78:	f000 82a3 	beq.w	851c2 <_vfiprintf_r+0xa46>
   84c7c:	f8dd b020 	ldr.w	fp, [sp, #32]
   84c80:	f9bb 4000 	ldrsh.w	r4, [fp]
   84c84:	f10b 0b04 	add.w	fp, fp, #4
   84c88:	17e5      	asrs	r5, r4, #31
   84c8a:	4622      	mov	r2, r4
   84c8c:	462b      	mov	r3, r5
   84c8e:	f8cd b020 	str.w	fp, [sp, #32]
   84c92:	e72d      	b.n	84af0 <_vfiprintf_r+0x374>
   84c94:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   84c98:	f898 3000 	ldrb.w	r3, [r8]
   84c9c:	e5db      	b.n	84856 <_vfiprintf_r+0xda>
   84c9e:	f898 3000 	ldrb.w	r3, [r8]
   84ca2:	4642      	mov	r2, r8
   84ca4:	2b6c      	cmp	r3, #108	; 0x6c
   84ca6:	bf03      	ittte	eq
   84ca8:	f108 0801 	addeq.w	r8, r8, #1
   84cac:	f04a 0a20 	orreq.w	sl, sl, #32
   84cb0:	7853      	ldrbeq	r3, [r2, #1]
   84cb2:	f04a 0a10 	orrne.w	sl, sl, #16
   84cb6:	e5ce      	b.n	84856 <_vfiprintf_r+0xda>
   84cb8:	f01a 0f20 	tst.w	sl, #32
   84cbc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84cc0:	f000 82f7 	beq.w	852b2 <_vfiprintf_r+0xb36>
   84cc4:	9c08      	ldr	r4, [sp, #32]
   84cc6:	6821      	ldr	r1, [r4, #0]
   84cc8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   84cca:	17e5      	asrs	r5, r4, #31
   84ccc:	462b      	mov	r3, r5
   84cce:	9d08      	ldr	r5, [sp, #32]
   84cd0:	4622      	mov	r2, r4
   84cd2:	3504      	adds	r5, #4
   84cd4:	9508      	str	r5, [sp, #32]
   84cd6:	e9c1 2300 	strd	r2, r3, [r1]
   84cda:	e582      	b.n	847e2 <_vfiprintf_r+0x66>
   84cdc:	9c08      	ldr	r4, [sp, #32]
   84cde:	46ac      	mov	ip, r5
   84ce0:	6827      	ldr	r7, [r4, #0]
   84ce2:	f04f 0500 	mov.w	r5, #0
   84ce6:	9004      	str	r0, [sp, #16]
   84ce8:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   84cec:	3404      	adds	r4, #4
   84cee:	2f00      	cmp	r7, #0
   84cf0:	f000 8332 	beq.w	85358 <_vfiprintf_r+0xbdc>
   84cf4:	f1bc 0f00 	cmp.w	ip, #0
   84cf8:	4638      	mov	r0, r7
   84cfa:	f2c0 8307 	blt.w	8530c <_vfiprintf_r+0xb90>
   84cfe:	4662      	mov	r2, ip
   84d00:	2100      	movs	r1, #0
   84d02:	f8cd c004 	str.w	ip, [sp, #4]
   84d06:	f001 fbb1 	bl	8646c <memchr>
   84d0a:	f8dd c004 	ldr.w	ip, [sp, #4]
   84d0e:	2800      	cmp	r0, #0
   84d10:	f000 833a 	beq.w	85388 <_vfiprintf_r+0xc0c>
   84d14:	1bc0      	subs	r0, r0, r7
   84d16:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   84d1a:	4560      	cmp	r0, ip
   84d1c:	bfa8      	it	ge
   84d1e:	4660      	movge	r0, ip
   84d20:	9005      	str	r0, [sp, #20]
   84d22:	9408      	str	r4, [sp, #32]
   84d24:	9507      	str	r5, [sp, #28]
   84d26:	f04f 0c00 	mov.w	ip, #0
   84d2a:	e65b      	b.n	849e4 <_vfiprintf_r+0x268>
   84d2c:	000874f0 	.word	0x000874f0
   84d30:	000874b0 	.word	0x000874b0
   84d34:	9b08      	ldr	r3, [sp, #32]
   84d36:	f8dd b020 	ldr.w	fp, [sp, #32]
   84d3a:	9004      	str	r0, [sp, #16]
   84d3c:	48b2      	ldr	r0, [pc, #712]	; (85008 <_vfiprintf_r+0x88c>)
   84d3e:	681c      	ldr	r4, [r3, #0]
   84d40:	2230      	movs	r2, #48	; 0x30
   84d42:	2378      	movs	r3, #120	; 0x78
   84d44:	f10b 0b04 	add.w	fp, fp, #4
   84d48:	46ac      	mov	ip, r5
   84d4a:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   84d4e:	f04a 0a02 	orr.w	sl, sl, #2
   84d52:	f8cd b020 	str.w	fp, [sp, #32]
   84d56:	2500      	movs	r5, #0
   84d58:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   84d5c:	900a      	str	r0, [sp, #40]	; 0x28
   84d5e:	2302      	movs	r3, #2
   84d60:	e61d      	b.n	8499e <_vfiprintf_r+0x222>
   84d62:	f04a 0a20 	orr.w	sl, sl, #32
   84d66:	f898 3000 	ldrb.w	r3, [r8]
   84d6a:	e574      	b.n	84856 <_vfiprintf_r+0xda>
   84d6c:	f8dd b020 	ldr.w	fp, [sp, #32]
   84d70:	f8db 0000 	ldr.w	r0, [fp]
   84d74:	f10b 0304 	add.w	r3, fp, #4
   84d78:	2800      	cmp	r0, #0
   84d7a:	f6ff adf7 	blt.w	8496c <_vfiprintf_r+0x1f0>
   84d7e:	9308      	str	r3, [sp, #32]
   84d80:	f898 3000 	ldrb.w	r3, [r8]
   84d84:	e567      	b.n	84856 <_vfiprintf_r+0xda>
   84d86:	f898 3000 	ldrb.w	r3, [r8]
   84d8a:	212b      	movs	r1, #43	; 0x2b
   84d8c:	e563      	b.n	84856 <_vfiprintf_r+0xda>
   84d8e:	f898 3000 	ldrb.w	r3, [r8]
   84d92:	f108 0401 	add.w	r4, r8, #1
   84d96:	2b2a      	cmp	r3, #42	; 0x2a
   84d98:	f000 8305 	beq.w	853a6 <_vfiprintf_r+0xc2a>
   84d9c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84da0:	2a09      	cmp	r2, #9
   84da2:	bf98      	it	ls
   84da4:	2500      	movls	r5, #0
   84da6:	f200 82fa 	bhi.w	8539e <_vfiprintf_r+0xc22>
   84daa:	f814 3b01 	ldrb.w	r3, [r4], #1
   84dae:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   84db2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   84db6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84dba:	2a09      	cmp	r2, #9
   84dbc:	d9f5      	bls.n	84daa <_vfiprintf_r+0x62e>
   84dbe:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   84dc2:	46a0      	mov	r8, r4
   84dc4:	e549      	b.n	8485a <_vfiprintf_r+0xde>
   84dc6:	4c90      	ldr	r4, [pc, #576]	; (85008 <_vfiprintf_r+0x88c>)
   84dc8:	f01a 0f20 	tst.w	sl, #32
   84dcc:	9004      	str	r0, [sp, #16]
   84dce:	46ac      	mov	ip, r5
   84dd0:	940a      	str	r4, [sp, #40]	; 0x28
   84dd2:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84dd6:	f47f af10 	bne.w	84bfa <_vfiprintf_r+0x47e>
   84dda:	f01a 0f10 	tst.w	sl, #16
   84dde:	f040 81ea 	bne.w	851b6 <_vfiprintf_r+0xa3a>
   84de2:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84de6:	f000 81e6 	beq.w	851b6 <_vfiprintf_r+0xa3a>
   84dea:	f8dd b020 	ldr.w	fp, [sp, #32]
   84dee:	2500      	movs	r5, #0
   84df0:	f8bb 4000 	ldrh.w	r4, [fp]
   84df4:	f10b 0b04 	add.w	fp, fp, #4
   84df8:	f8cd b020 	str.w	fp, [sp, #32]
   84dfc:	e707      	b.n	84c0e <_vfiprintf_r+0x492>
   84dfe:	f898 3000 	ldrb.w	r3, [r8]
   84e02:	2900      	cmp	r1, #0
   84e04:	f47f ad27 	bne.w	84856 <_vfiprintf_r+0xda>
   84e08:	2120      	movs	r1, #32
   84e0a:	e524      	b.n	84856 <_vfiprintf_r+0xda>
   84e0c:	f04a 0a01 	orr.w	sl, sl, #1
   84e10:	f898 3000 	ldrb.w	r3, [r8]
   84e14:	e51f      	b.n	84856 <_vfiprintf_r+0xda>
   84e16:	9004      	str	r0, [sp, #16]
   84e18:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84e1c:	2b00      	cmp	r3, #0
   84e1e:	f000 80f9 	beq.w	85014 <_vfiprintf_r+0x898>
   84e22:	2501      	movs	r5, #1
   84e24:	f04f 0b00 	mov.w	fp, #0
   84e28:	9503      	str	r5, [sp, #12]
   84e2a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   84e2e:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   84e32:	9505      	str	r5, [sp, #20]
   84e34:	af16      	add	r7, sp, #88	; 0x58
   84e36:	e70e      	b.n	84c56 <_vfiprintf_r+0x4da>
   84e38:	9806      	ldr	r0, [sp, #24]
   84e3a:	9902      	ldr	r1, [sp, #8]
   84e3c:	aa13      	add	r2, sp, #76	; 0x4c
   84e3e:	f7ff fc61 	bl	84704 <__sprint_r.part.0>
   84e42:	2800      	cmp	r0, #0
   84e44:	f040 80ed 	bne.w	85022 <_vfiprintf_r+0x8a6>
   84e48:	9814      	ldr	r0, [sp, #80]	; 0x50
   84e4a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84e4c:	1c43      	adds	r3, r0, #1
   84e4e:	46cc      	mov	ip, r9
   84e50:	e5fe      	b.n	84a50 <_vfiprintf_r+0x2d4>
   84e52:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84e54:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84e56:	1c59      	adds	r1, r3, #1
   84e58:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   84e5c:	b168      	cbz	r0, 84e7a <_vfiprintf_r+0x6fe>
   84e5e:	3201      	adds	r2, #1
   84e60:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   84e64:	2301      	movs	r3, #1
   84e66:	2907      	cmp	r1, #7
   84e68:	9215      	str	r2, [sp, #84]	; 0x54
   84e6a:	9114      	str	r1, [sp, #80]	; 0x50
   84e6c:	e886 0009 	stmia.w	r6, {r0, r3}
   84e70:	f300 8160 	bgt.w	85134 <_vfiprintf_r+0x9b8>
   84e74:	460b      	mov	r3, r1
   84e76:	3608      	adds	r6, #8
   84e78:	3101      	adds	r1, #1
   84e7a:	9c07      	ldr	r4, [sp, #28]
   84e7c:	b164      	cbz	r4, 84e98 <_vfiprintf_r+0x71c>
   84e7e:	3202      	adds	r2, #2
   84e80:	a812      	add	r0, sp, #72	; 0x48
   84e82:	2302      	movs	r3, #2
   84e84:	2907      	cmp	r1, #7
   84e86:	9215      	str	r2, [sp, #84]	; 0x54
   84e88:	9114      	str	r1, [sp, #80]	; 0x50
   84e8a:	e886 0009 	stmia.w	r6, {r0, r3}
   84e8e:	f300 8157 	bgt.w	85140 <_vfiprintf_r+0x9c4>
   84e92:	460b      	mov	r3, r1
   84e94:	3608      	adds	r6, #8
   84e96:	3101      	adds	r1, #1
   84e98:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   84e9a:	2d80      	cmp	r5, #128	; 0x80
   84e9c:	f000 8101 	beq.w	850a2 <_vfiprintf_r+0x926>
   84ea0:	9d05      	ldr	r5, [sp, #20]
   84ea2:	ebc5 040c 	rsb	r4, r5, ip
   84ea6:	2c00      	cmp	r4, #0
   84ea8:	dd2f      	ble.n	84f0a <_vfiprintf_r+0x78e>
   84eaa:	2c10      	cmp	r4, #16
   84eac:	4d57      	ldr	r5, [pc, #348]	; (8500c <_vfiprintf_r+0x890>)
   84eae:	dd22      	ble.n	84ef6 <_vfiprintf_r+0x77a>
   84eb0:	4630      	mov	r0, r6
   84eb2:	f04f 0b10 	mov.w	fp, #16
   84eb6:	462e      	mov	r6, r5
   84eb8:	4625      	mov	r5, r4
   84eba:	9c06      	ldr	r4, [sp, #24]
   84ebc:	e006      	b.n	84ecc <_vfiprintf_r+0x750>
   84ebe:	f103 0c02 	add.w	ip, r3, #2
   84ec2:	3008      	adds	r0, #8
   84ec4:	460b      	mov	r3, r1
   84ec6:	3d10      	subs	r5, #16
   84ec8:	2d10      	cmp	r5, #16
   84eca:	dd10      	ble.n	84eee <_vfiprintf_r+0x772>
   84ecc:	1c59      	adds	r1, r3, #1
   84ece:	3210      	adds	r2, #16
   84ed0:	2907      	cmp	r1, #7
   84ed2:	9215      	str	r2, [sp, #84]	; 0x54
   84ed4:	e880 0840 	stmia.w	r0, {r6, fp}
   84ed8:	9114      	str	r1, [sp, #80]	; 0x50
   84eda:	ddf0      	ble.n	84ebe <_vfiprintf_r+0x742>
   84edc:	2a00      	cmp	r2, #0
   84ede:	d163      	bne.n	84fa8 <_vfiprintf_r+0x82c>
   84ee0:	3d10      	subs	r5, #16
   84ee2:	2d10      	cmp	r5, #16
   84ee4:	f04f 0c01 	mov.w	ip, #1
   84ee8:	4613      	mov	r3, r2
   84eea:	4648      	mov	r0, r9
   84eec:	dcee      	bgt.n	84ecc <_vfiprintf_r+0x750>
   84eee:	462c      	mov	r4, r5
   84ef0:	4661      	mov	r1, ip
   84ef2:	4635      	mov	r5, r6
   84ef4:	4606      	mov	r6, r0
   84ef6:	4422      	add	r2, r4
   84ef8:	2907      	cmp	r1, #7
   84efa:	9215      	str	r2, [sp, #84]	; 0x54
   84efc:	6035      	str	r5, [r6, #0]
   84efe:	6074      	str	r4, [r6, #4]
   84f00:	9114      	str	r1, [sp, #80]	; 0x50
   84f02:	f300 80c1 	bgt.w	85088 <_vfiprintf_r+0x90c>
   84f06:	3608      	adds	r6, #8
   84f08:	3101      	adds	r1, #1
   84f0a:	9d05      	ldr	r5, [sp, #20]
   84f0c:	2907      	cmp	r1, #7
   84f0e:	442a      	add	r2, r5
   84f10:	9215      	str	r2, [sp, #84]	; 0x54
   84f12:	6037      	str	r7, [r6, #0]
   84f14:	6075      	str	r5, [r6, #4]
   84f16:	9114      	str	r1, [sp, #80]	; 0x50
   84f18:	f340 80c1 	ble.w	8509e <_vfiprintf_r+0x922>
   84f1c:	2a00      	cmp	r2, #0
   84f1e:	f040 8130 	bne.w	85182 <_vfiprintf_r+0xa06>
   84f22:	9214      	str	r2, [sp, #80]	; 0x50
   84f24:	464e      	mov	r6, r9
   84f26:	f01a 0f04 	tst.w	sl, #4
   84f2a:	f000 808b 	beq.w	85044 <_vfiprintf_r+0x8c8>
   84f2e:	9d04      	ldr	r5, [sp, #16]
   84f30:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84f34:	ebcb 0405 	rsb	r4, fp, r5
   84f38:	2c00      	cmp	r4, #0
   84f3a:	f340 8083 	ble.w	85044 <_vfiprintf_r+0x8c8>
   84f3e:	2c10      	cmp	r4, #16
   84f40:	f340 821e 	ble.w	85380 <_vfiprintf_r+0xc04>
   84f44:	9914      	ldr	r1, [sp, #80]	; 0x50
   84f46:	4d32      	ldr	r5, [pc, #200]	; (85010 <_vfiprintf_r+0x894>)
   84f48:	2710      	movs	r7, #16
   84f4a:	f8dd a018 	ldr.w	sl, [sp, #24]
   84f4e:	f8dd b008 	ldr.w	fp, [sp, #8]
   84f52:	e005      	b.n	84f60 <_vfiprintf_r+0x7e4>
   84f54:	1c88      	adds	r0, r1, #2
   84f56:	3608      	adds	r6, #8
   84f58:	4619      	mov	r1, r3
   84f5a:	3c10      	subs	r4, #16
   84f5c:	2c10      	cmp	r4, #16
   84f5e:	dd10      	ble.n	84f82 <_vfiprintf_r+0x806>
   84f60:	1c4b      	adds	r3, r1, #1
   84f62:	3210      	adds	r2, #16
   84f64:	2b07      	cmp	r3, #7
   84f66:	9215      	str	r2, [sp, #84]	; 0x54
   84f68:	e886 00a0 	stmia.w	r6, {r5, r7}
   84f6c:	9314      	str	r3, [sp, #80]	; 0x50
   84f6e:	ddf1      	ble.n	84f54 <_vfiprintf_r+0x7d8>
   84f70:	2a00      	cmp	r2, #0
   84f72:	d17d      	bne.n	85070 <_vfiprintf_r+0x8f4>
   84f74:	3c10      	subs	r4, #16
   84f76:	2c10      	cmp	r4, #16
   84f78:	f04f 0001 	mov.w	r0, #1
   84f7c:	4611      	mov	r1, r2
   84f7e:	464e      	mov	r6, r9
   84f80:	dcee      	bgt.n	84f60 <_vfiprintf_r+0x7e4>
   84f82:	4422      	add	r2, r4
   84f84:	2807      	cmp	r0, #7
   84f86:	9215      	str	r2, [sp, #84]	; 0x54
   84f88:	6035      	str	r5, [r6, #0]
   84f8a:	6074      	str	r4, [r6, #4]
   84f8c:	9014      	str	r0, [sp, #80]	; 0x50
   84f8e:	dd59      	ble.n	85044 <_vfiprintf_r+0x8c8>
   84f90:	2a00      	cmp	r2, #0
   84f92:	d14f      	bne.n	85034 <_vfiprintf_r+0x8b8>
   84f94:	9c09      	ldr	r4, [sp, #36]	; 0x24
   84f96:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84f9a:	9d04      	ldr	r5, [sp, #16]
   84f9c:	45ab      	cmp	fp, r5
   84f9e:	bfac      	ite	ge
   84fa0:	445c      	addge	r4, fp
   84fa2:	1964      	addlt	r4, r4, r5
   84fa4:	9409      	str	r4, [sp, #36]	; 0x24
   84fa6:	e05e      	b.n	85066 <_vfiprintf_r+0x8ea>
   84fa8:	4620      	mov	r0, r4
   84faa:	9902      	ldr	r1, [sp, #8]
   84fac:	aa13      	add	r2, sp, #76	; 0x4c
   84fae:	f7ff fba9 	bl	84704 <__sprint_r.part.0>
   84fb2:	2800      	cmp	r0, #0
   84fb4:	d135      	bne.n	85022 <_vfiprintf_r+0x8a6>
   84fb6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84fb8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84fba:	f103 0c01 	add.w	ip, r3, #1
   84fbe:	4648      	mov	r0, r9
   84fc0:	e781      	b.n	84ec6 <_vfiprintf_r+0x74a>
   84fc2:	08e0      	lsrs	r0, r4, #3
   84fc4:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   84fc8:	f004 0207 	and.w	r2, r4, #7
   84fcc:	08e9      	lsrs	r1, r5, #3
   84fce:	3230      	adds	r2, #48	; 0x30
   84fd0:	ea50 0b01 	orrs.w	fp, r0, r1
   84fd4:	461f      	mov	r7, r3
   84fd6:	701a      	strb	r2, [r3, #0]
   84fd8:	4604      	mov	r4, r0
   84fda:	460d      	mov	r5, r1
   84fdc:	f103 33ff 	add.w	r3, r3, #4294967295
   84fe0:	d1ef      	bne.n	84fc2 <_vfiprintf_r+0x846>
   84fe2:	f01a 0f01 	tst.w	sl, #1
   84fe6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   84fea:	4639      	mov	r1, r7
   84fec:	f000 80b9 	beq.w	85162 <_vfiprintf_r+0x9e6>
   84ff0:	2a30      	cmp	r2, #48	; 0x30
   84ff2:	f43f acf4 	beq.w	849de <_vfiprintf_r+0x262>
   84ff6:	461f      	mov	r7, r3
   84ff8:	ebc7 0509 	rsb	r5, r7, r9
   84ffc:	2330      	movs	r3, #48	; 0x30
   84ffe:	9505      	str	r5, [sp, #20]
   85000:	f801 3c01 	strb.w	r3, [r1, #-1]
   85004:	e4ee      	b.n	849e4 <_vfiprintf_r+0x268>
   85006:	bf00      	nop
   85008:	000874c4 	.word	0x000874c4
   8500c:	000874e0 	.word	0x000874e0
   85010:	000874f0 	.word	0x000874f0
   85014:	9b15      	ldr	r3, [sp, #84]	; 0x54
   85016:	b123      	cbz	r3, 85022 <_vfiprintf_r+0x8a6>
   85018:	9806      	ldr	r0, [sp, #24]
   8501a:	9902      	ldr	r1, [sp, #8]
   8501c:	aa13      	add	r2, sp, #76	; 0x4c
   8501e:	f7ff fb71 	bl	84704 <__sprint_r.part.0>
   85022:	9c02      	ldr	r4, [sp, #8]
   85024:	89a3      	ldrh	r3, [r4, #12]
   85026:	065b      	lsls	r3, r3, #25
   85028:	f53f ac98 	bmi.w	8495c <_vfiprintf_r+0x1e0>
   8502c:	9809      	ldr	r0, [sp, #36]	; 0x24
   8502e:	b031      	add	sp, #196	; 0xc4
   85030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85034:	9806      	ldr	r0, [sp, #24]
   85036:	9902      	ldr	r1, [sp, #8]
   85038:	aa13      	add	r2, sp, #76	; 0x4c
   8503a:	f7ff fb63 	bl	84704 <__sprint_r.part.0>
   8503e:	2800      	cmp	r0, #0
   85040:	d1ef      	bne.n	85022 <_vfiprintf_r+0x8a6>
   85042:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85044:	9c09      	ldr	r4, [sp, #36]	; 0x24
   85046:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8504a:	9d04      	ldr	r5, [sp, #16]
   8504c:	45ab      	cmp	fp, r5
   8504e:	bfac      	ite	ge
   85050:	445c      	addge	r4, fp
   85052:	1964      	addlt	r4, r4, r5
   85054:	9409      	str	r4, [sp, #36]	; 0x24
   85056:	b132      	cbz	r2, 85066 <_vfiprintf_r+0x8ea>
   85058:	9806      	ldr	r0, [sp, #24]
   8505a:	9902      	ldr	r1, [sp, #8]
   8505c:	aa13      	add	r2, sp, #76	; 0x4c
   8505e:	f7ff fb51 	bl	84704 <__sprint_r.part.0>
   85062:	2800      	cmp	r0, #0
   85064:	d1dd      	bne.n	85022 <_vfiprintf_r+0x8a6>
   85066:	2000      	movs	r0, #0
   85068:	9014      	str	r0, [sp, #80]	; 0x50
   8506a:	464e      	mov	r6, r9
   8506c:	f7ff bbb9 	b.w	847e2 <_vfiprintf_r+0x66>
   85070:	4650      	mov	r0, sl
   85072:	4659      	mov	r1, fp
   85074:	aa13      	add	r2, sp, #76	; 0x4c
   85076:	f7ff fb45 	bl	84704 <__sprint_r.part.0>
   8507a:	2800      	cmp	r0, #0
   8507c:	d1d1      	bne.n	85022 <_vfiprintf_r+0x8a6>
   8507e:	9914      	ldr	r1, [sp, #80]	; 0x50
   85080:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85082:	1c48      	adds	r0, r1, #1
   85084:	464e      	mov	r6, r9
   85086:	e768      	b.n	84f5a <_vfiprintf_r+0x7de>
   85088:	2a00      	cmp	r2, #0
   8508a:	f040 80f7 	bne.w	8527c <_vfiprintf_r+0xb00>
   8508e:	9c05      	ldr	r4, [sp, #20]
   85090:	2301      	movs	r3, #1
   85092:	9720      	str	r7, [sp, #128]	; 0x80
   85094:	9421      	str	r4, [sp, #132]	; 0x84
   85096:	9415      	str	r4, [sp, #84]	; 0x54
   85098:	4622      	mov	r2, r4
   8509a:	9314      	str	r3, [sp, #80]	; 0x50
   8509c:	464e      	mov	r6, r9
   8509e:	3608      	adds	r6, #8
   850a0:	e741      	b.n	84f26 <_vfiprintf_r+0x7aa>
   850a2:	9d04      	ldr	r5, [sp, #16]
   850a4:	f8dd b00c 	ldr.w	fp, [sp, #12]
   850a8:	ebcb 0405 	rsb	r4, fp, r5
   850ac:	2c00      	cmp	r4, #0
   850ae:	f77f aef7 	ble.w	84ea0 <_vfiprintf_r+0x724>
   850b2:	2c10      	cmp	r4, #16
   850b4:	4da6      	ldr	r5, [pc, #664]	; (85350 <_vfiprintf_r+0xbd4>)
   850b6:	f340 8170 	ble.w	8539a <_vfiprintf_r+0xc1e>
   850ba:	4629      	mov	r1, r5
   850bc:	f04f 0b10 	mov.w	fp, #16
   850c0:	4625      	mov	r5, r4
   850c2:	4664      	mov	r4, ip
   850c4:	46b4      	mov	ip, r6
   850c6:	460e      	mov	r6, r1
   850c8:	e006      	b.n	850d8 <_vfiprintf_r+0x95c>
   850ca:	1c98      	adds	r0, r3, #2
   850cc:	f10c 0c08 	add.w	ip, ip, #8
   850d0:	460b      	mov	r3, r1
   850d2:	3d10      	subs	r5, #16
   850d4:	2d10      	cmp	r5, #16
   850d6:	dd0f      	ble.n	850f8 <_vfiprintf_r+0x97c>
   850d8:	1c59      	adds	r1, r3, #1
   850da:	3210      	adds	r2, #16
   850dc:	2907      	cmp	r1, #7
   850de:	9215      	str	r2, [sp, #84]	; 0x54
   850e0:	e88c 0840 	stmia.w	ip, {r6, fp}
   850e4:	9114      	str	r1, [sp, #80]	; 0x50
   850e6:	ddf0      	ble.n	850ca <_vfiprintf_r+0x94e>
   850e8:	b9ba      	cbnz	r2, 8511a <_vfiprintf_r+0x99e>
   850ea:	3d10      	subs	r5, #16
   850ec:	2d10      	cmp	r5, #16
   850ee:	f04f 0001 	mov.w	r0, #1
   850f2:	4613      	mov	r3, r2
   850f4:	46cc      	mov	ip, r9
   850f6:	dcef      	bgt.n	850d8 <_vfiprintf_r+0x95c>
   850f8:	4633      	mov	r3, r6
   850fa:	4666      	mov	r6, ip
   850fc:	46a4      	mov	ip, r4
   850fe:	462c      	mov	r4, r5
   85100:	461d      	mov	r5, r3
   85102:	4422      	add	r2, r4
   85104:	2807      	cmp	r0, #7
   85106:	9215      	str	r2, [sp, #84]	; 0x54
   85108:	6035      	str	r5, [r6, #0]
   8510a:	6074      	str	r4, [r6, #4]
   8510c:	9014      	str	r0, [sp, #80]	; 0x50
   8510e:	f300 80af 	bgt.w	85270 <_vfiprintf_r+0xaf4>
   85112:	3608      	adds	r6, #8
   85114:	1c41      	adds	r1, r0, #1
   85116:	4603      	mov	r3, r0
   85118:	e6c2      	b.n	84ea0 <_vfiprintf_r+0x724>
   8511a:	9806      	ldr	r0, [sp, #24]
   8511c:	9902      	ldr	r1, [sp, #8]
   8511e:	aa13      	add	r2, sp, #76	; 0x4c
   85120:	f7ff faf0 	bl	84704 <__sprint_r.part.0>
   85124:	2800      	cmp	r0, #0
   85126:	f47f af7c 	bne.w	85022 <_vfiprintf_r+0x8a6>
   8512a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8512c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8512e:	1c58      	adds	r0, r3, #1
   85130:	46cc      	mov	ip, r9
   85132:	e7ce      	b.n	850d2 <_vfiprintf_r+0x956>
   85134:	2a00      	cmp	r2, #0
   85136:	d179      	bne.n	8522c <_vfiprintf_r+0xab0>
   85138:	4619      	mov	r1, r3
   8513a:	464e      	mov	r6, r9
   8513c:	4613      	mov	r3, r2
   8513e:	e69c      	b.n	84e7a <_vfiprintf_r+0x6fe>
   85140:	2a00      	cmp	r2, #0
   85142:	f040 8084 	bne.w	8524e <_vfiprintf_r+0xad2>
   85146:	2101      	movs	r1, #1
   85148:	4613      	mov	r3, r2
   8514a:	464e      	mov	r6, r9
   8514c:	e6a4      	b.n	84e98 <_vfiprintf_r+0x71c>
   8514e:	464f      	mov	r7, r9
   85150:	e448      	b.n	849e4 <_vfiprintf_r+0x268>
   85152:	2d00      	cmp	r5, #0
   85154:	bf08      	it	eq
   85156:	2c0a      	cmpeq	r4, #10
   85158:	d246      	bcs.n	851e8 <_vfiprintf_r+0xa6c>
   8515a:	3430      	adds	r4, #48	; 0x30
   8515c:	af30      	add	r7, sp, #192	; 0xc0
   8515e:	f807 4d41 	strb.w	r4, [r7, #-65]!
   85162:	ebc7 0309 	rsb	r3, r7, r9
   85166:	9305      	str	r3, [sp, #20]
   85168:	e43c      	b.n	849e4 <_vfiprintf_r+0x268>
   8516a:	2302      	movs	r3, #2
   8516c:	e417      	b.n	8499e <_vfiprintf_r+0x222>
   8516e:	2a00      	cmp	r2, #0
   85170:	f040 80af 	bne.w	852d2 <_vfiprintf_r+0xb56>
   85174:	4613      	mov	r3, r2
   85176:	2101      	movs	r1, #1
   85178:	464e      	mov	r6, r9
   8517a:	e66d      	b.n	84e58 <_vfiprintf_r+0x6dc>
   8517c:	4644      	mov	r4, r8
   8517e:	f7ff bb58 	b.w	84832 <_vfiprintf_r+0xb6>
   85182:	9806      	ldr	r0, [sp, #24]
   85184:	9902      	ldr	r1, [sp, #8]
   85186:	aa13      	add	r2, sp, #76	; 0x4c
   85188:	f7ff fabc 	bl	84704 <__sprint_r.part.0>
   8518c:	2800      	cmp	r0, #0
   8518e:	f47f af48 	bne.w	85022 <_vfiprintf_r+0x8a6>
   85192:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85194:	464e      	mov	r6, r9
   85196:	e6c6      	b.n	84f26 <_vfiprintf_r+0x7aa>
   85198:	9d08      	ldr	r5, [sp, #32]
   8519a:	682c      	ldr	r4, [r5, #0]
   8519c:	3504      	adds	r5, #4
   8519e:	9508      	str	r5, [sp, #32]
   851a0:	2500      	movs	r5, #0
   851a2:	f7ff bbfc 	b.w	8499e <_vfiprintf_r+0x222>
   851a6:	9d08      	ldr	r5, [sp, #32]
   851a8:	2301      	movs	r3, #1
   851aa:	682c      	ldr	r4, [r5, #0]
   851ac:	3504      	adds	r5, #4
   851ae:	9508      	str	r5, [sp, #32]
   851b0:	2500      	movs	r5, #0
   851b2:	f7ff bbf4 	b.w	8499e <_vfiprintf_r+0x222>
   851b6:	9d08      	ldr	r5, [sp, #32]
   851b8:	682c      	ldr	r4, [r5, #0]
   851ba:	3504      	adds	r5, #4
   851bc:	9508      	str	r5, [sp, #32]
   851be:	2500      	movs	r5, #0
   851c0:	e525      	b.n	84c0e <_vfiprintf_r+0x492>
   851c2:	9d08      	ldr	r5, [sp, #32]
   851c4:	682c      	ldr	r4, [r5, #0]
   851c6:	3504      	adds	r5, #4
   851c8:	9508      	str	r5, [sp, #32]
   851ca:	17e5      	asrs	r5, r4, #31
   851cc:	4622      	mov	r2, r4
   851ce:	462b      	mov	r3, r5
   851d0:	e48e      	b.n	84af0 <_vfiprintf_r+0x374>
   851d2:	9806      	ldr	r0, [sp, #24]
   851d4:	9902      	ldr	r1, [sp, #8]
   851d6:	aa13      	add	r2, sp, #76	; 0x4c
   851d8:	f7ff fa94 	bl	84704 <__sprint_r.part.0>
   851dc:	2800      	cmp	r0, #0
   851de:	f47f af20 	bne.w	85022 <_vfiprintf_r+0x8a6>
   851e2:	464e      	mov	r6, r9
   851e4:	f7ff bb9a 	b.w	8491c <_vfiprintf_r+0x1a0>
   851e8:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   851ec:	9603      	str	r6, [sp, #12]
   851ee:	465e      	mov	r6, fp
   851f0:	46e3      	mov	fp, ip
   851f2:	4620      	mov	r0, r4
   851f4:	4629      	mov	r1, r5
   851f6:	220a      	movs	r2, #10
   851f8:	2300      	movs	r3, #0
   851fa:	f001 fdb9 	bl	86d70 <__aeabi_uldivmod>
   851fe:	3230      	adds	r2, #48	; 0x30
   85200:	7032      	strb	r2, [r6, #0]
   85202:	4620      	mov	r0, r4
   85204:	4629      	mov	r1, r5
   85206:	220a      	movs	r2, #10
   85208:	2300      	movs	r3, #0
   8520a:	f001 fdb1 	bl	86d70 <__aeabi_uldivmod>
   8520e:	4604      	mov	r4, r0
   85210:	460d      	mov	r5, r1
   85212:	ea54 0005 	orrs.w	r0, r4, r5
   85216:	4637      	mov	r7, r6
   85218:	f106 36ff 	add.w	r6, r6, #4294967295
   8521c:	d1e9      	bne.n	851f2 <_vfiprintf_r+0xa76>
   8521e:	ebc7 0309 	rsb	r3, r7, r9
   85222:	46dc      	mov	ip, fp
   85224:	9e03      	ldr	r6, [sp, #12]
   85226:	9305      	str	r3, [sp, #20]
   85228:	f7ff bbdc 	b.w	849e4 <_vfiprintf_r+0x268>
   8522c:	9806      	ldr	r0, [sp, #24]
   8522e:	9902      	ldr	r1, [sp, #8]
   85230:	aa13      	add	r2, sp, #76	; 0x4c
   85232:	f8cd c004 	str.w	ip, [sp, #4]
   85236:	f7ff fa65 	bl	84704 <__sprint_r.part.0>
   8523a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8523e:	2800      	cmp	r0, #0
   85240:	f47f aeef 	bne.w	85022 <_vfiprintf_r+0x8a6>
   85244:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85246:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85248:	1c59      	adds	r1, r3, #1
   8524a:	464e      	mov	r6, r9
   8524c:	e615      	b.n	84e7a <_vfiprintf_r+0x6fe>
   8524e:	9806      	ldr	r0, [sp, #24]
   85250:	9902      	ldr	r1, [sp, #8]
   85252:	aa13      	add	r2, sp, #76	; 0x4c
   85254:	f8cd c004 	str.w	ip, [sp, #4]
   85258:	f7ff fa54 	bl	84704 <__sprint_r.part.0>
   8525c:	f8dd c004 	ldr.w	ip, [sp, #4]
   85260:	2800      	cmp	r0, #0
   85262:	f47f aede 	bne.w	85022 <_vfiprintf_r+0x8a6>
   85266:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85268:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8526a:	1c59      	adds	r1, r3, #1
   8526c:	464e      	mov	r6, r9
   8526e:	e613      	b.n	84e98 <_vfiprintf_r+0x71c>
   85270:	2a00      	cmp	r2, #0
   85272:	d156      	bne.n	85322 <_vfiprintf_r+0xba6>
   85274:	2101      	movs	r1, #1
   85276:	4613      	mov	r3, r2
   85278:	464e      	mov	r6, r9
   8527a:	e611      	b.n	84ea0 <_vfiprintf_r+0x724>
   8527c:	9806      	ldr	r0, [sp, #24]
   8527e:	9902      	ldr	r1, [sp, #8]
   85280:	aa13      	add	r2, sp, #76	; 0x4c
   85282:	f7ff fa3f 	bl	84704 <__sprint_r.part.0>
   85286:	2800      	cmp	r0, #0
   85288:	f47f aecb 	bne.w	85022 <_vfiprintf_r+0x8a6>
   8528c:	9914      	ldr	r1, [sp, #80]	; 0x50
   8528e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85290:	3101      	adds	r1, #1
   85292:	464e      	mov	r6, r9
   85294:	e639      	b.n	84f0a <_vfiprintf_r+0x78e>
   85296:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   8529a:	4264      	negs	r4, r4
   8529c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   852a0:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   852a4:	f8cd b01c 	str.w	fp, [sp, #28]
   852a8:	f8cd c014 	str.w	ip, [sp, #20]
   852ac:	2301      	movs	r3, #1
   852ae:	f7ff bb7e 	b.w	849ae <_vfiprintf_r+0x232>
   852b2:	f01a 0f10 	tst.w	sl, #16
   852b6:	d11d      	bne.n	852f4 <_vfiprintf_r+0xb78>
   852b8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   852bc:	d058      	beq.n	85370 <_vfiprintf_r+0xbf4>
   852be:	9d08      	ldr	r5, [sp, #32]
   852c0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   852c4:	682b      	ldr	r3, [r5, #0]
   852c6:	3504      	adds	r5, #4
   852c8:	9508      	str	r5, [sp, #32]
   852ca:	f8a3 b000 	strh.w	fp, [r3]
   852ce:	f7ff ba88 	b.w	847e2 <_vfiprintf_r+0x66>
   852d2:	9806      	ldr	r0, [sp, #24]
   852d4:	9902      	ldr	r1, [sp, #8]
   852d6:	aa13      	add	r2, sp, #76	; 0x4c
   852d8:	f8cd c004 	str.w	ip, [sp, #4]
   852dc:	f7ff fa12 	bl	84704 <__sprint_r.part.0>
   852e0:	f8dd c004 	ldr.w	ip, [sp, #4]
   852e4:	2800      	cmp	r0, #0
   852e6:	f47f ae9c 	bne.w	85022 <_vfiprintf_r+0x8a6>
   852ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
   852ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
   852ee:	1c59      	adds	r1, r3, #1
   852f0:	464e      	mov	r6, r9
   852f2:	e5b1      	b.n	84e58 <_vfiprintf_r+0x6dc>
   852f4:	f8dd b020 	ldr.w	fp, [sp, #32]
   852f8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   852fa:	f8db 3000 	ldr.w	r3, [fp]
   852fe:	f10b 0b04 	add.w	fp, fp, #4
   85302:	f8cd b020 	str.w	fp, [sp, #32]
   85306:	601c      	str	r4, [r3, #0]
   85308:	f7ff ba6b 	b.w	847e2 <_vfiprintf_r+0x66>
   8530c:	9408      	str	r4, [sp, #32]
   8530e:	f7ff f997 	bl	84640 <strlen>
   85312:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   85316:	9005      	str	r0, [sp, #20]
   85318:	9407      	str	r4, [sp, #28]
   8531a:	f04f 0c00 	mov.w	ip, #0
   8531e:	f7ff bb61 	b.w	849e4 <_vfiprintf_r+0x268>
   85322:	9806      	ldr	r0, [sp, #24]
   85324:	9902      	ldr	r1, [sp, #8]
   85326:	aa13      	add	r2, sp, #76	; 0x4c
   85328:	f8cd c004 	str.w	ip, [sp, #4]
   8532c:	f7ff f9ea 	bl	84704 <__sprint_r.part.0>
   85330:	f8dd c004 	ldr.w	ip, [sp, #4]
   85334:	2800      	cmp	r0, #0
   85336:	f47f ae74 	bne.w	85022 <_vfiprintf_r+0x8a6>
   8533a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8533c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8533e:	1c59      	adds	r1, r3, #1
   85340:	464e      	mov	r6, r9
   85342:	e5ad      	b.n	84ea0 <_vfiprintf_r+0x724>
   85344:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85346:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85348:	3301      	adds	r3, #1
   8534a:	4d02      	ldr	r5, [pc, #8]	; (85354 <_vfiprintf_r+0xbd8>)
   8534c:	f7ff bb9a 	b.w	84a84 <_vfiprintf_r+0x308>
   85350:	000874e0 	.word	0x000874e0
   85354:	000874f0 	.word	0x000874f0
   85358:	f1bc 0f06 	cmp.w	ip, #6
   8535c:	bf34      	ite	cc
   8535e:	4663      	movcc	r3, ip
   85360:	2306      	movcs	r3, #6
   85362:	9408      	str	r4, [sp, #32]
   85364:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   85368:	9305      	str	r3, [sp, #20]
   8536a:	9403      	str	r4, [sp, #12]
   8536c:	4f16      	ldr	r7, [pc, #88]	; (853c8 <_vfiprintf_r+0xc4c>)
   8536e:	e472      	b.n	84c56 <_vfiprintf_r+0x4da>
   85370:	9c08      	ldr	r4, [sp, #32]
   85372:	9d09      	ldr	r5, [sp, #36]	; 0x24
   85374:	6823      	ldr	r3, [r4, #0]
   85376:	3404      	adds	r4, #4
   85378:	9408      	str	r4, [sp, #32]
   8537a:	601d      	str	r5, [r3, #0]
   8537c:	f7ff ba31 	b.w	847e2 <_vfiprintf_r+0x66>
   85380:	9814      	ldr	r0, [sp, #80]	; 0x50
   85382:	4d12      	ldr	r5, [pc, #72]	; (853cc <_vfiprintf_r+0xc50>)
   85384:	3001      	adds	r0, #1
   85386:	e5fc      	b.n	84f82 <_vfiprintf_r+0x806>
   85388:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   8538c:	f8cd c014 	str.w	ip, [sp, #20]
   85390:	9507      	str	r5, [sp, #28]
   85392:	9408      	str	r4, [sp, #32]
   85394:	4684      	mov	ip, r0
   85396:	f7ff bb25 	b.w	849e4 <_vfiprintf_r+0x268>
   8539a:	4608      	mov	r0, r1
   8539c:	e6b1      	b.n	85102 <_vfiprintf_r+0x986>
   8539e:	46a0      	mov	r8, r4
   853a0:	2500      	movs	r5, #0
   853a2:	f7ff ba5a 	b.w	8485a <_vfiprintf_r+0xde>
   853a6:	f8dd b020 	ldr.w	fp, [sp, #32]
   853aa:	f898 3001 	ldrb.w	r3, [r8, #1]
   853ae:	f8db 5000 	ldr.w	r5, [fp]
   853b2:	f10b 0204 	add.w	r2, fp, #4
   853b6:	2d00      	cmp	r5, #0
   853b8:	9208      	str	r2, [sp, #32]
   853ba:	46a0      	mov	r8, r4
   853bc:	f6bf aa4b 	bge.w	84856 <_vfiprintf_r+0xda>
   853c0:	f04f 35ff 	mov.w	r5, #4294967295
   853c4:	f7ff ba47 	b.w	84856 <_vfiprintf_r+0xda>
   853c8:	000874d8 	.word	0x000874d8
   853cc:	000874f0 	.word	0x000874f0

000853d0 <__sbprintf>:
   853d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   853d4:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   853d6:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   853da:	4688      	mov	r8, r1
   853dc:	9719      	str	r7, [sp, #100]	; 0x64
   853de:	f8d8 701c 	ldr.w	r7, [r8, #28]
   853e2:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   853e6:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   853ea:	9707      	str	r7, [sp, #28]
   853ec:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   853f0:	ac1a      	add	r4, sp, #104	; 0x68
   853f2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   853f6:	f02a 0a02 	bic.w	sl, sl, #2
   853fa:	2600      	movs	r6, #0
   853fc:	4669      	mov	r1, sp
   853fe:	9400      	str	r4, [sp, #0]
   85400:	9404      	str	r4, [sp, #16]
   85402:	9502      	str	r5, [sp, #8]
   85404:	9505      	str	r5, [sp, #20]
   85406:	f8ad a00c 	strh.w	sl, [sp, #12]
   8540a:	f8ad 900e 	strh.w	r9, [sp, #14]
   8540e:	9709      	str	r7, [sp, #36]	; 0x24
   85410:	9606      	str	r6, [sp, #24]
   85412:	4605      	mov	r5, r0
   85414:	f7ff f9b2 	bl	8477c <_vfiprintf_r>
   85418:	1e04      	subs	r4, r0, #0
   8541a:	db07      	blt.n	8542c <__sbprintf+0x5c>
   8541c:	4628      	mov	r0, r5
   8541e:	4669      	mov	r1, sp
   85420:	f000 f92a 	bl	85678 <_fflush_r>
   85424:	42b0      	cmp	r0, r6
   85426:	bf18      	it	ne
   85428:	f04f 34ff 	movne.w	r4, #4294967295
   8542c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   85430:	065b      	lsls	r3, r3, #25
   85432:	d505      	bpl.n	85440 <__sbprintf+0x70>
   85434:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   85438:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8543c:	f8a8 300c 	strh.w	r3, [r8, #12]
   85440:	4620      	mov	r0, r4
   85442:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   85446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8544a:	bf00      	nop

0008544c <__swsetup_r>:
   8544c:	4b2f      	ldr	r3, [pc, #188]	; (8550c <__swsetup_r+0xc0>)
   8544e:	b570      	push	{r4, r5, r6, lr}
   85450:	4606      	mov	r6, r0
   85452:	6818      	ldr	r0, [r3, #0]
   85454:	460c      	mov	r4, r1
   85456:	b110      	cbz	r0, 8545e <__swsetup_r+0x12>
   85458:	6b82      	ldr	r2, [r0, #56]	; 0x38
   8545a:	2a00      	cmp	r2, #0
   8545c:	d036      	beq.n	854cc <__swsetup_r+0x80>
   8545e:	89a5      	ldrh	r5, [r4, #12]
   85460:	b2ab      	uxth	r3, r5
   85462:	0719      	lsls	r1, r3, #28
   85464:	d50c      	bpl.n	85480 <__swsetup_r+0x34>
   85466:	6922      	ldr	r2, [r4, #16]
   85468:	b1aa      	cbz	r2, 85496 <__swsetup_r+0x4a>
   8546a:	f013 0101 	ands.w	r1, r3, #1
   8546e:	d01e      	beq.n	854ae <__swsetup_r+0x62>
   85470:	6963      	ldr	r3, [r4, #20]
   85472:	2100      	movs	r1, #0
   85474:	425b      	negs	r3, r3
   85476:	61a3      	str	r3, [r4, #24]
   85478:	60a1      	str	r1, [r4, #8]
   8547a:	b1f2      	cbz	r2, 854ba <__swsetup_r+0x6e>
   8547c:	2000      	movs	r0, #0
   8547e:	bd70      	pop	{r4, r5, r6, pc}
   85480:	06da      	lsls	r2, r3, #27
   85482:	d53a      	bpl.n	854fa <__swsetup_r+0xae>
   85484:	075b      	lsls	r3, r3, #29
   85486:	d424      	bmi.n	854d2 <__swsetup_r+0x86>
   85488:	6922      	ldr	r2, [r4, #16]
   8548a:	f045 0308 	orr.w	r3, r5, #8
   8548e:	81a3      	strh	r3, [r4, #12]
   85490:	b29b      	uxth	r3, r3
   85492:	2a00      	cmp	r2, #0
   85494:	d1e9      	bne.n	8546a <__swsetup_r+0x1e>
   85496:	f403 7120 	and.w	r1, r3, #640	; 0x280
   8549a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   8549e:	d0e4      	beq.n	8546a <__swsetup_r+0x1e>
   854a0:	4630      	mov	r0, r6
   854a2:	4621      	mov	r1, r4
   854a4:	f000 fcce 	bl	85e44 <__smakebuf_r>
   854a8:	89a3      	ldrh	r3, [r4, #12]
   854aa:	6922      	ldr	r2, [r4, #16]
   854ac:	e7dd      	b.n	8546a <__swsetup_r+0x1e>
   854ae:	0798      	lsls	r0, r3, #30
   854b0:	bf58      	it	pl
   854b2:	6961      	ldrpl	r1, [r4, #20]
   854b4:	60a1      	str	r1, [r4, #8]
   854b6:	2a00      	cmp	r2, #0
   854b8:	d1e0      	bne.n	8547c <__swsetup_r+0x30>
   854ba:	89a3      	ldrh	r3, [r4, #12]
   854bc:	061a      	lsls	r2, r3, #24
   854be:	d5dd      	bpl.n	8547c <__swsetup_r+0x30>
   854c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   854c4:	81a3      	strh	r3, [r4, #12]
   854c6:	f04f 30ff 	mov.w	r0, #4294967295
   854ca:	bd70      	pop	{r4, r5, r6, pc}
   854cc:	f000 f8f0 	bl	856b0 <__sinit>
   854d0:	e7c5      	b.n	8545e <__swsetup_r+0x12>
   854d2:	6b21      	ldr	r1, [r4, #48]	; 0x30
   854d4:	b149      	cbz	r1, 854ea <__swsetup_r+0x9e>
   854d6:	f104 0340 	add.w	r3, r4, #64	; 0x40
   854da:	4299      	cmp	r1, r3
   854dc:	d003      	beq.n	854e6 <__swsetup_r+0x9a>
   854de:	4630      	mov	r0, r6
   854e0:	f000 fa2a 	bl	85938 <_free_r>
   854e4:	89a5      	ldrh	r5, [r4, #12]
   854e6:	2300      	movs	r3, #0
   854e8:	6323      	str	r3, [r4, #48]	; 0x30
   854ea:	6922      	ldr	r2, [r4, #16]
   854ec:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   854f0:	2100      	movs	r1, #0
   854f2:	b2ad      	uxth	r5, r5
   854f4:	6022      	str	r2, [r4, #0]
   854f6:	6061      	str	r1, [r4, #4]
   854f8:	e7c7      	b.n	8548a <__swsetup_r+0x3e>
   854fa:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   854fe:	2309      	movs	r3, #9
   85500:	6033      	str	r3, [r6, #0]
   85502:	f04f 30ff 	mov.w	r0, #4294967295
   85506:	81a5      	strh	r5, [r4, #12]
   85508:	bd70      	pop	{r4, r5, r6, pc}
   8550a:	bf00      	nop
   8550c:	20070590 	.word	0x20070590

00085510 <register_fini>:
   85510:	4b02      	ldr	r3, [pc, #8]	; (8551c <register_fini+0xc>)
   85512:	b113      	cbz	r3, 8551a <register_fini+0xa>
   85514:	4802      	ldr	r0, [pc, #8]	; (85520 <register_fini+0x10>)
   85516:	f000 b805 	b.w	85524 <atexit>
   8551a:	4770      	bx	lr
   8551c:	00000000 	.word	0x00000000
   85520:	000857ad 	.word	0x000857ad

00085524 <atexit>:
   85524:	4601      	mov	r1, r0
   85526:	2000      	movs	r0, #0
   85528:	4602      	mov	r2, r0
   8552a:	4603      	mov	r3, r0
   8552c:	f001 bb24 	b.w	86b78 <__register_exitproc>

00085530 <__sflush_r>:
   85530:	898b      	ldrh	r3, [r1, #12]
   85532:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85536:	b29a      	uxth	r2, r3
   85538:	460d      	mov	r5, r1
   8553a:	0711      	lsls	r1, r2, #28
   8553c:	4680      	mov	r8, r0
   8553e:	d43c      	bmi.n	855ba <__sflush_r+0x8a>
   85540:	686a      	ldr	r2, [r5, #4]
   85542:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85546:	2a00      	cmp	r2, #0
   85548:	81ab      	strh	r3, [r5, #12]
   8554a:	dd59      	ble.n	85600 <__sflush_r+0xd0>
   8554c:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8554e:	2c00      	cmp	r4, #0
   85550:	d04b      	beq.n	855ea <__sflush_r+0xba>
   85552:	b29b      	uxth	r3, r3
   85554:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   85558:	2100      	movs	r1, #0
   8555a:	b292      	uxth	r2, r2
   8555c:	f8d8 6000 	ldr.w	r6, [r8]
   85560:	f8c8 1000 	str.w	r1, [r8]
   85564:	2a00      	cmp	r2, #0
   85566:	d04f      	beq.n	85608 <__sflush_r+0xd8>
   85568:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   8556a:	075f      	lsls	r7, r3, #29
   8556c:	d505      	bpl.n	8557a <__sflush_r+0x4a>
   8556e:	6869      	ldr	r1, [r5, #4]
   85570:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   85572:	1a52      	subs	r2, r2, r1
   85574:	b10b      	cbz	r3, 8557a <__sflush_r+0x4a>
   85576:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   85578:	1ad2      	subs	r2, r2, r3
   8557a:	4640      	mov	r0, r8
   8557c:	69e9      	ldr	r1, [r5, #28]
   8557e:	2300      	movs	r3, #0
   85580:	47a0      	blx	r4
   85582:	1c44      	adds	r4, r0, #1
   85584:	d04a      	beq.n	8561c <__sflush_r+0xec>
   85586:	89ab      	ldrh	r3, [r5, #12]
   85588:	692a      	ldr	r2, [r5, #16]
   8558a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8558e:	b29b      	uxth	r3, r3
   85590:	2100      	movs	r1, #0
   85592:	602a      	str	r2, [r5, #0]
   85594:	04da      	lsls	r2, r3, #19
   85596:	81ab      	strh	r3, [r5, #12]
   85598:	6069      	str	r1, [r5, #4]
   8559a:	d44c      	bmi.n	85636 <__sflush_r+0x106>
   8559c:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8559e:	f8c8 6000 	str.w	r6, [r8]
   855a2:	b311      	cbz	r1, 855ea <__sflush_r+0xba>
   855a4:	f105 0340 	add.w	r3, r5, #64	; 0x40
   855a8:	4299      	cmp	r1, r3
   855aa:	d002      	beq.n	855b2 <__sflush_r+0x82>
   855ac:	4640      	mov	r0, r8
   855ae:	f000 f9c3 	bl	85938 <_free_r>
   855b2:	2000      	movs	r0, #0
   855b4:	6328      	str	r0, [r5, #48]	; 0x30
   855b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   855ba:	692e      	ldr	r6, [r5, #16]
   855bc:	b1ae      	cbz	r6, 855ea <__sflush_r+0xba>
   855be:	0791      	lsls	r1, r2, #30
   855c0:	682c      	ldr	r4, [r5, #0]
   855c2:	bf0c      	ite	eq
   855c4:	696b      	ldreq	r3, [r5, #20]
   855c6:	2300      	movne	r3, #0
   855c8:	602e      	str	r6, [r5, #0]
   855ca:	1ba4      	subs	r4, r4, r6
   855cc:	60ab      	str	r3, [r5, #8]
   855ce:	e00a      	b.n	855e6 <__sflush_r+0xb6>
   855d0:	4632      	mov	r2, r6
   855d2:	4623      	mov	r3, r4
   855d4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   855d6:	4640      	mov	r0, r8
   855d8:	69e9      	ldr	r1, [r5, #28]
   855da:	47b8      	blx	r7
   855dc:	2800      	cmp	r0, #0
   855de:	ebc0 0404 	rsb	r4, r0, r4
   855e2:	4406      	add	r6, r0
   855e4:	dd04      	ble.n	855f0 <__sflush_r+0xc0>
   855e6:	2c00      	cmp	r4, #0
   855e8:	dcf2      	bgt.n	855d0 <__sflush_r+0xa0>
   855ea:	2000      	movs	r0, #0
   855ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   855f0:	89ab      	ldrh	r3, [r5, #12]
   855f2:	f04f 30ff 	mov.w	r0, #4294967295
   855f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   855fa:	81ab      	strh	r3, [r5, #12]
   855fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85600:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   85602:	2a00      	cmp	r2, #0
   85604:	dca2      	bgt.n	8554c <__sflush_r+0x1c>
   85606:	e7f0      	b.n	855ea <__sflush_r+0xba>
   85608:	2301      	movs	r3, #1
   8560a:	4640      	mov	r0, r8
   8560c:	69e9      	ldr	r1, [r5, #28]
   8560e:	47a0      	blx	r4
   85610:	1c43      	adds	r3, r0, #1
   85612:	4602      	mov	r2, r0
   85614:	d01e      	beq.n	85654 <__sflush_r+0x124>
   85616:	89ab      	ldrh	r3, [r5, #12]
   85618:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8561a:	e7a6      	b.n	8556a <__sflush_r+0x3a>
   8561c:	f8d8 3000 	ldr.w	r3, [r8]
   85620:	b95b      	cbnz	r3, 8563a <__sflush_r+0x10a>
   85622:	89aa      	ldrh	r2, [r5, #12]
   85624:	6929      	ldr	r1, [r5, #16]
   85626:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   8562a:	b292      	uxth	r2, r2
   8562c:	606b      	str	r3, [r5, #4]
   8562e:	04d3      	lsls	r3, r2, #19
   85630:	81aa      	strh	r2, [r5, #12]
   85632:	6029      	str	r1, [r5, #0]
   85634:	d5b2      	bpl.n	8559c <__sflush_r+0x6c>
   85636:	6528      	str	r0, [r5, #80]	; 0x50
   85638:	e7b0      	b.n	8559c <__sflush_r+0x6c>
   8563a:	2b1d      	cmp	r3, #29
   8563c:	d001      	beq.n	85642 <__sflush_r+0x112>
   8563e:	2b16      	cmp	r3, #22
   85640:	d113      	bne.n	8566a <__sflush_r+0x13a>
   85642:	89a9      	ldrh	r1, [r5, #12]
   85644:	692b      	ldr	r3, [r5, #16]
   85646:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   8564a:	2200      	movs	r2, #0
   8564c:	81a9      	strh	r1, [r5, #12]
   8564e:	602b      	str	r3, [r5, #0]
   85650:	606a      	str	r2, [r5, #4]
   85652:	e7a3      	b.n	8559c <__sflush_r+0x6c>
   85654:	f8d8 3000 	ldr.w	r3, [r8]
   85658:	2b00      	cmp	r3, #0
   8565a:	d0dc      	beq.n	85616 <__sflush_r+0xe6>
   8565c:	2b1d      	cmp	r3, #29
   8565e:	d001      	beq.n	85664 <__sflush_r+0x134>
   85660:	2b16      	cmp	r3, #22
   85662:	d1c5      	bne.n	855f0 <__sflush_r+0xc0>
   85664:	f8c8 6000 	str.w	r6, [r8]
   85668:	e7bf      	b.n	855ea <__sflush_r+0xba>
   8566a:	89ab      	ldrh	r3, [r5, #12]
   8566c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85670:	81ab      	strh	r3, [r5, #12]
   85672:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85676:	bf00      	nop

00085678 <_fflush_r>:
   85678:	b510      	push	{r4, lr}
   8567a:	4604      	mov	r4, r0
   8567c:	b082      	sub	sp, #8
   8567e:	b108      	cbz	r0, 85684 <_fflush_r+0xc>
   85680:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85682:	b153      	cbz	r3, 8569a <_fflush_r+0x22>
   85684:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   85688:	b908      	cbnz	r0, 8568e <_fflush_r+0x16>
   8568a:	b002      	add	sp, #8
   8568c:	bd10      	pop	{r4, pc}
   8568e:	4620      	mov	r0, r4
   85690:	b002      	add	sp, #8
   85692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   85696:	f7ff bf4b 	b.w	85530 <__sflush_r>
   8569a:	9101      	str	r1, [sp, #4]
   8569c:	f000 f808 	bl	856b0 <__sinit>
   856a0:	9901      	ldr	r1, [sp, #4]
   856a2:	e7ef      	b.n	85684 <_fflush_r+0xc>

000856a4 <_cleanup_r>:
   856a4:	4901      	ldr	r1, [pc, #4]	; (856ac <_cleanup_r+0x8>)
   856a6:	f000 bb9f 	b.w	85de8 <_fwalk>
   856aa:	bf00      	nop
   856ac:	00086cc5 	.word	0x00086cc5

000856b0 <__sinit>:
   856b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   856b4:	6b84      	ldr	r4, [r0, #56]	; 0x38
   856b6:	b083      	sub	sp, #12
   856b8:	4607      	mov	r7, r0
   856ba:	2c00      	cmp	r4, #0
   856bc:	d165      	bne.n	8578a <__sinit+0xda>
   856be:	687d      	ldr	r5, [r7, #4]
   856c0:	4833      	ldr	r0, [pc, #204]	; (85790 <__sinit+0xe0>)
   856c2:	2304      	movs	r3, #4
   856c4:	2103      	movs	r1, #3
   856c6:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   856ca:	63f8      	str	r0, [r7, #60]	; 0x3c
   856cc:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   856d0:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   856d4:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   856d8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   856dc:	81ab      	strh	r3, [r5, #12]
   856de:	602c      	str	r4, [r5, #0]
   856e0:	606c      	str	r4, [r5, #4]
   856e2:	60ac      	str	r4, [r5, #8]
   856e4:	666c      	str	r4, [r5, #100]	; 0x64
   856e6:	81ec      	strh	r4, [r5, #14]
   856e8:	612c      	str	r4, [r5, #16]
   856ea:	616c      	str	r4, [r5, #20]
   856ec:	61ac      	str	r4, [r5, #24]
   856ee:	4621      	mov	r1, r4
   856f0:	2208      	movs	r2, #8
   856f2:	f7fe fed3 	bl	8449c <memset>
   856f6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 85794 <__sinit+0xe4>
   856fa:	68be      	ldr	r6, [r7, #8]
   856fc:	f8df a098 	ldr.w	sl, [pc, #152]	; 85798 <__sinit+0xe8>
   85700:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8579c <__sinit+0xec>
   85704:	f8df 8098 	ldr.w	r8, [pc, #152]	; 857a0 <__sinit+0xf0>
   85708:	2301      	movs	r3, #1
   8570a:	2209      	movs	r2, #9
   8570c:	61ed      	str	r5, [r5, #28]
   8570e:	f8c5 b020 	str.w	fp, [r5, #32]
   85712:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   85716:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   8571a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8571e:	4621      	mov	r1, r4
   85720:	81f3      	strh	r3, [r6, #14]
   85722:	81b2      	strh	r2, [r6, #12]
   85724:	6034      	str	r4, [r6, #0]
   85726:	6074      	str	r4, [r6, #4]
   85728:	60b4      	str	r4, [r6, #8]
   8572a:	6674      	str	r4, [r6, #100]	; 0x64
   8572c:	6134      	str	r4, [r6, #16]
   8572e:	6174      	str	r4, [r6, #20]
   85730:	61b4      	str	r4, [r6, #24]
   85732:	2208      	movs	r2, #8
   85734:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   85738:	9301      	str	r3, [sp, #4]
   8573a:	f7fe feaf 	bl	8449c <memset>
   8573e:	68fd      	ldr	r5, [r7, #12]
   85740:	2012      	movs	r0, #18
   85742:	2202      	movs	r2, #2
   85744:	61f6      	str	r6, [r6, #28]
   85746:	f8c6 b020 	str.w	fp, [r6, #32]
   8574a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   8574e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   85752:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   85756:	4621      	mov	r1, r4
   85758:	81a8      	strh	r0, [r5, #12]
   8575a:	81ea      	strh	r2, [r5, #14]
   8575c:	602c      	str	r4, [r5, #0]
   8575e:	606c      	str	r4, [r5, #4]
   85760:	60ac      	str	r4, [r5, #8]
   85762:	666c      	str	r4, [r5, #100]	; 0x64
   85764:	612c      	str	r4, [r5, #16]
   85766:	616c      	str	r4, [r5, #20]
   85768:	61ac      	str	r4, [r5, #24]
   8576a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8576e:	2208      	movs	r2, #8
   85770:	f7fe fe94 	bl	8449c <memset>
   85774:	9b01      	ldr	r3, [sp, #4]
   85776:	61ed      	str	r5, [r5, #28]
   85778:	f8c5 b020 	str.w	fp, [r5, #32]
   8577c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   85780:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   85784:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   85788:	63bb      	str	r3, [r7, #56]	; 0x38
   8578a:	b003      	add	sp, #12
   8578c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85790:	000856a5 	.word	0x000856a5
   85794:	000869b9 	.word	0x000869b9
   85798:	000869dd 	.word	0x000869dd
   8579c:	00086a15 	.word	0x00086a15
   857a0:	00086a35 	.word	0x00086a35

000857a4 <__sfp_lock_acquire>:
   857a4:	4770      	bx	lr
   857a6:	bf00      	nop

000857a8 <__sfp_lock_release>:
   857a8:	4770      	bx	lr
   857aa:	bf00      	nop

000857ac <__libc_fini_array>:
   857ac:	b538      	push	{r3, r4, r5, lr}
   857ae:	4d09      	ldr	r5, [pc, #36]	; (857d4 <__libc_fini_array+0x28>)
   857b0:	4c09      	ldr	r4, [pc, #36]	; (857d8 <__libc_fini_array+0x2c>)
   857b2:	1b64      	subs	r4, r4, r5
   857b4:	10a4      	asrs	r4, r4, #2
   857b6:	bf18      	it	ne
   857b8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   857bc:	d005      	beq.n	857ca <__libc_fini_array+0x1e>
   857be:	3c01      	subs	r4, #1
   857c0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   857c4:	4798      	blx	r3
   857c6:	2c00      	cmp	r4, #0
   857c8:	d1f9      	bne.n	857be <__libc_fini_array+0x12>
   857ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   857ce:	f001 bea1 	b.w	87514 <_fini>
   857d2:	bf00      	nop
   857d4:	00087520 	.word	0x00087520
   857d8:	00087524 	.word	0x00087524

000857dc <_fputwc_r>:
   857dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   857e0:	8993      	ldrh	r3, [r2, #12]
   857e2:	460f      	mov	r7, r1
   857e4:	0499      	lsls	r1, r3, #18
   857e6:	b082      	sub	sp, #8
   857e8:	4614      	mov	r4, r2
   857ea:	4680      	mov	r8, r0
   857ec:	d406      	bmi.n	857fc <_fputwc_r+0x20>
   857ee:	6e52      	ldr	r2, [r2, #100]	; 0x64
   857f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   857f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   857f8:	81a3      	strh	r3, [r4, #12]
   857fa:	6662      	str	r2, [r4, #100]	; 0x64
   857fc:	f000 fb1c 	bl	85e38 <__locale_mb_cur_max>
   85800:	2801      	cmp	r0, #1
   85802:	d03e      	beq.n	85882 <_fputwc_r+0xa6>
   85804:	463a      	mov	r2, r7
   85806:	4640      	mov	r0, r8
   85808:	a901      	add	r1, sp, #4
   8580a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8580e:	f001 f969 	bl	86ae4 <_wcrtomb_r>
   85812:	1c42      	adds	r2, r0, #1
   85814:	4606      	mov	r6, r0
   85816:	d02d      	beq.n	85874 <_fputwc_r+0x98>
   85818:	2800      	cmp	r0, #0
   8581a:	d03a      	beq.n	85892 <_fputwc_r+0xb6>
   8581c:	f89d 1004 	ldrb.w	r1, [sp, #4]
   85820:	2500      	movs	r5, #0
   85822:	e009      	b.n	85838 <_fputwc_r+0x5c>
   85824:	6823      	ldr	r3, [r4, #0]
   85826:	7019      	strb	r1, [r3, #0]
   85828:	6823      	ldr	r3, [r4, #0]
   8582a:	3301      	adds	r3, #1
   8582c:	6023      	str	r3, [r4, #0]
   8582e:	3501      	adds	r5, #1
   85830:	42b5      	cmp	r5, r6
   85832:	d22e      	bcs.n	85892 <_fputwc_r+0xb6>
   85834:	ab01      	add	r3, sp, #4
   85836:	5ce9      	ldrb	r1, [r5, r3]
   85838:	68a3      	ldr	r3, [r4, #8]
   8583a:	3b01      	subs	r3, #1
   8583c:	2b00      	cmp	r3, #0
   8583e:	60a3      	str	r3, [r4, #8]
   85840:	daf0      	bge.n	85824 <_fputwc_r+0x48>
   85842:	69a2      	ldr	r2, [r4, #24]
   85844:	4293      	cmp	r3, r2
   85846:	db06      	blt.n	85856 <_fputwc_r+0x7a>
   85848:	6823      	ldr	r3, [r4, #0]
   8584a:	7019      	strb	r1, [r3, #0]
   8584c:	6823      	ldr	r3, [r4, #0]
   8584e:	7819      	ldrb	r1, [r3, #0]
   85850:	3301      	adds	r3, #1
   85852:	290a      	cmp	r1, #10
   85854:	d1ea      	bne.n	8582c <_fputwc_r+0x50>
   85856:	4640      	mov	r0, r8
   85858:	4622      	mov	r2, r4
   8585a:	f001 f8ef 	bl	86a3c <__swbuf_r>
   8585e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   85862:	4258      	negs	r0, r3
   85864:	4158      	adcs	r0, r3
   85866:	2800      	cmp	r0, #0
   85868:	d0e1      	beq.n	8582e <_fputwc_r+0x52>
   8586a:	f04f 30ff 	mov.w	r0, #4294967295
   8586e:	b002      	add	sp, #8
   85870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85874:	89a3      	ldrh	r3, [r4, #12]
   85876:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8587a:	81a3      	strh	r3, [r4, #12]
   8587c:	b002      	add	sp, #8
   8587e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85882:	1e7b      	subs	r3, r7, #1
   85884:	2bfe      	cmp	r3, #254	; 0xfe
   85886:	d8bd      	bhi.n	85804 <_fputwc_r+0x28>
   85888:	b2f9      	uxtb	r1, r7
   8588a:	4606      	mov	r6, r0
   8588c:	f88d 1004 	strb.w	r1, [sp, #4]
   85890:	e7c6      	b.n	85820 <_fputwc_r+0x44>
   85892:	4638      	mov	r0, r7
   85894:	b002      	add	sp, #8
   85896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8589a:	bf00      	nop

0008589c <_malloc_trim_r>:
   8589c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8589e:	4d23      	ldr	r5, [pc, #140]	; (8592c <_malloc_trim_r+0x90>)
   858a0:	460f      	mov	r7, r1
   858a2:	4604      	mov	r4, r0
   858a4:	f000 fe92 	bl	865cc <__malloc_lock>
   858a8:	68ab      	ldr	r3, [r5, #8]
   858aa:	685e      	ldr	r6, [r3, #4]
   858ac:	f026 0603 	bic.w	r6, r6, #3
   858b0:	1bf1      	subs	r1, r6, r7
   858b2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   858b6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   858ba:	f021 010f 	bic.w	r1, r1, #15
   858be:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   858c2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   858c6:	db07      	blt.n	858d8 <_malloc_trim_r+0x3c>
   858c8:	4620      	mov	r0, r4
   858ca:	2100      	movs	r1, #0
   858cc:	f001 f862 	bl	86994 <_sbrk_r>
   858d0:	68ab      	ldr	r3, [r5, #8]
   858d2:	4433      	add	r3, r6
   858d4:	4298      	cmp	r0, r3
   858d6:	d004      	beq.n	858e2 <_malloc_trim_r+0x46>
   858d8:	4620      	mov	r0, r4
   858da:	f000 fe79 	bl	865d0 <__malloc_unlock>
   858de:	2000      	movs	r0, #0
   858e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   858e2:	4620      	mov	r0, r4
   858e4:	4279      	negs	r1, r7
   858e6:	f001 f855 	bl	86994 <_sbrk_r>
   858ea:	3001      	adds	r0, #1
   858ec:	d00d      	beq.n	8590a <_malloc_trim_r+0x6e>
   858ee:	4b10      	ldr	r3, [pc, #64]	; (85930 <_malloc_trim_r+0x94>)
   858f0:	68aa      	ldr	r2, [r5, #8]
   858f2:	6819      	ldr	r1, [r3, #0]
   858f4:	1bf6      	subs	r6, r6, r7
   858f6:	f046 0601 	orr.w	r6, r6, #1
   858fa:	4620      	mov	r0, r4
   858fc:	1bc9      	subs	r1, r1, r7
   858fe:	6056      	str	r6, [r2, #4]
   85900:	6019      	str	r1, [r3, #0]
   85902:	f000 fe65 	bl	865d0 <__malloc_unlock>
   85906:	2001      	movs	r0, #1
   85908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8590a:	4620      	mov	r0, r4
   8590c:	2100      	movs	r1, #0
   8590e:	f001 f841 	bl	86994 <_sbrk_r>
   85912:	68ab      	ldr	r3, [r5, #8]
   85914:	1ac2      	subs	r2, r0, r3
   85916:	2a0f      	cmp	r2, #15
   85918:	ddde      	ble.n	858d8 <_malloc_trim_r+0x3c>
   8591a:	4d06      	ldr	r5, [pc, #24]	; (85934 <_malloc_trim_r+0x98>)
   8591c:	4904      	ldr	r1, [pc, #16]	; (85930 <_malloc_trim_r+0x94>)
   8591e:	682d      	ldr	r5, [r5, #0]
   85920:	f042 0201 	orr.w	r2, r2, #1
   85924:	1b40      	subs	r0, r0, r5
   85926:	605a      	str	r2, [r3, #4]
   85928:	6008      	str	r0, [r1, #0]
   8592a:	e7d5      	b.n	858d8 <_malloc_trim_r+0x3c>
   8592c:	200705b8 	.word	0x200705b8
   85930:	20078c24 	.word	0x20078c24
   85934:	200709c4 	.word	0x200709c4

00085938 <_free_r>:
   85938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8593c:	460d      	mov	r5, r1
   8593e:	4606      	mov	r6, r0
   85940:	2900      	cmp	r1, #0
   85942:	d055      	beq.n	859f0 <_free_r+0xb8>
   85944:	f000 fe42 	bl	865cc <__malloc_lock>
   85948:	f855 1c04 	ldr.w	r1, [r5, #-4]
   8594c:	f8df c170 	ldr.w	ip, [pc, #368]	; 85ac0 <_free_r+0x188>
   85950:	f1a5 0408 	sub.w	r4, r5, #8
   85954:	f021 0301 	bic.w	r3, r1, #1
   85958:	18e2      	adds	r2, r4, r3
   8595a:	f8dc 0008 	ldr.w	r0, [ip, #8]
   8595e:	6857      	ldr	r7, [r2, #4]
   85960:	4290      	cmp	r0, r2
   85962:	f027 0703 	bic.w	r7, r7, #3
   85966:	d068      	beq.n	85a3a <_free_r+0x102>
   85968:	f011 0101 	ands.w	r1, r1, #1
   8596c:	6057      	str	r7, [r2, #4]
   8596e:	d032      	beq.n	859d6 <_free_r+0x9e>
   85970:	2100      	movs	r1, #0
   85972:	19d0      	adds	r0, r2, r7
   85974:	6840      	ldr	r0, [r0, #4]
   85976:	07c0      	lsls	r0, r0, #31
   85978:	d406      	bmi.n	85988 <_free_r+0x50>
   8597a:	443b      	add	r3, r7
   8597c:	6890      	ldr	r0, [r2, #8]
   8597e:	2900      	cmp	r1, #0
   85980:	d04d      	beq.n	85a1e <_free_r+0xe6>
   85982:	68d2      	ldr	r2, [r2, #12]
   85984:	60c2      	str	r2, [r0, #12]
   85986:	6090      	str	r0, [r2, #8]
   85988:	f043 0201 	orr.w	r2, r3, #1
   8598c:	6062      	str	r2, [r4, #4]
   8598e:	50e3      	str	r3, [r4, r3]
   85990:	b9e1      	cbnz	r1, 859cc <_free_r+0x94>
   85992:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   85996:	d32d      	bcc.n	859f4 <_free_r+0xbc>
   85998:	0a5a      	lsrs	r2, r3, #9
   8599a:	2a04      	cmp	r2, #4
   8599c:	d869      	bhi.n	85a72 <_free_r+0x13a>
   8599e:	0998      	lsrs	r0, r3, #6
   859a0:	3038      	adds	r0, #56	; 0x38
   859a2:	0041      	lsls	r1, r0, #1
   859a4:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   859a8:	f8dc 2008 	ldr.w	r2, [ip, #8]
   859ac:	4944      	ldr	r1, [pc, #272]	; (85ac0 <_free_r+0x188>)
   859ae:	4562      	cmp	r2, ip
   859b0:	d065      	beq.n	85a7e <_free_r+0x146>
   859b2:	6851      	ldr	r1, [r2, #4]
   859b4:	f021 0103 	bic.w	r1, r1, #3
   859b8:	428b      	cmp	r3, r1
   859ba:	d202      	bcs.n	859c2 <_free_r+0x8a>
   859bc:	6892      	ldr	r2, [r2, #8]
   859be:	4594      	cmp	ip, r2
   859c0:	d1f7      	bne.n	859b2 <_free_r+0x7a>
   859c2:	68d3      	ldr	r3, [r2, #12]
   859c4:	60e3      	str	r3, [r4, #12]
   859c6:	60a2      	str	r2, [r4, #8]
   859c8:	609c      	str	r4, [r3, #8]
   859ca:	60d4      	str	r4, [r2, #12]
   859cc:	4630      	mov	r0, r6
   859ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   859d2:	f000 bdfd 	b.w	865d0 <__malloc_unlock>
   859d6:	f855 5c08 	ldr.w	r5, [r5, #-8]
   859da:	f10c 0808 	add.w	r8, ip, #8
   859de:	1b64      	subs	r4, r4, r5
   859e0:	68a0      	ldr	r0, [r4, #8]
   859e2:	442b      	add	r3, r5
   859e4:	4540      	cmp	r0, r8
   859e6:	d042      	beq.n	85a6e <_free_r+0x136>
   859e8:	68e5      	ldr	r5, [r4, #12]
   859ea:	60c5      	str	r5, [r0, #12]
   859ec:	60a8      	str	r0, [r5, #8]
   859ee:	e7c0      	b.n	85972 <_free_r+0x3a>
   859f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   859f4:	08db      	lsrs	r3, r3, #3
   859f6:	109a      	asrs	r2, r3, #2
   859f8:	2001      	movs	r0, #1
   859fa:	4090      	lsls	r0, r2
   859fc:	f8dc 1004 	ldr.w	r1, [ip, #4]
   85a00:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   85a04:	689a      	ldr	r2, [r3, #8]
   85a06:	4301      	orrs	r1, r0
   85a08:	60a2      	str	r2, [r4, #8]
   85a0a:	60e3      	str	r3, [r4, #12]
   85a0c:	f8cc 1004 	str.w	r1, [ip, #4]
   85a10:	4630      	mov	r0, r6
   85a12:	609c      	str	r4, [r3, #8]
   85a14:	60d4      	str	r4, [r2, #12]
   85a16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85a1a:	f000 bdd9 	b.w	865d0 <__malloc_unlock>
   85a1e:	4d29      	ldr	r5, [pc, #164]	; (85ac4 <_free_r+0x18c>)
   85a20:	42a8      	cmp	r0, r5
   85a22:	d1ae      	bne.n	85982 <_free_r+0x4a>
   85a24:	f043 0201 	orr.w	r2, r3, #1
   85a28:	f8cc 4014 	str.w	r4, [ip, #20]
   85a2c:	f8cc 4010 	str.w	r4, [ip, #16]
   85a30:	60e0      	str	r0, [r4, #12]
   85a32:	60a0      	str	r0, [r4, #8]
   85a34:	6062      	str	r2, [r4, #4]
   85a36:	50e3      	str	r3, [r4, r3]
   85a38:	e7c8      	b.n	859cc <_free_r+0x94>
   85a3a:	441f      	add	r7, r3
   85a3c:	07cb      	lsls	r3, r1, #31
   85a3e:	d407      	bmi.n	85a50 <_free_r+0x118>
   85a40:	f855 1c08 	ldr.w	r1, [r5, #-8]
   85a44:	1a64      	subs	r4, r4, r1
   85a46:	68e3      	ldr	r3, [r4, #12]
   85a48:	68a2      	ldr	r2, [r4, #8]
   85a4a:	440f      	add	r7, r1
   85a4c:	60d3      	str	r3, [r2, #12]
   85a4e:	609a      	str	r2, [r3, #8]
   85a50:	4b1d      	ldr	r3, [pc, #116]	; (85ac8 <_free_r+0x190>)
   85a52:	f047 0201 	orr.w	r2, r7, #1
   85a56:	681b      	ldr	r3, [r3, #0]
   85a58:	6062      	str	r2, [r4, #4]
   85a5a:	429f      	cmp	r7, r3
   85a5c:	f8cc 4008 	str.w	r4, [ip, #8]
   85a60:	d3b4      	bcc.n	859cc <_free_r+0x94>
   85a62:	4b1a      	ldr	r3, [pc, #104]	; (85acc <_free_r+0x194>)
   85a64:	4630      	mov	r0, r6
   85a66:	6819      	ldr	r1, [r3, #0]
   85a68:	f7ff ff18 	bl	8589c <_malloc_trim_r>
   85a6c:	e7ae      	b.n	859cc <_free_r+0x94>
   85a6e:	2101      	movs	r1, #1
   85a70:	e77f      	b.n	85972 <_free_r+0x3a>
   85a72:	2a14      	cmp	r2, #20
   85a74:	d80b      	bhi.n	85a8e <_free_r+0x156>
   85a76:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   85a7a:	0041      	lsls	r1, r0, #1
   85a7c:	e792      	b.n	859a4 <_free_r+0x6c>
   85a7e:	1080      	asrs	r0, r0, #2
   85a80:	2501      	movs	r5, #1
   85a82:	4085      	lsls	r5, r0
   85a84:	6848      	ldr	r0, [r1, #4]
   85a86:	4613      	mov	r3, r2
   85a88:	4328      	orrs	r0, r5
   85a8a:	6048      	str	r0, [r1, #4]
   85a8c:	e79a      	b.n	859c4 <_free_r+0x8c>
   85a8e:	2a54      	cmp	r2, #84	; 0x54
   85a90:	d803      	bhi.n	85a9a <_free_r+0x162>
   85a92:	0b18      	lsrs	r0, r3, #12
   85a94:	306e      	adds	r0, #110	; 0x6e
   85a96:	0041      	lsls	r1, r0, #1
   85a98:	e784      	b.n	859a4 <_free_r+0x6c>
   85a9a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   85a9e:	d803      	bhi.n	85aa8 <_free_r+0x170>
   85aa0:	0bd8      	lsrs	r0, r3, #15
   85aa2:	3077      	adds	r0, #119	; 0x77
   85aa4:	0041      	lsls	r1, r0, #1
   85aa6:	e77d      	b.n	859a4 <_free_r+0x6c>
   85aa8:	f240 5154 	movw	r1, #1364	; 0x554
   85aac:	428a      	cmp	r2, r1
   85aae:	d803      	bhi.n	85ab8 <_free_r+0x180>
   85ab0:	0c98      	lsrs	r0, r3, #18
   85ab2:	307c      	adds	r0, #124	; 0x7c
   85ab4:	0041      	lsls	r1, r0, #1
   85ab6:	e775      	b.n	859a4 <_free_r+0x6c>
   85ab8:	21fc      	movs	r1, #252	; 0xfc
   85aba:	207e      	movs	r0, #126	; 0x7e
   85abc:	e772      	b.n	859a4 <_free_r+0x6c>
   85abe:	bf00      	nop
   85ac0:	200705b8 	.word	0x200705b8
   85ac4:	200705c0 	.word	0x200705c0
   85ac8:	200709c0 	.word	0x200709c0
   85acc:	20078c20 	.word	0x20078c20

00085ad0 <__sfvwrite_r>:
   85ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85ad4:	6893      	ldr	r3, [r2, #8]
   85ad6:	b083      	sub	sp, #12
   85ad8:	4616      	mov	r6, r2
   85ada:	4681      	mov	r9, r0
   85adc:	460c      	mov	r4, r1
   85ade:	b32b      	cbz	r3, 85b2c <__sfvwrite_r+0x5c>
   85ae0:	898b      	ldrh	r3, [r1, #12]
   85ae2:	0719      	lsls	r1, r3, #28
   85ae4:	d526      	bpl.n	85b34 <__sfvwrite_r+0x64>
   85ae6:	6922      	ldr	r2, [r4, #16]
   85ae8:	b322      	cbz	r2, 85b34 <__sfvwrite_r+0x64>
   85aea:	f003 0202 	and.w	r2, r3, #2
   85aee:	b292      	uxth	r2, r2
   85af0:	6835      	ldr	r5, [r6, #0]
   85af2:	2a00      	cmp	r2, #0
   85af4:	d02c      	beq.n	85b50 <__sfvwrite_r+0x80>
   85af6:	f04f 0a00 	mov.w	sl, #0
   85afa:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 85de4 <__sfvwrite_r+0x314>
   85afe:	46d0      	mov	r8, sl
   85b00:	45d8      	cmp	r8, fp
   85b02:	bf34      	ite	cc
   85b04:	4643      	movcc	r3, r8
   85b06:	465b      	movcs	r3, fp
   85b08:	4652      	mov	r2, sl
   85b0a:	4648      	mov	r0, r9
   85b0c:	f1b8 0f00 	cmp.w	r8, #0
   85b10:	d04f      	beq.n	85bb2 <__sfvwrite_r+0xe2>
   85b12:	69e1      	ldr	r1, [r4, #28]
   85b14:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85b16:	47b8      	blx	r7
   85b18:	2800      	cmp	r0, #0
   85b1a:	dd56      	ble.n	85bca <__sfvwrite_r+0xfa>
   85b1c:	68b3      	ldr	r3, [r6, #8]
   85b1e:	4482      	add	sl, r0
   85b20:	1a1b      	subs	r3, r3, r0
   85b22:	ebc0 0808 	rsb	r8, r0, r8
   85b26:	60b3      	str	r3, [r6, #8]
   85b28:	2b00      	cmp	r3, #0
   85b2a:	d1e9      	bne.n	85b00 <__sfvwrite_r+0x30>
   85b2c:	2000      	movs	r0, #0
   85b2e:	b003      	add	sp, #12
   85b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85b34:	4648      	mov	r0, r9
   85b36:	4621      	mov	r1, r4
   85b38:	f7ff fc88 	bl	8544c <__swsetup_r>
   85b3c:	2800      	cmp	r0, #0
   85b3e:	f040 8148 	bne.w	85dd2 <__sfvwrite_r+0x302>
   85b42:	89a3      	ldrh	r3, [r4, #12]
   85b44:	6835      	ldr	r5, [r6, #0]
   85b46:	f003 0202 	and.w	r2, r3, #2
   85b4a:	b292      	uxth	r2, r2
   85b4c:	2a00      	cmp	r2, #0
   85b4e:	d1d2      	bne.n	85af6 <__sfvwrite_r+0x26>
   85b50:	f013 0a01 	ands.w	sl, r3, #1
   85b54:	d142      	bne.n	85bdc <__sfvwrite_r+0x10c>
   85b56:	46d0      	mov	r8, sl
   85b58:	f1b8 0f00 	cmp.w	r8, #0
   85b5c:	d023      	beq.n	85ba6 <__sfvwrite_r+0xd6>
   85b5e:	059a      	lsls	r2, r3, #22
   85b60:	68a7      	ldr	r7, [r4, #8]
   85b62:	d576      	bpl.n	85c52 <__sfvwrite_r+0x182>
   85b64:	45b8      	cmp	r8, r7
   85b66:	f0c0 80a4 	bcc.w	85cb2 <__sfvwrite_r+0x1e2>
   85b6a:	f413 6f90 	tst.w	r3, #1152	; 0x480
   85b6e:	f040 80b2 	bne.w	85cd6 <__sfvwrite_r+0x206>
   85b72:	6820      	ldr	r0, [r4, #0]
   85b74:	46bb      	mov	fp, r7
   85b76:	4651      	mov	r1, sl
   85b78:	465a      	mov	r2, fp
   85b7a:	f000 fcc1 	bl	86500 <memmove>
   85b7e:	68a2      	ldr	r2, [r4, #8]
   85b80:	6821      	ldr	r1, [r4, #0]
   85b82:	1bd2      	subs	r2, r2, r7
   85b84:	eb01 030b 	add.w	r3, r1, fp
   85b88:	60a2      	str	r2, [r4, #8]
   85b8a:	6023      	str	r3, [r4, #0]
   85b8c:	4642      	mov	r2, r8
   85b8e:	68b3      	ldr	r3, [r6, #8]
   85b90:	4492      	add	sl, r2
   85b92:	1a9b      	subs	r3, r3, r2
   85b94:	ebc2 0808 	rsb	r8, r2, r8
   85b98:	60b3      	str	r3, [r6, #8]
   85b9a:	2b00      	cmp	r3, #0
   85b9c:	d0c6      	beq.n	85b2c <__sfvwrite_r+0x5c>
   85b9e:	89a3      	ldrh	r3, [r4, #12]
   85ba0:	f1b8 0f00 	cmp.w	r8, #0
   85ba4:	d1db      	bne.n	85b5e <__sfvwrite_r+0x8e>
   85ba6:	f8d5 a000 	ldr.w	sl, [r5]
   85baa:	f8d5 8004 	ldr.w	r8, [r5, #4]
   85bae:	3508      	adds	r5, #8
   85bb0:	e7d2      	b.n	85b58 <__sfvwrite_r+0x88>
   85bb2:	f8d5 a000 	ldr.w	sl, [r5]
   85bb6:	f8d5 8004 	ldr.w	r8, [r5, #4]
   85bba:	3508      	adds	r5, #8
   85bbc:	e7a0      	b.n	85b00 <__sfvwrite_r+0x30>
   85bbe:	4648      	mov	r0, r9
   85bc0:	4621      	mov	r1, r4
   85bc2:	f7ff fd59 	bl	85678 <_fflush_r>
   85bc6:	2800      	cmp	r0, #0
   85bc8:	d059      	beq.n	85c7e <__sfvwrite_r+0x1ae>
   85bca:	89a3      	ldrh	r3, [r4, #12]
   85bcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85bd0:	f04f 30ff 	mov.w	r0, #4294967295
   85bd4:	81a3      	strh	r3, [r4, #12]
   85bd6:	b003      	add	sp, #12
   85bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85bdc:	4692      	mov	sl, r2
   85bde:	9201      	str	r2, [sp, #4]
   85be0:	4693      	mov	fp, r2
   85be2:	4690      	mov	r8, r2
   85be4:	f1b8 0f00 	cmp.w	r8, #0
   85be8:	d02b      	beq.n	85c42 <__sfvwrite_r+0x172>
   85bea:	9f01      	ldr	r7, [sp, #4]
   85bec:	2f00      	cmp	r7, #0
   85bee:	d064      	beq.n	85cba <__sfvwrite_r+0x1ea>
   85bf0:	6820      	ldr	r0, [r4, #0]
   85bf2:	6921      	ldr	r1, [r4, #16]
   85bf4:	45c2      	cmp	sl, r8
   85bf6:	bf34      	ite	cc
   85bf8:	4653      	movcc	r3, sl
   85bfa:	4643      	movcs	r3, r8
   85bfc:	4288      	cmp	r0, r1
   85bfe:	461f      	mov	r7, r3
   85c00:	f8d4 c008 	ldr.w	ip, [r4, #8]
   85c04:	6962      	ldr	r2, [r4, #20]
   85c06:	d903      	bls.n	85c10 <__sfvwrite_r+0x140>
   85c08:	4494      	add	ip, r2
   85c0a:	4563      	cmp	r3, ip
   85c0c:	f300 80ae 	bgt.w	85d6c <__sfvwrite_r+0x29c>
   85c10:	4293      	cmp	r3, r2
   85c12:	db36      	blt.n	85c82 <__sfvwrite_r+0x1b2>
   85c14:	4613      	mov	r3, r2
   85c16:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85c18:	4648      	mov	r0, r9
   85c1a:	69e1      	ldr	r1, [r4, #28]
   85c1c:	465a      	mov	r2, fp
   85c1e:	47b8      	blx	r7
   85c20:	1e07      	subs	r7, r0, #0
   85c22:	ddd2      	ble.n	85bca <__sfvwrite_r+0xfa>
   85c24:	ebba 0a07 	subs.w	sl, sl, r7
   85c28:	d03a      	beq.n	85ca0 <__sfvwrite_r+0x1d0>
   85c2a:	68b3      	ldr	r3, [r6, #8]
   85c2c:	44bb      	add	fp, r7
   85c2e:	1bdb      	subs	r3, r3, r7
   85c30:	ebc7 0808 	rsb	r8, r7, r8
   85c34:	60b3      	str	r3, [r6, #8]
   85c36:	2b00      	cmp	r3, #0
   85c38:	f43f af78 	beq.w	85b2c <__sfvwrite_r+0x5c>
   85c3c:	f1b8 0f00 	cmp.w	r8, #0
   85c40:	d1d3      	bne.n	85bea <__sfvwrite_r+0x11a>
   85c42:	2700      	movs	r7, #0
   85c44:	f8d5 b000 	ldr.w	fp, [r5]
   85c48:	f8d5 8004 	ldr.w	r8, [r5, #4]
   85c4c:	9701      	str	r7, [sp, #4]
   85c4e:	3508      	adds	r5, #8
   85c50:	e7c8      	b.n	85be4 <__sfvwrite_r+0x114>
   85c52:	6820      	ldr	r0, [r4, #0]
   85c54:	6923      	ldr	r3, [r4, #16]
   85c56:	4298      	cmp	r0, r3
   85c58:	d802      	bhi.n	85c60 <__sfvwrite_r+0x190>
   85c5a:	6963      	ldr	r3, [r4, #20]
   85c5c:	4598      	cmp	r8, r3
   85c5e:	d272      	bcs.n	85d46 <__sfvwrite_r+0x276>
   85c60:	45b8      	cmp	r8, r7
   85c62:	bf38      	it	cc
   85c64:	4647      	movcc	r7, r8
   85c66:	463a      	mov	r2, r7
   85c68:	4651      	mov	r1, sl
   85c6a:	f000 fc49 	bl	86500 <memmove>
   85c6e:	68a3      	ldr	r3, [r4, #8]
   85c70:	6822      	ldr	r2, [r4, #0]
   85c72:	1bdb      	subs	r3, r3, r7
   85c74:	443a      	add	r2, r7
   85c76:	60a3      	str	r3, [r4, #8]
   85c78:	6022      	str	r2, [r4, #0]
   85c7a:	2b00      	cmp	r3, #0
   85c7c:	d09f      	beq.n	85bbe <__sfvwrite_r+0xee>
   85c7e:	463a      	mov	r2, r7
   85c80:	e785      	b.n	85b8e <__sfvwrite_r+0xbe>
   85c82:	461a      	mov	r2, r3
   85c84:	4659      	mov	r1, fp
   85c86:	9300      	str	r3, [sp, #0]
   85c88:	f000 fc3a 	bl	86500 <memmove>
   85c8c:	9b00      	ldr	r3, [sp, #0]
   85c8e:	68a1      	ldr	r1, [r4, #8]
   85c90:	6822      	ldr	r2, [r4, #0]
   85c92:	1ac9      	subs	r1, r1, r3
   85c94:	ebba 0a07 	subs.w	sl, sl, r7
   85c98:	4413      	add	r3, r2
   85c9a:	60a1      	str	r1, [r4, #8]
   85c9c:	6023      	str	r3, [r4, #0]
   85c9e:	d1c4      	bne.n	85c2a <__sfvwrite_r+0x15a>
   85ca0:	4648      	mov	r0, r9
   85ca2:	4621      	mov	r1, r4
   85ca4:	f7ff fce8 	bl	85678 <_fflush_r>
   85ca8:	2800      	cmp	r0, #0
   85caa:	d18e      	bne.n	85bca <__sfvwrite_r+0xfa>
   85cac:	f8cd a004 	str.w	sl, [sp, #4]
   85cb0:	e7bb      	b.n	85c2a <__sfvwrite_r+0x15a>
   85cb2:	6820      	ldr	r0, [r4, #0]
   85cb4:	4647      	mov	r7, r8
   85cb6:	46c3      	mov	fp, r8
   85cb8:	e75d      	b.n	85b76 <__sfvwrite_r+0xa6>
   85cba:	4658      	mov	r0, fp
   85cbc:	210a      	movs	r1, #10
   85cbe:	4642      	mov	r2, r8
   85cc0:	f000 fbd4 	bl	8646c <memchr>
   85cc4:	2800      	cmp	r0, #0
   85cc6:	d07f      	beq.n	85dc8 <__sfvwrite_r+0x2f8>
   85cc8:	f100 0a01 	add.w	sl, r0, #1
   85ccc:	2701      	movs	r7, #1
   85cce:	ebcb 0a0a 	rsb	sl, fp, sl
   85cd2:	9701      	str	r7, [sp, #4]
   85cd4:	e78c      	b.n	85bf0 <__sfvwrite_r+0x120>
   85cd6:	6822      	ldr	r2, [r4, #0]
   85cd8:	6921      	ldr	r1, [r4, #16]
   85cda:	6967      	ldr	r7, [r4, #20]
   85cdc:	ebc1 0c02 	rsb	ip, r1, r2
   85ce0:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   85ce4:	f10c 0201 	add.w	r2, ip, #1
   85ce8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   85cec:	4442      	add	r2, r8
   85cee:	107f      	asrs	r7, r7, #1
   85cf0:	4297      	cmp	r7, r2
   85cf2:	bf34      	ite	cc
   85cf4:	4617      	movcc	r7, r2
   85cf6:	463a      	movcs	r2, r7
   85cf8:	055b      	lsls	r3, r3, #21
   85cfa:	d54f      	bpl.n	85d9c <__sfvwrite_r+0x2cc>
   85cfc:	4611      	mov	r1, r2
   85cfe:	4648      	mov	r0, r9
   85d00:	f8cd c000 	str.w	ip, [sp]
   85d04:	f000 f916 	bl	85f34 <_malloc_r>
   85d08:	f8dd c000 	ldr.w	ip, [sp]
   85d0c:	4683      	mov	fp, r0
   85d0e:	2800      	cmp	r0, #0
   85d10:	d062      	beq.n	85dd8 <__sfvwrite_r+0x308>
   85d12:	4662      	mov	r2, ip
   85d14:	6921      	ldr	r1, [r4, #16]
   85d16:	f8cd c000 	str.w	ip, [sp]
   85d1a:	f7fe fb49 	bl	843b0 <memcpy>
   85d1e:	89a2      	ldrh	r2, [r4, #12]
   85d20:	f8dd c000 	ldr.w	ip, [sp]
   85d24:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   85d28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   85d2c:	81a2      	strh	r2, [r4, #12]
   85d2e:	eb0b 000c 	add.w	r0, fp, ip
   85d32:	ebcc 0207 	rsb	r2, ip, r7
   85d36:	f8c4 b010 	str.w	fp, [r4, #16]
   85d3a:	6167      	str	r7, [r4, #20]
   85d3c:	6020      	str	r0, [r4, #0]
   85d3e:	60a2      	str	r2, [r4, #8]
   85d40:	4647      	mov	r7, r8
   85d42:	46c3      	mov	fp, r8
   85d44:	e717      	b.n	85b76 <__sfvwrite_r+0xa6>
   85d46:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   85d4a:	4590      	cmp	r8, r2
   85d4c:	bf38      	it	cc
   85d4e:	4642      	movcc	r2, r8
   85d50:	fb92 f2f3 	sdiv	r2, r2, r3
   85d54:	fb02 f303 	mul.w	r3, r2, r3
   85d58:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85d5a:	4648      	mov	r0, r9
   85d5c:	69e1      	ldr	r1, [r4, #28]
   85d5e:	4652      	mov	r2, sl
   85d60:	47b8      	blx	r7
   85d62:	2800      	cmp	r0, #0
   85d64:	f77f af31 	ble.w	85bca <__sfvwrite_r+0xfa>
   85d68:	4602      	mov	r2, r0
   85d6a:	e710      	b.n	85b8e <__sfvwrite_r+0xbe>
   85d6c:	4662      	mov	r2, ip
   85d6e:	4659      	mov	r1, fp
   85d70:	f8cd c000 	str.w	ip, [sp]
   85d74:	f000 fbc4 	bl	86500 <memmove>
   85d78:	f8dd c000 	ldr.w	ip, [sp]
   85d7c:	6823      	ldr	r3, [r4, #0]
   85d7e:	4648      	mov	r0, r9
   85d80:	4463      	add	r3, ip
   85d82:	6023      	str	r3, [r4, #0]
   85d84:	4621      	mov	r1, r4
   85d86:	f8cd c000 	str.w	ip, [sp]
   85d8a:	f7ff fc75 	bl	85678 <_fflush_r>
   85d8e:	f8dd c000 	ldr.w	ip, [sp]
   85d92:	2800      	cmp	r0, #0
   85d94:	f47f af19 	bne.w	85bca <__sfvwrite_r+0xfa>
   85d98:	4667      	mov	r7, ip
   85d9a:	e743      	b.n	85c24 <__sfvwrite_r+0x154>
   85d9c:	4648      	mov	r0, r9
   85d9e:	f8cd c000 	str.w	ip, [sp]
   85da2:	f000 fc17 	bl	865d4 <_realloc_r>
   85da6:	f8dd c000 	ldr.w	ip, [sp]
   85daa:	4683      	mov	fp, r0
   85dac:	2800      	cmp	r0, #0
   85dae:	d1be      	bne.n	85d2e <__sfvwrite_r+0x25e>
   85db0:	4648      	mov	r0, r9
   85db2:	6921      	ldr	r1, [r4, #16]
   85db4:	f7ff fdc0 	bl	85938 <_free_r>
   85db8:	89a3      	ldrh	r3, [r4, #12]
   85dba:	220c      	movs	r2, #12
   85dbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   85dc0:	b29b      	uxth	r3, r3
   85dc2:	f8c9 2000 	str.w	r2, [r9]
   85dc6:	e701      	b.n	85bcc <__sfvwrite_r+0xfc>
   85dc8:	2701      	movs	r7, #1
   85dca:	f108 0a01 	add.w	sl, r8, #1
   85dce:	9701      	str	r7, [sp, #4]
   85dd0:	e70e      	b.n	85bf0 <__sfvwrite_r+0x120>
   85dd2:	f04f 30ff 	mov.w	r0, #4294967295
   85dd6:	e6aa      	b.n	85b2e <__sfvwrite_r+0x5e>
   85dd8:	230c      	movs	r3, #12
   85dda:	f8c9 3000 	str.w	r3, [r9]
   85dde:	89a3      	ldrh	r3, [r4, #12]
   85de0:	e6f4      	b.n	85bcc <__sfvwrite_r+0xfc>
   85de2:	bf00      	nop
   85de4:	7ffffc00 	.word	0x7ffffc00

00085de8 <_fwalk>:
   85de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85dec:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   85df0:	4688      	mov	r8, r1
   85df2:	d019      	beq.n	85e28 <_fwalk+0x40>
   85df4:	2600      	movs	r6, #0
   85df6:	687d      	ldr	r5, [r7, #4]
   85df8:	68bc      	ldr	r4, [r7, #8]
   85dfa:	3d01      	subs	r5, #1
   85dfc:	d40e      	bmi.n	85e1c <_fwalk+0x34>
   85dfe:	89a3      	ldrh	r3, [r4, #12]
   85e00:	3d01      	subs	r5, #1
   85e02:	2b01      	cmp	r3, #1
   85e04:	d906      	bls.n	85e14 <_fwalk+0x2c>
   85e06:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   85e0a:	4620      	mov	r0, r4
   85e0c:	3301      	adds	r3, #1
   85e0e:	d001      	beq.n	85e14 <_fwalk+0x2c>
   85e10:	47c0      	blx	r8
   85e12:	4306      	orrs	r6, r0
   85e14:	1c6b      	adds	r3, r5, #1
   85e16:	f104 0468 	add.w	r4, r4, #104	; 0x68
   85e1a:	d1f0      	bne.n	85dfe <_fwalk+0x16>
   85e1c:	683f      	ldr	r7, [r7, #0]
   85e1e:	2f00      	cmp	r7, #0
   85e20:	d1e9      	bne.n	85df6 <_fwalk+0xe>
   85e22:	4630      	mov	r0, r6
   85e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85e28:	463e      	mov	r6, r7
   85e2a:	4630      	mov	r0, r6
   85e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00085e30 <__locale_charset>:
   85e30:	4800      	ldr	r0, [pc, #0]	; (85e34 <__locale_charset+0x4>)
   85e32:	4770      	bx	lr
   85e34:	20070594 	.word	0x20070594

00085e38 <__locale_mb_cur_max>:
   85e38:	4b01      	ldr	r3, [pc, #4]	; (85e40 <__locale_mb_cur_max+0x8>)
   85e3a:	6818      	ldr	r0, [r3, #0]
   85e3c:	4770      	bx	lr
   85e3e:	bf00      	nop
   85e40:	200705b4 	.word	0x200705b4

00085e44 <__smakebuf_r>:
   85e44:	b5f0      	push	{r4, r5, r6, r7, lr}
   85e46:	898b      	ldrh	r3, [r1, #12]
   85e48:	b091      	sub	sp, #68	; 0x44
   85e4a:	b29a      	uxth	r2, r3
   85e4c:	0796      	lsls	r6, r2, #30
   85e4e:	460c      	mov	r4, r1
   85e50:	4605      	mov	r5, r0
   85e52:	d437      	bmi.n	85ec4 <__smakebuf_r+0x80>
   85e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85e58:	2900      	cmp	r1, #0
   85e5a:	db17      	blt.n	85e8c <__smakebuf_r+0x48>
   85e5c:	aa01      	add	r2, sp, #4
   85e5e:	f000 ff39 	bl	86cd4 <_fstat_r>
   85e62:	2800      	cmp	r0, #0
   85e64:	db10      	blt.n	85e88 <__smakebuf_r+0x44>
   85e66:	9b02      	ldr	r3, [sp, #8]
   85e68:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   85e6c:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   85e70:	424f      	negs	r7, r1
   85e72:	414f      	adcs	r7, r1
   85e74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   85e78:	d02c      	beq.n	85ed4 <__smakebuf_r+0x90>
   85e7a:	89a3      	ldrh	r3, [r4, #12]
   85e7c:	f44f 6680 	mov.w	r6, #1024	; 0x400
   85e80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85e84:	81a3      	strh	r3, [r4, #12]
   85e86:	e00b      	b.n	85ea0 <__smakebuf_r+0x5c>
   85e88:	89a3      	ldrh	r3, [r4, #12]
   85e8a:	b29a      	uxth	r2, r3
   85e8c:	f012 0f80 	tst.w	r2, #128	; 0x80
   85e90:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85e94:	81a3      	strh	r3, [r4, #12]
   85e96:	bf14      	ite	ne
   85e98:	2640      	movne	r6, #64	; 0x40
   85e9a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   85e9e:	2700      	movs	r7, #0
   85ea0:	4628      	mov	r0, r5
   85ea2:	4631      	mov	r1, r6
   85ea4:	f000 f846 	bl	85f34 <_malloc_r>
   85ea8:	89a3      	ldrh	r3, [r4, #12]
   85eaa:	2800      	cmp	r0, #0
   85eac:	d029      	beq.n	85f02 <__smakebuf_r+0xbe>
   85eae:	4a1b      	ldr	r2, [pc, #108]	; (85f1c <__smakebuf_r+0xd8>)
   85eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   85eb4:	63ea      	str	r2, [r5, #60]	; 0x3c
   85eb6:	81a3      	strh	r3, [r4, #12]
   85eb8:	6020      	str	r0, [r4, #0]
   85eba:	6120      	str	r0, [r4, #16]
   85ebc:	6166      	str	r6, [r4, #20]
   85ebe:	b9a7      	cbnz	r7, 85eea <__smakebuf_r+0xa6>
   85ec0:	b011      	add	sp, #68	; 0x44
   85ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85ec4:	f101 0343 	add.w	r3, r1, #67	; 0x43
   85ec8:	2201      	movs	r2, #1
   85eca:	600b      	str	r3, [r1, #0]
   85ecc:	610b      	str	r3, [r1, #16]
   85ece:	614a      	str	r2, [r1, #20]
   85ed0:	b011      	add	sp, #68	; 0x44
   85ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85ed4:	4a12      	ldr	r2, [pc, #72]	; (85f20 <__smakebuf_r+0xdc>)
   85ed6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   85ed8:	4293      	cmp	r3, r2
   85eda:	d1ce      	bne.n	85e7a <__smakebuf_r+0x36>
   85edc:	89a3      	ldrh	r3, [r4, #12]
   85ede:	f44f 6680 	mov.w	r6, #1024	; 0x400
   85ee2:	4333      	orrs	r3, r6
   85ee4:	81a3      	strh	r3, [r4, #12]
   85ee6:	64e6      	str	r6, [r4, #76]	; 0x4c
   85ee8:	e7da      	b.n	85ea0 <__smakebuf_r+0x5c>
   85eea:	4628      	mov	r0, r5
   85eec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85ef0:	f000 ff04 	bl	86cfc <_isatty_r>
   85ef4:	2800      	cmp	r0, #0
   85ef6:	d0e3      	beq.n	85ec0 <__smakebuf_r+0x7c>
   85ef8:	89a3      	ldrh	r3, [r4, #12]
   85efa:	f043 0301 	orr.w	r3, r3, #1
   85efe:	81a3      	strh	r3, [r4, #12]
   85f00:	e7de      	b.n	85ec0 <__smakebuf_r+0x7c>
   85f02:	059a      	lsls	r2, r3, #22
   85f04:	d4dc      	bmi.n	85ec0 <__smakebuf_r+0x7c>
   85f06:	f104 0243 	add.w	r2, r4, #67	; 0x43
   85f0a:	f043 0302 	orr.w	r3, r3, #2
   85f0e:	2101      	movs	r1, #1
   85f10:	81a3      	strh	r3, [r4, #12]
   85f12:	6022      	str	r2, [r4, #0]
   85f14:	6122      	str	r2, [r4, #16]
   85f16:	6161      	str	r1, [r4, #20]
   85f18:	e7d2      	b.n	85ec0 <__smakebuf_r+0x7c>
   85f1a:	bf00      	nop
   85f1c:	000856a5 	.word	0x000856a5
   85f20:	00086a15 	.word	0x00086a15

00085f24 <malloc>:
   85f24:	4b02      	ldr	r3, [pc, #8]	; (85f30 <malloc+0xc>)
   85f26:	4601      	mov	r1, r0
   85f28:	6818      	ldr	r0, [r3, #0]
   85f2a:	f000 b803 	b.w	85f34 <_malloc_r>
   85f2e:	bf00      	nop
   85f30:	20070590 	.word	0x20070590

00085f34 <_malloc_r>:
   85f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85f38:	f101 050b 	add.w	r5, r1, #11
   85f3c:	2d16      	cmp	r5, #22
   85f3e:	b083      	sub	sp, #12
   85f40:	4606      	mov	r6, r0
   85f42:	d927      	bls.n	85f94 <_malloc_r+0x60>
   85f44:	f035 0507 	bics.w	r5, r5, #7
   85f48:	d427      	bmi.n	85f9a <_malloc_r+0x66>
   85f4a:	42a9      	cmp	r1, r5
   85f4c:	d825      	bhi.n	85f9a <_malloc_r+0x66>
   85f4e:	4630      	mov	r0, r6
   85f50:	f000 fb3c 	bl	865cc <__malloc_lock>
   85f54:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   85f58:	d226      	bcs.n	85fa8 <_malloc_r+0x74>
   85f5a:	4fc1      	ldr	r7, [pc, #772]	; (86260 <_malloc_r+0x32c>)
   85f5c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   85f60:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   85f64:	68dc      	ldr	r4, [r3, #12]
   85f66:	429c      	cmp	r4, r3
   85f68:	f000 81d2 	beq.w	86310 <_malloc_r+0x3dc>
   85f6c:	6863      	ldr	r3, [r4, #4]
   85f6e:	68e2      	ldr	r2, [r4, #12]
   85f70:	f023 0303 	bic.w	r3, r3, #3
   85f74:	4423      	add	r3, r4
   85f76:	6858      	ldr	r0, [r3, #4]
   85f78:	68a1      	ldr	r1, [r4, #8]
   85f7a:	f040 0501 	orr.w	r5, r0, #1
   85f7e:	60ca      	str	r2, [r1, #12]
   85f80:	4630      	mov	r0, r6
   85f82:	6091      	str	r1, [r2, #8]
   85f84:	605d      	str	r5, [r3, #4]
   85f86:	f000 fb23 	bl	865d0 <__malloc_unlock>
   85f8a:	3408      	adds	r4, #8
   85f8c:	4620      	mov	r0, r4
   85f8e:	b003      	add	sp, #12
   85f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85f94:	2510      	movs	r5, #16
   85f96:	42a9      	cmp	r1, r5
   85f98:	d9d9      	bls.n	85f4e <_malloc_r+0x1a>
   85f9a:	2400      	movs	r4, #0
   85f9c:	230c      	movs	r3, #12
   85f9e:	4620      	mov	r0, r4
   85fa0:	6033      	str	r3, [r6, #0]
   85fa2:	b003      	add	sp, #12
   85fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85fa8:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   85fac:	f000 8089 	beq.w	860c2 <_malloc_r+0x18e>
   85fb0:	f1bc 0f04 	cmp.w	ip, #4
   85fb4:	f200 8160 	bhi.w	86278 <_malloc_r+0x344>
   85fb8:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   85fbc:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   85fc0:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85fc4:	4fa6      	ldr	r7, [pc, #664]	; (86260 <_malloc_r+0x32c>)
   85fc6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   85fca:	68cc      	ldr	r4, [r1, #12]
   85fcc:	42a1      	cmp	r1, r4
   85fce:	d105      	bne.n	85fdc <_malloc_r+0xa8>
   85fd0:	e00c      	b.n	85fec <_malloc_r+0xb8>
   85fd2:	2b00      	cmp	r3, #0
   85fd4:	da79      	bge.n	860ca <_malloc_r+0x196>
   85fd6:	68e4      	ldr	r4, [r4, #12]
   85fd8:	42a1      	cmp	r1, r4
   85fda:	d007      	beq.n	85fec <_malloc_r+0xb8>
   85fdc:	6862      	ldr	r2, [r4, #4]
   85fde:	f022 0203 	bic.w	r2, r2, #3
   85fe2:	1b53      	subs	r3, r2, r5
   85fe4:	2b0f      	cmp	r3, #15
   85fe6:	ddf4      	ble.n	85fd2 <_malloc_r+0x9e>
   85fe8:	f10c 3cff 	add.w	ip, ip, #4294967295
   85fec:	f10c 0c01 	add.w	ip, ip, #1
   85ff0:	4b9b      	ldr	r3, [pc, #620]	; (86260 <_malloc_r+0x32c>)
   85ff2:	693c      	ldr	r4, [r7, #16]
   85ff4:	f103 0e08 	add.w	lr, r3, #8
   85ff8:	4574      	cmp	r4, lr
   85ffa:	f000 817e 	beq.w	862fa <_malloc_r+0x3c6>
   85ffe:	6861      	ldr	r1, [r4, #4]
   86000:	f021 0103 	bic.w	r1, r1, #3
   86004:	1b4a      	subs	r2, r1, r5
   86006:	2a0f      	cmp	r2, #15
   86008:	f300 8164 	bgt.w	862d4 <_malloc_r+0x3a0>
   8600c:	2a00      	cmp	r2, #0
   8600e:	f8c3 e014 	str.w	lr, [r3, #20]
   86012:	f8c3 e010 	str.w	lr, [r3, #16]
   86016:	da69      	bge.n	860ec <_malloc_r+0x1b8>
   86018:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   8601c:	f080 813a 	bcs.w	86294 <_malloc_r+0x360>
   86020:	08c9      	lsrs	r1, r1, #3
   86022:	108a      	asrs	r2, r1, #2
   86024:	f04f 0801 	mov.w	r8, #1
   86028:	fa08 f802 	lsl.w	r8, r8, r2
   8602c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   86030:	685a      	ldr	r2, [r3, #4]
   86032:	6888      	ldr	r0, [r1, #8]
   86034:	ea48 0202 	orr.w	r2, r8, r2
   86038:	60a0      	str	r0, [r4, #8]
   8603a:	60e1      	str	r1, [r4, #12]
   8603c:	605a      	str	r2, [r3, #4]
   8603e:	608c      	str	r4, [r1, #8]
   86040:	60c4      	str	r4, [r0, #12]
   86042:	ea4f 03ac 	mov.w	r3, ip, asr #2
   86046:	2001      	movs	r0, #1
   86048:	4098      	lsls	r0, r3
   8604a:	4290      	cmp	r0, r2
   8604c:	d85b      	bhi.n	86106 <_malloc_r+0x1d2>
   8604e:	4202      	tst	r2, r0
   86050:	d106      	bne.n	86060 <_malloc_r+0x12c>
   86052:	f02c 0c03 	bic.w	ip, ip, #3
   86056:	0040      	lsls	r0, r0, #1
   86058:	4202      	tst	r2, r0
   8605a:	f10c 0c04 	add.w	ip, ip, #4
   8605e:	d0fa      	beq.n	86056 <_malloc_r+0x122>
   86060:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   86064:	4644      	mov	r4, r8
   86066:	46e1      	mov	r9, ip
   86068:	68e3      	ldr	r3, [r4, #12]
   8606a:	429c      	cmp	r4, r3
   8606c:	d107      	bne.n	8607e <_malloc_r+0x14a>
   8606e:	e146      	b.n	862fe <_malloc_r+0x3ca>
   86070:	2a00      	cmp	r2, #0
   86072:	f280 8157 	bge.w	86324 <_malloc_r+0x3f0>
   86076:	68db      	ldr	r3, [r3, #12]
   86078:	429c      	cmp	r4, r3
   8607a:	f000 8140 	beq.w	862fe <_malloc_r+0x3ca>
   8607e:	6859      	ldr	r1, [r3, #4]
   86080:	f021 0103 	bic.w	r1, r1, #3
   86084:	1b4a      	subs	r2, r1, r5
   86086:	2a0f      	cmp	r2, #15
   86088:	ddf2      	ble.n	86070 <_malloc_r+0x13c>
   8608a:	461c      	mov	r4, r3
   8608c:	f854 cf08 	ldr.w	ip, [r4, #8]!
   86090:	68d9      	ldr	r1, [r3, #12]
   86092:	f045 0901 	orr.w	r9, r5, #1
   86096:	f042 0801 	orr.w	r8, r2, #1
   8609a:	441d      	add	r5, r3
   8609c:	f8c3 9004 	str.w	r9, [r3, #4]
   860a0:	4630      	mov	r0, r6
   860a2:	f8cc 100c 	str.w	r1, [ip, #12]
   860a6:	f8c1 c008 	str.w	ip, [r1, #8]
   860aa:	617d      	str	r5, [r7, #20]
   860ac:	613d      	str	r5, [r7, #16]
   860ae:	f8c5 e00c 	str.w	lr, [r5, #12]
   860b2:	f8c5 e008 	str.w	lr, [r5, #8]
   860b6:	f8c5 8004 	str.w	r8, [r5, #4]
   860ba:	50aa      	str	r2, [r5, r2]
   860bc:	f000 fa88 	bl	865d0 <__malloc_unlock>
   860c0:	e764      	b.n	85f8c <_malloc_r+0x58>
   860c2:	217e      	movs	r1, #126	; 0x7e
   860c4:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   860c8:	e77c      	b.n	85fc4 <_malloc_r+0x90>
   860ca:	4422      	add	r2, r4
   860cc:	6850      	ldr	r0, [r2, #4]
   860ce:	68e3      	ldr	r3, [r4, #12]
   860d0:	68a1      	ldr	r1, [r4, #8]
   860d2:	f040 0501 	orr.w	r5, r0, #1
   860d6:	60cb      	str	r3, [r1, #12]
   860d8:	4630      	mov	r0, r6
   860da:	6099      	str	r1, [r3, #8]
   860dc:	6055      	str	r5, [r2, #4]
   860de:	f000 fa77 	bl	865d0 <__malloc_unlock>
   860e2:	3408      	adds	r4, #8
   860e4:	4620      	mov	r0, r4
   860e6:	b003      	add	sp, #12
   860e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   860ec:	4421      	add	r1, r4
   860ee:	684b      	ldr	r3, [r1, #4]
   860f0:	4630      	mov	r0, r6
   860f2:	f043 0301 	orr.w	r3, r3, #1
   860f6:	604b      	str	r3, [r1, #4]
   860f8:	f000 fa6a 	bl	865d0 <__malloc_unlock>
   860fc:	3408      	adds	r4, #8
   860fe:	4620      	mov	r0, r4
   86100:	b003      	add	sp, #12
   86102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86106:	68bc      	ldr	r4, [r7, #8]
   86108:	6863      	ldr	r3, [r4, #4]
   8610a:	f023 0903 	bic.w	r9, r3, #3
   8610e:	45a9      	cmp	r9, r5
   86110:	d304      	bcc.n	8611c <_malloc_r+0x1e8>
   86112:	ebc5 0309 	rsb	r3, r5, r9
   86116:	2b0f      	cmp	r3, #15
   86118:	f300 8091 	bgt.w	8623e <_malloc_r+0x30a>
   8611c:	4b51      	ldr	r3, [pc, #324]	; (86264 <_malloc_r+0x330>)
   8611e:	4a52      	ldr	r2, [pc, #328]	; (86268 <_malloc_r+0x334>)
   86120:	6819      	ldr	r1, [r3, #0]
   86122:	6813      	ldr	r3, [r2, #0]
   86124:	eb05 0a01 	add.w	sl, r5, r1
   86128:	3301      	adds	r3, #1
   8612a:	eb04 0b09 	add.w	fp, r4, r9
   8612e:	f000 8161 	beq.w	863f4 <_malloc_r+0x4c0>
   86132:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   86136:	f10a 0a0f 	add.w	sl, sl, #15
   8613a:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   8613e:	f02a 0a0f 	bic.w	sl, sl, #15
   86142:	4630      	mov	r0, r6
   86144:	4651      	mov	r1, sl
   86146:	9201      	str	r2, [sp, #4]
   86148:	f000 fc24 	bl	86994 <_sbrk_r>
   8614c:	f1b0 3fff 	cmp.w	r0, #4294967295
   86150:	4680      	mov	r8, r0
   86152:	9a01      	ldr	r2, [sp, #4]
   86154:	f000 8101 	beq.w	8635a <_malloc_r+0x426>
   86158:	4583      	cmp	fp, r0
   8615a:	f200 80fb 	bhi.w	86354 <_malloc_r+0x420>
   8615e:	f8df c114 	ldr.w	ip, [pc, #276]	; 86274 <_malloc_r+0x340>
   86162:	45c3      	cmp	fp, r8
   86164:	f8dc 3000 	ldr.w	r3, [ip]
   86168:	4453      	add	r3, sl
   8616a:	f8cc 3000 	str.w	r3, [ip]
   8616e:	f000 814a 	beq.w	86406 <_malloc_r+0x4d2>
   86172:	6812      	ldr	r2, [r2, #0]
   86174:	493c      	ldr	r1, [pc, #240]	; (86268 <_malloc_r+0x334>)
   86176:	3201      	adds	r2, #1
   86178:	bf1b      	ittet	ne
   8617a:	ebcb 0b08 	rsbne	fp, fp, r8
   8617e:	445b      	addne	r3, fp
   86180:	f8c1 8000 	streq.w	r8, [r1]
   86184:	f8cc 3000 	strne.w	r3, [ip]
   86188:	f018 0307 	ands.w	r3, r8, #7
   8618c:	f000 8114 	beq.w	863b8 <_malloc_r+0x484>
   86190:	f1c3 0208 	rsb	r2, r3, #8
   86194:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   86198:	4490      	add	r8, r2
   8619a:	3308      	adds	r3, #8
   8619c:	44c2      	add	sl, r8
   8619e:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   861a2:	ebca 0a03 	rsb	sl, sl, r3
   861a6:	4651      	mov	r1, sl
   861a8:	4630      	mov	r0, r6
   861aa:	f8cd c004 	str.w	ip, [sp, #4]
   861ae:	f000 fbf1 	bl	86994 <_sbrk_r>
   861b2:	1c43      	adds	r3, r0, #1
   861b4:	f8dd c004 	ldr.w	ip, [sp, #4]
   861b8:	f000 8135 	beq.w	86426 <_malloc_r+0x4f2>
   861bc:	ebc8 0200 	rsb	r2, r8, r0
   861c0:	4452      	add	r2, sl
   861c2:	f042 0201 	orr.w	r2, r2, #1
   861c6:	f8dc 3000 	ldr.w	r3, [ip]
   861ca:	42bc      	cmp	r4, r7
   861cc:	4453      	add	r3, sl
   861ce:	f8c7 8008 	str.w	r8, [r7, #8]
   861d2:	f8cc 3000 	str.w	r3, [ip]
   861d6:	f8c8 2004 	str.w	r2, [r8, #4]
   861da:	f8df a098 	ldr.w	sl, [pc, #152]	; 86274 <_malloc_r+0x340>
   861de:	d015      	beq.n	8620c <_malloc_r+0x2d8>
   861e0:	f1b9 0f0f 	cmp.w	r9, #15
   861e4:	f240 80eb 	bls.w	863be <_malloc_r+0x48a>
   861e8:	6861      	ldr	r1, [r4, #4]
   861ea:	f1a9 020c 	sub.w	r2, r9, #12
   861ee:	f022 0207 	bic.w	r2, r2, #7
   861f2:	f001 0101 	and.w	r1, r1, #1
   861f6:	ea42 0e01 	orr.w	lr, r2, r1
   861fa:	2005      	movs	r0, #5
   861fc:	18a1      	adds	r1, r4, r2
   861fe:	2a0f      	cmp	r2, #15
   86200:	f8c4 e004 	str.w	lr, [r4, #4]
   86204:	6048      	str	r0, [r1, #4]
   86206:	6088      	str	r0, [r1, #8]
   86208:	f200 8111 	bhi.w	8642e <_malloc_r+0x4fa>
   8620c:	4a17      	ldr	r2, [pc, #92]	; (8626c <_malloc_r+0x338>)
   8620e:	68bc      	ldr	r4, [r7, #8]
   86210:	6811      	ldr	r1, [r2, #0]
   86212:	428b      	cmp	r3, r1
   86214:	bf88      	it	hi
   86216:	6013      	strhi	r3, [r2, #0]
   86218:	4a15      	ldr	r2, [pc, #84]	; (86270 <_malloc_r+0x33c>)
   8621a:	6811      	ldr	r1, [r2, #0]
   8621c:	428b      	cmp	r3, r1
   8621e:	bf88      	it	hi
   86220:	6013      	strhi	r3, [r2, #0]
   86222:	6862      	ldr	r2, [r4, #4]
   86224:	f022 0203 	bic.w	r2, r2, #3
   86228:	4295      	cmp	r5, r2
   8622a:	ebc5 0302 	rsb	r3, r5, r2
   8622e:	d801      	bhi.n	86234 <_malloc_r+0x300>
   86230:	2b0f      	cmp	r3, #15
   86232:	dc04      	bgt.n	8623e <_malloc_r+0x30a>
   86234:	4630      	mov	r0, r6
   86236:	f000 f9cb 	bl	865d0 <__malloc_unlock>
   8623a:	2400      	movs	r4, #0
   8623c:	e6a6      	b.n	85f8c <_malloc_r+0x58>
   8623e:	f045 0201 	orr.w	r2, r5, #1
   86242:	f043 0301 	orr.w	r3, r3, #1
   86246:	4425      	add	r5, r4
   86248:	6062      	str	r2, [r4, #4]
   8624a:	4630      	mov	r0, r6
   8624c:	60bd      	str	r5, [r7, #8]
   8624e:	606b      	str	r3, [r5, #4]
   86250:	f000 f9be 	bl	865d0 <__malloc_unlock>
   86254:	3408      	adds	r4, #8
   86256:	4620      	mov	r0, r4
   86258:	b003      	add	sp, #12
   8625a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8625e:	bf00      	nop
   86260:	200705b8 	.word	0x200705b8
   86264:	20078c20 	.word	0x20078c20
   86268:	200709c4 	.word	0x200709c4
   8626c:	20078c1c 	.word	0x20078c1c
   86270:	20078c18 	.word	0x20078c18
   86274:	20078c24 	.word	0x20078c24
   86278:	f1bc 0f14 	cmp.w	ip, #20
   8627c:	d961      	bls.n	86342 <_malloc_r+0x40e>
   8627e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   86282:	f200 808f 	bhi.w	863a4 <_malloc_r+0x470>
   86286:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   8628a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8628e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   86292:	e697      	b.n	85fc4 <_malloc_r+0x90>
   86294:	0a4b      	lsrs	r3, r1, #9
   86296:	2b04      	cmp	r3, #4
   86298:	d958      	bls.n	8634c <_malloc_r+0x418>
   8629a:	2b14      	cmp	r3, #20
   8629c:	f200 80ad 	bhi.w	863fa <_malloc_r+0x4c6>
   862a0:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   862a4:	0050      	lsls	r0, r2, #1
   862a6:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   862aa:	6883      	ldr	r3, [r0, #8]
   862ac:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 86468 <_malloc_r+0x534>
   862b0:	4283      	cmp	r3, r0
   862b2:	f000 808a 	beq.w	863ca <_malloc_r+0x496>
   862b6:	685a      	ldr	r2, [r3, #4]
   862b8:	f022 0203 	bic.w	r2, r2, #3
   862bc:	4291      	cmp	r1, r2
   862be:	d202      	bcs.n	862c6 <_malloc_r+0x392>
   862c0:	689b      	ldr	r3, [r3, #8]
   862c2:	4298      	cmp	r0, r3
   862c4:	d1f7      	bne.n	862b6 <_malloc_r+0x382>
   862c6:	68d9      	ldr	r1, [r3, #12]
   862c8:	687a      	ldr	r2, [r7, #4]
   862ca:	60e1      	str	r1, [r4, #12]
   862cc:	60a3      	str	r3, [r4, #8]
   862ce:	608c      	str	r4, [r1, #8]
   862d0:	60dc      	str	r4, [r3, #12]
   862d2:	e6b6      	b.n	86042 <_malloc_r+0x10e>
   862d4:	f045 0701 	orr.w	r7, r5, #1
   862d8:	f042 0101 	orr.w	r1, r2, #1
   862dc:	4425      	add	r5, r4
   862de:	6067      	str	r7, [r4, #4]
   862e0:	4630      	mov	r0, r6
   862e2:	615d      	str	r5, [r3, #20]
   862e4:	611d      	str	r5, [r3, #16]
   862e6:	f8c5 e00c 	str.w	lr, [r5, #12]
   862ea:	f8c5 e008 	str.w	lr, [r5, #8]
   862ee:	6069      	str	r1, [r5, #4]
   862f0:	50aa      	str	r2, [r5, r2]
   862f2:	3408      	adds	r4, #8
   862f4:	f000 f96c 	bl	865d0 <__malloc_unlock>
   862f8:	e648      	b.n	85f8c <_malloc_r+0x58>
   862fa:	685a      	ldr	r2, [r3, #4]
   862fc:	e6a1      	b.n	86042 <_malloc_r+0x10e>
   862fe:	f109 0901 	add.w	r9, r9, #1
   86302:	f019 0f03 	tst.w	r9, #3
   86306:	f104 0408 	add.w	r4, r4, #8
   8630a:	f47f aead 	bne.w	86068 <_malloc_r+0x134>
   8630e:	e02d      	b.n	8636c <_malloc_r+0x438>
   86310:	f104 0308 	add.w	r3, r4, #8
   86314:	6964      	ldr	r4, [r4, #20]
   86316:	42a3      	cmp	r3, r4
   86318:	bf08      	it	eq
   8631a:	f10c 0c02 	addeq.w	ip, ip, #2
   8631e:	f43f ae67 	beq.w	85ff0 <_malloc_r+0xbc>
   86322:	e623      	b.n	85f6c <_malloc_r+0x38>
   86324:	4419      	add	r1, r3
   86326:	6848      	ldr	r0, [r1, #4]
   86328:	461c      	mov	r4, r3
   8632a:	f854 2f08 	ldr.w	r2, [r4, #8]!
   8632e:	68db      	ldr	r3, [r3, #12]
   86330:	f040 0501 	orr.w	r5, r0, #1
   86334:	604d      	str	r5, [r1, #4]
   86336:	4630      	mov	r0, r6
   86338:	60d3      	str	r3, [r2, #12]
   8633a:	609a      	str	r2, [r3, #8]
   8633c:	f000 f948 	bl	865d0 <__malloc_unlock>
   86340:	e624      	b.n	85f8c <_malloc_r+0x58>
   86342:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   86346:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8634a:	e63b      	b.n	85fc4 <_malloc_r+0x90>
   8634c:	098a      	lsrs	r2, r1, #6
   8634e:	3238      	adds	r2, #56	; 0x38
   86350:	0050      	lsls	r0, r2, #1
   86352:	e7a8      	b.n	862a6 <_malloc_r+0x372>
   86354:	42bc      	cmp	r4, r7
   86356:	f43f af02 	beq.w	8615e <_malloc_r+0x22a>
   8635a:	68bc      	ldr	r4, [r7, #8]
   8635c:	6862      	ldr	r2, [r4, #4]
   8635e:	f022 0203 	bic.w	r2, r2, #3
   86362:	e761      	b.n	86228 <_malloc_r+0x2f4>
   86364:	f8d8 8000 	ldr.w	r8, [r8]
   86368:	4598      	cmp	r8, r3
   8636a:	d17a      	bne.n	86462 <_malloc_r+0x52e>
   8636c:	f01c 0f03 	tst.w	ip, #3
   86370:	f1a8 0308 	sub.w	r3, r8, #8
   86374:	f10c 3cff 	add.w	ip, ip, #4294967295
   86378:	d1f4      	bne.n	86364 <_malloc_r+0x430>
   8637a:	687b      	ldr	r3, [r7, #4]
   8637c:	ea23 0300 	bic.w	r3, r3, r0
   86380:	607b      	str	r3, [r7, #4]
   86382:	0040      	lsls	r0, r0, #1
   86384:	4298      	cmp	r0, r3
   86386:	f63f aebe 	bhi.w	86106 <_malloc_r+0x1d2>
   8638a:	2800      	cmp	r0, #0
   8638c:	f43f aebb 	beq.w	86106 <_malloc_r+0x1d2>
   86390:	4203      	tst	r3, r0
   86392:	46cc      	mov	ip, r9
   86394:	f47f ae64 	bne.w	86060 <_malloc_r+0x12c>
   86398:	0040      	lsls	r0, r0, #1
   8639a:	4203      	tst	r3, r0
   8639c:	f10c 0c04 	add.w	ip, ip, #4
   863a0:	d0fa      	beq.n	86398 <_malloc_r+0x464>
   863a2:	e65d      	b.n	86060 <_malloc_r+0x12c>
   863a4:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   863a8:	d819      	bhi.n	863de <_malloc_r+0x4aa>
   863aa:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   863ae:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   863b2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   863b6:	e605      	b.n	85fc4 <_malloc_r+0x90>
   863b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   863bc:	e6ee      	b.n	8619c <_malloc_r+0x268>
   863be:	2301      	movs	r3, #1
   863c0:	f8c8 3004 	str.w	r3, [r8, #4]
   863c4:	4644      	mov	r4, r8
   863c6:	2200      	movs	r2, #0
   863c8:	e72e      	b.n	86228 <_malloc_r+0x2f4>
   863ca:	1092      	asrs	r2, r2, #2
   863cc:	2001      	movs	r0, #1
   863ce:	4090      	lsls	r0, r2
   863d0:	f8d8 2004 	ldr.w	r2, [r8, #4]
   863d4:	4619      	mov	r1, r3
   863d6:	4302      	orrs	r2, r0
   863d8:	f8c8 2004 	str.w	r2, [r8, #4]
   863dc:	e775      	b.n	862ca <_malloc_r+0x396>
   863de:	f240 5354 	movw	r3, #1364	; 0x554
   863e2:	459c      	cmp	ip, r3
   863e4:	d81b      	bhi.n	8641e <_malloc_r+0x4ea>
   863e6:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   863ea:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   863ee:	ea4f 014c 	mov.w	r1, ip, lsl #1
   863f2:	e5e7      	b.n	85fc4 <_malloc_r+0x90>
   863f4:	f10a 0a10 	add.w	sl, sl, #16
   863f8:	e6a3      	b.n	86142 <_malloc_r+0x20e>
   863fa:	2b54      	cmp	r3, #84	; 0x54
   863fc:	d81f      	bhi.n	8643e <_malloc_r+0x50a>
   863fe:	0b0a      	lsrs	r2, r1, #12
   86400:	326e      	adds	r2, #110	; 0x6e
   86402:	0050      	lsls	r0, r2, #1
   86404:	e74f      	b.n	862a6 <_malloc_r+0x372>
   86406:	f3cb 010b 	ubfx	r1, fp, #0, #12
   8640a:	2900      	cmp	r1, #0
   8640c:	f47f aeb1 	bne.w	86172 <_malloc_r+0x23e>
   86410:	eb0a 0109 	add.w	r1, sl, r9
   86414:	68ba      	ldr	r2, [r7, #8]
   86416:	f041 0101 	orr.w	r1, r1, #1
   8641a:	6051      	str	r1, [r2, #4]
   8641c:	e6f6      	b.n	8620c <_malloc_r+0x2d8>
   8641e:	21fc      	movs	r1, #252	; 0xfc
   86420:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   86424:	e5ce      	b.n	85fc4 <_malloc_r+0x90>
   86426:	2201      	movs	r2, #1
   86428:	f04f 0a00 	mov.w	sl, #0
   8642c:	e6cb      	b.n	861c6 <_malloc_r+0x292>
   8642e:	f104 0108 	add.w	r1, r4, #8
   86432:	4630      	mov	r0, r6
   86434:	f7ff fa80 	bl	85938 <_free_r>
   86438:	f8da 3000 	ldr.w	r3, [sl]
   8643c:	e6e6      	b.n	8620c <_malloc_r+0x2d8>
   8643e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   86442:	d803      	bhi.n	8644c <_malloc_r+0x518>
   86444:	0bca      	lsrs	r2, r1, #15
   86446:	3277      	adds	r2, #119	; 0x77
   86448:	0050      	lsls	r0, r2, #1
   8644a:	e72c      	b.n	862a6 <_malloc_r+0x372>
   8644c:	f240 5254 	movw	r2, #1364	; 0x554
   86450:	4293      	cmp	r3, r2
   86452:	d803      	bhi.n	8645c <_malloc_r+0x528>
   86454:	0c8a      	lsrs	r2, r1, #18
   86456:	327c      	adds	r2, #124	; 0x7c
   86458:	0050      	lsls	r0, r2, #1
   8645a:	e724      	b.n	862a6 <_malloc_r+0x372>
   8645c:	20fc      	movs	r0, #252	; 0xfc
   8645e:	227e      	movs	r2, #126	; 0x7e
   86460:	e721      	b.n	862a6 <_malloc_r+0x372>
   86462:	687b      	ldr	r3, [r7, #4]
   86464:	e78d      	b.n	86382 <_malloc_r+0x44e>
   86466:	bf00      	nop
   86468:	200705b8 	.word	0x200705b8

0008646c <memchr>:
   8646c:	0783      	lsls	r3, r0, #30
   8646e:	b470      	push	{r4, r5, r6}
   86470:	b2c9      	uxtb	r1, r1
   86472:	d040      	beq.n	864f6 <memchr+0x8a>
   86474:	1e54      	subs	r4, r2, #1
   86476:	b32a      	cbz	r2, 864c4 <memchr+0x58>
   86478:	7803      	ldrb	r3, [r0, #0]
   8647a:	428b      	cmp	r3, r1
   8647c:	d023      	beq.n	864c6 <memchr+0x5a>
   8647e:	1c43      	adds	r3, r0, #1
   86480:	e004      	b.n	8648c <memchr+0x20>
   86482:	b1fc      	cbz	r4, 864c4 <memchr+0x58>
   86484:	7805      	ldrb	r5, [r0, #0]
   86486:	4614      	mov	r4, r2
   86488:	428d      	cmp	r5, r1
   8648a:	d01c      	beq.n	864c6 <memchr+0x5a>
   8648c:	f013 0f03 	tst.w	r3, #3
   86490:	4618      	mov	r0, r3
   86492:	f104 32ff 	add.w	r2, r4, #4294967295
   86496:	f103 0301 	add.w	r3, r3, #1
   8649a:	d1f2      	bne.n	86482 <memchr+0x16>
   8649c:	2c03      	cmp	r4, #3
   8649e:	d814      	bhi.n	864ca <memchr+0x5e>
   864a0:	1e65      	subs	r5, r4, #1
   864a2:	b354      	cbz	r4, 864fa <memchr+0x8e>
   864a4:	7803      	ldrb	r3, [r0, #0]
   864a6:	428b      	cmp	r3, r1
   864a8:	d00d      	beq.n	864c6 <memchr+0x5a>
   864aa:	1c42      	adds	r2, r0, #1
   864ac:	2300      	movs	r3, #0
   864ae:	e002      	b.n	864b6 <memchr+0x4a>
   864b0:	7804      	ldrb	r4, [r0, #0]
   864b2:	428c      	cmp	r4, r1
   864b4:	d007      	beq.n	864c6 <memchr+0x5a>
   864b6:	42ab      	cmp	r3, r5
   864b8:	4610      	mov	r0, r2
   864ba:	f103 0301 	add.w	r3, r3, #1
   864be:	f102 0201 	add.w	r2, r2, #1
   864c2:	d1f5      	bne.n	864b0 <memchr+0x44>
   864c4:	2000      	movs	r0, #0
   864c6:	bc70      	pop	{r4, r5, r6}
   864c8:	4770      	bx	lr
   864ca:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   864ce:	4603      	mov	r3, r0
   864d0:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   864d4:	681a      	ldr	r2, [r3, #0]
   864d6:	4618      	mov	r0, r3
   864d8:	4072      	eors	r2, r6
   864da:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   864de:	ea25 0202 	bic.w	r2, r5, r2
   864e2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   864e6:	f103 0304 	add.w	r3, r3, #4
   864ea:	d1d9      	bne.n	864a0 <memchr+0x34>
   864ec:	3c04      	subs	r4, #4
   864ee:	2c03      	cmp	r4, #3
   864f0:	4618      	mov	r0, r3
   864f2:	d8ef      	bhi.n	864d4 <memchr+0x68>
   864f4:	e7d4      	b.n	864a0 <memchr+0x34>
   864f6:	4614      	mov	r4, r2
   864f8:	e7d0      	b.n	8649c <memchr+0x30>
   864fa:	4620      	mov	r0, r4
   864fc:	e7e3      	b.n	864c6 <memchr+0x5a>
   864fe:	bf00      	nop

00086500 <memmove>:
   86500:	4288      	cmp	r0, r1
   86502:	b4f0      	push	{r4, r5, r6, r7}
   86504:	d910      	bls.n	86528 <memmove+0x28>
   86506:	188c      	adds	r4, r1, r2
   86508:	42a0      	cmp	r0, r4
   8650a:	d20d      	bcs.n	86528 <memmove+0x28>
   8650c:	1885      	adds	r5, r0, r2
   8650e:	1e53      	subs	r3, r2, #1
   86510:	b142      	cbz	r2, 86524 <memmove+0x24>
   86512:	4621      	mov	r1, r4
   86514:	462a      	mov	r2, r5
   86516:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   8651a:	3b01      	subs	r3, #1
   8651c:	f802 4d01 	strb.w	r4, [r2, #-1]!
   86520:	1c5c      	adds	r4, r3, #1
   86522:	d1f8      	bne.n	86516 <memmove+0x16>
   86524:	bcf0      	pop	{r4, r5, r6, r7}
   86526:	4770      	bx	lr
   86528:	2a0f      	cmp	r2, #15
   8652a:	d944      	bls.n	865b6 <memmove+0xb6>
   8652c:	ea40 0301 	orr.w	r3, r0, r1
   86530:	079b      	lsls	r3, r3, #30
   86532:	d144      	bne.n	865be <memmove+0xbe>
   86534:	f1a2 0710 	sub.w	r7, r2, #16
   86538:	093f      	lsrs	r7, r7, #4
   8653a:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   8653e:	3610      	adds	r6, #16
   86540:	460c      	mov	r4, r1
   86542:	4603      	mov	r3, r0
   86544:	6825      	ldr	r5, [r4, #0]
   86546:	3310      	adds	r3, #16
   86548:	f843 5c10 	str.w	r5, [r3, #-16]
   8654c:	6865      	ldr	r5, [r4, #4]
   8654e:	3410      	adds	r4, #16
   86550:	f843 5c0c 	str.w	r5, [r3, #-12]
   86554:	f854 5c08 	ldr.w	r5, [r4, #-8]
   86558:	f843 5c08 	str.w	r5, [r3, #-8]
   8655c:	f854 5c04 	ldr.w	r5, [r4, #-4]
   86560:	f843 5c04 	str.w	r5, [r3, #-4]
   86564:	42b3      	cmp	r3, r6
   86566:	d1ed      	bne.n	86544 <memmove+0x44>
   86568:	1c7b      	adds	r3, r7, #1
   8656a:	f002 0c0f 	and.w	ip, r2, #15
   8656e:	011b      	lsls	r3, r3, #4
   86570:	f1bc 0f03 	cmp.w	ip, #3
   86574:	4419      	add	r1, r3
   86576:	4403      	add	r3, r0
   86578:	d923      	bls.n	865c2 <memmove+0xc2>
   8657a:	460e      	mov	r6, r1
   8657c:	461d      	mov	r5, r3
   8657e:	4664      	mov	r4, ip
   86580:	f856 7b04 	ldr.w	r7, [r6], #4
   86584:	3c04      	subs	r4, #4
   86586:	2c03      	cmp	r4, #3
   86588:	f845 7b04 	str.w	r7, [r5], #4
   8658c:	d8f8      	bhi.n	86580 <memmove+0x80>
   8658e:	f1ac 0404 	sub.w	r4, ip, #4
   86592:	f024 0403 	bic.w	r4, r4, #3
   86596:	3404      	adds	r4, #4
   86598:	f002 0203 	and.w	r2, r2, #3
   8659c:	4423      	add	r3, r4
   8659e:	4421      	add	r1, r4
   865a0:	2a00      	cmp	r2, #0
   865a2:	d0bf      	beq.n	86524 <memmove+0x24>
   865a4:	441a      	add	r2, r3
   865a6:	f811 4b01 	ldrb.w	r4, [r1], #1
   865aa:	f803 4b01 	strb.w	r4, [r3], #1
   865ae:	4293      	cmp	r3, r2
   865b0:	d1f9      	bne.n	865a6 <memmove+0xa6>
   865b2:	bcf0      	pop	{r4, r5, r6, r7}
   865b4:	4770      	bx	lr
   865b6:	4603      	mov	r3, r0
   865b8:	2a00      	cmp	r2, #0
   865ba:	d1f3      	bne.n	865a4 <memmove+0xa4>
   865bc:	e7b2      	b.n	86524 <memmove+0x24>
   865be:	4603      	mov	r3, r0
   865c0:	e7f0      	b.n	865a4 <memmove+0xa4>
   865c2:	4662      	mov	r2, ip
   865c4:	2a00      	cmp	r2, #0
   865c6:	d1ed      	bne.n	865a4 <memmove+0xa4>
   865c8:	e7ac      	b.n	86524 <memmove+0x24>
   865ca:	bf00      	nop

000865cc <__malloc_lock>:
   865cc:	4770      	bx	lr
   865ce:	bf00      	nop

000865d0 <__malloc_unlock>:
   865d0:	4770      	bx	lr
   865d2:	bf00      	nop

000865d4 <_realloc_r>:
   865d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   865d8:	460c      	mov	r4, r1
   865da:	b083      	sub	sp, #12
   865dc:	4690      	mov	r8, r2
   865de:	4681      	mov	r9, r0
   865e0:	2900      	cmp	r1, #0
   865e2:	f000 80ba 	beq.w	8675a <_realloc_r+0x186>
   865e6:	f7ff fff1 	bl	865cc <__malloc_lock>
   865ea:	f108 060b 	add.w	r6, r8, #11
   865ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
   865f2:	2e16      	cmp	r6, #22
   865f4:	f023 0503 	bic.w	r5, r3, #3
   865f8:	f1a4 0708 	sub.w	r7, r4, #8
   865fc:	d84b      	bhi.n	86696 <_realloc_r+0xc2>
   865fe:	2110      	movs	r1, #16
   86600:	460e      	mov	r6, r1
   86602:	45b0      	cmp	r8, r6
   86604:	d84c      	bhi.n	866a0 <_realloc_r+0xcc>
   86606:	428d      	cmp	r5, r1
   86608:	da51      	bge.n	866ae <_realloc_r+0xda>
   8660a:	f8df b384 	ldr.w	fp, [pc, #900]	; 86990 <_realloc_r+0x3bc>
   8660e:	1978      	adds	r0, r7, r5
   86610:	f8db e008 	ldr.w	lr, [fp, #8]
   86614:	4586      	cmp	lr, r0
   86616:	f000 80a6 	beq.w	86766 <_realloc_r+0x192>
   8661a:	6842      	ldr	r2, [r0, #4]
   8661c:	f022 0c01 	bic.w	ip, r2, #1
   86620:	4484      	add	ip, r0
   86622:	f8dc c004 	ldr.w	ip, [ip, #4]
   86626:	f01c 0f01 	tst.w	ip, #1
   8662a:	d054      	beq.n	866d6 <_realloc_r+0x102>
   8662c:	2200      	movs	r2, #0
   8662e:	4610      	mov	r0, r2
   86630:	07db      	lsls	r3, r3, #31
   86632:	d46f      	bmi.n	86714 <_realloc_r+0x140>
   86634:	f854 3c08 	ldr.w	r3, [r4, #-8]
   86638:	ebc3 0a07 	rsb	sl, r3, r7
   8663c:	f8da 3004 	ldr.w	r3, [sl, #4]
   86640:	f023 0303 	bic.w	r3, r3, #3
   86644:	442b      	add	r3, r5
   86646:	2800      	cmp	r0, #0
   86648:	d062      	beq.n	86710 <_realloc_r+0x13c>
   8664a:	4570      	cmp	r0, lr
   8664c:	f000 80e9 	beq.w	86822 <_realloc_r+0x24e>
   86650:	eb02 0e03 	add.w	lr, r2, r3
   86654:	458e      	cmp	lr, r1
   86656:	db5b      	blt.n	86710 <_realloc_r+0x13c>
   86658:	68c3      	ldr	r3, [r0, #12]
   8665a:	6882      	ldr	r2, [r0, #8]
   8665c:	46d0      	mov	r8, sl
   8665e:	60d3      	str	r3, [r2, #12]
   86660:	609a      	str	r2, [r3, #8]
   86662:	f858 1f08 	ldr.w	r1, [r8, #8]!
   86666:	f8da 300c 	ldr.w	r3, [sl, #12]
   8666a:	1f2a      	subs	r2, r5, #4
   8666c:	2a24      	cmp	r2, #36	; 0x24
   8666e:	60cb      	str	r3, [r1, #12]
   86670:	6099      	str	r1, [r3, #8]
   86672:	f200 8123 	bhi.w	868bc <_realloc_r+0x2e8>
   86676:	2a13      	cmp	r2, #19
   86678:	f240 80b0 	bls.w	867dc <_realloc_r+0x208>
   8667c:	6823      	ldr	r3, [r4, #0]
   8667e:	2a1b      	cmp	r2, #27
   86680:	f8ca 3008 	str.w	r3, [sl, #8]
   86684:	6863      	ldr	r3, [r4, #4]
   86686:	f8ca 300c 	str.w	r3, [sl, #12]
   8668a:	f200 812b 	bhi.w	868e4 <_realloc_r+0x310>
   8668e:	3408      	adds	r4, #8
   86690:	f10a 0310 	add.w	r3, sl, #16
   86694:	e0a3      	b.n	867de <_realloc_r+0x20a>
   86696:	f026 0607 	bic.w	r6, r6, #7
   8669a:	2e00      	cmp	r6, #0
   8669c:	4631      	mov	r1, r6
   8669e:	dab0      	bge.n	86602 <_realloc_r+0x2e>
   866a0:	230c      	movs	r3, #12
   866a2:	2000      	movs	r0, #0
   866a4:	f8c9 3000 	str.w	r3, [r9]
   866a8:	b003      	add	sp, #12
   866aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   866ae:	46a0      	mov	r8, r4
   866b0:	1baa      	subs	r2, r5, r6
   866b2:	2a0f      	cmp	r2, #15
   866b4:	f003 0301 	and.w	r3, r3, #1
   866b8:	d81a      	bhi.n	866f0 <_realloc_r+0x11c>
   866ba:	432b      	orrs	r3, r5
   866bc:	607b      	str	r3, [r7, #4]
   866be:	443d      	add	r5, r7
   866c0:	686b      	ldr	r3, [r5, #4]
   866c2:	f043 0301 	orr.w	r3, r3, #1
   866c6:	606b      	str	r3, [r5, #4]
   866c8:	4648      	mov	r0, r9
   866ca:	f7ff ff81 	bl	865d0 <__malloc_unlock>
   866ce:	4640      	mov	r0, r8
   866d0:	b003      	add	sp, #12
   866d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   866d6:	f022 0203 	bic.w	r2, r2, #3
   866da:	eb02 0c05 	add.w	ip, r2, r5
   866de:	458c      	cmp	ip, r1
   866e0:	dba6      	blt.n	86630 <_realloc_r+0x5c>
   866e2:	68c2      	ldr	r2, [r0, #12]
   866e4:	6881      	ldr	r1, [r0, #8]
   866e6:	46a0      	mov	r8, r4
   866e8:	60ca      	str	r2, [r1, #12]
   866ea:	4665      	mov	r5, ip
   866ec:	6091      	str	r1, [r2, #8]
   866ee:	e7df      	b.n	866b0 <_realloc_r+0xdc>
   866f0:	19b9      	adds	r1, r7, r6
   866f2:	4333      	orrs	r3, r6
   866f4:	f042 0001 	orr.w	r0, r2, #1
   866f8:	607b      	str	r3, [r7, #4]
   866fa:	440a      	add	r2, r1
   866fc:	6048      	str	r0, [r1, #4]
   866fe:	6853      	ldr	r3, [r2, #4]
   86700:	3108      	adds	r1, #8
   86702:	f043 0301 	orr.w	r3, r3, #1
   86706:	6053      	str	r3, [r2, #4]
   86708:	4648      	mov	r0, r9
   8670a:	f7ff f915 	bl	85938 <_free_r>
   8670e:	e7db      	b.n	866c8 <_realloc_r+0xf4>
   86710:	428b      	cmp	r3, r1
   86712:	da33      	bge.n	8677c <_realloc_r+0x1a8>
   86714:	4641      	mov	r1, r8
   86716:	4648      	mov	r0, r9
   86718:	f7ff fc0c 	bl	85f34 <_malloc_r>
   8671c:	4680      	mov	r8, r0
   8671e:	2800      	cmp	r0, #0
   86720:	d0d2      	beq.n	866c8 <_realloc_r+0xf4>
   86722:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86726:	f1a0 0108 	sub.w	r1, r0, #8
   8672a:	f023 0201 	bic.w	r2, r3, #1
   8672e:	443a      	add	r2, r7
   86730:	4291      	cmp	r1, r2
   86732:	f000 80bc 	beq.w	868ae <_realloc_r+0x2da>
   86736:	1f2a      	subs	r2, r5, #4
   86738:	2a24      	cmp	r2, #36	; 0x24
   8673a:	d86e      	bhi.n	8681a <_realloc_r+0x246>
   8673c:	2a13      	cmp	r2, #19
   8673e:	d842      	bhi.n	867c6 <_realloc_r+0x1f2>
   86740:	4603      	mov	r3, r0
   86742:	4622      	mov	r2, r4
   86744:	6811      	ldr	r1, [r2, #0]
   86746:	6019      	str	r1, [r3, #0]
   86748:	6851      	ldr	r1, [r2, #4]
   8674a:	6059      	str	r1, [r3, #4]
   8674c:	6892      	ldr	r2, [r2, #8]
   8674e:	609a      	str	r2, [r3, #8]
   86750:	4621      	mov	r1, r4
   86752:	4648      	mov	r0, r9
   86754:	f7ff f8f0 	bl	85938 <_free_r>
   86758:	e7b6      	b.n	866c8 <_realloc_r+0xf4>
   8675a:	4611      	mov	r1, r2
   8675c:	b003      	add	sp, #12
   8675e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86762:	f7ff bbe7 	b.w	85f34 <_malloc_r>
   86766:	f8de 2004 	ldr.w	r2, [lr, #4]
   8676a:	f106 0c10 	add.w	ip, r6, #16
   8676e:	f022 0203 	bic.w	r2, r2, #3
   86772:	1950      	adds	r0, r2, r5
   86774:	4560      	cmp	r0, ip
   86776:	da3d      	bge.n	867f4 <_realloc_r+0x220>
   86778:	4670      	mov	r0, lr
   8677a:	e759      	b.n	86630 <_realloc_r+0x5c>
   8677c:	46d0      	mov	r8, sl
   8677e:	f858 0f08 	ldr.w	r0, [r8, #8]!
   86782:	f8da 100c 	ldr.w	r1, [sl, #12]
   86786:	1f2a      	subs	r2, r5, #4
   86788:	2a24      	cmp	r2, #36	; 0x24
   8678a:	60c1      	str	r1, [r0, #12]
   8678c:	6088      	str	r0, [r1, #8]
   8678e:	f200 80a0 	bhi.w	868d2 <_realloc_r+0x2fe>
   86792:	2a13      	cmp	r2, #19
   86794:	f240 809b 	bls.w	868ce <_realloc_r+0x2fa>
   86798:	6821      	ldr	r1, [r4, #0]
   8679a:	2a1b      	cmp	r2, #27
   8679c:	f8ca 1008 	str.w	r1, [sl, #8]
   867a0:	6861      	ldr	r1, [r4, #4]
   867a2:	f8ca 100c 	str.w	r1, [sl, #12]
   867a6:	f200 80b2 	bhi.w	8690e <_realloc_r+0x33a>
   867aa:	3408      	adds	r4, #8
   867ac:	f10a 0210 	add.w	r2, sl, #16
   867b0:	6821      	ldr	r1, [r4, #0]
   867b2:	461d      	mov	r5, r3
   867b4:	6011      	str	r1, [r2, #0]
   867b6:	6861      	ldr	r1, [r4, #4]
   867b8:	4657      	mov	r7, sl
   867ba:	6051      	str	r1, [r2, #4]
   867bc:	68a3      	ldr	r3, [r4, #8]
   867be:	6093      	str	r3, [r2, #8]
   867c0:	f8da 3004 	ldr.w	r3, [sl, #4]
   867c4:	e774      	b.n	866b0 <_realloc_r+0xdc>
   867c6:	6823      	ldr	r3, [r4, #0]
   867c8:	2a1b      	cmp	r2, #27
   867ca:	6003      	str	r3, [r0, #0]
   867cc:	6863      	ldr	r3, [r4, #4]
   867ce:	6043      	str	r3, [r0, #4]
   867d0:	d862      	bhi.n	86898 <_realloc_r+0x2c4>
   867d2:	f100 0308 	add.w	r3, r0, #8
   867d6:	f104 0208 	add.w	r2, r4, #8
   867da:	e7b3      	b.n	86744 <_realloc_r+0x170>
   867dc:	4643      	mov	r3, r8
   867de:	6822      	ldr	r2, [r4, #0]
   867e0:	4675      	mov	r5, lr
   867e2:	601a      	str	r2, [r3, #0]
   867e4:	6862      	ldr	r2, [r4, #4]
   867e6:	4657      	mov	r7, sl
   867e8:	605a      	str	r2, [r3, #4]
   867ea:	68a2      	ldr	r2, [r4, #8]
   867ec:	609a      	str	r2, [r3, #8]
   867ee:	f8da 3004 	ldr.w	r3, [sl, #4]
   867f2:	e75d      	b.n	866b0 <_realloc_r+0xdc>
   867f4:	1b83      	subs	r3, r0, r6
   867f6:	4437      	add	r7, r6
   867f8:	f043 0301 	orr.w	r3, r3, #1
   867fc:	f8cb 7008 	str.w	r7, [fp, #8]
   86800:	607b      	str	r3, [r7, #4]
   86802:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86806:	4648      	mov	r0, r9
   86808:	f003 0301 	and.w	r3, r3, #1
   8680c:	431e      	orrs	r6, r3
   8680e:	f844 6c04 	str.w	r6, [r4, #-4]
   86812:	f7ff fedd 	bl	865d0 <__malloc_unlock>
   86816:	4620      	mov	r0, r4
   86818:	e75a      	b.n	866d0 <_realloc_r+0xfc>
   8681a:	4621      	mov	r1, r4
   8681c:	f7ff fe70 	bl	86500 <memmove>
   86820:	e796      	b.n	86750 <_realloc_r+0x17c>
   86822:	eb02 0c03 	add.w	ip, r2, r3
   86826:	f106 0210 	add.w	r2, r6, #16
   8682a:	4594      	cmp	ip, r2
   8682c:	f6ff af70 	blt.w	86710 <_realloc_r+0x13c>
   86830:	4657      	mov	r7, sl
   86832:	f857 1f08 	ldr.w	r1, [r7, #8]!
   86836:	f8da 300c 	ldr.w	r3, [sl, #12]
   8683a:	1f2a      	subs	r2, r5, #4
   8683c:	2a24      	cmp	r2, #36	; 0x24
   8683e:	60cb      	str	r3, [r1, #12]
   86840:	6099      	str	r1, [r3, #8]
   86842:	f200 8086 	bhi.w	86952 <_realloc_r+0x37e>
   86846:	2a13      	cmp	r2, #19
   86848:	d977      	bls.n	8693a <_realloc_r+0x366>
   8684a:	6823      	ldr	r3, [r4, #0]
   8684c:	2a1b      	cmp	r2, #27
   8684e:	f8ca 3008 	str.w	r3, [sl, #8]
   86852:	6863      	ldr	r3, [r4, #4]
   86854:	f8ca 300c 	str.w	r3, [sl, #12]
   86858:	f200 8084 	bhi.w	86964 <_realloc_r+0x390>
   8685c:	3408      	adds	r4, #8
   8685e:	f10a 0310 	add.w	r3, sl, #16
   86862:	6822      	ldr	r2, [r4, #0]
   86864:	601a      	str	r2, [r3, #0]
   86866:	6862      	ldr	r2, [r4, #4]
   86868:	605a      	str	r2, [r3, #4]
   8686a:	68a2      	ldr	r2, [r4, #8]
   8686c:	609a      	str	r2, [r3, #8]
   8686e:	ebc6 020c 	rsb	r2, r6, ip
   86872:	eb0a 0306 	add.w	r3, sl, r6
   86876:	f042 0201 	orr.w	r2, r2, #1
   8687a:	f8cb 3008 	str.w	r3, [fp, #8]
   8687e:	605a      	str	r2, [r3, #4]
   86880:	f8da 3004 	ldr.w	r3, [sl, #4]
   86884:	4648      	mov	r0, r9
   86886:	f003 0301 	and.w	r3, r3, #1
   8688a:	431e      	orrs	r6, r3
   8688c:	f8ca 6004 	str.w	r6, [sl, #4]
   86890:	f7ff fe9e 	bl	865d0 <__malloc_unlock>
   86894:	4638      	mov	r0, r7
   86896:	e71b      	b.n	866d0 <_realloc_r+0xfc>
   86898:	68a3      	ldr	r3, [r4, #8]
   8689a:	2a24      	cmp	r2, #36	; 0x24
   8689c:	6083      	str	r3, [r0, #8]
   8689e:	68e3      	ldr	r3, [r4, #12]
   868a0:	60c3      	str	r3, [r0, #12]
   868a2:	d02b      	beq.n	868fc <_realloc_r+0x328>
   868a4:	f100 0310 	add.w	r3, r0, #16
   868a8:	f104 0210 	add.w	r2, r4, #16
   868ac:	e74a      	b.n	86744 <_realloc_r+0x170>
   868ae:	f850 2c04 	ldr.w	r2, [r0, #-4]
   868b2:	46a0      	mov	r8, r4
   868b4:	f022 0203 	bic.w	r2, r2, #3
   868b8:	4415      	add	r5, r2
   868ba:	e6f9      	b.n	866b0 <_realloc_r+0xdc>
   868bc:	4621      	mov	r1, r4
   868be:	4640      	mov	r0, r8
   868c0:	4675      	mov	r5, lr
   868c2:	4657      	mov	r7, sl
   868c4:	f7ff fe1c 	bl	86500 <memmove>
   868c8:	f8da 3004 	ldr.w	r3, [sl, #4]
   868cc:	e6f0      	b.n	866b0 <_realloc_r+0xdc>
   868ce:	4642      	mov	r2, r8
   868d0:	e76e      	b.n	867b0 <_realloc_r+0x1dc>
   868d2:	4621      	mov	r1, r4
   868d4:	4640      	mov	r0, r8
   868d6:	461d      	mov	r5, r3
   868d8:	4657      	mov	r7, sl
   868da:	f7ff fe11 	bl	86500 <memmove>
   868de:	f8da 3004 	ldr.w	r3, [sl, #4]
   868e2:	e6e5      	b.n	866b0 <_realloc_r+0xdc>
   868e4:	68a3      	ldr	r3, [r4, #8]
   868e6:	2a24      	cmp	r2, #36	; 0x24
   868e8:	f8ca 3010 	str.w	r3, [sl, #16]
   868ec:	68e3      	ldr	r3, [r4, #12]
   868ee:	f8ca 3014 	str.w	r3, [sl, #20]
   868f2:	d018      	beq.n	86926 <_realloc_r+0x352>
   868f4:	3410      	adds	r4, #16
   868f6:	f10a 0318 	add.w	r3, sl, #24
   868fa:	e770      	b.n	867de <_realloc_r+0x20a>
   868fc:	6922      	ldr	r2, [r4, #16]
   868fe:	f100 0318 	add.w	r3, r0, #24
   86902:	6102      	str	r2, [r0, #16]
   86904:	6961      	ldr	r1, [r4, #20]
   86906:	f104 0218 	add.w	r2, r4, #24
   8690a:	6141      	str	r1, [r0, #20]
   8690c:	e71a      	b.n	86744 <_realloc_r+0x170>
   8690e:	68a1      	ldr	r1, [r4, #8]
   86910:	2a24      	cmp	r2, #36	; 0x24
   86912:	f8ca 1010 	str.w	r1, [sl, #16]
   86916:	68e1      	ldr	r1, [r4, #12]
   86918:	f8ca 1014 	str.w	r1, [sl, #20]
   8691c:	d00f      	beq.n	8693e <_realloc_r+0x36a>
   8691e:	3410      	adds	r4, #16
   86920:	f10a 0218 	add.w	r2, sl, #24
   86924:	e744      	b.n	867b0 <_realloc_r+0x1dc>
   86926:	6922      	ldr	r2, [r4, #16]
   86928:	f10a 0320 	add.w	r3, sl, #32
   8692c:	f8ca 2018 	str.w	r2, [sl, #24]
   86930:	6962      	ldr	r2, [r4, #20]
   86932:	3418      	adds	r4, #24
   86934:	f8ca 201c 	str.w	r2, [sl, #28]
   86938:	e751      	b.n	867de <_realloc_r+0x20a>
   8693a:	463b      	mov	r3, r7
   8693c:	e791      	b.n	86862 <_realloc_r+0x28e>
   8693e:	6921      	ldr	r1, [r4, #16]
   86940:	f10a 0220 	add.w	r2, sl, #32
   86944:	f8ca 1018 	str.w	r1, [sl, #24]
   86948:	6961      	ldr	r1, [r4, #20]
   8694a:	3418      	adds	r4, #24
   8694c:	f8ca 101c 	str.w	r1, [sl, #28]
   86950:	e72e      	b.n	867b0 <_realloc_r+0x1dc>
   86952:	4621      	mov	r1, r4
   86954:	4638      	mov	r0, r7
   86956:	f8cd c004 	str.w	ip, [sp, #4]
   8695a:	f7ff fdd1 	bl	86500 <memmove>
   8695e:	f8dd c004 	ldr.w	ip, [sp, #4]
   86962:	e784      	b.n	8686e <_realloc_r+0x29a>
   86964:	68a3      	ldr	r3, [r4, #8]
   86966:	2a24      	cmp	r2, #36	; 0x24
   86968:	f8ca 3010 	str.w	r3, [sl, #16]
   8696c:	68e3      	ldr	r3, [r4, #12]
   8696e:	f8ca 3014 	str.w	r3, [sl, #20]
   86972:	d003      	beq.n	8697c <_realloc_r+0x3a8>
   86974:	3410      	adds	r4, #16
   86976:	f10a 0318 	add.w	r3, sl, #24
   8697a:	e772      	b.n	86862 <_realloc_r+0x28e>
   8697c:	6922      	ldr	r2, [r4, #16]
   8697e:	f10a 0320 	add.w	r3, sl, #32
   86982:	f8ca 2018 	str.w	r2, [sl, #24]
   86986:	6962      	ldr	r2, [r4, #20]
   86988:	3418      	adds	r4, #24
   8698a:	f8ca 201c 	str.w	r2, [sl, #28]
   8698e:	e768      	b.n	86862 <_realloc_r+0x28e>
   86990:	200705b8 	.word	0x200705b8

00086994 <_sbrk_r>:
   86994:	b538      	push	{r3, r4, r5, lr}
   86996:	4c07      	ldr	r4, [pc, #28]	; (869b4 <_sbrk_r+0x20>)
   86998:	2300      	movs	r3, #0
   8699a:	4605      	mov	r5, r0
   8699c:	4608      	mov	r0, r1
   8699e:	6023      	str	r3, [r4, #0]
   869a0:	f7fc f9ca 	bl	82d38 <_sbrk>
   869a4:	1c43      	adds	r3, r0, #1
   869a6:	d000      	beq.n	869aa <_sbrk_r+0x16>
   869a8:	bd38      	pop	{r3, r4, r5, pc}
   869aa:	6823      	ldr	r3, [r4, #0]
   869ac:	2b00      	cmp	r3, #0
   869ae:	d0fb      	beq.n	869a8 <_sbrk_r+0x14>
   869b0:	602b      	str	r3, [r5, #0]
   869b2:	bd38      	pop	{r3, r4, r5, pc}
   869b4:	20078ca8 	.word	0x20078ca8

000869b8 <__sread>:
   869b8:	b510      	push	{r4, lr}
   869ba:	460c      	mov	r4, r1
   869bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   869c0:	f000 f9c2 	bl	86d48 <_read_r>
   869c4:	2800      	cmp	r0, #0
   869c6:	db03      	blt.n	869d0 <__sread+0x18>
   869c8:	6d23      	ldr	r3, [r4, #80]	; 0x50
   869ca:	4403      	add	r3, r0
   869cc:	6523      	str	r3, [r4, #80]	; 0x50
   869ce:	bd10      	pop	{r4, pc}
   869d0:	89a3      	ldrh	r3, [r4, #12]
   869d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   869d6:	81a3      	strh	r3, [r4, #12]
   869d8:	bd10      	pop	{r4, pc}
   869da:	bf00      	nop

000869dc <__swrite>:
   869dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   869e0:	460c      	mov	r4, r1
   869e2:	8989      	ldrh	r1, [r1, #12]
   869e4:	461d      	mov	r5, r3
   869e6:	05cb      	lsls	r3, r1, #23
   869e8:	4616      	mov	r6, r2
   869ea:	4607      	mov	r7, r0
   869ec:	d506      	bpl.n	869fc <__swrite+0x20>
   869ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   869f2:	2200      	movs	r2, #0
   869f4:	2302      	movs	r3, #2
   869f6:	f000 f993 	bl	86d20 <_lseek_r>
   869fa:	89a1      	ldrh	r1, [r4, #12]
   869fc:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   86a00:	81a1      	strh	r1, [r4, #12]
   86a02:	4638      	mov	r0, r7
   86a04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86a08:	4632      	mov	r2, r6
   86a0a:	462b      	mov	r3, r5
   86a0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86a10:	f000 b89e 	b.w	86b50 <_write_r>

00086a14 <__sseek>:
   86a14:	b510      	push	{r4, lr}
   86a16:	460c      	mov	r4, r1
   86a18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86a1c:	f000 f980 	bl	86d20 <_lseek_r>
   86a20:	89a3      	ldrh	r3, [r4, #12]
   86a22:	1c42      	adds	r2, r0, #1
   86a24:	bf0e      	itee	eq
   86a26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   86a2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   86a2e:	6520      	strne	r0, [r4, #80]	; 0x50
   86a30:	81a3      	strh	r3, [r4, #12]
   86a32:	bd10      	pop	{r4, pc}

00086a34 <__sclose>:
   86a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86a38:	f000 b8f2 	b.w	86c20 <_close_r>

00086a3c <__swbuf_r>:
   86a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86a3e:	460d      	mov	r5, r1
   86a40:	4614      	mov	r4, r2
   86a42:	4607      	mov	r7, r0
   86a44:	b110      	cbz	r0, 86a4c <__swbuf_r+0x10>
   86a46:	6b83      	ldr	r3, [r0, #56]	; 0x38
   86a48:	2b00      	cmp	r3, #0
   86a4a:	d048      	beq.n	86ade <__swbuf_r+0xa2>
   86a4c:	89a2      	ldrh	r2, [r4, #12]
   86a4e:	69a0      	ldr	r0, [r4, #24]
   86a50:	b293      	uxth	r3, r2
   86a52:	60a0      	str	r0, [r4, #8]
   86a54:	0718      	lsls	r0, r3, #28
   86a56:	d538      	bpl.n	86aca <__swbuf_r+0x8e>
   86a58:	6926      	ldr	r6, [r4, #16]
   86a5a:	2e00      	cmp	r6, #0
   86a5c:	d035      	beq.n	86aca <__swbuf_r+0x8e>
   86a5e:	0499      	lsls	r1, r3, #18
   86a60:	b2ed      	uxtb	r5, r5
   86a62:	d515      	bpl.n	86a90 <__swbuf_r+0x54>
   86a64:	6823      	ldr	r3, [r4, #0]
   86a66:	6962      	ldr	r2, [r4, #20]
   86a68:	1b9e      	subs	r6, r3, r6
   86a6a:	4296      	cmp	r6, r2
   86a6c:	da1c      	bge.n	86aa8 <__swbuf_r+0x6c>
   86a6e:	3601      	adds	r6, #1
   86a70:	68a2      	ldr	r2, [r4, #8]
   86a72:	1c59      	adds	r1, r3, #1
   86a74:	3a01      	subs	r2, #1
   86a76:	60a2      	str	r2, [r4, #8]
   86a78:	6021      	str	r1, [r4, #0]
   86a7a:	701d      	strb	r5, [r3, #0]
   86a7c:	6963      	ldr	r3, [r4, #20]
   86a7e:	42b3      	cmp	r3, r6
   86a80:	d01a      	beq.n	86ab8 <__swbuf_r+0x7c>
   86a82:	89a3      	ldrh	r3, [r4, #12]
   86a84:	07db      	lsls	r3, r3, #31
   86a86:	d501      	bpl.n	86a8c <__swbuf_r+0x50>
   86a88:	2d0a      	cmp	r5, #10
   86a8a:	d015      	beq.n	86ab8 <__swbuf_r+0x7c>
   86a8c:	4628      	mov	r0, r5
   86a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86a90:	6e63      	ldr	r3, [r4, #100]	; 0x64
   86a92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   86a96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   86a9a:	6663      	str	r3, [r4, #100]	; 0x64
   86a9c:	6823      	ldr	r3, [r4, #0]
   86a9e:	81a2      	strh	r2, [r4, #12]
   86aa0:	6962      	ldr	r2, [r4, #20]
   86aa2:	1b9e      	subs	r6, r3, r6
   86aa4:	4296      	cmp	r6, r2
   86aa6:	dbe2      	blt.n	86a6e <__swbuf_r+0x32>
   86aa8:	4638      	mov	r0, r7
   86aaa:	4621      	mov	r1, r4
   86aac:	f7fe fde4 	bl	85678 <_fflush_r>
   86ab0:	b940      	cbnz	r0, 86ac4 <__swbuf_r+0x88>
   86ab2:	6823      	ldr	r3, [r4, #0]
   86ab4:	2601      	movs	r6, #1
   86ab6:	e7db      	b.n	86a70 <__swbuf_r+0x34>
   86ab8:	4638      	mov	r0, r7
   86aba:	4621      	mov	r1, r4
   86abc:	f7fe fddc 	bl	85678 <_fflush_r>
   86ac0:	2800      	cmp	r0, #0
   86ac2:	d0e3      	beq.n	86a8c <__swbuf_r+0x50>
   86ac4:	f04f 30ff 	mov.w	r0, #4294967295
   86ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86aca:	4638      	mov	r0, r7
   86acc:	4621      	mov	r1, r4
   86ace:	f7fe fcbd 	bl	8544c <__swsetup_r>
   86ad2:	2800      	cmp	r0, #0
   86ad4:	d1f6      	bne.n	86ac4 <__swbuf_r+0x88>
   86ad6:	89a2      	ldrh	r2, [r4, #12]
   86ad8:	6926      	ldr	r6, [r4, #16]
   86ada:	b293      	uxth	r3, r2
   86adc:	e7bf      	b.n	86a5e <__swbuf_r+0x22>
   86ade:	f7fe fde7 	bl	856b0 <__sinit>
   86ae2:	e7b3      	b.n	86a4c <__swbuf_r+0x10>

00086ae4 <_wcrtomb_r>:
   86ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86ae8:	461e      	mov	r6, r3
   86aea:	b086      	sub	sp, #24
   86aec:	460c      	mov	r4, r1
   86aee:	4605      	mov	r5, r0
   86af0:	4617      	mov	r7, r2
   86af2:	4b0f      	ldr	r3, [pc, #60]	; (86b30 <_wcrtomb_r+0x4c>)
   86af4:	b191      	cbz	r1, 86b1c <_wcrtomb_r+0x38>
   86af6:	f8d3 8000 	ldr.w	r8, [r3]
   86afa:	f7ff f999 	bl	85e30 <__locale_charset>
   86afe:	9600      	str	r6, [sp, #0]
   86b00:	4603      	mov	r3, r0
   86b02:	4621      	mov	r1, r4
   86b04:	463a      	mov	r2, r7
   86b06:	4628      	mov	r0, r5
   86b08:	47c0      	blx	r8
   86b0a:	1c43      	adds	r3, r0, #1
   86b0c:	d103      	bne.n	86b16 <_wcrtomb_r+0x32>
   86b0e:	2200      	movs	r2, #0
   86b10:	238a      	movs	r3, #138	; 0x8a
   86b12:	6032      	str	r2, [r6, #0]
   86b14:	602b      	str	r3, [r5, #0]
   86b16:	b006      	add	sp, #24
   86b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86b1c:	681f      	ldr	r7, [r3, #0]
   86b1e:	f7ff f987 	bl	85e30 <__locale_charset>
   86b22:	9600      	str	r6, [sp, #0]
   86b24:	4603      	mov	r3, r0
   86b26:	4622      	mov	r2, r4
   86b28:	4628      	mov	r0, r5
   86b2a:	a903      	add	r1, sp, #12
   86b2c:	47b8      	blx	r7
   86b2e:	e7ec      	b.n	86b0a <_wcrtomb_r+0x26>
   86b30:	200709c8 	.word	0x200709c8

00086b34 <__ascii_wctomb>:
   86b34:	b121      	cbz	r1, 86b40 <__ascii_wctomb+0xc>
   86b36:	2aff      	cmp	r2, #255	; 0xff
   86b38:	d804      	bhi.n	86b44 <__ascii_wctomb+0x10>
   86b3a:	700a      	strb	r2, [r1, #0]
   86b3c:	2001      	movs	r0, #1
   86b3e:	4770      	bx	lr
   86b40:	4608      	mov	r0, r1
   86b42:	4770      	bx	lr
   86b44:	238a      	movs	r3, #138	; 0x8a
   86b46:	6003      	str	r3, [r0, #0]
   86b48:	f04f 30ff 	mov.w	r0, #4294967295
   86b4c:	4770      	bx	lr
   86b4e:	bf00      	nop

00086b50 <_write_r>:
   86b50:	b570      	push	{r4, r5, r6, lr}
   86b52:	4c08      	ldr	r4, [pc, #32]	; (86b74 <_write_r+0x24>)
   86b54:	4606      	mov	r6, r0
   86b56:	2500      	movs	r5, #0
   86b58:	4608      	mov	r0, r1
   86b5a:	4611      	mov	r1, r2
   86b5c:	461a      	mov	r2, r3
   86b5e:	6025      	str	r5, [r4, #0]
   86b60:	f7fa f930 	bl	80dc4 <_write>
   86b64:	1c43      	adds	r3, r0, #1
   86b66:	d000      	beq.n	86b6a <_write_r+0x1a>
   86b68:	bd70      	pop	{r4, r5, r6, pc}
   86b6a:	6823      	ldr	r3, [r4, #0]
   86b6c:	2b00      	cmp	r3, #0
   86b6e:	d0fb      	beq.n	86b68 <_write_r+0x18>
   86b70:	6033      	str	r3, [r6, #0]
   86b72:	bd70      	pop	{r4, r5, r6, pc}
   86b74:	20078ca8 	.word	0x20078ca8

00086b78 <__register_exitproc>:
   86b78:	b5f0      	push	{r4, r5, r6, r7, lr}
   86b7a:	4c27      	ldr	r4, [pc, #156]	; (86c18 <__register_exitproc+0xa0>)
   86b7c:	b085      	sub	sp, #20
   86b7e:	6826      	ldr	r6, [r4, #0]
   86b80:	4607      	mov	r7, r0
   86b82:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   86b86:	2c00      	cmp	r4, #0
   86b88:	d040      	beq.n	86c0c <__register_exitproc+0x94>
   86b8a:	6865      	ldr	r5, [r4, #4]
   86b8c:	2d1f      	cmp	r5, #31
   86b8e:	dd1e      	ble.n	86bce <__register_exitproc+0x56>
   86b90:	4822      	ldr	r0, [pc, #136]	; (86c1c <__register_exitproc+0xa4>)
   86b92:	b918      	cbnz	r0, 86b9c <__register_exitproc+0x24>
   86b94:	f04f 30ff 	mov.w	r0, #4294967295
   86b98:	b005      	add	sp, #20
   86b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86b9c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   86ba0:	9103      	str	r1, [sp, #12]
   86ba2:	9202      	str	r2, [sp, #8]
   86ba4:	9301      	str	r3, [sp, #4]
   86ba6:	f7ff f9bd 	bl	85f24 <malloc>
   86baa:	9903      	ldr	r1, [sp, #12]
   86bac:	4604      	mov	r4, r0
   86bae:	9a02      	ldr	r2, [sp, #8]
   86bb0:	9b01      	ldr	r3, [sp, #4]
   86bb2:	2800      	cmp	r0, #0
   86bb4:	d0ee      	beq.n	86b94 <__register_exitproc+0x1c>
   86bb6:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   86bba:	2000      	movs	r0, #0
   86bbc:	6025      	str	r5, [r4, #0]
   86bbe:	6060      	str	r0, [r4, #4]
   86bc0:	4605      	mov	r5, r0
   86bc2:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   86bc6:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   86bca:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   86bce:	b93f      	cbnz	r7, 86be0 <__register_exitproc+0x68>
   86bd0:	1c6b      	adds	r3, r5, #1
   86bd2:	2000      	movs	r0, #0
   86bd4:	3502      	adds	r5, #2
   86bd6:	6063      	str	r3, [r4, #4]
   86bd8:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   86bdc:	b005      	add	sp, #20
   86bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86be0:	2601      	movs	r6, #1
   86be2:	40ae      	lsls	r6, r5
   86be4:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   86be8:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   86bec:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   86bf0:	2f02      	cmp	r7, #2
   86bf2:	ea42 0206 	orr.w	r2, r2, r6
   86bf6:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   86bfa:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   86bfe:	d1e7      	bne.n	86bd0 <__register_exitproc+0x58>
   86c00:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   86c04:	431e      	orrs	r6, r3
   86c06:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   86c0a:	e7e1      	b.n	86bd0 <__register_exitproc+0x58>
   86c0c:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   86c10:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   86c14:	e7b9      	b.n	86b8a <__register_exitproc+0x12>
   86c16:	bf00      	nop
   86c18:	000874ac 	.word	0x000874ac
   86c1c:	00085f25 	.word	0x00085f25

00086c20 <_close_r>:
   86c20:	b538      	push	{r3, r4, r5, lr}
   86c22:	4c07      	ldr	r4, [pc, #28]	; (86c40 <_close_r+0x20>)
   86c24:	2300      	movs	r3, #0
   86c26:	4605      	mov	r5, r0
   86c28:	4608      	mov	r0, r1
   86c2a:	6023      	str	r3, [r4, #0]
   86c2c:	f7fc f89e 	bl	82d6c <_close>
   86c30:	1c43      	adds	r3, r0, #1
   86c32:	d000      	beq.n	86c36 <_close_r+0x16>
   86c34:	bd38      	pop	{r3, r4, r5, pc}
   86c36:	6823      	ldr	r3, [r4, #0]
   86c38:	2b00      	cmp	r3, #0
   86c3a:	d0fb      	beq.n	86c34 <_close_r+0x14>
   86c3c:	602b      	str	r3, [r5, #0]
   86c3e:	bd38      	pop	{r3, r4, r5, pc}
   86c40:	20078ca8 	.word	0x20078ca8

00086c44 <_fclose_r>:
   86c44:	b570      	push	{r4, r5, r6, lr}
   86c46:	460c      	mov	r4, r1
   86c48:	4605      	mov	r5, r0
   86c4a:	b131      	cbz	r1, 86c5a <_fclose_r+0x16>
   86c4c:	b110      	cbz	r0, 86c54 <_fclose_r+0x10>
   86c4e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   86c50:	2b00      	cmp	r3, #0
   86c52:	d02f      	beq.n	86cb4 <_fclose_r+0x70>
   86c54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   86c58:	b90b      	cbnz	r3, 86c5e <_fclose_r+0x1a>
   86c5a:	2000      	movs	r0, #0
   86c5c:	bd70      	pop	{r4, r5, r6, pc}
   86c5e:	4628      	mov	r0, r5
   86c60:	4621      	mov	r1, r4
   86c62:	f7fe fd09 	bl	85678 <_fflush_r>
   86c66:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   86c68:	4606      	mov	r6, r0
   86c6a:	b133      	cbz	r3, 86c7a <_fclose_r+0x36>
   86c6c:	4628      	mov	r0, r5
   86c6e:	69e1      	ldr	r1, [r4, #28]
   86c70:	4798      	blx	r3
   86c72:	2800      	cmp	r0, #0
   86c74:	bfb8      	it	lt
   86c76:	f04f 36ff 	movlt.w	r6, #4294967295
   86c7a:	89a3      	ldrh	r3, [r4, #12]
   86c7c:	061b      	lsls	r3, r3, #24
   86c7e:	d41c      	bmi.n	86cba <_fclose_r+0x76>
   86c80:	6b21      	ldr	r1, [r4, #48]	; 0x30
   86c82:	b141      	cbz	r1, 86c96 <_fclose_r+0x52>
   86c84:	f104 0340 	add.w	r3, r4, #64	; 0x40
   86c88:	4299      	cmp	r1, r3
   86c8a:	d002      	beq.n	86c92 <_fclose_r+0x4e>
   86c8c:	4628      	mov	r0, r5
   86c8e:	f7fe fe53 	bl	85938 <_free_r>
   86c92:	2300      	movs	r3, #0
   86c94:	6323      	str	r3, [r4, #48]	; 0x30
   86c96:	6c61      	ldr	r1, [r4, #68]	; 0x44
   86c98:	b121      	cbz	r1, 86ca4 <_fclose_r+0x60>
   86c9a:	4628      	mov	r0, r5
   86c9c:	f7fe fe4c 	bl	85938 <_free_r>
   86ca0:	2300      	movs	r3, #0
   86ca2:	6463      	str	r3, [r4, #68]	; 0x44
   86ca4:	f7fe fd7e 	bl	857a4 <__sfp_lock_acquire>
   86ca8:	2300      	movs	r3, #0
   86caa:	81a3      	strh	r3, [r4, #12]
   86cac:	f7fe fd7c 	bl	857a8 <__sfp_lock_release>
   86cb0:	4630      	mov	r0, r6
   86cb2:	bd70      	pop	{r4, r5, r6, pc}
   86cb4:	f7fe fcfc 	bl	856b0 <__sinit>
   86cb8:	e7cc      	b.n	86c54 <_fclose_r+0x10>
   86cba:	4628      	mov	r0, r5
   86cbc:	6921      	ldr	r1, [r4, #16]
   86cbe:	f7fe fe3b 	bl	85938 <_free_r>
   86cc2:	e7dd      	b.n	86c80 <_fclose_r+0x3c>

00086cc4 <fclose>:
   86cc4:	4b02      	ldr	r3, [pc, #8]	; (86cd0 <fclose+0xc>)
   86cc6:	4601      	mov	r1, r0
   86cc8:	6818      	ldr	r0, [r3, #0]
   86cca:	f7ff bfbb 	b.w	86c44 <_fclose_r>
   86cce:	bf00      	nop
   86cd0:	20070590 	.word	0x20070590

00086cd4 <_fstat_r>:
   86cd4:	b538      	push	{r3, r4, r5, lr}
   86cd6:	4c08      	ldr	r4, [pc, #32]	; (86cf8 <_fstat_r+0x24>)
   86cd8:	2300      	movs	r3, #0
   86cda:	4605      	mov	r5, r0
   86cdc:	4608      	mov	r0, r1
   86cde:	4611      	mov	r1, r2
   86ce0:	6023      	str	r3, [r4, #0]
   86ce2:	f7fc f847 	bl	82d74 <_fstat>
   86ce6:	1c43      	adds	r3, r0, #1
   86ce8:	d000      	beq.n	86cec <_fstat_r+0x18>
   86cea:	bd38      	pop	{r3, r4, r5, pc}
   86cec:	6823      	ldr	r3, [r4, #0]
   86cee:	2b00      	cmp	r3, #0
   86cf0:	d0fb      	beq.n	86cea <_fstat_r+0x16>
   86cf2:	602b      	str	r3, [r5, #0]
   86cf4:	bd38      	pop	{r3, r4, r5, pc}
   86cf6:	bf00      	nop
   86cf8:	20078ca8 	.word	0x20078ca8

00086cfc <_isatty_r>:
   86cfc:	b538      	push	{r3, r4, r5, lr}
   86cfe:	4c07      	ldr	r4, [pc, #28]	; (86d1c <_isatty_r+0x20>)
   86d00:	2300      	movs	r3, #0
   86d02:	4605      	mov	r5, r0
   86d04:	4608      	mov	r0, r1
   86d06:	6023      	str	r3, [r4, #0]
   86d08:	f7fc f83a 	bl	82d80 <_isatty>
   86d0c:	1c43      	adds	r3, r0, #1
   86d0e:	d000      	beq.n	86d12 <_isatty_r+0x16>
   86d10:	bd38      	pop	{r3, r4, r5, pc}
   86d12:	6823      	ldr	r3, [r4, #0]
   86d14:	2b00      	cmp	r3, #0
   86d16:	d0fb      	beq.n	86d10 <_isatty_r+0x14>
   86d18:	602b      	str	r3, [r5, #0]
   86d1a:	bd38      	pop	{r3, r4, r5, pc}
   86d1c:	20078ca8 	.word	0x20078ca8

00086d20 <_lseek_r>:
   86d20:	b570      	push	{r4, r5, r6, lr}
   86d22:	4c08      	ldr	r4, [pc, #32]	; (86d44 <_lseek_r+0x24>)
   86d24:	4606      	mov	r6, r0
   86d26:	2500      	movs	r5, #0
   86d28:	4608      	mov	r0, r1
   86d2a:	4611      	mov	r1, r2
   86d2c:	461a      	mov	r2, r3
   86d2e:	6025      	str	r5, [r4, #0]
   86d30:	f7fc f828 	bl	82d84 <_lseek>
   86d34:	1c43      	adds	r3, r0, #1
   86d36:	d000      	beq.n	86d3a <_lseek_r+0x1a>
   86d38:	bd70      	pop	{r4, r5, r6, pc}
   86d3a:	6823      	ldr	r3, [r4, #0]
   86d3c:	2b00      	cmp	r3, #0
   86d3e:	d0fb      	beq.n	86d38 <_lseek_r+0x18>
   86d40:	6033      	str	r3, [r6, #0]
   86d42:	bd70      	pop	{r4, r5, r6, pc}
   86d44:	20078ca8 	.word	0x20078ca8

00086d48 <_read_r>:
   86d48:	b570      	push	{r4, r5, r6, lr}
   86d4a:	4c08      	ldr	r4, [pc, #32]	; (86d6c <_read_r+0x24>)
   86d4c:	4606      	mov	r6, r0
   86d4e:	2500      	movs	r5, #0
   86d50:	4608      	mov	r0, r1
   86d52:	4611      	mov	r1, r2
   86d54:	461a      	mov	r2, r3
   86d56:	6025      	str	r5, [r4, #0]
   86d58:	f7f9 f9f6 	bl	80148 <_read>
   86d5c:	1c43      	adds	r3, r0, #1
   86d5e:	d000      	beq.n	86d62 <_read_r+0x1a>
   86d60:	bd70      	pop	{r4, r5, r6, pc}
   86d62:	6823      	ldr	r3, [r4, #0]
   86d64:	2b00      	cmp	r3, #0
   86d66:	d0fb      	beq.n	86d60 <_read_r+0x18>
   86d68:	6033      	str	r3, [r6, #0]
   86d6a:	bd70      	pop	{r4, r5, r6, pc}
   86d6c:	20078ca8 	.word	0x20078ca8

00086d70 <__aeabi_uldivmod>:
   86d70:	b94b      	cbnz	r3, 86d86 <__aeabi_uldivmod+0x16>
   86d72:	b942      	cbnz	r2, 86d86 <__aeabi_uldivmod+0x16>
   86d74:	2900      	cmp	r1, #0
   86d76:	bf08      	it	eq
   86d78:	2800      	cmpeq	r0, #0
   86d7a:	d002      	beq.n	86d82 <__aeabi_uldivmod+0x12>
   86d7c:	f04f 31ff 	mov.w	r1, #4294967295
   86d80:	4608      	mov	r0, r1
   86d82:	f000 b83b 	b.w	86dfc <__aeabi_idiv0>
   86d86:	b082      	sub	sp, #8
   86d88:	46ec      	mov	ip, sp
   86d8a:	e92d 5000 	stmdb	sp!, {ip, lr}
   86d8e:	f000 f81d 	bl	86dcc <__gnu_uldivmod_helper>
   86d92:	f8dd e004 	ldr.w	lr, [sp, #4]
   86d96:	b002      	add	sp, #8
   86d98:	bc0c      	pop	{r2, r3}
   86d9a:	4770      	bx	lr

00086d9c <__gnu_ldivmod_helper>:
   86d9c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86da0:	9e08      	ldr	r6, [sp, #32]
   86da2:	4614      	mov	r4, r2
   86da4:	461d      	mov	r5, r3
   86da6:	4680      	mov	r8, r0
   86da8:	4689      	mov	r9, r1
   86daa:	f000 f829 	bl	86e00 <__divdi3>
   86dae:	fb04 f301 	mul.w	r3, r4, r1
   86db2:	fba4 ab00 	umull	sl, fp, r4, r0
   86db6:	fb00 3205 	mla	r2, r0, r5, r3
   86dba:	4493      	add	fp, r2
   86dbc:	ebb8 080a 	subs.w	r8, r8, sl
   86dc0:	eb69 090b 	sbc.w	r9, r9, fp
   86dc4:	e9c6 8900 	strd	r8, r9, [r6]
   86dc8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086dcc <__gnu_uldivmod_helper>:
   86dcc:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86dd0:	9e08      	ldr	r6, [sp, #32]
   86dd2:	4614      	mov	r4, r2
   86dd4:	461d      	mov	r5, r3
   86dd6:	4680      	mov	r8, r0
   86dd8:	4689      	mov	r9, r1
   86dda:	f000 f961 	bl	870a0 <__udivdi3>
   86dde:	fb00 f505 	mul.w	r5, r0, r5
   86de2:	fba0 ab04 	umull	sl, fp, r0, r4
   86de6:	fb04 5401 	mla	r4, r4, r1, r5
   86dea:	44a3      	add	fp, r4
   86dec:	ebb8 080a 	subs.w	r8, r8, sl
   86df0:	eb69 090b 	sbc.w	r9, r9, fp
   86df4:	e9c6 8900 	strd	r8, r9, [r6]
   86df8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086dfc <__aeabi_idiv0>:
   86dfc:	4770      	bx	lr
   86dfe:	bf00      	nop

00086e00 <__divdi3>:
   86e00:	2900      	cmp	r1, #0
   86e02:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86e06:	f2c0 80a1 	blt.w	86f4c <__divdi3+0x14c>
   86e0a:	2400      	movs	r4, #0
   86e0c:	2b00      	cmp	r3, #0
   86e0e:	f2c0 8098 	blt.w	86f42 <__divdi3+0x142>
   86e12:	4615      	mov	r5, r2
   86e14:	4606      	mov	r6, r0
   86e16:	460f      	mov	r7, r1
   86e18:	2b00      	cmp	r3, #0
   86e1a:	d13f      	bne.n	86e9c <__divdi3+0x9c>
   86e1c:	428a      	cmp	r2, r1
   86e1e:	d958      	bls.n	86ed2 <__divdi3+0xd2>
   86e20:	fab2 f382 	clz	r3, r2
   86e24:	b14b      	cbz	r3, 86e3a <__divdi3+0x3a>
   86e26:	f1c3 0220 	rsb	r2, r3, #32
   86e2a:	fa01 f703 	lsl.w	r7, r1, r3
   86e2e:	fa20 f202 	lsr.w	r2, r0, r2
   86e32:	409d      	lsls	r5, r3
   86e34:	fa00 f603 	lsl.w	r6, r0, r3
   86e38:	4317      	orrs	r7, r2
   86e3a:	0c29      	lsrs	r1, r5, #16
   86e3c:	fbb7 f2f1 	udiv	r2, r7, r1
   86e40:	fb01 7712 	mls	r7, r1, r2, r7
   86e44:	b2a8      	uxth	r0, r5
   86e46:	fb00 f302 	mul.w	r3, r0, r2
   86e4a:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   86e4e:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   86e52:	42bb      	cmp	r3, r7
   86e54:	d909      	bls.n	86e6a <__divdi3+0x6a>
   86e56:	197f      	adds	r7, r7, r5
   86e58:	f102 3cff 	add.w	ip, r2, #4294967295
   86e5c:	f080 8105 	bcs.w	8706a <__divdi3+0x26a>
   86e60:	42bb      	cmp	r3, r7
   86e62:	f240 8102 	bls.w	8706a <__divdi3+0x26a>
   86e66:	3a02      	subs	r2, #2
   86e68:	442f      	add	r7, r5
   86e6a:	1aff      	subs	r7, r7, r3
   86e6c:	fbb7 f3f1 	udiv	r3, r7, r1
   86e70:	fb01 7113 	mls	r1, r1, r3, r7
   86e74:	fb00 f003 	mul.w	r0, r0, r3
   86e78:	b2b6      	uxth	r6, r6
   86e7a:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   86e7e:	4288      	cmp	r0, r1
   86e80:	d908      	bls.n	86e94 <__divdi3+0x94>
   86e82:	1949      	adds	r1, r1, r5
   86e84:	f103 37ff 	add.w	r7, r3, #4294967295
   86e88:	f080 80f1 	bcs.w	8706e <__divdi3+0x26e>
   86e8c:	4288      	cmp	r0, r1
   86e8e:	f240 80ee 	bls.w	8706e <__divdi3+0x26e>
   86e92:	3b02      	subs	r3, #2
   86e94:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   86e98:	2300      	movs	r3, #0
   86e9a:	e003      	b.n	86ea4 <__divdi3+0xa4>
   86e9c:	428b      	cmp	r3, r1
   86e9e:	d90a      	bls.n	86eb6 <__divdi3+0xb6>
   86ea0:	2300      	movs	r3, #0
   86ea2:	461a      	mov	r2, r3
   86ea4:	4610      	mov	r0, r2
   86ea6:	4619      	mov	r1, r3
   86ea8:	b114      	cbz	r4, 86eb0 <__divdi3+0xb0>
   86eaa:	4240      	negs	r0, r0
   86eac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86eb0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86eb4:	4770      	bx	lr
   86eb6:	fab3 f883 	clz	r8, r3
   86eba:	f1b8 0f00 	cmp.w	r8, #0
   86ebe:	f040 8088 	bne.w	86fd2 <__divdi3+0x1d2>
   86ec2:	428b      	cmp	r3, r1
   86ec4:	d302      	bcc.n	86ecc <__divdi3+0xcc>
   86ec6:	4282      	cmp	r2, r0
   86ec8:	f200 80e2 	bhi.w	87090 <__divdi3+0x290>
   86ecc:	2300      	movs	r3, #0
   86ece:	2201      	movs	r2, #1
   86ed0:	e7e8      	b.n	86ea4 <__divdi3+0xa4>
   86ed2:	b912      	cbnz	r2, 86eda <__divdi3+0xda>
   86ed4:	2301      	movs	r3, #1
   86ed6:	fbb3 f5f2 	udiv	r5, r3, r2
   86eda:	fab5 f285 	clz	r2, r5
   86ede:	2a00      	cmp	r2, #0
   86ee0:	d13a      	bne.n	86f58 <__divdi3+0x158>
   86ee2:	1b7f      	subs	r7, r7, r5
   86ee4:	0c28      	lsrs	r0, r5, #16
   86ee6:	fa1f fc85 	uxth.w	ip, r5
   86eea:	2301      	movs	r3, #1
   86eec:	fbb7 f1f0 	udiv	r1, r7, r0
   86ef0:	fb00 7711 	mls	r7, r0, r1, r7
   86ef4:	fb0c f201 	mul.w	r2, ip, r1
   86ef8:	ea4f 4816 	mov.w	r8, r6, lsr #16
   86efc:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   86f00:	42ba      	cmp	r2, r7
   86f02:	d907      	bls.n	86f14 <__divdi3+0x114>
   86f04:	197f      	adds	r7, r7, r5
   86f06:	f101 38ff 	add.w	r8, r1, #4294967295
   86f0a:	d202      	bcs.n	86f12 <__divdi3+0x112>
   86f0c:	42ba      	cmp	r2, r7
   86f0e:	f200 80c4 	bhi.w	8709a <__divdi3+0x29a>
   86f12:	4641      	mov	r1, r8
   86f14:	1abf      	subs	r7, r7, r2
   86f16:	fbb7 f2f0 	udiv	r2, r7, r0
   86f1a:	fb00 7012 	mls	r0, r0, r2, r7
   86f1e:	fb0c fc02 	mul.w	ip, ip, r2
   86f22:	b2b6      	uxth	r6, r6
   86f24:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   86f28:	4584      	cmp	ip, r0
   86f2a:	d907      	bls.n	86f3c <__divdi3+0x13c>
   86f2c:	1940      	adds	r0, r0, r5
   86f2e:	f102 37ff 	add.w	r7, r2, #4294967295
   86f32:	d202      	bcs.n	86f3a <__divdi3+0x13a>
   86f34:	4584      	cmp	ip, r0
   86f36:	f200 80ae 	bhi.w	87096 <__divdi3+0x296>
   86f3a:	463a      	mov	r2, r7
   86f3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   86f40:	e7b0      	b.n	86ea4 <__divdi3+0xa4>
   86f42:	43e4      	mvns	r4, r4
   86f44:	4252      	negs	r2, r2
   86f46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   86f4a:	e762      	b.n	86e12 <__divdi3+0x12>
   86f4c:	4240      	negs	r0, r0
   86f4e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86f52:	f04f 34ff 	mov.w	r4, #4294967295
   86f56:	e759      	b.n	86e0c <__divdi3+0xc>
   86f58:	4095      	lsls	r5, r2
   86f5a:	f1c2 0920 	rsb	r9, r2, #32
   86f5e:	fa27 f109 	lsr.w	r1, r7, r9
   86f62:	fa26 f909 	lsr.w	r9, r6, r9
   86f66:	4097      	lsls	r7, r2
   86f68:	0c28      	lsrs	r0, r5, #16
   86f6a:	fbb1 f8f0 	udiv	r8, r1, r0
   86f6e:	fb00 1118 	mls	r1, r0, r8, r1
   86f72:	fa1f fc85 	uxth.w	ip, r5
   86f76:	fb0c f308 	mul.w	r3, ip, r8
   86f7a:	ea49 0907 	orr.w	r9, r9, r7
   86f7e:	ea4f 4719 	mov.w	r7, r9, lsr #16
   86f82:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   86f86:	428b      	cmp	r3, r1
   86f88:	fa06 f602 	lsl.w	r6, r6, r2
   86f8c:	d908      	bls.n	86fa0 <__divdi3+0x1a0>
   86f8e:	1949      	adds	r1, r1, r5
   86f90:	f108 32ff 	add.w	r2, r8, #4294967295
   86f94:	d27a      	bcs.n	8708c <__divdi3+0x28c>
   86f96:	428b      	cmp	r3, r1
   86f98:	d978      	bls.n	8708c <__divdi3+0x28c>
   86f9a:	f1a8 0802 	sub.w	r8, r8, #2
   86f9e:	4429      	add	r1, r5
   86fa0:	1ac9      	subs	r1, r1, r3
   86fa2:	fbb1 f3f0 	udiv	r3, r1, r0
   86fa6:	fb00 1713 	mls	r7, r0, r3, r1
   86faa:	fb0c f203 	mul.w	r2, ip, r3
   86fae:	fa1f f989 	uxth.w	r9, r9
   86fb2:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   86fb6:	42ba      	cmp	r2, r7
   86fb8:	d907      	bls.n	86fca <__divdi3+0x1ca>
   86fba:	197f      	adds	r7, r7, r5
   86fbc:	f103 31ff 	add.w	r1, r3, #4294967295
   86fc0:	d260      	bcs.n	87084 <__divdi3+0x284>
   86fc2:	42ba      	cmp	r2, r7
   86fc4:	d95e      	bls.n	87084 <__divdi3+0x284>
   86fc6:	3b02      	subs	r3, #2
   86fc8:	442f      	add	r7, r5
   86fca:	1abf      	subs	r7, r7, r2
   86fcc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86fd0:	e78c      	b.n	86eec <__divdi3+0xec>
   86fd2:	f1c8 0220 	rsb	r2, r8, #32
   86fd6:	fa25 f102 	lsr.w	r1, r5, r2
   86fda:	fa03 fc08 	lsl.w	ip, r3, r8
   86fde:	fa27 f302 	lsr.w	r3, r7, r2
   86fe2:	fa20 f202 	lsr.w	r2, r0, r2
   86fe6:	fa07 f708 	lsl.w	r7, r7, r8
   86fea:	ea41 0c0c 	orr.w	ip, r1, ip
   86fee:	ea4f 491c 	mov.w	r9, ip, lsr #16
   86ff2:	fbb3 f1f9 	udiv	r1, r3, r9
   86ff6:	fb09 3311 	mls	r3, r9, r1, r3
   86ffa:	fa1f fa8c 	uxth.w	sl, ip
   86ffe:	fb0a fb01 	mul.w	fp, sl, r1
   87002:	4317      	orrs	r7, r2
   87004:	0c3a      	lsrs	r2, r7, #16
   87006:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   8700a:	459b      	cmp	fp, r3
   8700c:	fa05 f008 	lsl.w	r0, r5, r8
   87010:	d908      	bls.n	87024 <__divdi3+0x224>
   87012:	eb13 030c 	adds.w	r3, r3, ip
   87016:	f101 32ff 	add.w	r2, r1, #4294967295
   8701a:	d235      	bcs.n	87088 <__divdi3+0x288>
   8701c:	459b      	cmp	fp, r3
   8701e:	d933      	bls.n	87088 <__divdi3+0x288>
   87020:	3902      	subs	r1, #2
   87022:	4463      	add	r3, ip
   87024:	ebcb 0303 	rsb	r3, fp, r3
   87028:	fbb3 f2f9 	udiv	r2, r3, r9
   8702c:	fb09 3312 	mls	r3, r9, r2, r3
   87030:	fb0a fa02 	mul.w	sl, sl, r2
   87034:	b2bf      	uxth	r7, r7
   87036:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   8703a:	45ba      	cmp	sl, r7
   8703c:	d908      	bls.n	87050 <__divdi3+0x250>
   8703e:	eb17 070c 	adds.w	r7, r7, ip
   87042:	f102 33ff 	add.w	r3, r2, #4294967295
   87046:	d21b      	bcs.n	87080 <__divdi3+0x280>
   87048:	45ba      	cmp	sl, r7
   8704a:	d919      	bls.n	87080 <__divdi3+0x280>
   8704c:	3a02      	subs	r2, #2
   8704e:	4467      	add	r7, ip
   87050:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   87054:	fba5 0100 	umull	r0, r1, r5, r0
   87058:	ebca 0707 	rsb	r7, sl, r7
   8705c:	428f      	cmp	r7, r1
   8705e:	f04f 0300 	mov.w	r3, #0
   87062:	d30a      	bcc.n	8707a <__divdi3+0x27a>
   87064:	d005      	beq.n	87072 <__divdi3+0x272>
   87066:	462a      	mov	r2, r5
   87068:	e71c      	b.n	86ea4 <__divdi3+0xa4>
   8706a:	4662      	mov	r2, ip
   8706c:	e6fd      	b.n	86e6a <__divdi3+0x6a>
   8706e:	463b      	mov	r3, r7
   87070:	e710      	b.n	86e94 <__divdi3+0x94>
   87072:	fa06 f608 	lsl.w	r6, r6, r8
   87076:	4286      	cmp	r6, r0
   87078:	d2f5      	bcs.n	87066 <__divdi3+0x266>
   8707a:	1e6a      	subs	r2, r5, #1
   8707c:	2300      	movs	r3, #0
   8707e:	e711      	b.n	86ea4 <__divdi3+0xa4>
   87080:	461a      	mov	r2, r3
   87082:	e7e5      	b.n	87050 <__divdi3+0x250>
   87084:	460b      	mov	r3, r1
   87086:	e7a0      	b.n	86fca <__divdi3+0x1ca>
   87088:	4611      	mov	r1, r2
   8708a:	e7cb      	b.n	87024 <__divdi3+0x224>
   8708c:	4690      	mov	r8, r2
   8708e:	e787      	b.n	86fa0 <__divdi3+0x1a0>
   87090:	4643      	mov	r3, r8
   87092:	4642      	mov	r2, r8
   87094:	e706      	b.n	86ea4 <__divdi3+0xa4>
   87096:	3a02      	subs	r2, #2
   87098:	e750      	b.n	86f3c <__divdi3+0x13c>
   8709a:	3902      	subs	r1, #2
   8709c:	442f      	add	r7, r5
   8709e:	e739      	b.n	86f14 <__divdi3+0x114>

000870a0 <__udivdi3>:
   870a0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   870a4:	4614      	mov	r4, r2
   870a6:	4605      	mov	r5, r0
   870a8:	460e      	mov	r6, r1
   870aa:	2b00      	cmp	r3, #0
   870ac:	d143      	bne.n	87136 <__udivdi3+0x96>
   870ae:	428a      	cmp	r2, r1
   870b0:	d953      	bls.n	8715a <__udivdi3+0xba>
   870b2:	fab2 f782 	clz	r7, r2
   870b6:	b157      	cbz	r7, 870ce <__udivdi3+0x2e>
   870b8:	f1c7 0620 	rsb	r6, r7, #32
   870bc:	fa20 f606 	lsr.w	r6, r0, r6
   870c0:	fa01 f307 	lsl.w	r3, r1, r7
   870c4:	fa02 f407 	lsl.w	r4, r2, r7
   870c8:	fa00 f507 	lsl.w	r5, r0, r7
   870cc:	431e      	orrs	r6, r3
   870ce:	0c21      	lsrs	r1, r4, #16
   870d0:	fbb6 f2f1 	udiv	r2, r6, r1
   870d4:	fb01 6612 	mls	r6, r1, r2, r6
   870d8:	b2a0      	uxth	r0, r4
   870da:	fb00 f302 	mul.w	r3, r0, r2
   870de:	0c2f      	lsrs	r7, r5, #16
   870e0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   870e4:	42b3      	cmp	r3, r6
   870e6:	d909      	bls.n	870fc <__udivdi3+0x5c>
   870e8:	1936      	adds	r6, r6, r4
   870ea:	f102 37ff 	add.w	r7, r2, #4294967295
   870ee:	f080 80fd 	bcs.w	872ec <__udivdi3+0x24c>
   870f2:	42b3      	cmp	r3, r6
   870f4:	f240 80fa 	bls.w	872ec <__udivdi3+0x24c>
   870f8:	3a02      	subs	r2, #2
   870fa:	4426      	add	r6, r4
   870fc:	1af6      	subs	r6, r6, r3
   870fe:	fbb6 f3f1 	udiv	r3, r6, r1
   87102:	fb01 6113 	mls	r1, r1, r3, r6
   87106:	fb00 f003 	mul.w	r0, r0, r3
   8710a:	b2ad      	uxth	r5, r5
   8710c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   87110:	4288      	cmp	r0, r1
   87112:	d908      	bls.n	87126 <__udivdi3+0x86>
   87114:	1909      	adds	r1, r1, r4
   87116:	f103 36ff 	add.w	r6, r3, #4294967295
   8711a:	f080 80e9 	bcs.w	872f0 <__udivdi3+0x250>
   8711e:	4288      	cmp	r0, r1
   87120:	f240 80e6 	bls.w	872f0 <__udivdi3+0x250>
   87124:	3b02      	subs	r3, #2
   87126:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8712a:	2300      	movs	r3, #0
   8712c:	4610      	mov	r0, r2
   8712e:	4619      	mov	r1, r3
   87130:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87134:	4770      	bx	lr
   87136:	428b      	cmp	r3, r1
   87138:	d84c      	bhi.n	871d4 <__udivdi3+0x134>
   8713a:	fab3 f683 	clz	r6, r3
   8713e:	2e00      	cmp	r6, #0
   87140:	d14f      	bne.n	871e2 <__udivdi3+0x142>
   87142:	428b      	cmp	r3, r1
   87144:	d302      	bcc.n	8714c <__udivdi3+0xac>
   87146:	4282      	cmp	r2, r0
   87148:	f200 80dd 	bhi.w	87306 <__udivdi3+0x266>
   8714c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87150:	2300      	movs	r3, #0
   87152:	2201      	movs	r2, #1
   87154:	4610      	mov	r0, r2
   87156:	4619      	mov	r1, r3
   87158:	4770      	bx	lr
   8715a:	b912      	cbnz	r2, 87162 <__udivdi3+0xc2>
   8715c:	2401      	movs	r4, #1
   8715e:	fbb4 f4f2 	udiv	r4, r4, r2
   87162:	fab4 f284 	clz	r2, r4
   87166:	2a00      	cmp	r2, #0
   87168:	f040 8082 	bne.w	87270 <__udivdi3+0x1d0>
   8716c:	1b09      	subs	r1, r1, r4
   8716e:	0c26      	lsrs	r6, r4, #16
   87170:	b2a7      	uxth	r7, r4
   87172:	2301      	movs	r3, #1
   87174:	fbb1 f0f6 	udiv	r0, r1, r6
   87178:	fb06 1110 	mls	r1, r6, r0, r1
   8717c:	fb07 f200 	mul.w	r2, r7, r0
   87180:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   87184:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   87188:	428a      	cmp	r2, r1
   8718a:	d907      	bls.n	8719c <__udivdi3+0xfc>
   8718c:	1909      	adds	r1, r1, r4
   8718e:	f100 3cff 	add.w	ip, r0, #4294967295
   87192:	d202      	bcs.n	8719a <__udivdi3+0xfa>
   87194:	428a      	cmp	r2, r1
   87196:	f200 80c8 	bhi.w	8732a <__udivdi3+0x28a>
   8719a:	4660      	mov	r0, ip
   8719c:	1a89      	subs	r1, r1, r2
   8719e:	fbb1 f2f6 	udiv	r2, r1, r6
   871a2:	fb06 1112 	mls	r1, r6, r2, r1
   871a6:	fb07 f702 	mul.w	r7, r7, r2
   871aa:	b2ad      	uxth	r5, r5
   871ac:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   871b0:	42af      	cmp	r7, r5
   871b2:	d908      	bls.n	871c6 <__udivdi3+0x126>
   871b4:	192c      	adds	r4, r5, r4
   871b6:	f102 31ff 	add.w	r1, r2, #4294967295
   871ba:	f080 809b 	bcs.w	872f4 <__udivdi3+0x254>
   871be:	42a7      	cmp	r7, r4
   871c0:	f240 8098 	bls.w	872f4 <__udivdi3+0x254>
   871c4:	3a02      	subs	r2, #2
   871c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   871ca:	4610      	mov	r0, r2
   871cc:	4619      	mov	r1, r3
   871ce:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   871d2:	4770      	bx	lr
   871d4:	2300      	movs	r3, #0
   871d6:	461a      	mov	r2, r3
   871d8:	4610      	mov	r0, r2
   871da:	4619      	mov	r1, r3
   871dc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   871e0:	4770      	bx	lr
   871e2:	f1c6 0520 	rsb	r5, r6, #32
   871e6:	fa22 f705 	lsr.w	r7, r2, r5
   871ea:	fa03 f406 	lsl.w	r4, r3, r6
   871ee:	fa21 f305 	lsr.w	r3, r1, r5
   871f2:	fa01 fb06 	lsl.w	fp, r1, r6
   871f6:	fa20 f505 	lsr.w	r5, r0, r5
   871fa:	433c      	orrs	r4, r7
   871fc:	ea4f 4814 	mov.w	r8, r4, lsr #16
   87200:	fbb3 fcf8 	udiv	ip, r3, r8
   87204:	fb08 331c 	mls	r3, r8, ip, r3
   87208:	fa1f f984 	uxth.w	r9, r4
   8720c:	fb09 fa0c 	mul.w	sl, r9, ip
   87210:	ea45 0b0b 	orr.w	fp, r5, fp
   87214:	ea4f 451b 	mov.w	r5, fp, lsr #16
   87218:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   8721c:	459a      	cmp	sl, r3
   8721e:	fa02 f206 	lsl.w	r2, r2, r6
   87222:	d904      	bls.n	8722e <__udivdi3+0x18e>
   87224:	191b      	adds	r3, r3, r4
   87226:	f10c 35ff 	add.w	r5, ip, #4294967295
   8722a:	d36f      	bcc.n	8730c <__udivdi3+0x26c>
   8722c:	46ac      	mov	ip, r5
   8722e:	ebca 0303 	rsb	r3, sl, r3
   87232:	fbb3 f5f8 	udiv	r5, r3, r8
   87236:	fb08 3315 	mls	r3, r8, r5, r3
   8723a:	fb09 f905 	mul.w	r9, r9, r5
   8723e:	fa1f fb8b 	uxth.w	fp, fp
   87242:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   87246:	45b9      	cmp	r9, r7
   87248:	d904      	bls.n	87254 <__udivdi3+0x1b4>
   8724a:	193f      	adds	r7, r7, r4
   8724c:	f105 33ff 	add.w	r3, r5, #4294967295
   87250:	d362      	bcc.n	87318 <__udivdi3+0x278>
   87252:	461d      	mov	r5, r3
   87254:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   87258:	fbac 2302 	umull	r2, r3, ip, r2
   8725c:	ebc9 0707 	rsb	r7, r9, r7
   87260:	429f      	cmp	r7, r3
   87262:	f04f 0500 	mov.w	r5, #0
   87266:	d34a      	bcc.n	872fe <__udivdi3+0x25e>
   87268:	d046      	beq.n	872f8 <__udivdi3+0x258>
   8726a:	4662      	mov	r2, ip
   8726c:	462b      	mov	r3, r5
   8726e:	e75d      	b.n	8712c <__udivdi3+0x8c>
   87270:	4094      	lsls	r4, r2
   87272:	f1c2 0920 	rsb	r9, r2, #32
   87276:	fa21 fc09 	lsr.w	ip, r1, r9
   8727a:	4091      	lsls	r1, r2
   8727c:	fa20 f909 	lsr.w	r9, r0, r9
   87280:	0c26      	lsrs	r6, r4, #16
   87282:	fbbc f8f6 	udiv	r8, ip, r6
   87286:	fb06 cc18 	mls	ip, r6, r8, ip
   8728a:	b2a7      	uxth	r7, r4
   8728c:	fb07 f308 	mul.w	r3, r7, r8
   87290:	ea49 0901 	orr.w	r9, r9, r1
   87294:	ea4f 4119 	mov.w	r1, r9, lsr #16
   87298:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   8729c:	4563      	cmp	r3, ip
   8729e:	fa00 f502 	lsl.w	r5, r0, r2
   872a2:	d909      	bls.n	872b8 <__udivdi3+0x218>
   872a4:	eb1c 0c04 	adds.w	ip, ip, r4
   872a8:	f108 32ff 	add.w	r2, r8, #4294967295
   872ac:	d23b      	bcs.n	87326 <__udivdi3+0x286>
   872ae:	4563      	cmp	r3, ip
   872b0:	d939      	bls.n	87326 <__udivdi3+0x286>
   872b2:	f1a8 0802 	sub.w	r8, r8, #2
   872b6:	44a4      	add	ip, r4
   872b8:	ebc3 0c0c 	rsb	ip, r3, ip
   872bc:	fbbc f3f6 	udiv	r3, ip, r6
   872c0:	fb06 c113 	mls	r1, r6, r3, ip
   872c4:	fb07 f203 	mul.w	r2, r7, r3
   872c8:	fa1f f989 	uxth.w	r9, r9
   872cc:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   872d0:	428a      	cmp	r2, r1
   872d2:	d907      	bls.n	872e4 <__udivdi3+0x244>
   872d4:	1909      	adds	r1, r1, r4
   872d6:	f103 30ff 	add.w	r0, r3, #4294967295
   872da:	d222      	bcs.n	87322 <__udivdi3+0x282>
   872dc:	428a      	cmp	r2, r1
   872de:	d920      	bls.n	87322 <__udivdi3+0x282>
   872e0:	3b02      	subs	r3, #2
   872e2:	4421      	add	r1, r4
   872e4:	1a89      	subs	r1, r1, r2
   872e6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   872ea:	e743      	b.n	87174 <__udivdi3+0xd4>
   872ec:	463a      	mov	r2, r7
   872ee:	e705      	b.n	870fc <__udivdi3+0x5c>
   872f0:	4633      	mov	r3, r6
   872f2:	e718      	b.n	87126 <__udivdi3+0x86>
   872f4:	460a      	mov	r2, r1
   872f6:	e766      	b.n	871c6 <__udivdi3+0x126>
   872f8:	40b0      	lsls	r0, r6
   872fa:	4290      	cmp	r0, r2
   872fc:	d2b5      	bcs.n	8726a <__udivdi3+0x1ca>
   872fe:	f10c 32ff 	add.w	r2, ip, #4294967295
   87302:	2300      	movs	r3, #0
   87304:	e712      	b.n	8712c <__udivdi3+0x8c>
   87306:	4633      	mov	r3, r6
   87308:	4632      	mov	r2, r6
   8730a:	e70f      	b.n	8712c <__udivdi3+0x8c>
   8730c:	459a      	cmp	sl, r3
   8730e:	d98d      	bls.n	8722c <__udivdi3+0x18c>
   87310:	f1ac 0c02 	sub.w	ip, ip, #2
   87314:	4423      	add	r3, r4
   87316:	e78a      	b.n	8722e <__udivdi3+0x18e>
   87318:	45b9      	cmp	r9, r7
   8731a:	d99a      	bls.n	87252 <__udivdi3+0x1b2>
   8731c:	3d02      	subs	r5, #2
   8731e:	4427      	add	r7, r4
   87320:	e798      	b.n	87254 <__udivdi3+0x1b4>
   87322:	4603      	mov	r3, r0
   87324:	e7de      	b.n	872e4 <__udivdi3+0x244>
   87326:	4690      	mov	r8, r2
   87328:	e7c6      	b.n	872b8 <__udivdi3+0x218>
   8732a:	3802      	subs	r0, #2
   8732c:	4421      	add	r1, r4
   8732e:	e735      	b.n	8719c <__udivdi3+0xfc>
   87330:	00000001 	.word	0x00000001
   87334:	00000002 	.word	0x00000002
   87338:	00000004 	.word	0x00000004
   8733c:	00000008 	.word	0x00000008
   87340:	00000010 	.word	0x00000010
   87344:	00000020 	.word	0x00000020
   87348:	00000040 	.word	0x00000040
   8734c:	00000080 	.word	0x00000080
   87350:	00000100 	.word	0x00000100
   87354:	00000200 	.word	0x00000200
   87358:	00000400 	.word	0x00000400
   8735c:	3163200a 	.word	0x3163200a
   87360:	6425203d 	.word	0x6425203d
   87364:	00000000 	.word	0x00000000
   87368:	3263200a 	.word	0x3263200a
   8736c:	25203d20 	.word	0x25203d20
   87370:	00000064 	.word	0x00000064
   87374:	09097325 	.word	0x09097325
   87378:	25096325 	.word	0x25096325
   8737c:	75250975 	.word	0x75250975
   87380:	0d752509 	.word	0x0d752509
   87384:	0000000a 	.word	0x0000000a
   87388:	454c4449 	.word	0x454c4449
   8738c:	00000000 	.word	0x00000000
   87390:	00000a0d 	.word	0x00000a0d
   87394:	20726d54 	.word	0x20726d54
   87398:	00637653 	.word	0x00637653
   8739c:	25202d2d 	.word	0x25202d2d
   873a0:	000d0a73 	.word	0x000d0a73
   873a4:	75647241 	.word	0x75647241
   873a8:	206f6e69 	.word	0x206f6e69
   873ac:	2f657544 	.word	0x2f657544
   873b0:	00000058 	.word	0x00000058
   873b4:	43202d2d 	.word	0x43202d2d
   873b8:	69706d6f 	.word	0x69706d6f
   873bc:	3a64656c 	.word	0x3a64656c
   873c0:	20732520 	.word	0x20732520
   873c4:	2d207325 	.word	0x2d207325
   873c8:	000d0a2d 	.word	0x000d0a2d
   873cc:	2079614d 	.word	0x2079614d
   873d0:	32203820 	.word	0x32203820
   873d4:	00373130 	.word	0x00373130
   873d8:	323a3931 	.word	0x323a3931
   873dc:	31313a39 	.word	0x31313a39
   873e0:	00000000 	.word	0x00000000
   873e4:	746547a8 	.word	0x746547a8
   873e8:	00000000 	.word	0x00000000
   873ec:	6c696146 	.word	0x6c696146
   873f0:	74206465 	.word	0x74206465
   873f4:	6574206f 	.word	0x6574206f
   873f8:	47207473 	.word	0x47207473
   873fc:	6f437465 	.word	0x6f437465
   87400:	6e696472 	.word	0x6e696472
   87404:	73657461 	.word	0x73657461
   87408:	73617420 	.word	0x73617420
   8740c:	000a0d6b 	.word	0x000a0d6b
   87410:	65766f4d 	.word	0x65766f4d
   87414:	00000000 	.word	0x00000000
   87418:	6c696146 	.word	0x6c696146
   8741c:	74206465 	.word	0x74206465
   87420:	6574206f 	.word	0x6574206f
   87424:	74207473 	.word	0x74207473
   87428:	5f6b7361 	.word	0x5f6b7361
   8742c:	65766f4d 	.word	0x65766f4d
   87430:	73617420 	.word	0x73617420
   87434:	000a0d6b 	.word	0x000a0d6b
   87438:	004f4e55 	.word	0x004f4e55
   8743c:	6c696146 	.word	0x6c696146
   87440:	74206465 	.word	0x74206465
   87444:	6574206f 	.word	0x6574206f
   87448:	55207473 	.word	0x55207473
   8744c:	6f436f6e 	.word	0x6f436f6e
   87450:	74206d6d 	.word	0x74206d6d
   87454:	0d6b7361 	.word	0x0d6b7361
   87458:	0000000a 	.word	0x0000000a
   8745c:	00000000 	.word	0x00000000

00087460 <atanlo>:
   87460:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   87470:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00087480 <atanhi>:
   87480:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   87490:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   874a0:	74727173 00000000 00000043              sqrt....C...

000874ac <_global_impure_ptr>:
   874ac:	20070168 33323130 37363534 42413938     h.. 0123456789AB
   874bc:	46454443 00000000 33323130 37363534     CDEF....01234567
   874cc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   874dc:	0000296c                                l)..

000874e0 <zeroes.6721>:
   874e0:	30303030 30303030 30303030 30303030     0000000000000000

000874f0 <blanks.6720>:
   874f0:	20202020 20202020 20202020 20202020                     

00087500 <_init>:
   87500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87502:	bf00      	nop
   87504:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87506:	bc08      	pop	{r3}
   87508:	469e      	mov	lr, r3
   8750a:	4770      	bx	lr

0008750c <__init_array_start>:
   8750c:	00085511 	.word	0x00085511

00087510 <__frame_dummy_init_array_entry>:
   87510:	00080119                                ....

00087514 <_fini>:
   87514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87516:	bf00      	nop
   87518:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8751a:	bc08      	pop	{r3}
   8751c:	469e      	mov	lr, r3
   8751e:	4770      	bx	lr

00087520 <__fini_array_start>:
   87520:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070160 	.word	0x20070160

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <objects>:
20070138:	00000064 00000064 ffffff9c 000000c8     d...d...........
20070148:	00000064 00000190                       d.......

20070150 <c1Loop>:
20070150:	00000101                                         .

20070151 <c2Loop>:
20070151:	aa000001                                         ...

20070154 <uxCriticalNesting>:
20070154:	aaaaaaaa                                ....

20070158 <xFreeBytesRemaining>:
20070158:	00008000                                ....

2007015c <xNextTaskUnblockTime>:
2007015c:	0000ffff                                ....

20070160 <SystemCoreClock>:
20070160:	003d0900                                ..=.

20070164 <__fdlib_version>:
20070164:	00000001                                ....

20070168 <impure_data>:
20070168:	00000000 20070454 200704bc 20070524     ....T.. ... $.. 
	...
2007019c:	000874a8 00000000 00000000 00000000     .t..............
	...
20070210:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070220:	0005deec 0000000b 00000000 00000000     ................
	...

20070590 <_impure_ptr>:
20070590:	20070168                                h.. 

20070594 <lc_ctype_charset>:
20070594:	49435341 00000049 00000000 00000000     ASCII...........
	...

200705b4 <__mb_cur_max>:
200705b4:	00000001                                ....

200705b8 <__malloc_av_>:
	...
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 
200709a0:	20070998 20070998 200709a0 200709a0     ... ... ... ... 
200709b0:	200709a8 200709a8 200709b0 200709b0     ... ... ... ... 

200709c0 <__malloc_trim_threshold>:
200709c0:	00020000                                ....

200709c4 <__malloc_sbrk_base>:
200709c4:	ffffffff                                ....

200709c8 <__wctomb>:
200709c8:	00086b35                                5k..
