<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20190509171902990\Trident\device\devspec\interfaces?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20190509171902990/Trident/device/devspec/interfaces/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" ditaarch:DITAArchVersion="1.2" class="- topic/topic " xml:lang="en-US" base="Saratoga" id="xd_81a2df7508d31415--3e08e448-149bec6e295--8000" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="topic:1;11:27">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="title:1;14:26">PCIe SerDes</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="body:1;17:24">
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="p:1;20:21">Switchtec supports Tx/Rx high-speed serial lanes which can be configured as 2.5 Gbps (Gen1) , 5 Gbps (Gen2), 8 Gbps (Gen3), or 16 Gbps (Gen4). The Serializer/Deserializer (SerDes) is designed to run in lane groupings of x1, x2, x4, x8 and x16 with 128/130b encoding for Gen3/Gen4 and 8b/10b for Gen1/2. The SerDes block is capable of receiving multiple clock sources with or without SSC.</p>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="p:2;23:21">Each SerDes Tx/Rx has 80-bit test pattern generators and checkers with error injection at the PHY level for manufacturing and validation test.</p>
      <section class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="section:1;26:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="title:2;29:32">Transmitter</title>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="p:3;32:24">The transmitter utilizes a voltage-mode transmit architecture which drives <apiname specification="pci_base_4_0" class="+ topic/keyword pr-d/apiname " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="apiname:1;35:39">PCI Express Base 4.0 Specification</apiname> output swing levels and, optionally, beyond base spec levels using <xref href="../electrical/trident_pcie_tx_extended_reach.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="xref:1;38:33" type="topic"><?ditaot usertext?>transmit extended reach</xref>. The transmitters are capable of driving precursor (C<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="sub:1;40:31">-1</sub>), main cursor (C<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="sub:2;42:31">0</sub>), and post cursor (C<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="sub:3;44:31">+1</sub>) emphasis.</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="p:4;47:24">Transmit swing is defined in the SerDes as follows:</p>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="p:5;50:24">
            <i class="+ topic/ph hi-d/i " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="i:1;53:27">FS</i> = |C<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="sub:4;55:31">-1</sub>| + |C<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="sub:5;57:31">0</sub>| + |C<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="sub:6;59:31">+1</sub>|</p>
      </section>
      <section class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="section:2;63:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="title:3;66:32">Receiver</title>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="p:6;69:24">The receiver features a 8-TAP decision feedback equalizer (DFE) (with the first tap being speculative) and an active CTLE gain amplifier. The DFE block and CTLE are employed at Gen3 and Gen4 rates while the CTLE alone is employed at Gen1 and Gen2. </p>
         <note audience="MSCCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="note:1;73:30">
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\interfaces\trident_interfaces_pcie_serdes_overview.xml" xtrc="p:7;76:27">Receiver Internal Eye Spec (for internal reference) for AMI simulations is 30mV and 0.3UI after RX equalization (after run2 in AMI simulations). This value is not "official". </p>
         </note>
      </section>
   </body>
</topic>