Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /csehome/hm525/Final_Project/MIPS_Test_v_isim_beh.exe -prj /csehome/hm525/Final_Project/MIPS_Test_v_beh.prj work.MIPS_Test_v work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/csehome/hm525/Final_Project/signext.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/register.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/programcounter.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/mux.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/jump.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/DMEM.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/dest.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/decoder7seg.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/control.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/clkdiv.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/alu.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/MIPS.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/IMEM.v" into library work
Analyzing Verilog file "/csehome/hm525/Final_Project/MIPS_TEST.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/csehome/hm525/Final_Project/MIPS_TEST.v" Line 15: Port LEDten is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 94800 KB
Fuse CPU Usage: 840 ms
Compiling module clkdiv
Compiling module mux
Compiling module programcounter
Compiling module signext
Compiling module dest
Compiling module register
Compiling module control
Compiling module jump
Compiling module alu
Compiling module DMEM
Compiling module decoder7seg
Compiling module MIPS
Compiling module IMEM
Compiling module MIPS_Test_v
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 15 Verilog Units
Built simulation executable /csehome/hm525/Final_Project/MIPS_Test_v_isim_beh.exe
Fuse Memory Usage: 1179432 KB
Fuse CPU Usage: 880 ms
GCC CPU Usage: 680 ms
