$comment
	File created using the following command:
		vcd file lab4quiz.msim.vcd -direction
$end
$date
	Fri Jul 12 11:45:23 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab4quiz_vlg_vec_tst $end
$var reg 1 ! CIN $end
$var reg 1 " CLK $end
$var reg 1 # IN0 $end
$var reg 1 $ IN1 $end
$var reg 1 % IN2 $end
$var reg 1 & IN3 $end
$var reg 1 ' MSA0 $end
$var reg 1 ( MSA1 $end
$var reg 1 ) MSB0 $end
$var reg 1 * MSB1 $end
$var reg 1 + MSC0 $end
$var reg 1 , MSC1 $end
$var reg 1 - MSC2 $end
$var reg 1 . RESET $end
$var wire 1 / A0 $end
$var wire 1 0 A1 $end
$var wire 1 1 A2 $end
$var wire 1 2 A3 $end
$var wire 1 3 B0 $end
$var wire 1 4 B1 $end
$var wire 1 5 B2 $end
$var wire 1 6 B3 $end
$var wire 1 7 COUT $end
$var wire 1 8 OUT0 $end
$var wire 1 9 OUT1 $end
$var wire 1 : OUT2 $end
$var wire 1 ; OUT3 $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var tri1 1 ? devclrn $end
$var tri1 1 @ devpor $end
$var tri1 1 A devoe $end
$var wire 1 B ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 C ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 D A3~output_o $end
$var wire 1 E B3~output_o $end
$var wire 1 F OUT3~output_o $end
$var wire 1 G A0~output_o $end
$var wire 1 H B0~output_o $end
$var wire 1 I OUT0~output_o $end
$var wire 1 J A1~output_o $end
$var wire 1 K B1~output_o $end
$var wire 1 L OUT1~output_o $end
$var wire 1 M A2~output_o $end
$var wire 1 N B2~output_o $end
$var wire 1 O OUT2~output_o $end
$var wire 1 P COUT~output_o $end
$var wire 1 Q CLK~input_o $end
$var wire 1 R CLK~inputclkctrl_outclk $end
$var wire 1 S MSA0~input_o $end
$var wire 1 T MSA1~input_o $end
$var wire 1 U MSB0~input_o $end
$var wire 1 V MSB1~input_o $end
$var wire 1 W IN3~input_o $end
$var wire 1 X inst50|6~0_combout $end
$var wire 1 Y MSC2~input_o $end
$var wire 1 Z MSC0~input_o $end
$var wire 1 [ MSC1~input_o $end
$var wire 1 \ inst38|sub|81~4_combout $end
$var wire 1 ] inst38|sub|81~2_combout $end
$var wire 1 ^ IN2~input_o $end
$var wire 1 _ inst52|6~0_combout $end
$var wire 1 ` inst39|sub|81~2_combout $end
$var wire 1 a IN1~input_o $end
$var wire 1 b inst51|6~0_combout $end
$var wire 1 c inst42|sub|81~3_combout $end
$var wire 1 d IN0~input_o $end
$var wire 1 e inst49|6~0_combout $end
$var wire 1 f inst45|sub|81~4_combout $end
$var wire 1 g CIN~input_o $end
$var wire 1 h inst36|sub|76~0_combout $end
$var wire 1 i inst45|sub|81~0_combout $end
$var wire 1 j inst45|sub|66~0_combout $end
$var wire 1 k inst45|sub|81~1_combout $end
$var wire 1 l inst35~combout $end
$var wire 1 m inst45|sub|81~2_combout $end
$var wire 1 n inst45|sub|81~3_combout $end
$var wire 1 o inst45|sub|81~5_combout $end
$var wire 1 p inst49|6~1_combout $end
$var wire 1 q RESET~input_o $end
$var wire 1 r RESET~inputclkctrl_outclk $end
$var wire 1 s inst7~q $end
$var wire 1 t inst40|6~0_combout $end
$var wire 1 u inst40|6~1_combout $end
$var wire 1 v inst19~q $end
$var wire 1 w inst45|sub|78~0_combout $end
$var wire 1 x inst36|sub|104~0_combout $end
$var wire 1 y inst42|sub|81~0_combout $end
$var wire 1 z inst42|sub|81~1_combout $end
$var wire 1 { inst42|sub|81~2_combout $end
$var wire 1 | inst42|sub|81~4_combout $end
$var wire 1 } inst51|6~1_combout $end
$var wire 1 ~ inst6~q $end
$var wire 1 !! inst47|6~0_combout $end
$var wire 1 "! inst47|6~1_combout $end
$var wire 1 #! inst18~q $end
$var wire 1 $! inst42|sub|78~0_combout $end
$var wire 1 %! inst33~combout $end
$var wire 1 &! inst39|sub|81~0_combout $end
$var wire 1 '! inst36|sub|80~0_combout $end
$var wire 1 (! inst36|sub|80~combout $end
$var wire 1 )! inst39|sub|81~1_combout $end
$var wire 1 *! inst39|sub|81~3_combout $end
$var wire 1 +! inst52|6~1_combout $end
$var wire 1 ,! inst5~q $end
$var wire 1 -! inst48|6~0_combout $end
$var wire 1 .! inst48|6~1_combout $end
$var wire 1 /! inst17~q $end
$var wire 1 0! inst38|sub|77~0_combout $end
$var wire 1 1! inst38|sub|81~1_combout $end
$var wire 1 2! inst38|sub|81~0_combout $end
$var wire 1 3! inst38|sub|81~3_combout $end
$var wire 1 4! inst36|sub|82~0_combout $end
$var wire 1 5! inst36|sub|106~0_combout $end
$var wire 1 6! inst36|sub|106~1_combout $end
$var wire 1 7! inst38|sub|81~5_combout $end
$var wire 1 8! inst50|6~1_combout $end
$var wire 1 9! inst16~q $end
$var wire 1 :! inst53|6~0_combout $end
$var wire 1 ;! inst53|6~1_combout $end
$var wire 1 <! inst4~q $end
$var wire 1 =! inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
1&
1'
0(
0)
0*
1+
0,
0-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
1=
x>
1?
1@
1A
0B
zC
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
1W
1X
0Y
1Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
1q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
$end
#25000
1"
1Q
1R
19!
1/!
1N
1E
14!
1j
10!
1'!
1%!
16
15
12!
1&!
1(!
13!
1)!
17!
1*!
1O
1F
1;
1:
#50000
1-
1,
0&
0%
0"
0Q
0^
0W
1[
1Y
0R
0-!
0X
02!
11!
1i
0)!
1z
1y
1m
0.!
08!
1n
0*!
0O
0:
1o
1I
18
#75000
1*
1)
1"
1Q
1U
1V
1R
1-!
1!!
1t
1X
1.!
0.!
1u
18!
09!
0/!
0N
0E
04!
0j
00!
0'!
0%!
06
05
0n
01!
0(!
03!
0o
0I
08
07!
0u
0F
0;
08!
#100000
0"
0Q
0R
#125000
1"
1Q
1R
#150000
0"
0Q
0R
#175000
1"
1Q
1R
#200000
0"
0Q
0R
#225000
1"
1Q
1R
#250000
0"
0Q
0R
#275000
1"
1Q
1R
#300000
0"
0Q
0R
#325000
1"
1Q
1R
#350000
0"
0Q
0R
#375000
1"
1Q
1R
#400000
0"
0Q
0R
#425000
1"
1Q
1R
#450000
0"
0Q
0R
#475000
1"
1Q
1R
#500000
0"
0Q
0R
#525000
1"
1Q
1R
#550000
0"
0Q
0R
#575000
1"
1Q
1R
#600000
0"
0Q
0R
#625000
1"
1Q
1R
#650000
0"
0Q
0R
#675000
1"
1Q
1R
#700000
0"
0Q
0R
#725000
1"
1Q
1R
#750000
0"
0Q
0R
#775000
1"
1Q
1R
#800000
0"
0Q
0R
#825000
1"
1Q
1R
#850000
0"
0Q
0R
#875000
1"
1Q
1R
#900000
0"
0Q
0R
#925000
1"
1Q
1R
#950000
0"
0Q
0R
#975000
0+
0-
0,
1"
1Q
0[
0Y
0Z
1R
0i
1f
1c
1`
1)!
0&!
0z
0y
1n
0m
0)!
0n
1*!
1o
1I
1O
1:
18
0*!
0o
1.!
1u
0I
0O
0:
08
0.!
0u
#1000000
