$date
	Tue Nov 13 23:30:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module mealyfsm_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module mymealy $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var reg 2 % ns [1:0] $end
$var reg 2 & ps [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
0$
1#
1"
0!
$end
#10
0"
#20
1"
#30
0"
#40
b0 %
b0 &
1"
0#
#50
0"
#60
1"
#70
0"
#80
1"
1#
#90
0"
#100
1"
#110
0"
#120
b1 &
b10 %
1"
1$
#130
0"
#140
b1 %
b0 &
1"
0#
#150
0"
#160
b10 %
b1 &
1"
1#
#170
0"
#180
1!
b10 &
1"
#190
0"
#200
b1 %
0!
b0 &
1"
0#
#210
0"
#220
1"
#230
0"
#240
1"
#250
0"
#260
b10 %
b1 &
1"
1#
#270
0"
#280
1!
b10 &
1"
#290
0"
#300
1"
#310
0"
#320
b0 &
0!
b0 %
1"
0$
#330
0"
#340
1"
0#
#350
0"
#360
1"
1#
#370
0"
#380
