/* (c) 2000-2008 HighTec EDV-Systeme GmbH */
#ifndef _HAVE_TRICORE_P4_SHAREMASKS_H_
#define _HAVE_TRICORE_P4_SHAREMASKS_H_


/****************** Masks for P4_ALTSELm_t **********************/
/*
   P4_ALTSEL0            "Port 4 Alternate Select Register 0"
   P4_ALTSEL1            "Port 4 Alternate Select Register 1"
*/
/**********************************************************/

#define P4_ALTSELm_MASK                 0x000000ff
#define P4_ALTSELm_P0_MASK              0x00000001
#define P4_ALTSELm_P0_SHIFT             0
#define P4_ALTSELm_P1_MASK              0x00000002
#define P4_ALTSELm_P1_SHIFT             1
#define P4_ALTSELm_P2_MASK              0x00000004
#define P4_ALTSELm_P2_SHIFT             2
#define P4_ALTSELm_P3_MASK              0x00000008
#define P4_ALTSELm_P3_SHIFT             3
#define P4_ALTSELm_P4_MASK              0x00000010
#define P4_ALTSELm_P4_SHIFT             4
#define P4_ALTSELm_P5_MASK              0x00000020
#define P4_ALTSELm_P5_SHIFT             5
#define P4_ALTSELm_P6_MASK              0x00000040
#define P4_ALTSELm_P6_SHIFT             6
#define P4_ALTSELm_P7_MASK              0x00000080
#define P4_ALTSELm_P7_SHIFT             7




#endif /* _HAVE_TRICORE_P4_SHAREMASKS_H_ */

