// Seed: 308143662
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wire id_2,
    input uwire id_3,
    input tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    input wand id_7,
    input tri id_8,
    output uwire id_9,
    input tri1 id_10,
    input tri id_11,
    input supply0 id_12,
    output wire id_13,
    input tri0 id_14,
    input wor id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
endmodule
