

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_89_1'
================================================================
* Date:           Wed Dec 20 21:42:51 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      136|  1.360 us|  1.360 us|  136|  136|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1  |      134|      134|         9|          2|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      72|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     133|    -|
|Register         |        -|     -|     354|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     354|     269|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln89_fu_142_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln91_1_fu_194_p2  |         +|   0|  0|  15|           8|           2|
    |add_ln91_fu_183_p2    |         +|   0|  0|  15|           8|           1|
    |empty_38_fu_172_p2    |         -|   0|  0|  15|           8|           8|
    |icmp_ln89_fu_136_p2   |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  72|          39|          22|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  13|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7              |   9|          2|    7|         14|
    |delta_weights3_address0           |  13|          3|    8|         24|
    |delta_weights3_d0                 |  13|          3|   64|        192|
    |grp_fu_114_p1                     |  13|          3|   64|        192|
    |i_fu_46                           |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 133|         30|  158|        453|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |activations2_load_reg_241         |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_38_reg_252                  |   8|   0|    8|          0|
    |i_7_reg_226                       |   7|   0|    7|          0|
    |i_fu_46                           |   7|   0|    7|          0|
    |icmp_ln89_reg_232                 |   1|   0|    1|          0|
    |mul_i3_1_reg_247                  |  64|   0|   64|          0|
    |reg_122                           |  64|   0|   64|          0|
    |i_7_reg_226                       |  64|  32|    7|          0|
    |icmp_ln89_reg_232                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 354|  64|  234|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6792_p_din0            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6792_p_din1            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6792_p_dout0           |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6792_p_ce              |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6796_p_din0            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6796_p_din1            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6796_p_dout0           |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6796_p_ce              |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|activations2_address0         |  out|    6|   ap_memory|                       activations2|         array|
|activations2_ce0              |  out|    1|   ap_memory|                       activations2|         array|
|activations2_q0               |   in|   64|   ap_memory|                       activations2|         array|
|output_difference_0_1_reload  |   in|   64|     ap_none|       output_difference_0_1_reload|        scalar|
|delta_weights3_address0       |  out|    8|   ap_memory|                     delta_weights3|         array|
|delta_weights3_ce0            |  out|    1|   ap_memory|                     delta_weights3|         array|
|delta_weights3_we0            |  out|    1|   ap_memory|                     delta_weights3|         array|
|delta_weights3_d0             |  out|   64|   ap_memory|                     delta_weights3|         array|
|delta_weights3_address1       |  out|    8|   ap_memory|                     delta_weights3|         array|
|delta_weights3_ce1            |  out|    1|   ap_memory|                     delta_weights3|         array|
|delta_weights3_we1            |  out|    1|   ap_memory|                     delta_weights3|         array|
|delta_weights3_d1             |  out|   64|   ap_memory|                     delta_weights3|         array|
|output_difference_1_1_reload  |   in|   64|     ap_none|       output_difference_1_1_reload|        scalar|
|output_difference_2_1_reload  |   in|   64|     ap_none|       output_difference_2_1_reload|        scalar|
+------------------------------+-----+-----+------------+-----------------------------------+--------------+

