
BLUETOOTH_P2P_SERVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000057bc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004057bc  004057bc  000157bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000b18  20400000  004057c4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0003ab1c  20400b18  004062dc  00020b18  2**2
                  ALLOC
  4 .stack        00002004  2043b634  00440df8  00020b18  2**0
                  ALLOC
  5 .heap         00000200  2043d638  00442dfc  00020b18  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020b18  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020b46  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001b9ce  00000000  00000000  00020b9f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003b41  00000000  00000000  0003c56d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cc0  00000000  00000000  000400ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000214fe  00000000  00000000  00040d6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ec2a  00000000  00000000  0006226c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008d97f  00000000  00000000  00070e96  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00005d4d  00000000  00000000  000fe815  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cd0  00000000  00000000  00104562  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002b18  00000000  00000000  00105234  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	38 d6 43 20 89 0e 40 00 85 0e 40 00 85 0e 40 00     8.C ..@...@...@.
  400010:	85 0e 40 00 85 0e 40 00 85 0e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	85 0e 40 00 85 0e 40 00 00 00 00 00 85 0e 40 00     ..@...@.......@.
  40003c:	f5 12 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  40004c:	85 0e 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  40005c:	85 0e 40 00 85 0e 40 00 00 00 00 00 ad 0c 40 00     ..@...@.......@.
  40006c:	c1 0c 40 00 d5 0c 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  40007c:	85 0e 40 00 e9 0c 40 00 fd 0c 40 00 85 0e 40 00     ..@...@...@...@.
  40008c:	85 0e 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  40009c:	05 13 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  4000ac:	85 0e 40 00 85 0e 40 00 89 05 40 00 85 0e 40 00     ..@...@...@...@.
  4000bc:	85 0e 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  4000cc:	85 0e 40 00 00 00 00 00 85 0e 40 00 00 00 00 00     ..@.......@.....
  4000dc:	85 0e 40 00 9d 05 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  4000ec:	85 0e 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  4000fc:	85 0e 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  40010c:	85 0e 40 00 85 0e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ......@...@...@.
  40012c:	85 0e 40 00 85 0e 40 00 00 00 00 00 85 0e 40 00     ..@...@.......@.
  40013c:	85 0e 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400b18 	.word	0x20400b18
  40015c:	00000000 	.word	0x00000000
  400160:	004057c4 	.word	0x004057c4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004057c4 	.word	0x004057c4
  4001a0:	20400b1c 	.word	0x20400b1c
  4001a4:	004057c4 	.word	0x004057c4
  4001a8:	00000000 	.word	0x00000000

004001ac <ppbuf_insert_active>:

int ppbuf_insert_active(ppbuf_t *p, void *data, int size){
	int ret = 0;
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  4001ac:	2a00      	cmp	r2, #0
  4001ae:	bf18      	it	ne
  4001b0:	2900      	cmpne	r1, #0
  4001b2:	d023      	beq.n	4001fc <ppbuf_insert_active+0x50>
int ppbuf_insert_active(ppbuf_t *p, void *data, int size){
  4001b4:	b570      	push	{r4, r5, r6, lr}
  4001b6:	460b      	mov	r3, r1
  4001b8:	4615      	mov	r5, r2
	if(p == NULL || data == NULL || size == 0) {
  4001ba:	b1c8      	cbz	r0, 4001f0 <ppbuf_insert_active+0x44>
		/* check your parameters */
		ret = -1;
	} else {
		if(size > (p->buffer_size - p->put_index)) {
  4001bc:	6886      	ldr	r6, [r0, #8]
  4001be:	68c2      	ldr	r2, [r0, #12]
  4001c0:	1ab1      	subs	r1, r6, r2
  4001c2:	428d      	cmp	r5, r1
  4001c4:	dc17      	bgt.n	4001f6 <ppbuf_insert_active+0x4a>
  4001c6:	4619      	mov	r1, r3
  4001c8:	4604      	mov	r4, r0
			/* not enough room for new samples */
			ret = -1;
		} else {
			/* take the current position */
			int mem_position = ((p->ping) * p->buffer_size) + p->put_index;
  4001ca:	7903      	ldrb	r3, [r0, #4]
  4001cc:	fb06 2303 	mla	r3, r6, r3, r2
			ptr = (unsigned char *)p->buffer_data; //uint8_t

			/* copy the contents */
			memcpy(&ptr[mem_position], data, size);
  4001d0:	6800      	ldr	r0, [r0, #0]
  4001d2:	462a      	mov	r2, r5
  4001d4:	4418      	add	r0, r3
  4001d6:	4b0b      	ldr	r3, [pc, #44]	; (400204 <ppbuf_insert_active+0x58>)
  4001d8:	4798      	blx	r3

			/* update put index */
			p->put_index += size;
  4001da:	68e2      	ldr	r2, [r4, #12]
  4001dc:	442a      	add	r2, r5
  4001de:	60e2      	str	r2, [r4, #12]
			p->full_signal = (p->put_index >= p->buffer_size?true:false);
  4001e0:	68a3      	ldr	r3, [r4, #8]
  4001e2:	429a      	cmp	r2, r3
  4001e4:	bfb4      	ite	lt
  4001e6:	2200      	movlt	r2, #0
  4001e8:	2201      	movge	r2, #1
  4001ea:	7522      	strb	r2, [r4, #20]

			/* swap will only generated when ppbuf_get_full_signal is called */
			ret = 0;
  4001ec:	2000      	movs	r0, #0
  4001ee:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  4001f0:	f04f 30ff 	mov.w	r0, #4294967295
  4001f4:	bd70      	pop	{r4, r5, r6, pc}
			ret = -1;
  4001f6:	f04f 30ff 	mov.w	r0, #4294967295
		}
	}
	return(ret);
}
  4001fa:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  4001fc:	f04f 30ff 	mov.w	r0, #4294967295
}
  400200:	4770      	bx	lr
  400202:	bf00      	nop
  400204:	004026bd 	.word	0x004026bd

00400208 <ppbuf_remove_inactive>:

int ppbuf_remove_inactive(ppbuf_t *p, void *data, int size){
	int ret = 0;
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  400208:	2a00      	cmp	r2, #0
  40020a:	bf18      	it	ne
  40020c:	2900      	cmpne	r1, #0
  40020e:	d01d      	beq.n	40024c <ppbuf_remove_inactive+0x44>
int ppbuf_remove_inactive(ppbuf_t *p, void *data, int size){
  400210:	b570      	push	{r4, r5, r6, lr}
  400212:	460b      	mov	r3, r1
  400214:	4615      	mov	r5, r2
	if(p == NULL || data == NULL || size == 0) {
  400216:	b198      	cbz	r0, 400240 <ppbuf_remove_inactive+0x38>
		/* check your parameters */
		ret = -1;
	} else {
		if(size > (p->buffer_size - p->get_index)) {
  400218:	6886      	ldr	r6, [r0, #8]
  40021a:	6902      	ldr	r2, [r0, #16]
  40021c:	1ab1      	subs	r1, r6, r2
  40021e:	428d      	cmp	r5, r1
  400220:	dc11      	bgt.n	400246 <ppbuf_remove_inactive+0x3e>
  400222:	4604      	mov	r4, r0
			/* not enough data in sample buffer */
			ret = -1;
		} else {
			/* take the current position */
			int mem_position = ((p->pong) * p->buffer_size) + p->get_index;
  400224:	7941      	ldrb	r1, [r0, #5]
  400226:	fb06 2101 	mla	r1, r6, r1, r2
			ptr = (unsigned char *)p->buffer_data;

			/* copy the contents */
			memcpy(data,&ptr[mem_position], size);
  40022a:	6800      	ldr	r0, [r0, #0]
  40022c:	462a      	mov	r2, r5
  40022e:	4401      	add	r1, r0
  400230:	4618      	mov	r0, r3
  400232:	4b08      	ldr	r3, [pc, #32]	; (400254 <ppbuf_remove_inactive+0x4c>)
  400234:	4798      	blx	r3

			/* update put index */
			p->get_index += size;
  400236:	6923      	ldr	r3, [r4, #16]
  400238:	442b      	add	r3, r5
  40023a:	6123      	str	r3, [r4, #16]

			/* when buffer is empty we are not able to extract anymore data */
			ret = 0;
  40023c:	2000      	movs	r0, #0
  40023e:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  400240:	f04f 30ff 	mov.w	r0, #4294967295
  400244:	bd70      	pop	{r4, r5, r6, pc}
			ret = -1;
  400246:	f04f 30ff 	mov.w	r0, #4294967295
		}
	}
	return(ret);


}
  40024a:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  40024c:	f04f 30ff 	mov.w	r0, #4294967295
}
  400250:	4770      	bx	lr
  400252:	bf00      	nop
  400254:	004026bd 	.word	0x004026bd

00400258 <ppbuf_get_full_signal>:
	return(ret);
}

bool ppbuf_get_full_signal(ppbuf_t *p, bool consume) {
	/* take the last signaled full occurrence */
	bool ret = (p != NULL ? p->full_signal : false);
  400258:	b198      	cbz	r0, 400282 <ppbuf_get_full_signal+0x2a>
  40025a:	4603      	mov	r3, r0
  40025c:	7d00      	ldrb	r0, [r0, #20]
  40025e:	b178      	cbz	r0, 400280 <ppbuf_get_full_signal+0x28>

	if((consume != false) && (p != NULL) && (ret != false)) {
  400260:	b171      	cbz	r1, 400280 <ppbuf_get_full_signal+0x28>
bool ppbuf_get_full_signal(ppbuf_t *p, bool consume) {
  400262:	b410      	push	{r4}
		p->full_signal = false;
  400264:	2400      	movs	r4, #0
  400266:	751c      	strb	r4, [r3, #20]

		/* swap the buffer switches */
		p->ping = p->ping ^ p->pong;
  400268:	7958      	ldrb	r0, [r3, #5]
  40026a:	791a      	ldrb	r2, [r3, #4]
  40026c:	4042      	eors	r2, r0
		p->pong = p->pong ^ p->ping;
  40026e:	4050      	eors	r0, r2
  400270:	7158      	strb	r0, [r3, #5]
		p->ping = p->ping ^ p->pong;
  400272:	4042      	eors	r2, r0
  400274:	711a      	strb	r2, [r3, #4]

		/* resets the buffer position */
		p->get_index = 0;
  400276:	611c      	str	r4, [r3, #16]
		p->put_index = 0;
  400278:	60dc      	str	r4, [r3, #12]
	bool ret = (p != NULL ? p->full_signal : false);
  40027a:	4608      	mov	r0, r1
	}

	return(ret);
}
  40027c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400280:	4770      	bx	lr
  400282:	2000      	movs	r0, #0
  400284:	4770      	bx	lr
	...

00400288 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40028c:	b980      	cbnz	r0, 4002b0 <_read+0x28>
  40028e:	460c      	mov	r4, r1
  400290:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400292:	2a00      	cmp	r2, #0
  400294:	dd0f      	ble.n	4002b6 <_read+0x2e>
  400296:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400298:	4e08      	ldr	r6, [pc, #32]	; (4002bc <_read+0x34>)
  40029a:	4d09      	ldr	r5, [pc, #36]	; (4002c0 <_read+0x38>)
  40029c:	6830      	ldr	r0, [r6, #0]
  40029e:	4621      	mov	r1, r4
  4002a0:	682b      	ldr	r3, [r5, #0]
  4002a2:	4798      	blx	r3
		ptr++;
  4002a4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4002a6:	42bc      	cmp	r4, r7
  4002a8:	d1f8      	bne.n	40029c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4002aa:	4640      	mov	r0, r8
  4002ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002b0:	f04f 38ff 	mov.w	r8, #4294967295
  4002b4:	e7f9      	b.n	4002aa <_read+0x22>
	for (; len > 0; --len) {
  4002b6:	4680      	mov	r8, r0
  4002b8:	e7f7      	b.n	4002aa <_read+0x22>
  4002ba:	bf00      	nop
  4002bc:	2043b584 	.word	0x2043b584
  4002c0:	2043b57c 	.word	0x2043b57c

004002c4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4002c4:	3801      	subs	r0, #1
  4002c6:	2802      	cmp	r0, #2
  4002c8:	d815      	bhi.n	4002f6 <_write+0x32>
{
  4002ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4002ce:	460e      	mov	r6, r1
  4002d0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4002d2:	b19a      	cbz	r2, 4002fc <_write+0x38>
  4002d4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4002d6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400310 <_write+0x4c>
  4002da:	4f0c      	ldr	r7, [pc, #48]	; (40030c <_write+0x48>)
  4002dc:	f8d8 0000 	ldr.w	r0, [r8]
  4002e0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002e4:	683b      	ldr	r3, [r7, #0]
  4002e6:	4798      	blx	r3
  4002e8:	2800      	cmp	r0, #0
  4002ea:	db0a      	blt.n	400302 <_write+0x3e>
  4002ec:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002ee:	3c01      	subs	r4, #1
  4002f0:	d1f4      	bne.n	4002dc <_write+0x18>
  4002f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002f6:	f04f 30ff 	mov.w	r0, #4294967295
  4002fa:	4770      	bx	lr
	for (; len != 0; --len) {
  4002fc:	4610      	mov	r0, r2
  4002fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400302:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40030a:	bf00      	nop
  40030c:	2043b580 	.word	0x2043b580
  400310:	2043b584 	.word	0x2043b584

00400314 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400314:	b570      	push	{r4, r5, r6, lr}
  400316:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400318:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  40031a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  40031c:	4013      	ands	r3, r2
  40031e:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400320:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400322:	4e1c      	ldr	r6, [pc, #112]	; (400394 <afec_process_callback+0x80>)
  400324:	4d1c      	ldr	r5, [pc, #112]	; (400398 <afec_process_callback+0x84>)
  400326:	42a8      	cmp	r0, r5
  400328:	bf14      	ite	ne
  40032a:	2000      	movne	r0, #0
  40032c:	2001      	moveq	r0, #1
  40032e:	0105      	lsls	r5, r0, #4
  400330:	e00b      	b.n	40034a <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400332:	2c0e      	cmp	r4, #14
  400334:	d81e      	bhi.n	400374 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400336:	9a01      	ldr	r2, [sp, #4]
  400338:	f104 010c 	add.w	r1, r4, #12
  40033c:	2301      	movs	r3, #1
  40033e:	408b      	lsls	r3, r1
  400340:	4213      	tst	r3, r2
  400342:	d110      	bne.n	400366 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400344:	3401      	adds	r4, #1
  400346:	2c10      	cmp	r4, #16
  400348:	d022      	beq.n	400390 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40034a:	2c0b      	cmp	r4, #11
  40034c:	d8f1      	bhi.n	400332 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  40034e:	9a01      	ldr	r2, [sp, #4]
  400350:	2301      	movs	r3, #1
  400352:	40a3      	lsls	r3, r4
  400354:	4213      	tst	r3, r2
  400356:	d0f5      	beq.n	400344 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400358:	192b      	adds	r3, r5, r4
  40035a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40035e:	2b00      	cmp	r3, #0
  400360:	d0f0      	beq.n	400344 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400362:	4798      	blx	r3
  400364:	e7ee      	b.n	400344 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400366:	192b      	adds	r3, r5, r4
  400368:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40036c:	2b00      	cmp	r3, #0
  40036e:	d0e9      	beq.n	400344 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400370:	4798      	blx	r3
  400372:	e7e7      	b.n	400344 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400374:	9a01      	ldr	r2, [sp, #4]
  400376:	f104 010f 	add.w	r1, r4, #15
  40037a:	2301      	movs	r3, #1
  40037c:	408b      	lsls	r3, r1
  40037e:	4213      	tst	r3, r2
  400380:	d0e0      	beq.n	400344 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400382:	192b      	adds	r3, r5, r4
  400384:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400388:	2b00      	cmp	r3, #0
  40038a:	d0db      	beq.n	400344 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40038c:	4798      	blx	r3
  40038e:	e7d9      	b.n	400344 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400390:	b002      	add	sp, #8
  400392:	bd70      	pop	{r4, r5, r6, pc}
  400394:	2043b588 	.word	0x2043b588
  400398:	40064000 	.word	0x40064000

0040039c <afec_ch_set_config>:
{
  40039c:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  40039e:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  4003a0:	2301      	movs	r3, #1
  4003a2:	408b      	lsls	r3, r1
  4003a4:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4003a8:	7815      	ldrb	r5, [r2, #0]
  4003aa:	2d00      	cmp	r5, #0
  4003ac:	bf08      	it	eq
  4003ae:	2300      	moveq	r3, #0
  4003b0:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  4003b2:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  4003b4:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  4003b6:	004b      	lsls	r3, r1, #1
  4003b8:	2103      	movs	r1, #3
  4003ba:	4099      	lsls	r1, r3
  4003bc:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  4003c0:	7851      	ldrb	r1, [r2, #1]
  4003c2:	4099      	lsls	r1, r3
  4003c4:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  4003c6:	6541      	str	r1, [r0, #84]	; 0x54
}
  4003c8:	bc30      	pop	{r4, r5}
  4003ca:	4770      	bx	lr

004003cc <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  4003cc:	784b      	ldrb	r3, [r1, #1]
  4003ce:	780a      	ldrb	r2, [r1, #0]
  4003d0:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  4003d2:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  4003d4:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4003d6:	884b      	ldrh	r3, [r1, #2]
  4003d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4003dc:	6743      	str	r3, [r0, #116]	; 0x74
  4003de:	4770      	bx	lr

004003e0 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  4003e0:	2200      	movs	r2, #0
  4003e2:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  4003e4:	4b08      	ldr	r3, [pc, #32]	; (400408 <afec_get_config_defaults+0x28>)
  4003e6:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  4003e8:	4b08      	ldr	r3, [pc, #32]	; (40040c <afec_get_config_defaults+0x2c>)
  4003ea:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  4003ec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4003f0:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  4003f2:	2302      	movs	r3, #2
  4003f4:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  4003f6:	2301      	movs	r3, #1
  4003f8:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  4003fa:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  4003fc:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  4003fe:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400400:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400402:	7583      	strb	r3, [r0, #22]
  400404:	4770      	bx	lr
  400406:	bf00      	nop
  400408:	11e1a300 	.word	0x11e1a300
  40040c:	005b8d80 	.word	0x005b8d80

00400410 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400410:	2300      	movs	r3, #0
  400412:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400414:	2301      	movs	r3, #1
  400416:	7043      	strb	r3, [r0, #1]
  400418:	4770      	bx	lr

0040041a <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  40041a:	2300      	movs	r3, #0
  40041c:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  40041e:	2320      	movs	r3, #32
  400420:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400422:	23ff      	movs	r3, #255	; 0xff
  400424:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400426:	f640 73ff 	movw	r3, #4095	; 0xfff
  40042a:	8083      	strh	r3, [r0, #4]
  40042c:	4770      	bx	lr
	...

00400430 <afec_init>:
	return afec->AFEC_ISR;
  400430:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400432:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400436:	d001      	beq.n	40043c <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400438:	2019      	movs	r0, #25
  40043a:	4770      	bx	lr
{
  40043c:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  40043e:	2301      	movs	r3, #1
  400440:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400442:	7ccb      	ldrb	r3, [r1, #19]
  400444:	2b00      	cmp	r3, #0
  400446:	bf18      	it	ne
  400448:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  40044c:	684b      	ldr	r3, [r1, #4]
  40044e:	688c      	ldr	r4, [r1, #8]
  400450:	fbb3 f3f4 	udiv	r3, r3, r4
  400454:	3b01      	subs	r3, #1
  400456:	021b      	lsls	r3, r3, #8
  400458:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40045a:	68cc      	ldr	r4, [r1, #12]
  40045c:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400460:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400462:	7c0c      	ldrb	r4, [r1, #16]
  400464:	0624      	lsls	r4, r4, #24
  400466:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40046a:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  40046c:	7c4c      	ldrb	r4, [r1, #17]
  40046e:	0724      	lsls	r4, r4, #28
  400470:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400474:	4323      	orrs	r3, r4
  400476:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400478:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40047a:	7d0b      	ldrb	r3, [r1, #20]
  40047c:	2b00      	cmp	r3, #0
  40047e:	bf14      	ite	ne
  400480:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400484:	2300      	moveq	r3, #0
  400486:	680a      	ldr	r2, [r1, #0]
  400488:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  40048a:	7d4a      	ldrb	r2, [r1, #21]
  40048c:	2a00      	cmp	r2, #0
  40048e:	bf14      	ite	ne
  400490:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400494:	2200      	moveq	r2, #0
			(config->resolution) |
  400496:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400498:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40049a:	7d8b      	ldrb	r3, [r1, #22]
  40049c:	021b      	lsls	r3, r3, #8
  40049e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4004a2:	f043 030c 	orr.w	r3, r3, #12
  4004a6:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  4004aa:	4b0f      	ldr	r3, [pc, #60]	; (4004e8 <afec_init+0xb8>)
  4004ac:	4298      	cmp	r0, r3
  4004ae:	d006      	beq.n	4004be <afec_init+0x8e>
	if(afec == AFEC1) {
  4004b0:	4b0e      	ldr	r3, [pc, #56]	; (4004ec <afec_init+0xbc>)
  4004b2:	4298      	cmp	r0, r3
  4004b4:	d00d      	beq.n	4004d2 <afec_init+0xa2>
	return STATUS_OK;
  4004b6:	2000      	movs	r0, #0
}
  4004b8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004bc:	4770      	bx	lr
  4004be:	4b0c      	ldr	r3, [pc, #48]	; (4004f0 <afec_init+0xc0>)
  4004c0:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  4004c4:	2200      	movs	r2, #0
  4004c6:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4004ca:	428b      	cmp	r3, r1
  4004cc:	d1fb      	bne.n	4004c6 <afec_init+0x96>
	return STATUS_OK;
  4004ce:	2000      	movs	r0, #0
  4004d0:	e7f2      	b.n	4004b8 <afec_init+0x88>
  4004d2:	4b08      	ldr	r3, [pc, #32]	; (4004f4 <afec_init+0xc4>)
  4004d4:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  4004d8:	2200      	movs	r2, #0
  4004da:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4004de:	428b      	cmp	r3, r1
  4004e0:	d1fb      	bne.n	4004da <afec_init+0xaa>
	return STATUS_OK;
  4004e2:	2000      	movs	r0, #0
  4004e4:	e7e8      	b.n	4004b8 <afec_init+0x88>
  4004e6:	bf00      	nop
  4004e8:	4003c000 	.word	0x4003c000
  4004ec:	40064000 	.word	0x40064000
  4004f0:	2043b584 	.word	0x2043b584
  4004f4:	2043b5c8 	.word	0x2043b5c8

004004f8 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4004f8:	4b0c      	ldr	r3, [pc, #48]	; (40052c <afec_enable_interrupt+0x34>)
  4004fa:	4299      	cmp	r1, r3
  4004fc:	d007      	beq.n	40050e <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  4004fe:	290b      	cmp	r1, #11
  400500:	d80b      	bhi.n	40051a <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400502:	d006      	beq.n	400512 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400504:	2301      	movs	r3, #1
  400506:	fa03 f101 	lsl.w	r1, r3, r1
  40050a:	6241      	str	r1, [r0, #36]	; 0x24
  40050c:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40050e:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400510:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400512:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400516:	6243      	str	r3, [r0, #36]	; 0x24
  400518:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40051a:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  40051c:	bf94      	ite	ls
  40051e:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400520:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400522:	2301      	movs	r3, #1
  400524:	fa03 f101 	lsl.w	r1, r3, r1
  400528:	6241      	str	r1, [r0, #36]	; 0x24
  40052a:	4770      	bx	lr
  40052c:	47000fff 	.word	0x47000fff

00400530 <afec_set_callback>:
{
  400530:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400532:	4c11      	ldr	r4, [pc, #68]	; (400578 <afec_set_callback+0x48>)
  400534:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400536:	bf0c      	ite	eq
  400538:	2410      	moveq	r4, #16
  40053a:	2400      	movne	r4, #0
  40053c:	440c      	add	r4, r1
  40053e:	4d0f      	ldr	r5, [pc, #60]	; (40057c <afec_set_callback+0x4c>)
  400540:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400544:	d10a      	bne.n	40055c <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400546:	4a0e      	ldr	r2, [pc, #56]	; (400580 <afec_set_callback+0x50>)
  400548:	f44f 7480 	mov.w	r4, #256	; 0x100
  40054c:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400550:	015b      	lsls	r3, r3, #5
  400552:	b2db      	uxtb	r3, r3
  400554:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400558:	6054      	str	r4, [r2, #4]
  40055a:	e009      	b.n	400570 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40055c:	4a08      	ldr	r2, [pc, #32]	; (400580 <afec_set_callback+0x50>)
  40055e:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400562:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400566:	015b      	lsls	r3, r3, #5
  400568:	b2db      	uxtb	r3, r3
  40056a:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40056e:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400570:	4b04      	ldr	r3, [pc, #16]	; (400584 <afec_set_callback+0x54>)
  400572:	4798      	blx	r3
  400574:	bd38      	pop	{r3, r4, r5, pc}
  400576:	bf00      	nop
  400578:	40064000 	.word	0x40064000
  40057c:	2043b588 	.word	0x2043b588
  400580:	e000e100 	.word	0xe000e100
  400584:	004004f9 	.word	0x004004f9

00400588 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400588:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40058a:	4802      	ldr	r0, [pc, #8]	; (400594 <AFEC0_Handler+0xc>)
  40058c:	4b02      	ldr	r3, [pc, #8]	; (400598 <AFEC0_Handler+0x10>)
  40058e:	4798      	blx	r3
  400590:	bd08      	pop	{r3, pc}
  400592:	bf00      	nop
  400594:	4003c000 	.word	0x4003c000
  400598:	00400315 	.word	0x00400315

0040059c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40059c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40059e:	4802      	ldr	r0, [pc, #8]	; (4005a8 <AFEC1_Handler+0xc>)
  4005a0:	4b02      	ldr	r3, [pc, #8]	; (4005ac <AFEC1_Handler+0x10>)
  4005a2:	4798      	blx	r3
  4005a4:	bd08      	pop	{r3, pc}
  4005a6:	bf00      	nop
  4005a8:	40064000 	.word	0x40064000
  4005ac:	00400315 	.word	0x00400315

004005b0 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  4005b0:	b500      	push	{lr}
  4005b2:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4005b4:	4b13      	ldr	r3, [pc, #76]	; (400604 <afec_enable+0x54>)
  4005b6:	4298      	cmp	r0, r3
  4005b8:	bf0c      	ite	eq
  4005ba:	2028      	moveq	r0, #40	; 0x28
  4005bc:	201d      	movne	r0, #29
  4005be:	4b12      	ldr	r3, [pc, #72]	; (400608 <afec_enable+0x58>)
  4005c0:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4005c2:	4b12      	ldr	r3, [pc, #72]	; (40060c <afec_enable+0x5c>)
  4005c4:	789b      	ldrb	r3, [r3, #2]
  4005c6:	2bff      	cmp	r3, #255	; 0xff
  4005c8:	d01a      	beq.n	400600 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4005ca:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4005ce:	fab3 f383 	clz	r3, r3
  4005d2:	095b      	lsrs	r3, r3, #5
  4005d4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4005d6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4005d8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4005dc:	2200      	movs	r2, #0
  4005de:	4b0c      	ldr	r3, [pc, #48]	; (400610 <afec_enable+0x60>)
  4005e0:	701a      	strb	r2, [r3, #0]
	return flags;
  4005e2:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4005e4:	4a09      	ldr	r2, [pc, #36]	; (40060c <afec_enable+0x5c>)
  4005e6:	7893      	ldrb	r3, [r2, #2]
  4005e8:	3301      	adds	r3, #1
  4005ea:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4005ec:	b129      	cbz	r1, 4005fa <afec_enable+0x4a>
		cpu_irq_enable();
  4005ee:	2201      	movs	r2, #1
  4005f0:	4b07      	ldr	r3, [pc, #28]	; (400610 <afec_enable+0x60>)
  4005f2:	701a      	strb	r2, [r3, #0]
  4005f4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4005f8:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4005fa:	b003      	add	sp, #12
  4005fc:	f85d fb04 	ldr.w	pc, [sp], #4
  400600:	e7fe      	b.n	400600 <afec_enable+0x50>
  400602:	bf00      	nop
  400604:	40064000 	.word	0x40064000
  400608:	00400e31 	.word	0x00400e31
  40060c:	2043b574 	.word	0x2043b574
  400610:	2040000a 	.word	0x2040000a

00400614 <dacc_get_interrupt_status>:
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
	return p_dacc->DACC_ISR;
  400614:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400616:	4770      	bx	lr

00400618 <dacc_write_conversion_data>:
 * \param ul_data The data to be transferred to analog value. 
 * \param channel The channel to convert the data ul_data
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data, uint32_t channel)
{
	p_dacc->DACC_CDR[channel] = ul_data;
  400618:	3206      	adds	r2, #6
  40061a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  40061e:	6051      	str	r1, [r2, #4]
  400620:	4770      	bx	lr

00400622 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400622:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400624:	0189      	lsls	r1, r1, #6
  400626:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400628:	2402      	movs	r4, #2
  40062a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40062c:	f04f 31ff 	mov.w	r1, #4294967295
  400630:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400632:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400634:	605a      	str	r2, [r3, #4]
}
  400636:	f85d 4b04 	ldr.w	r4, [sp], #4
  40063a:	4770      	bx	lr

0040063c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40063c:	0189      	lsls	r1, r1, #6
  40063e:	2305      	movs	r3, #5
  400640:	5043      	str	r3, [r0, r1]
  400642:	4770      	bx	lr

00400644 <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400644:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400648:	614a      	str	r2, [r1, #20]
  40064a:	4770      	bx	lr

0040064c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40064c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400650:	61ca      	str	r2, [r1, #28]
  400652:	4770      	bx	lr

00400654 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400654:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400658:	6a08      	ldr	r0, [r1, #32]
}
  40065a:	4770      	bx	lr

0040065c <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40065c:	b4f0      	push	{r4, r5, r6, r7}
  40065e:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400660:	2402      	movs	r4, #2
  400662:	9401      	str	r4, [sp, #4]
  400664:	2408      	movs	r4, #8
  400666:	9402      	str	r4, [sp, #8]
  400668:	2420      	movs	r4, #32
  40066a:	9403      	str	r4, [sp, #12]
  40066c:	2480      	movs	r4, #128	; 0x80
  40066e:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400670:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400672:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400674:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400676:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40067a:	d814      	bhi.n	4006a6 <tc_find_mck_divisor+0x4a>
  40067c:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40067e:	42a0      	cmp	r0, r4
  400680:	d217      	bcs.n	4006b2 <tc_find_mck_divisor+0x56>
  400682:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400684:	af01      	add	r7, sp, #4
  400686:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40068a:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40068e:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400690:	4284      	cmp	r4, r0
  400692:	d30a      	bcc.n	4006aa <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400694:	4286      	cmp	r6, r0
  400696:	d90d      	bls.n	4006b4 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400698:	3501      	adds	r5, #1
	for (ul_index = 0;
  40069a:	2d05      	cmp	r5, #5
  40069c:	d1f3      	bne.n	400686 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40069e:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4006a0:	b006      	add	sp, #24
  4006a2:	bcf0      	pop	{r4, r5, r6, r7}
  4006a4:	4770      	bx	lr
			return 0;
  4006a6:	2000      	movs	r0, #0
  4006a8:	e7fa      	b.n	4006a0 <tc_find_mck_divisor+0x44>
  4006aa:	2000      	movs	r0, #0
  4006ac:	e7f8      	b.n	4006a0 <tc_find_mck_divisor+0x44>
	return 1;
  4006ae:	2001      	movs	r0, #1
  4006b0:	e7f6      	b.n	4006a0 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4006b2:	2500      	movs	r5, #0
	if (p_uldiv) {
  4006b4:	b12a      	cbz	r2, 4006c2 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4006b6:	a906      	add	r1, sp, #24
  4006b8:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4006bc:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4006c0:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4006c2:	2b00      	cmp	r3, #0
  4006c4:	d0f3      	beq.n	4006ae <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4006c6:	601d      	str	r5, [r3, #0]
	return 1;
  4006c8:	2001      	movs	r0, #1
  4006ca:	e7e9      	b.n	4006a0 <tc_find_mck_divisor+0x44>

004006cc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4006cc:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4006ce:	010b      	lsls	r3, r1, #4
  4006d0:	4293      	cmp	r3, r2
  4006d2:	d914      	bls.n	4006fe <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4006d4:	00c9      	lsls	r1, r1, #3
  4006d6:	084b      	lsrs	r3, r1, #1
  4006d8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4006dc:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4006e0:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4006e2:	1e5c      	subs	r4, r3, #1
  4006e4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4006e8:	428c      	cmp	r4, r1
  4006ea:	d901      	bls.n	4006f0 <usart_set_async_baudrate+0x24>
		return 1;
  4006ec:	2001      	movs	r0, #1
  4006ee:	e017      	b.n	400720 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4006f0:	6841      	ldr	r1, [r0, #4]
  4006f2:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4006f6:	6041      	str	r1, [r0, #4]
  4006f8:	e00c      	b.n	400714 <usart_set_async_baudrate+0x48>
		return 1;
  4006fa:	2001      	movs	r0, #1
  4006fc:	e010      	b.n	400720 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4006fe:	0859      	lsrs	r1, r3, #1
  400700:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400704:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400708:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40070a:	1e5c      	subs	r4, r3, #1
  40070c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400710:	428c      	cmp	r4, r1
  400712:	d8f2      	bhi.n	4006fa <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400714:	0412      	lsls	r2, r2, #16
  400716:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40071a:	431a      	orrs	r2, r3
  40071c:	6202      	str	r2, [r0, #32]

	return 0;
  40071e:	2000      	movs	r0, #0
}
  400720:	f85d 4b04 	ldr.w	r4, [sp], #4
  400724:	4770      	bx	lr
	...

00400728 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400728:	4b08      	ldr	r3, [pc, #32]	; (40074c <usart_reset+0x24>)
  40072a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40072e:	2300      	movs	r3, #0
  400730:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400732:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400734:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400736:	2388      	movs	r3, #136	; 0x88
  400738:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40073a:	2324      	movs	r3, #36	; 0x24
  40073c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40073e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400742:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400744:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400748:	6003      	str	r3, [r0, #0]
  40074a:	4770      	bx	lr
  40074c:	55534100 	.word	0x55534100

00400750 <usart_init_rs232>:
{
  400750:	b570      	push	{r4, r5, r6, lr}
  400752:	4605      	mov	r5, r0
  400754:	460c      	mov	r4, r1
  400756:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400758:	4b0f      	ldr	r3, [pc, #60]	; (400798 <usart_init_rs232+0x48>)
  40075a:	4798      	blx	r3
	ul_reg_val = 0;
  40075c:	2200      	movs	r2, #0
  40075e:	4b0f      	ldr	r3, [pc, #60]	; (40079c <usart_init_rs232+0x4c>)
  400760:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400762:	b1a4      	cbz	r4, 40078e <usart_init_rs232+0x3e>
  400764:	4632      	mov	r2, r6
  400766:	6821      	ldr	r1, [r4, #0]
  400768:	4628      	mov	r0, r5
  40076a:	4b0d      	ldr	r3, [pc, #52]	; (4007a0 <usart_init_rs232+0x50>)
  40076c:	4798      	blx	r3
  40076e:	4602      	mov	r2, r0
  400770:	b978      	cbnz	r0, 400792 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400772:	6863      	ldr	r3, [r4, #4]
  400774:	68a1      	ldr	r1, [r4, #8]
  400776:	430b      	orrs	r3, r1
  400778:	6921      	ldr	r1, [r4, #16]
  40077a:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40077c:	68e1      	ldr	r1, [r4, #12]
  40077e:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400780:	4906      	ldr	r1, [pc, #24]	; (40079c <usart_init_rs232+0x4c>)
  400782:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400784:	6869      	ldr	r1, [r5, #4]
  400786:	430b      	orrs	r3, r1
  400788:	606b      	str	r3, [r5, #4]
}
  40078a:	4610      	mov	r0, r2
  40078c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40078e:	2201      	movs	r2, #1
  400790:	e7fb      	b.n	40078a <usart_init_rs232+0x3a>
  400792:	2201      	movs	r2, #1
  400794:	e7f9      	b.n	40078a <usart_init_rs232+0x3a>
  400796:	bf00      	nop
  400798:	00400729 	.word	0x00400729
  40079c:	20400b34 	.word	0x20400b34
  4007a0:	004006cd 	.word	0x004006cd

004007a4 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4007a4:	2340      	movs	r3, #64	; 0x40
  4007a6:	6003      	str	r3, [r0, #0]
  4007a8:	4770      	bx	lr

004007aa <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4007aa:	2310      	movs	r3, #16
  4007ac:	6003      	str	r3, [r0, #0]
  4007ae:	4770      	bx	lr

004007b0 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4007b0:	6943      	ldr	r3, [r0, #20]
  4007b2:	f013 0f02 	tst.w	r3, #2
  4007b6:	d004      	beq.n	4007c2 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4007b8:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4007bc:	61c1      	str	r1, [r0, #28]
	return 0;
  4007be:	2000      	movs	r0, #0
  4007c0:	4770      	bx	lr
		return 1;
  4007c2:	2001      	movs	r0, #1
}
  4007c4:	4770      	bx	lr

004007c6 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4007c6:	6943      	ldr	r3, [r0, #20]
  4007c8:	f013 0f01 	tst.w	r3, #1
  4007cc:	d005      	beq.n	4007da <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4007ce:	6983      	ldr	r3, [r0, #24]
  4007d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4007d4:	600b      	str	r3, [r1, #0]
	return 0;
  4007d6:	2000      	movs	r0, #0
  4007d8:	4770      	bx	lr
		return 1;
  4007da:	2001      	movs	r0, #1
}
  4007dc:	4770      	bx	lr
	...

004007e0 <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  4007e0:	2a00      	cmp	r2, #0
  4007e2:	d054      	beq.n	40088e <usart_serial_write_packet+0xae>
{
  4007e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4007e8:	4692      	mov	sl, r2
  4007ea:	4606      	mov	r6, r0
  4007ec:	460f      	mov	r7, r1
  4007ee:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4007f0:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4008ac <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007f4:	4d27      	ldr	r5, [pc, #156]	; (400894 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4007f6:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 4008b0 <usart_serial_write_packet+0xd0>
  4007fa:	e006      	b.n	40080a <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007fc:	4621      	mov	r1, r4
  4007fe:	4640      	mov	r0, r8
  400800:	47a8      	blx	r5
  400802:	2800      	cmp	r0, #0
  400804:	d1fa      	bne.n	4007fc <usart_serial_write_packet+0x1c>
	while (len) {
  400806:	45ba      	cmp	sl, r7
  400808:	d03e      	beq.n	400888 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  40080a:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  40080e:	4546      	cmp	r6, r8
  400810:	d0f4      	beq.n	4007fc <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  400812:	454e      	cmp	r6, r9
  400814:	d016      	beq.n	400844 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400816:	4b20      	ldr	r3, [pc, #128]	; (400898 <usart_serial_write_packet+0xb8>)
  400818:	429e      	cmp	r6, r3
  40081a:	d019      	beq.n	400850 <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40081c:	4b1f      	ldr	r3, [pc, #124]	; (40089c <usart_serial_write_packet+0xbc>)
  40081e:	429e      	cmp	r6, r3
  400820:	d01c      	beq.n	40085c <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400822:	4b1f      	ldr	r3, [pc, #124]	; (4008a0 <usart_serial_write_packet+0xc0>)
  400824:	429e      	cmp	r6, r3
  400826:	d01f      	beq.n	400868 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400828:	4b1e      	ldr	r3, [pc, #120]	; (4008a4 <usart_serial_write_packet+0xc4>)
  40082a:	429e      	cmp	r6, r3
  40082c:	d024      	beq.n	400878 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40082e:	4b1e      	ldr	r3, [pc, #120]	; (4008a8 <usart_serial_write_packet+0xc8>)
  400830:	429e      	cmp	r6, r3
  400832:	d1e8      	bne.n	400806 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400834:	f8df b07c 	ldr.w	fp, [pc, #124]	; 4008b4 <usart_serial_write_packet+0xd4>
  400838:	4621      	mov	r1, r4
  40083a:	481b      	ldr	r0, [pc, #108]	; (4008a8 <usart_serial_write_packet+0xc8>)
  40083c:	47d8      	blx	fp
  40083e:	2800      	cmp	r0, #0
  400840:	d1fa      	bne.n	400838 <usart_serial_write_packet+0x58>
  400842:	e7e0      	b.n	400806 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400844:	4621      	mov	r1, r4
  400846:	4648      	mov	r0, r9
  400848:	47a8      	blx	r5
  40084a:	2800      	cmp	r0, #0
  40084c:	d1fa      	bne.n	400844 <usart_serial_write_packet+0x64>
  40084e:	e7da      	b.n	400806 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400850:	4621      	mov	r1, r4
  400852:	4811      	ldr	r0, [pc, #68]	; (400898 <usart_serial_write_packet+0xb8>)
  400854:	47a8      	blx	r5
  400856:	2800      	cmp	r0, #0
  400858:	d1fa      	bne.n	400850 <usart_serial_write_packet+0x70>
  40085a:	e7d4      	b.n	400806 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  40085c:	4621      	mov	r1, r4
  40085e:	480f      	ldr	r0, [pc, #60]	; (40089c <usart_serial_write_packet+0xbc>)
  400860:	47a8      	blx	r5
  400862:	2800      	cmp	r0, #0
  400864:	d1fa      	bne.n	40085c <usart_serial_write_packet+0x7c>
  400866:	e7ce      	b.n	400806 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400868:	f8df b048 	ldr.w	fp, [pc, #72]	; 4008b4 <usart_serial_write_packet+0xd4>
  40086c:	4621      	mov	r1, r4
  40086e:	480c      	ldr	r0, [pc, #48]	; (4008a0 <usart_serial_write_packet+0xc0>)
  400870:	47d8      	blx	fp
  400872:	2800      	cmp	r0, #0
  400874:	d1fa      	bne.n	40086c <usart_serial_write_packet+0x8c>
  400876:	e7c6      	b.n	400806 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400878:	f8df b038 	ldr.w	fp, [pc, #56]	; 4008b4 <usart_serial_write_packet+0xd4>
  40087c:	4621      	mov	r1, r4
  40087e:	4809      	ldr	r0, [pc, #36]	; (4008a4 <usart_serial_write_packet+0xc4>)
  400880:	47d8      	blx	fp
  400882:	2800      	cmp	r0, #0
  400884:	d1fa      	bne.n	40087c <usart_serial_write_packet+0x9c>
  400886:	e7be      	b.n	400806 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  400888:	2000      	movs	r0, #0
  40088a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40088e:	2000      	movs	r0, #0
  400890:	4770      	bx	lr
  400892:	bf00      	nop
  400894:	004008b9 	.word	0x004008b9
  400898:	400e1a00 	.word	0x400e1a00
  40089c:	400e1c00 	.word	0x400e1c00
  4008a0:	40024000 	.word	0x40024000
  4008a4:	40028000 	.word	0x40028000
  4008a8:	4002c000 	.word	0x4002c000
  4008ac:	400e0800 	.word	0x400e0800
  4008b0:	400e0a00 	.word	0x400e0a00
  4008b4:	004007b1 	.word	0x004007b1

004008b8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4008b8:	6943      	ldr	r3, [r0, #20]
  4008ba:	f013 0f02 	tst.w	r3, #2
  4008be:	d002      	beq.n	4008c6 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4008c0:	61c1      	str	r1, [r0, #28]
	return 0;
  4008c2:	2000      	movs	r0, #0
  4008c4:	4770      	bx	lr
		return 1;
  4008c6:	2001      	movs	r0, #1
}
  4008c8:	4770      	bx	lr
	...

004008cc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4008cc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4008ce:	4810      	ldr	r0, [pc, #64]	; (400910 <sysclk_init+0x44>)
  4008d0:	4b10      	ldr	r3, [pc, #64]	; (400914 <sysclk_init+0x48>)
  4008d2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4008d4:	213e      	movs	r1, #62	; 0x3e
  4008d6:	2000      	movs	r0, #0
  4008d8:	4b0f      	ldr	r3, [pc, #60]	; (400918 <sysclk_init+0x4c>)
  4008da:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4008dc:	4c0f      	ldr	r4, [pc, #60]	; (40091c <sysclk_init+0x50>)
  4008de:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4008e0:	2800      	cmp	r0, #0
  4008e2:	d0fc      	beq.n	4008de <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4008e4:	4b0e      	ldr	r3, [pc, #56]	; (400920 <sysclk_init+0x54>)
  4008e6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4008e8:	4a0e      	ldr	r2, [pc, #56]	; (400924 <sysclk_init+0x58>)
  4008ea:	4b0f      	ldr	r3, [pc, #60]	; (400928 <sysclk_init+0x5c>)
  4008ec:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4008ee:	4c0f      	ldr	r4, [pc, #60]	; (40092c <sysclk_init+0x60>)
  4008f0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4008f2:	2800      	cmp	r0, #0
  4008f4:	d0fc      	beq.n	4008f0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4008f6:	2002      	movs	r0, #2
  4008f8:	4b0d      	ldr	r3, [pc, #52]	; (400930 <sysclk_init+0x64>)
  4008fa:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4008fc:	2000      	movs	r0, #0
  4008fe:	4b0d      	ldr	r3, [pc, #52]	; (400934 <sysclk_init+0x68>)
  400900:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400902:	4b0d      	ldr	r3, [pc, #52]	; (400938 <sysclk_init+0x6c>)
  400904:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400906:	4802      	ldr	r0, [pc, #8]	; (400910 <sysclk_init+0x44>)
  400908:	4b02      	ldr	r3, [pc, #8]	; (400914 <sysclk_init+0x48>)
  40090a:	4798      	blx	r3
  40090c:	bd10      	pop	{r4, pc}
  40090e:	bf00      	nop
  400910:	11e1a300 	.word	0x11e1a300
  400914:	0040105d 	.word	0x0040105d
  400918:	00400dad 	.word	0x00400dad
  40091c:	00400e01 	.word	0x00400e01
  400920:	00400e11 	.word	0x00400e11
  400924:	20183f01 	.word	0x20183f01
  400928:	400e0600 	.word	0x400e0600
  40092c:	00400e21 	.word	0x00400e21
  400930:	00400d11 	.word	0x00400d11
  400934:	00400d49 	.word	0x00400d49
  400938:	00400f51 	.word	0x00400f51

0040093c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  40093c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40093e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400942:	4b5c      	ldr	r3, [pc, #368]	; (400ab4 <board_init+0x178>)
  400944:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  400946:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40094a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40094e:	4b5a      	ldr	r3, [pc, #360]	; (400ab8 <board_init+0x17c>)
  400950:	2200      	movs	r2, #0
  400952:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400956:	695a      	ldr	r2, [r3, #20]
  400958:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  40095c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40095e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400962:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400966:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40096a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40096e:	f007 0007 	and.w	r0, r7, #7
  400972:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400974:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400978:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  40097c:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400980:	f3bf 8f4f 	dsb	sy
  400984:	f04f 34ff 	mov.w	r4, #4294967295
  400988:	fa04 fc00 	lsl.w	ip, r4, r0
  40098c:	fa06 f000 	lsl.w	r0, r6, r0
  400990:	fa04 f40e 	lsl.w	r4, r4, lr
  400994:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400998:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40099a:	463a      	mov	r2, r7
  40099c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40099e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4009a2:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4009a6:	3a01      	subs	r2, #1
  4009a8:	4423      	add	r3, r4
  4009aa:	f1b2 3fff 	cmp.w	r2, #4294967295
  4009ae:	d1f6      	bne.n	40099e <board_init+0x62>
        } while(sets--);
  4009b0:	3e01      	subs	r6, #1
  4009b2:	4460      	add	r0, ip
  4009b4:	f1b6 3fff 	cmp.w	r6, #4294967295
  4009b8:	d1ef      	bne.n	40099a <board_init+0x5e>
  4009ba:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4009be:	4b3e      	ldr	r3, [pc, #248]	; (400ab8 <board_init+0x17c>)
  4009c0:	695a      	ldr	r2, [r3, #20]
  4009c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4009c6:	615a      	str	r2, [r3, #20]
  4009c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009cc:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009d0:	4a3a      	ldr	r2, [pc, #232]	; (400abc <board_init+0x180>)
  4009d2:	493b      	ldr	r1, [pc, #236]	; (400ac0 <board_init+0x184>)
  4009d4:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009d6:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4009da:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4009dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009e0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4009e4:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4009e8:	f022 0201 	bic.w	r2, r2, #1
  4009ec:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4009f0:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4009f4:	f022 0201 	bic.w	r2, r2, #1
  4009f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4009fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a00:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400a04:	200a      	movs	r0, #10
  400a06:	4c2f      	ldr	r4, [pc, #188]	; (400ac4 <board_init+0x188>)
  400a08:	47a0      	blx	r4
  400a0a:	200b      	movs	r0, #11
  400a0c:	47a0      	blx	r4
  400a0e:	200c      	movs	r0, #12
  400a10:	47a0      	blx	r4
  400a12:	2010      	movs	r0, #16
  400a14:	47a0      	blx	r4
  400a16:	2011      	movs	r0, #17
  400a18:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a1a:	4b2b      	ldr	r3, [pc, #172]	; (400ac8 <board_init+0x18c>)
  400a1c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400a20:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a22:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a26:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400a28:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400a2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400a30:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a32:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400a36:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400a38:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a3c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400a3e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400a40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400a44:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a46:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a4a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a4c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a4e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a52:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a54:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a58:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a5c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400a60:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400a64:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a6a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a6c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a72:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a74:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400a78:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a7a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a7c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400a80:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a82:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a84:	4a11      	ldr	r2, [pc, #68]	; (400acc <board_init+0x190>)
  400a86:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400a8a:	f043 0310 	orr.w	r3, r3, #16
  400a8e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400a92:	4b0f      	ldr	r3, [pc, #60]	; (400ad0 <board_init+0x194>)
  400a94:	2210      	movs	r2, #16
  400a96:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a98:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a9c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a9e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400aa0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400aa4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400aa6:	4311      	orrs	r1, r2
  400aa8:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400aaa:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400aac:	4311      	orrs	r1, r2
  400aae:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ab0:	605a      	str	r2, [r3, #4]
  400ab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ab4:	400e1850 	.word	0x400e1850
  400ab8:	e000ed00 	.word	0xe000ed00
  400abc:	400e0c00 	.word	0x400e0c00
  400ac0:	5a00080c 	.word	0x5a00080c
  400ac4:	00400e31 	.word	0x00400e31
  400ac8:	400e1200 	.word	0x400e1200
  400acc:	40088000 	.word	0x40088000
  400ad0:	400e1000 	.word	0x400e1000

00400ad4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400ad4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400ad6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400ada:	d03a      	beq.n	400b52 <pio_set_peripheral+0x7e>
  400adc:	d813      	bhi.n	400b06 <pio_set_peripheral+0x32>
  400ade:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400ae2:	d025      	beq.n	400b30 <pio_set_peripheral+0x5c>
  400ae4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ae8:	d10a      	bne.n	400b00 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400aea:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400aec:	4313      	orrs	r3, r2
  400aee:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400af0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400af2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400af4:	400b      	ands	r3, r1
  400af6:	ea23 0302 	bic.w	r3, r3, r2
  400afa:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400afc:	6042      	str	r2, [r0, #4]
  400afe:	4770      	bx	lr
	switch (ul_type) {
  400b00:	2900      	cmp	r1, #0
  400b02:	d1fb      	bne.n	400afc <pio_set_peripheral+0x28>
  400b04:	4770      	bx	lr
  400b06:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b0a:	d021      	beq.n	400b50 <pio_set_peripheral+0x7c>
  400b0c:	d809      	bhi.n	400b22 <pio_set_peripheral+0x4e>
  400b0e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b12:	d1f3      	bne.n	400afc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b14:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b16:	4313      	orrs	r3, r2
  400b18:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b1a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b1c:	4313      	orrs	r3, r2
  400b1e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b20:	e7ec      	b.n	400afc <pio_set_peripheral+0x28>
	switch (ul_type) {
  400b22:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b26:	d013      	beq.n	400b50 <pio_set_peripheral+0x7c>
  400b28:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b2c:	d010      	beq.n	400b50 <pio_set_peripheral+0x7c>
  400b2e:	e7e5      	b.n	400afc <pio_set_peripheral+0x28>
{
  400b30:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b32:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b34:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400b36:	43d3      	mvns	r3, r2
  400b38:	4021      	ands	r1, r4
  400b3a:	461c      	mov	r4, r3
  400b3c:	4019      	ands	r1, r3
  400b3e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b40:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b42:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b44:	400b      	ands	r3, r1
  400b46:	4023      	ands	r3, r4
  400b48:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400b4a:	6042      	str	r2, [r0, #4]
}
  400b4c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b50:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b52:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b54:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400b56:	400b      	ands	r3, r1
  400b58:	ea23 0302 	bic.w	r3, r3, r2
  400b5c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b5e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b60:	4313      	orrs	r3, r2
  400b62:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b64:	e7ca      	b.n	400afc <pio_set_peripheral+0x28>

00400b66 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b66:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b68:	f012 0f01 	tst.w	r2, #1
  400b6c:	d10d      	bne.n	400b8a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400b6e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400b70:	f012 0f0a 	tst.w	r2, #10
  400b74:	d00b      	beq.n	400b8e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400b76:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400b78:	f012 0f02 	tst.w	r2, #2
  400b7c:	d109      	bne.n	400b92 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400b7e:	f012 0f08 	tst.w	r2, #8
  400b82:	d008      	beq.n	400b96 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400b84:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400b88:	e005      	b.n	400b96 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400b8a:	6641      	str	r1, [r0, #100]	; 0x64
  400b8c:	e7f0      	b.n	400b70 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400b8e:	6241      	str	r1, [r0, #36]	; 0x24
  400b90:	e7f2      	b.n	400b78 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400b92:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400b96:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400b98:	6001      	str	r1, [r0, #0]
  400b9a:	4770      	bx	lr

00400b9c <pio_set_output>:
{
  400b9c:	b410      	push	{r4}
  400b9e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400ba0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400ba2:	b94c      	cbnz	r4, 400bb8 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400ba4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400ba6:	b14b      	cbz	r3, 400bbc <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400ba8:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400baa:	b94a      	cbnz	r2, 400bc0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400bac:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400bae:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400bb0:	6001      	str	r1, [r0, #0]
}
  400bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bb6:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400bb8:	6641      	str	r1, [r0, #100]	; 0x64
  400bba:	e7f4      	b.n	400ba6 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400bbc:	6541      	str	r1, [r0, #84]	; 0x54
  400bbe:	e7f4      	b.n	400baa <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400bc0:	6301      	str	r1, [r0, #48]	; 0x30
  400bc2:	e7f4      	b.n	400bae <pio_set_output+0x12>

00400bc4 <pio_configure>:
{
  400bc4:	b570      	push	{r4, r5, r6, lr}
  400bc6:	b082      	sub	sp, #8
  400bc8:	4605      	mov	r5, r0
  400bca:	4616      	mov	r6, r2
  400bcc:	461c      	mov	r4, r3
	switch (ul_type) {
  400bce:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bd2:	d014      	beq.n	400bfe <pio_configure+0x3a>
  400bd4:	d90a      	bls.n	400bec <pio_configure+0x28>
  400bd6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bda:	d024      	beq.n	400c26 <pio_configure+0x62>
  400bdc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400be0:	d021      	beq.n	400c26 <pio_configure+0x62>
  400be2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400be6:	d017      	beq.n	400c18 <pio_configure+0x54>
		return 0;
  400be8:	2000      	movs	r0, #0
  400bea:	e01a      	b.n	400c22 <pio_configure+0x5e>
	switch (ul_type) {
  400bec:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bf0:	d005      	beq.n	400bfe <pio_configure+0x3a>
  400bf2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bf6:	d002      	beq.n	400bfe <pio_configure+0x3a>
  400bf8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bfc:	d1f4      	bne.n	400be8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400bfe:	4632      	mov	r2, r6
  400c00:	4628      	mov	r0, r5
  400c02:	4b11      	ldr	r3, [pc, #68]	; (400c48 <pio_configure+0x84>)
  400c04:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c06:	f014 0f01 	tst.w	r4, #1
  400c0a:	d102      	bne.n	400c12 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400c0c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400c0e:	2001      	movs	r0, #1
  400c10:	e007      	b.n	400c22 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400c12:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400c14:	2001      	movs	r0, #1
  400c16:	e004      	b.n	400c22 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400c18:	461a      	mov	r2, r3
  400c1a:	4631      	mov	r1, r6
  400c1c:	4b0b      	ldr	r3, [pc, #44]	; (400c4c <pio_configure+0x88>)
  400c1e:	4798      	blx	r3
	return 1;
  400c20:	2001      	movs	r0, #1
}
  400c22:	b002      	add	sp, #8
  400c24:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c26:	f004 0301 	and.w	r3, r4, #1
  400c2a:	9300      	str	r3, [sp, #0]
  400c2c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400c30:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c34:	bf14      	ite	ne
  400c36:	2200      	movne	r2, #0
  400c38:	2201      	moveq	r2, #1
  400c3a:	4631      	mov	r1, r6
  400c3c:	4628      	mov	r0, r5
  400c3e:	4c04      	ldr	r4, [pc, #16]	; (400c50 <pio_configure+0x8c>)
  400c40:	47a0      	blx	r4
	return 1;
  400c42:	2001      	movs	r0, #1
		break;
  400c44:	e7ed      	b.n	400c22 <pio_configure+0x5e>
  400c46:	bf00      	nop
  400c48:	00400ad5 	.word	0x00400ad5
  400c4c:	00400b67 	.word	0x00400b67
  400c50:	00400b9d 	.word	0x00400b9d

00400c54 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400c54:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400c56:	4770      	bx	lr

00400c58 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400c58:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400c5a:	4770      	bx	lr

00400c5c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c60:	4604      	mov	r4, r0
  400c62:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400c64:	4b0e      	ldr	r3, [pc, #56]	; (400ca0 <pio_handler_process+0x44>)
  400c66:	4798      	blx	r3
  400c68:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400c6a:	4620      	mov	r0, r4
  400c6c:	4b0d      	ldr	r3, [pc, #52]	; (400ca4 <pio_handler_process+0x48>)
  400c6e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400c70:	4005      	ands	r5, r0
  400c72:	d013      	beq.n	400c9c <pio_handler_process+0x40>
  400c74:	4c0c      	ldr	r4, [pc, #48]	; (400ca8 <pio_handler_process+0x4c>)
  400c76:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400c7a:	e003      	b.n	400c84 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c7c:	42b4      	cmp	r4, r6
  400c7e:	d00d      	beq.n	400c9c <pio_handler_process+0x40>
  400c80:	3410      	adds	r4, #16
		while (status != 0) {
  400c82:	b15d      	cbz	r5, 400c9c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400c84:	6820      	ldr	r0, [r4, #0]
  400c86:	4540      	cmp	r0, r8
  400c88:	d1f8      	bne.n	400c7c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400c8a:	6861      	ldr	r1, [r4, #4]
  400c8c:	4229      	tst	r1, r5
  400c8e:	d0f5      	beq.n	400c7c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400c90:	68e3      	ldr	r3, [r4, #12]
  400c92:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400c94:	6863      	ldr	r3, [r4, #4]
  400c96:	ea25 0503 	bic.w	r5, r5, r3
  400c9a:	e7ef      	b.n	400c7c <pio_handler_process+0x20>
  400c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ca0:	00400c55 	.word	0x00400c55
  400ca4:	00400c59 	.word	0x00400c59
  400ca8:	20400b38 	.word	0x20400b38

00400cac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400cac:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400cae:	210a      	movs	r1, #10
  400cb0:	4801      	ldr	r0, [pc, #4]	; (400cb8 <PIOA_Handler+0xc>)
  400cb2:	4b02      	ldr	r3, [pc, #8]	; (400cbc <PIOA_Handler+0x10>)
  400cb4:	4798      	blx	r3
  400cb6:	bd08      	pop	{r3, pc}
  400cb8:	400e0e00 	.word	0x400e0e00
  400cbc:	00400c5d 	.word	0x00400c5d

00400cc0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400cc0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400cc2:	210b      	movs	r1, #11
  400cc4:	4801      	ldr	r0, [pc, #4]	; (400ccc <PIOB_Handler+0xc>)
  400cc6:	4b02      	ldr	r3, [pc, #8]	; (400cd0 <PIOB_Handler+0x10>)
  400cc8:	4798      	blx	r3
  400cca:	bd08      	pop	{r3, pc}
  400ccc:	400e1000 	.word	0x400e1000
  400cd0:	00400c5d 	.word	0x00400c5d

00400cd4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400cd4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400cd6:	210c      	movs	r1, #12
  400cd8:	4801      	ldr	r0, [pc, #4]	; (400ce0 <PIOC_Handler+0xc>)
  400cda:	4b02      	ldr	r3, [pc, #8]	; (400ce4 <PIOC_Handler+0x10>)
  400cdc:	4798      	blx	r3
  400cde:	bd08      	pop	{r3, pc}
  400ce0:	400e1200 	.word	0x400e1200
  400ce4:	00400c5d 	.word	0x00400c5d

00400ce8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ce8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400cea:	2110      	movs	r1, #16
  400cec:	4801      	ldr	r0, [pc, #4]	; (400cf4 <PIOD_Handler+0xc>)
  400cee:	4b02      	ldr	r3, [pc, #8]	; (400cf8 <PIOD_Handler+0x10>)
  400cf0:	4798      	blx	r3
  400cf2:	bd08      	pop	{r3, pc}
  400cf4:	400e1400 	.word	0x400e1400
  400cf8:	00400c5d 	.word	0x00400c5d

00400cfc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400cfc:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400cfe:	2111      	movs	r1, #17
  400d00:	4801      	ldr	r0, [pc, #4]	; (400d08 <PIOE_Handler+0xc>)
  400d02:	4b02      	ldr	r3, [pc, #8]	; (400d0c <PIOE_Handler+0x10>)
  400d04:	4798      	blx	r3
  400d06:	bd08      	pop	{r3, pc}
  400d08:	400e1600 	.word	0x400e1600
  400d0c:	00400c5d 	.word	0x00400c5d

00400d10 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400d10:	2803      	cmp	r0, #3
  400d12:	d011      	beq.n	400d38 <pmc_mck_set_division+0x28>
  400d14:	2804      	cmp	r0, #4
  400d16:	d012      	beq.n	400d3e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d18:	2802      	cmp	r0, #2
  400d1a:	bf0c      	ite	eq
  400d1c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400d20:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400d22:	4a08      	ldr	r2, [pc, #32]	; (400d44 <pmc_mck_set_division+0x34>)
  400d24:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400d2a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400d2c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d2e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d30:	f013 0f08 	tst.w	r3, #8
  400d34:	d0fb      	beq.n	400d2e <pmc_mck_set_division+0x1e>
}
  400d36:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400d38:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400d3c:	e7f1      	b.n	400d22 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400d3e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400d42:	e7ee      	b.n	400d22 <pmc_mck_set_division+0x12>
  400d44:	400e0600 	.word	0x400e0600

00400d48 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400d48:	4a17      	ldr	r2, [pc, #92]	; (400da8 <pmc_switch_mck_to_pllack+0x60>)
  400d4a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400d50:	4318      	orrs	r0, r3
  400d52:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d54:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d56:	f013 0f08 	tst.w	r3, #8
  400d5a:	d10a      	bne.n	400d72 <pmc_switch_mck_to_pllack+0x2a>
  400d5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d60:	4911      	ldr	r1, [pc, #68]	; (400da8 <pmc_switch_mck_to_pllack+0x60>)
  400d62:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400d64:	f012 0f08 	tst.w	r2, #8
  400d68:	d103      	bne.n	400d72 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d6a:	3b01      	subs	r3, #1
  400d6c:	d1f9      	bne.n	400d62 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400d6e:	2001      	movs	r0, #1
  400d70:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400d72:	4a0d      	ldr	r2, [pc, #52]	; (400da8 <pmc_switch_mck_to_pllack+0x60>)
  400d74:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d76:	f023 0303 	bic.w	r3, r3, #3
  400d7a:	f043 0302 	orr.w	r3, r3, #2
  400d7e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d80:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d82:	f013 0f08 	tst.w	r3, #8
  400d86:	d10a      	bne.n	400d9e <pmc_switch_mck_to_pllack+0x56>
  400d88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d8c:	4906      	ldr	r1, [pc, #24]	; (400da8 <pmc_switch_mck_to_pllack+0x60>)
  400d8e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400d90:	f012 0f08 	tst.w	r2, #8
  400d94:	d105      	bne.n	400da2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d96:	3b01      	subs	r3, #1
  400d98:	d1f9      	bne.n	400d8e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400d9a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400d9c:	4770      	bx	lr
	return 0;
  400d9e:	2000      	movs	r0, #0
  400da0:	4770      	bx	lr
  400da2:	2000      	movs	r0, #0
  400da4:	4770      	bx	lr
  400da6:	bf00      	nop
  400da8:	400e0600 	.word	0x400e0600

00400dac <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400dac:	b9a0      	cbnz	r0, 400dd8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dae:	480e      	ldr	r0, [pc, #56]	; (400de8 <pmc_switch_mainck_to_xtal+0x3c>)
  400db0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400db2:	0209      	lsls	r1, r1, #8
  400db4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400db6:	4a0d      	ldr	r2, [pc, #52]	; (400dec <pmc_switch_mainck_to_xtal+0x40>)
  400db8:	401a      	ands	r2, r3
  400dba:	4b0d      	ldr	r3, [pc, #52]	; (400df0 <pmc_switch_mainck_to_xtal+0x44>)
  400dbc:	4313      	orrs	r3, r2
  400dbe:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dc0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400dc2:	4602      	mov	r2, r0
  400dc4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dc6:	f013 0f01 	tst.w	r3, #1
  400dca:	d0fb      	beq.n	400dc4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400dcc:	4a06      	ldr	r2, [pc, #24]	; (400de8 <pmc_switch_mainck_to_xtal+0x3c>)
  400dce:	6a11      	ldr	r1, [r2, #32]
  400dd0:	4b08      	ldr	r3, [pc, #32]	; (400df4 <pmc_switch_mainck_to_xtal+0x48>)
  400dd2:	430b      	orrs	r3, r1
  400dd4:	6213      	str	r3, [r2, #32]
  400dd6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400dd8:	4903      	ldr	r1, [pc, #12]	; (400de8 <pmc_switch_mainck_to_xtal+0x3c>)
  400dda:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ddc:	4a06      	ldr	r2, [pc, #24]	; (400df8 <pmc_switch_mainck_to_xtal+0x4c>)
  400dde:	401a      	ands	r2, r3
  400de0:	4b06      	ldr	r3, [pc, #24]	; (400dfc <pmc_switch_mainck_to_xtal+0x50>)
  400de2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400de4:	620b      	str	r3, [r1, #32]
  400de6:	4770      	bx	lr
  400de8:	400e0600 	.word	0x400e0600
  400dec:	ffc8fffc 	.word	0xffc8fffc
  400df0:	00370001 	.word	0x00370001
  400df4:	01370000 	.word	0x01370000
  400df8:	fec8fffc 	.word	0xfec8fffc
  400dfc:	01370002 	.word	0x01370002

00400e00 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e00:	4b02      	ldr	r3, [pc, #8]	; (400e0c <pmc_osc_is_ready_mainck+0xc>)
  400e02:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e04:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400e08:	4770      	bx	lr
  400e0a:	bf00      	nop
  400e0c:	400e0600 	.word	0x400e0600

00400e10 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e10:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e14:	4b01      	ldr	r3, [pc, #4]	; (400e1c <pmc_disable_pllack+0xc>)
  400e16:	629a      	str	r2, [r3, #40]	; 0x28
  400e18:	4770      	bx	lr
  400e1a:	bf00      	nop
  400e1c:	400e0600 	.word	0x400e0600

00400e20 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e20:	4b02      	ldr	r3, [pc, #8]	; (400e2c <pmc_is_locked_pllack+0xc>)
  400e22:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e24:	f000 0002 	and.w	r0, r0, #2
  400e28:	4770      	bx	lr
  400e2a:	bf00      	nop
  400e2c:	400e0600 	.word	0x400e0600

00400e30 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400e30:	283f      	cmp	r0, #63	; 0x3f
  400e32:	d81e      	bhi.n	400e72 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400e34:	281f      	cmp	r0, #31
  400e36:	d80c      	bhi.n	400e52 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e38:	4b11      	ldr	r3, [pc, #68]	; (400e80 <pmc_enable_periph_clk+0x50>)
  400e3a:	699a      	ldr	r2, [r3, #24]
  400e3c:	2301      	movs	r3, #1
  400e3e:	4083      	lsls	r3, r0
  400e40:	4393      	bics	r3, r2
  400e42:	d018      	beq.n	400e76 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400e44:	2301      	movs	r3, #1
  400e46:	fa03 f000 	lsl.w	r0, r3, r0
  400e4a:	4b0d      	ldr	r3, [pc, #52]	; (400e80 <pmc_enable_periph_clk+0x50>)
  400e4c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400e4e:	2000      	movs	r0, #0
  400e50:	4770      	bx	lr
		ul_id -= 32;
  400e52:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e54:	4b0a      	ldr	r3, [pc, #40]	; (400e80 <pmc_enable_periph_clk+0x50>)
  400e56:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e5a:	2301      	movs	r3, #1
  400e5c:	4083      	lsls	r3, r0
  400e5e:	4393      	bics	r3, r2
  400e60:	d00b      	beq.n	400e7a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e62:	2301      	movs	r3, #1
  400e64:	fa03 f000 	lsl.w	r0, r3, r0
  400e68:	4b05      	ldr	r3, [pc, #20]	; (400e80 <pmc_enable_periph_clk+0x50>)
  400e6a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400e6e:	2000      	movs	r0, #0
  400e70:	4770      	bx	lr
		return 1;
  400e72:	2001      	movs	r0, #1
  400e74:	4770      	bx	lr
	return 0;
  400e76:	2000      	movs	r0, #0
  400e78:	4770      	bx	lr
  400e7a:	2000      	movs	r0, #0
}
  400e7c:	4770      	bx	lr
  400e7e:	bf00      	nop
  400e80:	400e0600 	.word	0x400e0600

00400e84 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400e84:	e7fe      	b.n	400e84 <Dummy_Handler>
	...

00400e88 <Reset_Handler>:
{
  400e88:	b500      	push	{lr}
  400e8a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400e8c:	4b25      	ldr	r3, [pc, #148]	; (400f24 <Reset_Handler+0x9c>)
  400e8e:	4a26      	ldr	r2, [pc, #152]	; (400f28 <Reset_Handler+0xa0>)
  400e90:	429a      	cmp	r2, r3
  400e92:	d010      	beq.n	400eb6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400e94:	4b25      	ldr	r3, [pc, #148]	; (400f2c <Reset_Handler+0xa4>)
  400e96:	4a23      	ldr	r2, [pc, #140]	; (400f24 <Reset_Handler+0x9c>)
  400e98:	429a      	cmp	r2, r3
  400e9a:	d20c      	bcs.n	400eb6 <Reset_Handler+0x2e>
  400e9c:	3b01      	subs	r3, #1
  400e9e:	1a9b      	subs	r3, r3, r2
  400ea0:	f023 0303 	bic.w	r3, r3, #3
  400ea4:	3304      	adds	r3, #4
  400ea6:	4413      	add	r3, r2
  400ea8:	491f      	ldr	r1, [pc, #124]	; (400f28 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400eaa:	f851 0b04 	ldr.w	r0, [r1], #4
  400eae:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400eb2:	429a      	cmp	r2, r3
  400eb4:	d1f9      	bne.n	400eaa <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400eb6:	4b1e      	ldr	r3, [pc, #120]	; (400f30 <Reset_Handler+0xa8>)
  400eb8:	4a1e      	ldr	r2, [pc, #120]	; (400f34 <Reset_Handler+0xac>)
  400eba:	429a      	cmp	r2, r3
  400ebc:	d20a      	bcs.n	400ed4 <Reset_Handler+0x4c>
  400ebe:	3b01      	subs	r3, #1
  400ec0:	1a9b      	subs	r3, r3, r2
  400ec2:	f023 0303 	bic.w	r3, r3, #3
  400ec6:	3304      	adds	r3, #4
  400ec8:	4413      	add	r3, r2
                *pDest++ = 0;
  400eca:	2100      	movs	r1, #0
  400ecc:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400ed0:	4293      	cmp	r3, r2
  400ed2:	d1fb      	bne.n	400ecc <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400ed4:	4a18      	ldr	r2, [pc, #96]	; (400f38 <Reset_Handler+0xb0>)
  400ed6:	4b19      	ldr	r3, [pc, #100]	; (400f3c <Reset_Handler+0xb4>)
  400ed8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400edc:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400ede:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400ee2:	fab3 f383 	clz	r3, r3
  400ee6:	095b      	lsrs	r3, r3, #5
  400ee8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400eea:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400eec:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400ef0:	2200      	movs	r2, #0
  400ef2:	4b13      	ldr	r3, [pc, #76]	; (400f40 <Reset_Handler+0xb8>)
  400ef4:	701a      	strb	r2, [r3, #0]
	return flags;
  400ef6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400ef8:	4a12      	ldr	r2, [pc, #72]	; (400f44 <Reset_Handler+0xbc>)
  400efa:	6813      	ldr	r3, [r2, #0]
  400efc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400f00:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400f02:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400f06:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400f0a:	b129      	cbz	r1, 400f18 <Reset_Handler+0x90>
		cpu_irq_enable();
  400f0c:	2201      	movs	r2, #1
  400f0e:	4b0c      	ldr	r3, [pc, #48]	; (400f40 <Reset_Handler+0xb8>)
  400f10:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400f12:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400f16:	b662      	cpsie	i
        __libc_init_array();
  400f18:	4b0b      	ldr	r3, [pc, #44]	; (400f48 <Reset_Handler+0xc0>)
  400f1a:	4798      	blx	r3
        main();
  400f1c:	4b0b      	ldr	r3, [pc, #44]	; (400f4c <Reset_Handler+0xc4>)
  400f1e:	4798      	blx	r3
  400f20:	e7fe      	b.n	400f20 <Reset_Handler+0x98>
  400f22:	bf00      	nop
  400f24:	20400000 	.word	0x20400000
  400f28:	004057c4 	.word	0x004057c4
  400f2c:	20400b18 	.word	0x20400b18
  400f30:	2043b634 	.word	0x2043b634
  400f34:	20400b18 	.word	0x20400b18
  400f38:	e000ed00 	.word	0xe000ed00
  400f3c:	00400000 	.word	0x00400000
  400f40:	2040000a 	.word	0x2040000a
  400f44:	e000ed88 	.word	0xe000ed88
  400f48:	00402645 	.word	0x00402645
  400f4c:	0040160d 	.word	0x0040160d

00400f50 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400f50:	4b3b      	ldr	r3, [pc, #236]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f54:	f003 0303 	and.w	r3, r3, #3
  400f58:	2b01      	cmp	r3, #1
  400f5a:	d01d      	beq.n	400f98 <SystemCoreClockUpdate+0x48>
  400f5c:	b183      	cbz	r3, 400f80 <SystemCoreClockUpdate+0x30>
  400f5e:	2b02      	cmp	r3, #2
  400f60:	d036      	beq.n	400fd0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400f62:	4b37      	ldr	r3, [pc, #220]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f66:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f6a:	2b70      	cmp	r3, #112	; 0x70
  400f6c:	d05f      	beq.n	40102e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400f6e:	4b34      	ldr	r3, [pc, #208]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400f70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400f72:	4934      	ldr	r1, [pc, #208]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400f74:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400f78:	680b      	ldr	r3, [r1, #0]
  400f7a:	40d3      	lsrs	r3, r2
  400f7c:	600b      	str	r3, [r1, #0]
  400f7e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400f80:	4b31      	ldr	r3, [pc, #196]	; (401048 <SystemCoreClockUpdate+0xf8>)
  400f82:	695b      	ldr	r3, [r3, #20]
  400f84:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400f88:	bf14      	ite	ne
  400f8a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400f8e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400f92:	4b2c      	ldr	r3, [pc, #176]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400f94:	601a      	str	r2, [r3, #0]
  400f96:	e7e4      	b.n	400f62 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400f98:	4b29      	ldr	r3, [pc, #164]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400f9a:	6a1b      	ldr	r3, [r3, #32]
  400f9c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400fa0:	d003      	beq.n	400faa <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400fa2:	4a2a      	ldr	r2, [pc, #168]	; (40104c <SystemCoreClockUpdate+0xfc>)
  400fa4:	4b27      	ldr	r3, [pc, #156]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400fa6:	601a      	str	r2, [r3, #0]
  400fa8:	e7db      	b.n	400f62 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400faa:	4a29      	ldr	r2, [pc, #164]	; (401050 <SystemCoreClockUpdate+0x100>)
  400fac:	4b25      	ldr	r3, [pc, #148]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400fae:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400fb0:	4b23      	ldr	r3, [pc, #140]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400fb2:	6a1b      	ldr	r3, [r3, #32]
  400fb4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400fb8:	2b10      	cmp	r3, #16
  400fba:	d005      	beq.n	400fc8 <SystemCoreClockUpdate+0x78>
  400fbc:	2b20      	cmp	r3, #32
  400fbe:	d1d0      	bne.n	400f62 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400fc0:	4a22      	ldr	r2, [pc, #136]	; (40104c <SystemCoreClockUpdate+0xfc>)
  400fc2:	4b20      	ldr	r3, [pc, #128]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400fc4:	601a      	str	r2, [r3, #0]
          break;
  400fc6:	e7cc      	b.n	400f62 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400fc8:	4a22      	ldr	r2, [pc, #136]	; (401054 <SystemCoreClockUpdate+0x104>)
  400fca:	4b1e      	ldr	r3, [pc, #120]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400fcc:	601a      	str	r2, [r3, #0]
          break;
  400fce:	e7c8      	b.n	400f62 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400fd0:	4b1b      	ldr	r3, [pc, #108]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400fd2:	6a1b      	ldr	r3, [r3, #32]
  400fd4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400fd8:	d016      	beq.n	401008 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400fda:	4a1c      	ldr	r2, [pc, #112]	; (40104c <SystemCoreClockUpdate+0xfc>)
  400fdc:	4b19      	ldr	r3, [pc, #100]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400fde:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400fe0:	4b17      	ldr	r3, [pc, #92]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fe4:	f003 0303 	and.w	r3, r3, #3
  400fe8:	2b02      	cmp	r3, #2
  400fea:	d1ba      	bne.n	400f62 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400fec:	4a14      	ldr	r2, [pc, #80]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400fee:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400ff0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400ff2:	4814      	ldr	r0, [pc, #80]	; (401044 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400ff4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400ff8:	6803      	ldr	r3, [r0, #0]
  400ffa:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400ffe:	b2d2      	uxtb	r2, r2
  401000:	fbb3 f3f2 	udiv	r3, r3, r2
  401004:	6003      	str	r3, [r0, #0]
  401006:	e7ac      	b.n	400f62 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401008:	4a11      	ldr	r2, [pc, #68]	; (401050 <SystemCoreClockUpdate+0x100>)
  40100a:	4b0e      	ldr	r3, [pc, #56]	; (401044 <SystemCoreClockUpdate+0xf4>)
  40100c:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40100e:	4b0c      	ldr	r3, [pc, #48]	; (401040 <SystemCoreClockUpdate+0xf0>)
  401010:	6a1b      	ldr	r3, [r3, #32]
  401012:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401016:	2b10      	cmp	r3, #16
  401018:	d005      	beq.n	401026 <SystemCoreClockUpdate+0xd6>
  40101a:	2b20      	cmp	r3, #32
  40101c:	d1e0      	bne.n	400fe0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40101e:	4a0b      	ldr	r2, [pc, #44]	; (40104c <SystemCoreClockUpdate+0xfc>)
  401020:	4b08      	ldr	r3, [pc, #32]	; (401044 <SystemCoreClockUpdate+0xf4>)
  401022:	601a      	str	r2, [r3, #0]
          break;
  401024:	e7dc      	b.n	400fe0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401026:	4a0b      	ldr	r2, [pc, #44]	; (401054 <SystemCoreClockUpdate+0x104>)
  401028:	4b06      	ldr	r3, [pc, #24]	; (401044 <SystemCoreClockUpdate+0xf4>)
  40102a:	601a      	str	r2, [r3, #0]
          break;
  40102c:	e7d8      	b.n	400fe0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40102e:	4a05      	ldr	r2, [pc, #20]	; (401044 <SystemCoreClockUpdate+0xf4>)
  401030:	6813      	ldr	r3, [r2, #0]
  401032:	4909      	ldr	r1, [pc, #36]	; (401058 <SystemCoreClockUpdate+0x108>)
  401034:	fba1 1303 	umull	r1, r3, r1, r3
  401038:	085b      	lsrs	r3, r3, #1
  40103a:	6013      	str	r3, [r2, #0]
  40103c:	4770      	bx	lr
  40103e:	bf00      	nop
  401040:	400e0600 	.word	0x400e0600
  401044:	2040000c 	.word	0x2040000c
  401048:	400e1810 	.word	0x400e1810
  40104c:	00b71b00 	.word	0x00b71b00
  401050:	003d0900 	.word	0x003d0900
  401054:	007a1200 	.word	0x007a1200
  401058:	aaaaaaab 	.word	0xaaaaaaab

0040105c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40105c:	4b16      	ldr	r3, [pc, #88]	; (4010b8 <system_init_flash+0x5c>)
  40105e:	4298      	cmp	r0, r3
  401060:	d913      	bls.n	40108a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401062:	4b16      	ldr	r3, [pc, #88]	; (4010bc <system_init_flash+0x60>)
  401064:	4298      	cmp	r0, r3
  401066:	d915      	bls.n	401094 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401068:	4b15      	ldr	r3, [pc, #84]	; (4010c0 <system_init_flash+0x64>)
  40106a:	4298      	cmp	r0, r3
  40106c:	d916      	bls.n	40109c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40106e:	4b15      	ldr	r3, [pc, #84]	; (4010c4 <system_init_flash+0x68>)
  401070:	4298      	cmp	r0, r3
  401072:	d917      	bls.n	4010a4 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401074:	4b14      	ldr	r3, [pc, #80]	; (4010c8 <system_init_flash+0x6c>)
  401076:	4298      	cmp	r0, r3
  401078:	d918      	bls.n	4010ac <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40107a:	4b14      	ldr	r3, [pc, #80]	; (4010cc <system_init_flash+0x70>)
  40107c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40107e:	bf94      	ite	ls
  401080:	4a13      	ldrls	r2, [pc, #76]	; (4010d0 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401082:	4a14      	ldrhi	r2, [pc, #80]	; (4010d4 <system_init_flash+0x78>)
  401084:	4b14      	ldr	r3, [pc, #80]	; (4010d8 <system_init_flash+0x7c>)
  401086:	601a      	str	r2, [r3, #0]
  401088:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40108a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40108e:	4b12      	ldr	r3, [pc, #72]	; (4010d8 <system_init_flash+0x7c>)
  401090:	601a      	str	r2, [r3, #0]
  401092:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401094:	4a11      	ldr	r2, [pc, #68]	; (4010dc <system_init_flash+0x80>)
  401096:	4b10      	ldr	r3, [pc, #64]	; (4010d8 <system_init_flash+0x7c>)
  401098:	601a      	str	r2, [r3, #0]
  40109a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40109c:	4a10      	ldr	r2, [pc, #64]	; (4010e0 <system_init_flash+0x84>)
  40109e:	4b0e      	ldr	r3, [pc, #56]	; (4010d8 <system_init_flash+0x7c>)
  4010a0:	601a      	str	r2, [r3, #0]
  4010a2:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4010a4:	4a0f      	ldr	r2, [pc, #60]	; (4010e4 <system_init_flash+0x88>)
  4010a6:	4b0c      	ldr	r3, [pc, #48]	; (4010d8 <system_init_flash+0x7c>)
  4010a8:	601a      	str	r2, [r3, #0]
  4010aa:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4010ac:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4010b0:	4b09      	ldr	r3, [pc, #36]	; (4010d8 <system_init_flash+0x7c>)
  4010b2:	601a      	str	r2, [r3, #0]
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	015ef3bf 	.word	0x015ef3bf
  4010bc:	02bde77f 	.word	0x02bde77f
  4010c0:	041cdb3f 	.word	0x041cdb3f
  4010c4:	057bceff 	.word	0x057bceff
  4010c8:	06dac2bf 	.word	0x06dac2bf
  4010cc:	0839b67f 	.word	0x0839b67f
  4010d0:	04000500 	.word	0x04000500
  4010d4:	04000600 	.word	0x04000600
  4010d8:	400e0c00 	.word	0x400e0c00
  4010dc:	04000100 	.word	0x04000100
  4010e0:	04000200 	.word	0x04000200
  4010e4:	04000300 	.word	0x04000300

004010e8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4010e8:	4b0a      	ldr	r3, [pc, #40]	; (401114 <_sbrk+0x2c>)
  4010ea:	681b      	ldr	r3, [r3, #0]
  4010ec:	b153      	cbz	r3, 401104 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4010ee:	4b09      	ldr	r3, [pc, #36]	; (401114 <_sbrk+0x2c>)
  4010f0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4010f2:	181a      	adds	r2, r3, r0
  4010f4:	4908      	ldr	r1, [pc, #32]	; (401118 <_sbrk+0x30>)
  4010f6:	4291      	cmp	r1, r2
  4010f8:	db08      	blt.n	40110c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4010fa:	4610      	mov	r0, r2
  4010fc:	4a05      	ldr	r2, [pc, #20]	; (401114 <_sbrk+0x2c>)
  4010fe:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401100:	4618      	mov	r0, r3
  401102:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401104:	4a05      	ldr	r2, [pc, #20]	; (40111c <_sbrk+0x34>)
  401106:	4b03      	ldr	r3, [pc, #12]	; (401114 <_sbrk+0x2c>)
  401108:	601a      	str	r2, [r3, #0]
  40110a:	e7f0      	b.n	4010ee <_sbrk+0x6>
		return (caddr_t) -1;	
  40110c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401110:	4770      	bx	lr
  401112:	bf00      	nop
  401114:	20400ba8 	.word	0x20400ba8
  401118:	2045fffc 	.word	0x2045fffc
  40111c:	2043d838 	.word	0x2043d838

00401120 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401120:	f04f 30ff 	mov.w	r0, #4294967295
  401124:	4770      	bx	lr

00401126 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401126:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40112a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40112c:	2000      	movs	r0, #0
  40112e:	4770      	bx	lr

00401130 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401130:	2001      	movs	r0, #1
  401132:	4770      	bx	lr

00401134 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401134:	2000      	movs	r0, #0
  401136:	4770      	bx	lr

00401138 <Softning>:
uint32_t corte_baixo = 300;
uint8_t funcao_escolhida = 0;


 void Softning(){
	float constante = volume/1000;
  401138:	4b12      	ldr	r3, [pc, #72]	; (401184 <Softning+0x4c>)
  40113a:	681b      	ldr	r3, [r3, #0]
  40113c:	4a12      	ldr	r2, [pc, #72]	; (401188 <Softning+0x50>)
  40113e:	fb82 1203 	smull	r1, r2, r2, r3
  401142:	17db      	asrs	r3, r3, #31
  401144:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
  401148:	ee07 3a90 	vmov	s15, r3
  40114c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
	temp = g_ul_value;
  401150:	480e      	ldr	r0, [pc, #56]	; (40118c <Softning+0x54>)
  401152:	6802      	ldr	r2, [r0, #0]
  401154:	4b0e      	ldr	r3, [pc, #56]	; (401190 <Softning+0x58>)
  401156:	601a      	str	r2, [r3, #0]
	g_ul_value = (int) ((float) g_ul_value * (float) g_ul_value_old* constante) + g_ul_value ;
  401158:	490e      	ldr	r1, [pc, #56]	; (401194 <Softning+0x5c>)
  40115a:	edd1 7a00 	vldr	s15, [r1]
  40115e:	eef8 7a67 	vcvt.f32.u32	s15, s15
  401162:	ee06 2a90 	vmov	s13, r2
  401166:	eef8 6a66 	vcvt.f32.u32	s13, s13
  40116a:	ee67 7aa6 	vmul.f32	s15, s15, s13
  40116e:	ee67 7a87 	vmul.f32	s15, s15, s14
  401172:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  401176:	ee17 3a90 	vmov	r3, s15
  40117a:	4413      	add	r3, r2
  40117c:	6003      	str	r3, [r0, #0]
	g_ul_value_old = temp;
  40117e:	600a      	str	r2, [r1, #0]
  401180:	4770      	bx	lr
  401182:	bf00      	nop
  401184:	20400160 	.word	0x20400160
  401188:	10624dd3 	.word	0x10624dd3
  40118c:	20400bb8 	.word	0x20400bb8
  401190:	2043b608 	.word	0x2043b608
  401194:	20400bbc 	.word	0x20400bbc

00401198 <Volume>:

}

 void Volume(){
	float volume_temp = volume/100;
	g_ul_value  = (int) ((float) g_ul_value * volume_temp);
  401198:	490b      	ldr	r1, [pc, #44]	; (4011c8 <Volume+0x30>)
	float volume_temp = volume/100;
  40119a:	4b0c      	ldr	r3, [pc, #48]	; (4011cc <Volume+0x34>)
  40119c:	681b      	ldr	r3, [r3, #0]
  40119e:	4a0c      	ldr	r2, [pc, #48]	; (4011d0 <Volume+0x38>)
  4011a0:	fb82 0203 	smull	r0, r2, r2, r3
  4011a4:	17db      	asrs	r3, r3, #31
  4011a6:	ebc3 1362 	rsb	r3, r3, r2, asr #5
  4011aa:	ee07 3a90 	vmov	s15, r3
  4011ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	g_ul_value  = (int) ((float) g_ul_value * volume_temp);
  4011b2:	ed91 7a00 	vldr	s14, [r1]
  4011b6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  4011ba:	ee67 7a87 	vmul.f32	s15, s15, s14
  4011be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4011c2:	edc1 7a00 	vstr	s15, [r1]
  4011c6:	4770      	bx	lr
  4011c8:	20400bb8 	.word	0x20400bb8
  4011cc:	20400160 	.word	0x20400160
  4011d0:	51eb851f 	.word	0x51eb851f
  4011d4:	00000000 	.word	0x00000000

004011d8 <Hard_clipping>:
 void Hard_clipping(){
  4011d8:	b538      	push	{r3, r4, r5, lr}
	g_ul_value = g_ul_value *4;
  4011da:	4c1b      	ldr	r4, [pc, #108]	; (401248 <Hard_clipping+0x70>)
  4011dc:	6823      	ldr	r3, [r4, #0]
  4011de:	009b      	lsls	r3, r3, #2
  4011e0:	6023      	str	r3, [r4, #0]
	float corte = log2(volume);
  4011e2:	4b1a      	ldr	r3, [pc, #104]	; (40124c <Hard_clipping+0x74>)
  4011e4:	6818      	ldr	r0, [r3, #0]
  4011e6:	4b1a      	ldr	r3, [pc, #104]	; (401250 <Hard_clipping+0x78>)
  4011e8:	4798      	blx	r3
  4011ea:	4b1a      	ldr	r3, [pc, #104]	; (401254 <Hard_clipping+0x7c>)
  4011ec:	4798      	blx	r3
  4011ee:	a314      	add	r3, pc, #80	; (adr r3, 401240 <Hard_clipping+0x68>)
  4011f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4011f4:	4d18      	ldr	r5, [pc, #96]	; (401258 <Hard_clipping+0x80>)
  4011f6:	47a8      	blx	r5
  4011f8:	4b18      	ldr	r3, [pc, #96]	; (40125c <Hard_clipping+0x84>)
  4011fa:	4798      	blx	r3
  4011fc:	ee07 0a90 	vmov	s15, r0
	uint32_t corte_alto = (int)(corte * 500);
  401200:	ed9f 7a17 	vldr	s14, [pc, #92]	; 401260 <Hard_clipping+0x88>
  401204:	ee27 7a87 	vmul.f32	s14, s15, s14
  401208:	eebd 7ac7 	vcvt.s32.f32	s14, s14
  40120c:	ee17 2a10 	vmov	r2, s14
	uint32_t corte_baixo = (int)(corte * 200);
  401210:	ed9f 7a14 	vldr	s14, [pc, #80]	; 401264 <Hard_clipping+0x8c>
  401214:	ee67 7a87 	vmul.f32	s15, s15, s14
  401218:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40121c:	ee17 3a90 	vmov	r3, s15
	if (g_ul_value > corte_alto){
  401220:	6821      	ldr	r1, [r4, #0]
  401222:	428a      	cmp	r2, r1
  401224:	d200      	bcs.n	401228 <Hard_clipping+0x50>
		g_ul_value = corte_alto;
  401226:	6022      	str	r2, [r4, #0]
	if (g_ul_value < corte_baixo){
  401228:	4a07      	ldr	r2, [pc, #28]	; (401248 <Hard_clipping+0x70>)
  40122a:	6812      	ldr	r2, [r2, #0]
  40122c:	4293      	cmp	r3, r2
  40122e:	d901      	bls.n	401234 <Hard_clipping+0x5c>
		g_ul_value = corte_baixo;
  401230:	4a05      	ldr	r2, [pc, #20]	; (401248 <Hard_clipping+0x70>)
  401232:	6013      	str	r3, [r2, #0]
	g_ul_value = g_ul_value / 4;
  401234:	4a04      	ldr	r2, [pc, #16]	; (401248 <Hard_clipping+0x70>)
  401236:	6813      	ldr	r3, [r2, #0]
  401238:	089b      	lsrs	r3, r3, #2
  40123a:	6013      	str	r3, [r2, #0]
  40123c:	bd38      	pop	{r3, r4, r5, pc}
  40123e:	bf00      	nop
  401240:	fefa39ef 	.word	0xfefa39ef
  401244:	3fe62e42 	.word	0x3fe62e42
  401248:	20400bb8 	.word	0x20400bb8
  40124c:	20400160 	.word	0x20400160
  401250:	00401f6d 	.word	0x00401f6d
  401254:	004017d9 	.word	0x004017d9
  401258:	0040228d 	.word	0x0040228d
  40125c:	00402599 	.word	0x00402599
  401260:	43fa0000 	.word	0x43fa0000
  401264:	43480000 	.word	0x43480000

00401268 <AFEC_Temp_callback>:
 */

PPBUF_DECLARE(buffer,120000);
volatile uint32_t buf = 0;

static void AFEC_Temp_callback(void){
  401268:	b510      	push	{r4, lr}
	afec->AFEC_CSELR = afec_ch;
  40126a:	4b16      	ldr	r3, [pc, #88]	; (4012c4 <AFEC_Temp_callback+0x5c>)
  40126c:	2201      	movs	r2, #1
  40126e:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  401270:	6e9a      	ldr	r2, [r3, #104]	; 0x68
	/** The conversion data value */
	
	g_ul_value = afec_channel_get_value(AFEC0, canal_generico_pino);
  401272:	4b15      	ldr	r3, [pc, #84]	; (4012c8 <AFEC_Temp_callback+0x60>)
  401274:	601a      	str	r2, [r3, #0]
	
	t[funcao_escolhida].test_function();
  401276:	4b15      	ldr	r3, [pc, #84]	; (4012cc <AFEC_Temp_callback+0x64>)
  401278:	781a      	ldrb	r2, [r3, #0]
  40127a:	2368      	movs	r3, #104	; 0x68
  40127c:	fb03 f302 	mul.w	r3, r3, r2
  401280:	4a13      	ldr	r2, [pc, #76]	; (4012d0 <AFEC_Temp_callback+0x68>)
  401282:	58d3      	ldr	r3, [r2, r3]
  401284:	4798      	blx	r3

	// check swap
	if(ppbuf_get_full_signal(&buffer,false) == true) {
  401286:	2100      	movs	r1, #0
  401288:	4812      	ldr	r0, [pc, #72]	; (4012d4 <AFEC_Temp_callback+0x6c>)
  40128a:	4b13      	ldr	r3, [pc, #76]	; (4012d8 <AFEC_Temp_callback+0x70>)
  40128c:	4798      	blx	r3
  40128e:	b9a0      	cbnz	r0, 4012ba <AFEC_Temp_callback+0x52>
		ppbuf_get_full_signal(&buffer,true); // swap
	}
	
	ppbuf_insert_active(&buffer, &g_ul_value, sizeof(g_ul_value));
  401290:	4c10      	ldr	r4, [pc, #64]	; (4012d4 <AFEC_Temp_callback+0x6c>)
  401292:	2204      	movs	r2, #4
  401294:	490c      	ldr	r1, [pc, #48]	; (4012c8 <AFEC_Temp_callback+0x60>)
  401296:	4620      	mov	r0, r4
  401298:	4b10      	ldr	r3, [pc, #64]	; (4012dc <AFEC_Temp_callback+0x74>)
  40129a:	4798      	blx	r3
	
	/* gets the data on the pong buffer */
	ppbuf_remove_inactive(&buffer, &buf, sizeof(buf));
  40129c:	2204      	movs	r2, #4
  40129e:	4910      	ldr	r1, [pc, #64]	; (4012e0 <AFEC_Temp_callback+0x78>)
  4012a0:	4620      	mov	r0, r4
  4012a2:	4b10      	ldr	r3, [pc, #64]	; (4012e4 <AFEC_Temp_callback+0x7c>)
  4012a4:	4798      	blx	r3
	
	dacc_get_interrupt_status(DACC_BASE);
  4012a6:	4810      	ldr	r0, [pc, #64]	; (4012e8 <AFEC_Temp_callback+0x80>)
  4012a8:	4b10      	ldr	r3, [pc, #64]	; (4012ec <AFEC_Temp_callback+0x84>)
  4012aa:	4798      	blx	r3
	
	if ((buffer.ping == 0)){
		dacc_write_conversion_data(DACC_BASE, buf, DACC_CHANNEL);
	}
	else{
		dacc_write_conversion_data(DACC_BASE, buf, DACC_CHANNEL);
  4012ac:	4b0c      	ldr	r3, [pc, #48]	; (4012e0 <AFEC_Temp_callback+0x78>)
  4012ae:	6819      	ldr	r1, [r3, #0]
  4012b0:	2200      	movs	r2, #0
  4012b2:	480d      	ldr	r0, [pc, #52]	; (4012e8 <AFEC_Temp_callback+0x80>)
  4012b4:	4b0e      	ldr	r3, [pc, #56]	; (4012f0 <AFEC_Temp_callback+0x88>)
  4012b6:	4798      	blx	r3
  4012b8:	bd10      	pop	{r4, pc}
		ppbuf_get_full_signal(&buffer,true); // swap
  4012ba:	2101      	movs	r1, #1
  4012bc:	4805      	ldr	r0, [pc, #20]	; (4012d4 <AFEC_Temp_callback+0x6c>)
  4012be:	4b06      	ldr	r3, [pc, #24]	; (4012d8 <AFEC_Temp_callback+0x70>)
  4012c0:	4798      	blx	r3
  4012c2:	e7e5      	b.n	401290 <AFEC_Temp_callback+0x28>
  4012c4:	4003c000 	.word	0x4003c000
  4012c8:	20400bb8 	.word	0x20400bb8
  4012cc:	20400bb0 	.word	0x20400bb0
  4012d0:	20400028 	.word	0x20400028
  4012d4:	20400010 	.word	0x20400010
  4012d8:	00400259 	.word	0x00400259
  4012dc:	004001ad 	.word	0x004001ad
  4012e0:	20400bac 	.word	0x20400bac
  4012e4:	00400209 	.word	0x00400209
  4012e8:	40040000 	.word	0x40040000
  4012ec:	00400615 	.word	0x00400615
  4012f0:	00400619 	.word	0x00400619

004012f4 <SysTick_Handler>:
	g_systimer++;	
  4012f4:	4a02      	ldr	r2, [pc, #8]	; (401300 <SysTick_Handler+0xc>)
  4012f6:	6813      	ldr	r3, [r2, #0]
  4012f8:	3301      	adds	r3, #1
  4012fa:	6013      	str	r3, [r2, #0]
  4012fc:	4770      	bx	lr
  4012fe:	bf00      	nop
  401300:	20400bb4 	.word	0x20400bb4

00401304 <TC0_Handler>:
void TC0_Handler(void){
  401304:	b500      	push	{lr}
  401306:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 0);
  401308:	2100      	movs	r1, #0
  40130a:	4805      	ldr	r0, [pc, #20]	; (401320 <TC0_Handler+0x1c>)
  40130c:	4b05      	ldr	r3, [pc, #20]	; (401324 <TC0_Handler+0x20>)
  40130e:	4798      	blx	r3
  401310:	9001      	str	r0, [sp, #4]
	printf("kakaka \n");
  401312:	4805      	ldr	r0, [pc, #20]	; (401328 <TC0_Handler+0x24>)
  401314:	4b05      	ldr	r3, [pc, #20]	; (40132c <TC0_Handler+0x28>)
  401316:	4798      	blx	r3
	UNUSED(ul_dummy);
  401318:	9b01      	ldr	r3, [sp, #4]
}
  40131a:	b003      	add	sp, #12
  40131c:	f85d fb04 	ldr.w	pc, [sp], #4
  401320:	4000c000 	.word	0x4000c000
  401324:	00400655 	.word	0x00400655
  401328:	00405594 	.word	0x00405594
  40132c:	00402695 	.word	0x00402695

00401330 <usart_put_string>:
	}
}

void usart_put_string(Usart *usart, char str[]) {
  401330:	b538      	push	{r3, r4, r5, lr}
  401332:	4605      	mov	r5, r0
  401334:	460c      	mov	r4, r1
	usart_serial_write_packet(usart, str, strlen(str));
  401336:	4608      	mov	r0, r1
  401338:	4b03      	ldr	r3, [pc, #12]	; (401348 <usart_put_string+0x18>)
  40133a:	4798      	blx	r3
  40133c:	4602      	mov	r2, r0
  40133e:	4621      	mov	r1, r4
  401340:	4628      	mov	r0, r5
  401342:	4b02      	ldr	r3, [pc, #8]	; (40134c <usart_put_string+0x1c>)
  401344:	4798      	blx	r3
  401346:	bd38      	pop	{r3, r4, r5, pc}
  401348:	004028c1 	.word	0x004028c1
  40134c:	004007e1 	.word	0x004007e1

00401350 <usart_get_string>:
}

int usart_get_string(Usart *usart, char buffer_get[], int bufferlen, int timeout_ms) {
  401350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401354:	b085      	sub	sp, #20
  401356:	9001      	str	r0, [sp, #4]
  401358:	468b      	mov	fp, r1
  40135a:	461f      	mov	r7, r3
	long timestart = g_systimer;
  40135c:	4b10      	ldr	r3, [pc, #64]	; (4013a0 <usart_get_string+0x50>)
  40135e:	681e      	ldr	r6, [r3, #0]
  401360:	f101 3aff 	add.w	sl, r1, #4294967295
  401364:	f102 38ff 	add.w	r8, r2, #4294967295
	uint32_t rx;
	uint32_t counter = 0;
  401368:	2400      	movs	r4, #0
	
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  40136a:	461d      	mov	r5, r3
		if(usart_read(usart, &rx) == 0) {
  40136c:	f8df 9034 	ldr.w	r9, [pc, #52]	; 4013a4 <usart_get_string+0x54>
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  401370:	682b      	ldr	r3, [r5, #0]
  401372:	1b9b      	subs	r3, r3, r6
  401374:	42bb      	cmp	r3, r7
  401376:	da0c      	bge.n	401392 <usart_get_string+0x42>
  401378:	4544      	cmp	r4, r8
  40137a:	d00a      	beq.n	401392 <usart_get_string+0x42>
		if(usart_read(usart, &rx) == 0) {
  40137c:	a903      	add	r1, sp, #12
  40137e:	9801      	ldr	r0, [sp, #4]
  401380:	47c8      	blx	r9
  401382:	2800      	cmp	r0, #0
  401384:	d1f4      	bne.n	401370 <usart_get_string+0x20>
			timestart = g_systimer; // reset timeout
  401386:	682e      	ldr	r6, [r5, #0]
			buffer_get[counter++] = rx;
  401388:	3401      	adds	r4, #1
  40138a:	9b03      	ldr	r3, [sp, #12]
  40138c:	f80a 3f01 	strb.w	r3, [sl, #1]!
  401390:	e7ee      	b.n	401370 <usart_get_string+0x20>
		}
	}
	buffer_get[counter] = 0x00;
  401392:	2300      	movs	r3, #0
  401394:	f80b 3004 	strb.w	r3, [fp, r4]
	return counter;
}
  401398:	4620      	mov	r0, r4
  40139a:	b005      	add	sp, #20
  40139c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4013a0:	20400bb4 	.word	0x20400bb4
  4013a4:	004007c7 	.word	0x004007c7

004013a8 <usart_send_command>:

void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  4013a8:	b570      	push	{r4, r5, r6, lr}
  4013aa:	4604      	mov	r4, r0
  4013ac:	460d      	mov	r5, r1
  4013ae:	4616      	mov	r6, r2
	usart_put_string(usart, buffer_tx);
  4013b0:	4619      	mov	r1, r3
  4013b2:	4b04      	ldr	r3, [pc, #16]	; (4013c4 <usart_send_command+0x1c>)
  4013b4:	4798      	blx	r3
	usart_get_string(usart, buffer_rx, bufferlen, timeout);
  4013b6:	9b04      	ldr	r3, [sp, #16]
  4013b8:	4632      	mov	r2, r6
  4013ba:	4629      	mov	r1, r5
  4013bc:	4620      	mov	r0, r4
  4013be:	4c02      	ldr	r4, [pc, #8]	; (4013c8 <usart_send_command+0x20>)
  4013c0:	47a0      	blx	r4
  4013c2:	bd70      	pop	{r4, r5, r6, pc}
  4013c4:	00401331 	.word	0x00401331
  4013c8:	00401351 	.word	0x00401351

004013cc <usart_log>:
}

void usart_log(char* name, char* log) {
  4013cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4013ce:	4607      	mov	r7, r0
  4013d0:	460e      	mov	r6, r1
	usart_put_string(USART1, "[");
  4013d2:	4d09      	ldr	r5, [pc, #36]	; (4013f8 <usart_log+0x2c>)
  4013d4:	4909      	ldr	r1, [pc, #36]	; (4013fc <usart_log+0x30>)
  4013d6:	4628      	mov	r0, r5
  4013d8:	4c09      	ldr	r4, [pc, #36]	; (401400 <usart_log+0x34>)
  4013da:	47a0      	blx	r4
	usart_put_string(USART1, name);
  4013dc:	4639      	mov	r1, r7
  4013de:	4628      	mov	r0, r5
  4013e0:	47a0      	blx	r4
	usart_put_string(USART1, "] ");
  4013e2:	4908      	ldr	r1, [pc, #32]	; (401404 <usart_log+0x38>)
  4013e4:	4628      	mov	r0, r5
  4013e6:	47a0      	blx	r4
	usart_put_string(USART1, log);
  4013e8:	4631      	mov	r1, r6
  4013ea:	4628      	mov	r0, r5
  4013ec:	47a0      	blx	r4
	usart_put_string(USART1, "\r\n");
  4013ee:	4906      	ldr	r1, [pc, #24]	; (401408 <usart_log+0x3c>)
  4013f0:	4628      	mov	r0, r5
  4013f2:	47a0      	blx	r4
  4013f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4013f6:	bf00      	nop
  4013f8:	40028000 	.word	0x40028000
  4013fc:	00405624 	.word	0x00405624
  401400:	00401331 	.word	0x00401331
  401404:	00405628 	.word	0x00405628
  401408:	004055f0 	.word	0x004055f0

0040140c <config_console>:
}

void config_console(void) {
  40140c:	b570      	push	{r4, r5, r6, lr}
  40140e:	b086      	sub	sp, #24
	usart_settings.baudrate = opt->baudrate;
  401410:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401414:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  401416:	23c0      	movs	r3, #192	; 0xc0
  401418:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  40141a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40141e:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  401420:	2300      	movs	r3, #0
  401422:	9303      	str	r3, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401424:	9304      	str	r3, [sp, #16]
  401426:	200e      	movs	r0, #14
  401428:	4b09      	ldr	r3, [pc, #36]	; (401450 <config_console+0x44>)
  40142a:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  40142c:	4c09      	ldr	r4, [pc, #36]	; (401454 <config_console+0x48>)
  40142e:	4a0a      	ldr	r2, [pc, #40]	; (401458 <config_console+0x4c>)
  401430:	4669      	mov	r1, sp
  401432:	4620      	mov	r0, r4
  401434:	4b09      	ldr	r3, [pc, #36]	; (40145c <config_console+0x50>)
  401436:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401438:	4620      	mov	r0, r4
  40143a:	4e09      	ldr	r6, [pc, #36]	; (401460 <config_console+0x54>)
  40143c:	47b0      	blx	r6
		usart_enable_rx(p_usart);
  40143e:	4620      	mov	r0, r4
  401440:	4d08      	ldr	r5, [pc, #32]	; (401464 <config_console+0x58>)
  401442:	47a8      	blx	r5
	config.baudrate = 115200;
	config.charlength = US_MR_CHRL_8_BIT;
	config.paritytype = US_MR_PAR_NO;
	config.stopbits = false;
	usart_serial_init(USART1, &config);
	usart_enable_tx(USART1);
  401444:	4620      	mov	r0, r4
  401446:	47b0      	blx	r6
	usart_enable_rx(USART1);
  401448:	4620      	mov	r0, r4
  40144a:	47a8      	blx	r5
}
  40144c:	b006      	add	sp, #24
  40144e:	bd70      	pop	{r4, r5, r6, pc}
  401450:	00400e31 	.word	0x00400e31
  401454:	40028000 	.word	0x40028000
  401458:	08f0d180 	.word	0x08f0d180
  40145c:	00400751 	.word	0x00400751
  401460:	004007a5 	.word	0x004007a5
  401464:	004007ab 	.word	0x004007ab

00401468 <hm10_config_server>:

void hm10_config_server(void) {
  401468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40146c:	b086      	sub	sp, #24
	usart_settings.baudrate = opt->baudrate;
  40146e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  401472:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  401474:	23c0      	movs	r3, #192	; 0xc0
  401476:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  401478:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40147c:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  40147e:	2500      	movs	r5, #0
  401480:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401482:	9504      	str	r5, [sp, #16]
  401484:	200d      	movs	r0, #13
  401486:	4e13      	ldr	r6, [pc, #76]	; (4014d4 <hm10_config_server+0x6c>)
  401488:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  40148a:	4c13      	ldr	r4, [pc, #76]	; (4014d8 <hm10_config_server+0x70>)
  40148c:	4a13      	ldr	r2, [pc, #76]	; (4014dc <hm10_config_server+0x74>)
  40148e:	4669      	mov	r1, sp
  401490:	4620      	mov	r0, r4
  401492:	4b13      	ldr	r3, [pc, #76]	; (4014e0 <hm10_config_server+0x78>)
  401494:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401496:	4620      	mov	r0, r4
  401498:	f8df 8054 	ldr.w	r8, [pc, #84]	; 4014f0 <hm10_config_server+0x88>
  40149c:	47c0      	blx	r8
		usart_enable_rx(p_usart);
  40149e:	4620      	mov	r0, r4
  4014a0:	4f10      	ldr	r7, [pc, #64]	; (4014e4 <hm10_config_server+0x7c>)
  4014a2:	47b8      	blx	r7
	config.baudrate = 9600;
	config.charlength = US_MR_CHRL_8_BIT;
	config.paritytype = US_MR_PAR_NO;
	config.stopbits = false;
	usart_serial_init(USART0, &config);
	usart_enable_tx(USART0);
  4014a4:	4620      	mov	r0, r4
  4014a6:	47c0      	blx	r8
	usart_enable_rx(USART0);
  4014a8:	4620      	mov	r0, r4
  4014aa:	47b8      	blx	r7
  4014ac:	200b      	movs	r0, #11
  4014ae:	47b0      	blx	r6
	sysclk_enable_peripheral_clock(ID_PIOB);
	//usart_init_rs232(USART0, &config, sysclk_get_peripheral_hz());


	// RX - PB0  TX - PB1
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 0), PIO_DEFAULT);
  4014b0:	4e0d      	ldr	r6, [pc, #52]	; (4014e8 <hm10_config_server+0x80>)
  4014b2:	462b      	mov	r3, r5
  4014b4:	2201      	movs	r2, #1
  4014b6:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4014ba:	4630      	mov	r0, r6
  4014bc:	4c0b      	ldr	r4, [pc, #44]	; (4014ec <hm10_config_server+0x84>)
  4014be:	47a0      	blx	r4
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 1), PIO_DEFAULT);
  4014c0:	462b      	mov	r3, r5
  4014c2:	2202      	movs	r2, #2
  4014c4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4014c8:	4630      	mov	r0, r6
  4014ca:	47a0      	blx	r4
	//usart_enable_interrupt(USART0, US_IER_RXRDY);
	//NVIC_SetPriority(ID_USART0, 1);
	//NVIC_EnableIRQ(ID_USART0);


}
  4014cc:	b006      	add	sp, #24
  4014ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014d2:	bf00      	nop
  4014d4:	00400e31 	.word	0x00400e31
  4014d8:	40024000 	.word	0x40024000
  4014dc:	08f0d180 	.word	0x08f0d180
  4014e0:	00400751 	.word	0x00400751
  4014e4:	004007ab 	.word	0x004007ab
  4014e8:	400e1000 	.word	0x400e1000
  4014ec:	00400bc5 	.word	0x00400bc5
  4014f0:	004007a5 	.word	0x004007a5

004014f4 <hm10_server_init>:
			usart_put_string(USART0, "NA\n");	
		}
	}
}*/

int hm10_server_init(void) {
  4014f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4014f6:	b0a3      	sub	sp, #140	; 0x8c
	char buffer_rx[128];
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  4014f8:	4e1a      	ldr	r6, [pc, #104]	; (401564 <hm10_server_init+0x70>)
  4014fa:	4d1b      	ldr	r5, [pc, #108]	; (401568 <hm10_server_init+0x74>)
  4014fc:	27c8      	movs	r7, #200	; 0xc8
  4014fe:	9700      	str	r7, [sp, #0]
  401500:	4633      	mov	r3, r6
  401502:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  401506:	a902      	add	r1, sp, #8
  401508:	4628      	mov	r0, r5
  40150a:	4c18      	ldr	r4, [pc, #96]	; (40156c <hm10_server_init+0x78>)
  40150c:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  40150e:	9700      	str	r7, [sp, #0]
  401510:	4633      	mov	r3, r6
  401512:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  401516:	a902      	add	r1, sp, #8
  401518:	4628      	mov	r0, r5
  40151a:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  40151c:	9700      	str	r7, [sp, #0]
  40151e:	4633      	mov	r3, r6
  401520:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  401524:	a902      	add	r1, sp, #8
  401526:	4628      	mov	r0, r5
  401528:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+RESET", 400);	
  40152a:	f44f 76c8 	mov.w	r6, #400	; 0x190
  40152e:	9600      	str	r6, [sp, #0]
  401530:	4b0f      	ldr	r3, [pc, #60]	; (401570 <hm10_server_init+0x7c>)
  401532:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  401536:	a902      	add	r1, sp, #8
  401538:	4628      	mov	r0, r5
  40153a:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+NAMEServer", 400);
  40153c:	9600      	str	r6, [sp, #0]
  40153e:	4b0d      	ldr	r3, [pc, #52]	; (401574 <hm10_server_init+0x80>)
  401540:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  401544:	a902      	add	r1, sp, #8
  401546:	4628      	mov	r0, r5
  401548:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+ROLE0", 400);
  40154a:	9600      	str	r6, [sp, #0]
  40154c:	4b0a      	ldr	r3, [pc, #40]	; (401578 <hm10_server_init+0x84>)
  40154e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  401552:	a902      	add	r1, sp, #8
  401554:	4628      	mov	r0, r5
  401556:	47a0      	blx	r4
	usart_log("hm10_server_init", buffer_rx);
  401558:	a902      	add	r1, sp, #8
  40155a:	4808      	ldr	r0, [pc, #32]	; (40157c <hm10_server_init+0x88>)
  40155c:	4b08      	ldr	r3, [pc, #32]	; (401580 <hm10_server_init+0x8c>)
  40155e:	4798      	blx	r3
}
  401560:	b023      	add	sp, #140	; 0x8c
  401562:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401564:	004055a0 	.word	0x004055a0
  401568:	40024000 	.word	0x40024000
  40156c:	004013a9 	.word	0x004013a9
  401570:	004055a4 	.word	0x004055a4
  401574:	004055b0 	.word	0x004055b0
  401578:	004055c0 	.word	0x004055c0
  40157c:	004055cc 	.word	0x004055cc
  401580:	004013cd 	.word	0x004013cd

00401584 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401588:	b084      	sub	sp, #16
  40158a:	4605      	mov	r5, r0
  40158c:	4616      	mov	r6, r2
  40158e:	461f      	mov	r7, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  401590:	4608      	mov	r0, r1
  401592:	4b16      	ldr	r3, [pc, #88]	; (4015ec <TC_init+0x68>)
  401594:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401596:	4c16      	ldr	r4, [pc, #88]	; (4015f0 <TC_init+0x6c>)
  401598:	9400      	str	r4, [sp, #0]
  40159a:	ab02      	add	r3, sp, #8
  40159c:	aa03      	add	r2, sp, #12
  40159e:	4621      	mov	r1, r4
  4015a0:	4638      	mov	r0, r7
  4015a2:	f8df 8064 	ldr.w	r8, [pc, #100]	; 401608 <TC_init+0x84>
  4015a6:	47c0      	blx	r8
	
	//PMC->PMC_SCER = 1 << 14;
	ul_tcclks = 1;
  4015a8:	2301      	movs	r3, #1
  4015aa:	9302      	str	r3, [sp, #8]
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  4015ac:	4a11      	ldr	r2, [pc, #68]	; (4015f4 <TC_init+0x70>)
  4015ae:	4631      	mov	r1, r6
  4015b0:	4628      	mov	r0, r5
  4015b2:	4b11      	ldr	r3, [pc, #68]	; (4015f8 <TC_init+0x74>)
  4015b4:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq /8 );
  4015b6:	9a03      	ldr	r2, [sp, #12]
  4015b8:	fbb4 f2f2 	udiv	r2, r4, r2
  4015bc:	fbb2 f2f7 	udiv	r2, r2, r7
  4015c0:	08d2      	lsrs	r2, r2, #3
  4015c2:	4631      	mov	r1, r6
  4015c4:	4628      	mov	r0, r5
  4015c6:	4b0d      	ldr	r3, [pc, #52]	; (4015fc <TC_init+0x78>)
  4015c8:	4798      	blx	r3
	tc_write_ra(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq / 8 / 2);
  4015ca:	9a03      	ldr	r2, [sp, #12]
  4015cc:	fbb4 f2f2 	udiv	r2, r4, r2
  4015d0:	fbb2 f2f7 	udiv	r2, r2, r7
  4015d4:	0912      	lsrs	r2, r2, #4
  4015d6:	4631      	mov	r1, r6
  4015d8:	4628      	mov	r0, r5
  4015da:	4b09      	ldr	r3, [pc, #36]	; (401600 <TC_init+0x7c>)
  4015dc:	4798      	blx	r3
	/* Interrupo no C */
	//NVIC_EnableIRQ((IRQn_Type) ID_TC);
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  4015de:	4631      	mov	r1, r6
  4015e0:	4628      	mov	r0, r5
  4015e2:	4b08      	ldr	r3, [pc, #32]	; (401604 <TC_init+0x80>)
  4015e4:	4798      	blx	r3
}
  4015e6:	b004      	add	sp, #16
  4015e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4015ec:	00400e31 	.word	0x00400e31
  4015f0:	11e1a300 	.word	0x11e1a300
  4015f4:	0009c001 	.word	0x0009c001
  4015f8:	00400623 	.word	0x00400623
  4015fc:	0040064d 	.word	0x0040064d
  401600:	00400645 	.word	0x00400645
  401604:	0040063d 	.word	0x0040063d
  401608:	0040065d 	.word	0x0040065d

0040160c <main>:

int main (void)
{
  40160c:	b500      	push	{lr}
  40160e:	f2ad 4d2c 	subw	sp, sp, #1068	; 0x42c
	board_init();
  401612:	4b4d      	ldr	r3, [pc, #308]	; (401748 <main+0x13c>)
  401614:	4798      	blx	r3
	sysclk_init();
  401616:	4b4d      	ldr	r3, [pc, #308]	; (40174c <main+0x140>)
  401618:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  40161a:	4b4d      	ldr	r3, [pc, #308]	; (401750 <main+0x144>)
  40161c:	4a4d      	ldr	r2, [pc, #308]	; (401754 <main+0x148>)
  40161e:	605a      	str	r2, [r3, #4]
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401620:	21e0      	movs	r1, #224	; 0xe0
  401622:	4a4d      	ldr	r2, [pc, #308]	; (401758 <main+0x14c>)
  401624:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401628:	2500      	movs	r5, #0
  40162a:	609d      	str	r5, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  40162c:	2207      	movs	r2, #7
  40162e:	601a      	str	r2, [r3, #0]
	delay_init();
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
	config_console();
  401630:	4b4a      	ldr	r3, [pc, #296]	; (40175c <main+0x150>)
  401632:	4798      	blx	r3
	
	
	
	usart_put_string(USART1, "Inicializando...\r\n");
  401634:	4e4a      	ldr	r6, [pc, #296]	; (401760 <main+0x154>)
  401636:	494b      	ldr	r1, [pc, #300]	; (401764 <main+0x158>)
  401638:	4630      	mov	r0, r6
  40163a:	4c4b      	ldr	r4, [pc, #300]	; (401768 <main+0x15c>)
  40163c:	47a0      	blx	r4
	usart_put_string(USART1, "Config HC05 Server...\r\n");
  40163e:	494b      	ldr	r1, [pc, #300]	; (40176c <main+0x160>)
  401640:	4630      	mov	r0, r6
  401642:	47a0      	blx	r4
	hm10_config_server();
  401644:	4b4a      	ldr	r3, [pc, #296]	; (401770 <main+0x164>)
  401646:	4798      	blx	r3
	hm10_server_init();
  401648:	4b4a      	ldr	r3, [pc, #296]	; (401774 <main+0x168>)
  40164a:	4798      	blx	r3
  40164c:	200a      	movs	r0, #10
  40164e:	4c4a      	ldr	r4, [pc, #296]	; (401778 <main+0x16c>)
  401650:	47a0      	blx	r4
  401652:	200b      	movs	r0, #11
  401654:	47a0      	blx	r4
  401656:	200c      	movs	r0, #12
  401658:	47a0      	blx	r4
  40165a:	2010      	movs	r0, #16
  40165c:	47a0      	blx	r4
  40165e:	2011      	movs	r0, #17
  401660:	47a0      	blx	r4
	afec_enable(AFEC0);
  401662:	4c46      	ldr	r4, [pc, #280]	; (40177c <main+0x170>)
  401664:	4620      	mov	r0, r4
  401666:	4b46      	ldr	r3, [pc, #280]	; (401780 <main+0x174>)
  401668:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  40166a:	a803      	add	r0, sp, #12
  40166c:	4b45      	ldr	r3, [pc, #276]	; (401784 <main+0x178>)
  40166e:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  401670:	a903      	add	r1, sp, #12
  401672:	4620      	mov	r0, r4
  401674:	4b44      	ldr	r3, [pc, #272]	; (401788 <main+0x17c>)
  401676:	4798      	blx	r3
	reg = afec->AFEC_MR;
  401678:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40167a:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
  40167e:	f043 0303 	orr.w	r3, r3, #3
	afec->AFEC_MR = reg;
  401682:	6063      	str	r3, [r4, #4]
	AFEC0->AFEC_MR |= 3;
  401684:	6863      	ldr	r3, [r4, #4]
  401686:	f043 0303 	orr.w	r3, r3, #3
  40168a:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_1,	AFEC_Temp_callback, 1); 
  40168c:	2301      	movs	r3, #1
  40168e:	4a3f      	ldr	r2, [pc, #252]	; (40178c <main+0x180>)
  401690:	4619      	mov	r1, r3
  401692:	4620      	mov	r0, r4
  401694:	4e3e      	ldr	r6, [pc, #248]	; (401790 <main+0x184>)
  401696:	47b0      	blx	r6
	afec_ch_get_config_defaults(&afec_ch_cfg);
  401698:	4668      	mov	r0, sp
  40169a:	4b3e      	ldr	r3, [pc, #248]	; (401794 <main+0x188>)
  40169c:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40169e:	f88d 5001 	strb.w	r5, [sp, #1]
	afec_ch_set_config(AFEC0, canal_generico_pino, &afec_ch_cfg);
  4016a2:	466a      	mov	r2, sp
  4016a4:	2101      	movs	r1, #1
  4016a6:	4620      	mov	r0, r4
  4016a8:	4b3b      	ldr	r3, [pc, #236]	; (401798 <main+0x18c>)
  4016aa:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  4016ac:	2301      	movs	r3, #1
  4016ae:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4016b0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4016b4:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  4016b6:	a801      	add	r0, sp, #4
  4016b8:	4b38      	ldr	r3, [pc, #224]	; (40179c <main+0x190>)
  4016ba:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  4016bc:	a901      	add	r1, sp, #4
  4016be:	4620      	mov	r0, r4
  4016c0:	4b37      	ldr	r3, [pc, #220]	; (4017a0 <main+0x194>)
  4016c2:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4016c4:	2302      	movs	r3, #2
  4016c6:	6163      	str	r3, [r4, #20]
		
	/* inicializa e configura adc */
	config_ADC_TEMP();
		
		
	TC_init(TC0, ID_TC0, 0, 100000);
  4016c8:	4b36      	ldr	r3, [pc, #216]	; (4017a4 <main+0x198>)
  4016ca:	462a      	mov	r2, r5
  4016cc:	2117      	movs	r1, #23
  4016ce:	4836      	ldr	r0, [pc, #216]	; (4017a8 <main+0x19c>)
  4016d0:	4c36      	ldr	r4, [pc, #216]	; (4017ac <main+0x1a0>)
  4016d2:	47a0      	blx	r4
	char *str;
	
	while(1) {
		
		
		usart_get_string(USART0, temp_instrucao, 1024, 100);
  4016d4:	4d36      	ldr	r5, [pc, #216]	; (4017b0 <main+0x1a4>)
  4016d6:	4c37      	ldr	r4, [pc, #220]	; (4017b4 <main+0x1a8>)
  4016d8:	e015      	b.n	401706 <main+0xfa>
		
		if(temp_instrucao[0] == 105){ // checa se  uma instruo tipo i(intruo_geral)
			usart_log("antes", temp_instrucao);
  4016da:	a90a      	add	r1, sp, #40	; 0x28
  4016dc:	4836      	ldr	r0, [pc, #216]	; (4017b8 <main+0x1ac>)
  4016de:	4e37      	ldr	r6, [pc, #220]	; (4017bc <main+0x1b0>)
  4016e0:	47b0      	blx	r6
			funcao_escolhida = strtol(temp_instrucao, &str, 10);
  4016e2:	220a      	movs	r2, #10
  4016e4:	a909      	add	r1, sp, #36	; 0x24
  4016e6:	a80a      	add	r0, sp, #40	; 0x28
  4016e8:	4b35      	ldr	r3, [pc, #212]	; (4017c0 <main+0x1b4>)
  4016ea:	4798      	blx	r3
  4016ec:	4b35      	ldr	r3, [pc, #212]	; (4017c4 <main+0x1b8>)
  4016ee:	7018      	strb	r0, [r3, #0]
			usart_log("Volume", funcao_escolhida);
  4016f0:	b2c1      	uxtb	r1, r0
  4016f2:	4835      	ldr	r0, [pc, #212]	; (4017c8 <main+0x1bc>)
  4016f4:	47b0      	blx	r6
			usart_log("String", str);
  4016f6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4016f8:	4834      	ldr	r0, [pc, #208]	; (4017cc <main+0x1c0>)
  4016fa:	47b0      	blx	r6
  4016fc:	e00d      	b.n	40171a <main+0x10e>
			usart_log("Volume", volume);
			usart_log("String", str);
		}

		
		delay_ms(1);
  4016fe:	f24c 508e 	movw	r0, #50574	; 0xc58e
  401702:	4b33      	ldr	r3, [pc, #204]	; (4017d0 <main+0x1c4>)
  401704:	4798      	blx	r3
		usart_get_string(USART0, temp_instrucao, 1024, 100);
  401706:	2364      	movs	r3, #100	; 0x64
  401708:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40170c:	a90a      	add	r1, sp, #40	; 0x28
  40170e:	4628      	mov	r0, r5
  401710:	47a0      	blx	r4
		if(temp_instrucao[0] == 105){ // checa se  uma instruo tipo i(intruo_geral)
  401712:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
  401716:	2b69      	cmp	r3, #105	; 0x69
  401718:	d0df      	beq.n	4016da <main+0xce>
		if(temp_instrucao[0] == 118){ // checa se  uma instruo tipo v(volume)
  40171a:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
  40171e:	2b76      	cmp	r3, #118	; 0x76
  401720:	d1ed      	bne.n	4016fe <main+0xf2>
			usart_log("antes", temp_instrucao);
  401722:	a90a      	add	r1, sp, #40	; 0x28
  401724:	4824      	ldr	r0, [pc, #144]	; (4017b8 <main+0x1ac>)
  401726:	4e25      	ldr	r6, [pc, #148]	; (4017bc <main+0x1b0>)
  401728:	47b0      	blx	r6
			volume  = strtol(temp_instrucao, &str, 10);
  40172a:	220a      	movs	r2, #10
  40172c:	a909      	add	r1, sp, #36	; 0x24
  40172e:	a80a      	add	r0, sp, #40	; 0x28
  401730:	4b23      	ldr	r3, [pc, #140]	; (4017c0 <main+0x1b4>)
  401732:	4798      	blx	r3
  401734:	4601      	mov	r1, r0
  401736:	4b27      	ldr	r3, [pc, #156]	; (4017d4 <main+0x1c8>)
  401738:	6018      	str	r0, [r3, #0]
			usart_log("Volume", volume);
  40173a:	4823      	ldr	r0, [pc, #140]	; (4017c8 <main+0x1bc>)
  40173c:	47b0      	blx	r6
			usart_log("String", str);
  40173e:	9909      	ldr	r1, [sp, #36]	; 0x24
  401740:	4822      	ldr	r0, [pc, #136]	; (4017cc <main+0x1c0>)
  401742:	47b0      	blx	r6
  401744:	e7db      	b.n	4016fe <main+0xf2>
  401746:	bf00      	nop
  401748:	0040093d 	.word	0x0040093d
  40174c:	004008cd 	.word	0x004008cd
  401750:	e000e010 	.word	0xe000e010
  401754:	000493df 	.word	0x000493df
  401758:	e000ed00 	.word	0xe000ed00
  40175c:	0040140d 	.word	0x0040140d
  401760:	40028000 	.word	0x40028000
  401764:	004055e0 	.word	0x004055e0
  401768:	00401331 	.word	0x00401331
  40176c:	004055f4 	.word	0x004055f4
  401770:	00401469 	.word	0x00401469
  401774:	004014f5 	.word	0x004014f5
  401778:	00400e31 	.word	0x00400e31
  40177c:	4003c000 	.word	0x4003c000
  401780:	004005b1 	.word	0x004005b1
  401784:	004003e1 	.word	0x004003e1
  401788:	00400431 	.word	0x00400431
  40178c:	00401269 	.word	0x00401269
  401790:	00400531 	.word	0x00400531
  401794:	00400411 	.word	0x00400411
  401798:	0040039d 	.word	0x0040039d
  40179c:	0040041b 	.word	0x0040041b
  4017a0:	004003cd 	.word	0x004003cd
  4017a4:	000186a0 	.word	0x000186a0
  4017a8:	4000c000 	.word	0x4000c000
  4017ac:	00401585 	.word	0x00401585
  4017b0:	40024000 	.word	0x40024000
  4017b4:	00401351 	.word	0x00401351
  4017b8:	0040560c 	.word	0x0040560c
  4017bc:	004013cd 	.word	0x004013cd
  4017c0:	00402ac5 	.word	0x00402ac5
  4017c4:	20400bb0 	.word	0x20400bb0
  4017c8:	00405614 	.word	0x00405614
  4017cc:	0040561c 	.word	0x0040561c
  4017d0:	20400001 	.word	0x20400001
  4017d4:	20400160 	.word	0x20400160

004017d8 <log>:
  4017d8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  4017dc:	b08a      	sub	sp, #40	; 0x28
  4017de:	4604      	mov	r4, r0
  4017e0:	460d      	mov	r5, r1
  4017e2:	f000 f875 	bl	4018d0 <__ieee754_log>
  4017e6:	4b35      	ldr	r3, [pc, #212]	; (4018bc <log+0xe4>)
  4017e8:	f993 6000 	ldrsb.w	r6, [r3]
  4017ec:	1c73      	adds	r3, r6, #1
  4017ee:	4680      	mov	r8, r0
  4017f0:	4689      	mov	r9, r1
  4017f2:	d00d      	beq.n	401810 <log+0x38>
  4017f4:	4622      	mov	r2, r4
  4017f6:	462b      	mov	r3, r5
  4017f8:	4620      	mov	r0, r4
  4017fa:	4629      	mov	r1, r5
  4017fc:	f000 feb6 	bl	40256c <__aeabi_dcmpun>
  401800:	b930      	cbnz	r0, 401810 <log+0x38>
  401802:	2200      	movs	r2, #0
  401804:	2300      	movs	r3, #0
  401806:	4620      	mov	r0, r4
  401808:	4629      	mov	r1, r5
  40180a:	f000 fea5 	bl	402558 <__aeabi_dcmpgt>
  40180e:	b120      	cbz	r0, 40181a <log+0x42>
  401810:	4640      	mov	r0, r8
  401812:	4649      	mov	r1, r9
  401814:	b00a      	add	sp, #40	; 0x28
  401816:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  40181a:	4b29      	ldr	r3, [pc, #164]	; (4018c0 <log+0xe8>)
  40181c:	9008      	str	r0, [sp, #32]
  40181e:	e9cd 4502 	strd	r4, r5, [sp, #8]
  401822:	e9cd 4504 	strd	r4, r5, [sp, #16]
  401826:	9301      	str	r3, [sp, #4]
  401828:	4620      	mov	r0, r4
  40182a:	4629      	mov	r1, r5
  40182c:	b9ce      	cbnz	r6, 401862 <log+0x8a>
  40182e:	4d25      	ldr	r5, [pc, #148]	; (4018c4 <log+0xec>)
  401830:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
  401834:	2200      	movs	r2, #0
  401836:	2300      	movs	r3, #0
  401838:	e9cd 4506 	strd	r4, r5, [sp, #24]
  40183c:	f000 fe64 	bl	402508 <__aeabi_dcmpeq>
  401840:	2800      	cmp	r0, #0
  401842:	d033      	beq.n	4018ac <log+0xd4>
  401844:	2302      	movs	r3, #2
  401846:	9300      	str	r3, [sp, #0]
  401848:	4668      	mov	r0, sp
  40184a:	f000 fa35 	bl	401cb8 <matherr>
  40184e:	b1a8      	cbz	r0, 40187c <log+0xa4>
  401850:	9b08      	ldr	r3, [sp, #32]
  401852:	b9c3      	cbnz	r3, 401886 <log+0xae>
  401854:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  401858:	4640      	mov	r0, r8
  40185a:	4649      	mov	r1, r9
  40185c:	b00a      	add	sp, #40	; 0x28
  40185e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  401862:	4d19      	ldr	r5, [pc, #100]	; (4018c8 <log+0xf0>)
  401864:	2400      	movs	r4, #0
  401866:	2200      	movs	r2, #0
  401868:	2300      	movs	r3, #0
  40186a:	e9cd 4506 	strd	r4, r5, [sp, #24]
  40186e:	f000 fe4b 	bl	402508 <__aeabi_dcmpeq>
  401872:	b168      	cbz	r0, 401890 <log+0xb8>
  401874:	2302      	movs	r3, #2
  401876:	429e      	cmp	r6, r3
  401878:	9300      	str	r3, [sp, #0]
  40187a:	d1e5      	bne.n	401848 <log+0x70>
  40187c:	f000 fedc 	bl	402638 <__errno>
  401880:	2322      	movs	r3, #34	; 0x22
  401882:	6003      	str	r3, [r0, #0]
  401884:	e7e4      	b.n	401850 <log+0x78>
  401886:	f000 fed7 	bl	402638 <__errno>
  40188a:	9b08      	ldr	r3, [sp, #32]
  40188c:	6003      	str	r3, [r0, #0]
  40188e:	e7e1      	b.n	401854 <log+0x7c>
  401890:	2301      	movs	r3, #1
  401892:	2e02      	cmp	r6, #2
  401894:	9300      	str	r3, [sp, #0]
  401896:	d10b      	bne.n	4018b0 <log+0xd8>
  401898:	f000 fece 	bl	402638 <__errno>
  40189c:	2321      	movs	r3, #33	; 0x21
  40189e:	6003      	str	r3, [r0, #0]
  4018a0:	480a      	ldr	r0, [pc, #40]	; (4018cc <log+0xf4>)
  4018a2:	f000 fa0b 	bl	401cbc <nan>
  4018a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4018aa:	e7d1      	b.n	401850 <log+0x78>
  4018ac:	2301      	movs	r3, #1
  4018ae:	9300      	str	r3, [sp, #0]
  4018b0:	4668      	mov	r0, sp
  4018b2:	f000 fa01 	bl	401cb8 <matherr>
  4018b6:	2800      	cmp	r0, #0
  4018b8:	d1f2      	bne.n	4018a0 <log+0xc8>
  4018ba:	e7ed      	b.n	401898 <log+0xc0>
  4018bc:	20400164 	.word	0x20400164
  4018c0:	0040562c 	.word	0x0040562c
  4018c4:	c7efffff 	.word	0xc7efffff
  4018c8:	fff00000 	.word	0xfff00000
  4018cc:	0040559c 	.word	0x0040559c

004018d0 <__ieee754_log>:
  4018d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4018d4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4018d8:	b085      	sub	sp, #20
  4018da:	4606      	mov	r6, r0
  4018dc:	460f      	mov	r7, r1
  4018de:	460b      	mov	r3, r1
  4018e0:	da5a      	bge.n	401998 <__ieee754_log+0xc8>
  4018e2:	4602      	mov	r2, r0
  4018e4:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  4018e8:	4322      	orrs	r2, r4
  4018ea:	f000 80f8 	beq.w	401ade <__ieee754_log+0x20e>
  4018ee:	2900      	cmp	r1, #0
  4018f0:	f2c0 817a 	blt.w	401be8 <__ieee754_log+0x318>
  4018f4:	2200      	movs	r2, #0
  4018f6:	4bd6      	ldr	r3, [pc, #856]	; (401c50 <__ieee754_log+0x380>)
  4018f8:	f000 fb9e 	bl	402038 <__aeabi_dmul>
  4018fc:	4ad5      	ldr	r2, [pc, #852]	; (401c54 <__ieee754_log+0x384>)
  4018fe:	460b      	mov	r3, r1
  401900:	4293      	cmp	r3, r2
  401902:	4606      	mov	r6, r0
  401904:	460f      	mov	r7, r1
  401906:	f06f 0c35 	mvn.w	ip, #53	; 0x35
  40190a:	dc4a      	bgt.n	4019a2 <__ieee754_log+0xd2>
  40190c:	f3c3 0513 	ubfx	r5, r3, #0, #20
  401910:	f505 2e15 	add.w	lr, r5, #610304	; 0x95000
  401914:	f60e 7e64 	addw	lr, lr, #3940	; 0xf64
  401918:	f40e 1e80 	and.w	lr, lr, #1048576	; 0x100000
  40191c:	f08e 527f 	eor.w	r2, lr, #1069547520	; 0x3fc00000
  401920:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
  401924:	151c      	asrs	r4, r3, #20
  401926:	ea42 0705 	orr.w	r7, r2, r5
  40192a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  40192e:	4464      	add	r4, ip
  401930:	2200      	movs	r2, #0
  401932:	4bc9      	ldr	r3, [pc, #804]	; (401c58 <__ieee754_log+0x388>)
  401934:	4630      	mov	r0, r6
  401936:	4639      	mov	r1, r7
  401938:	eb04 541e 	add.w	r4, r4, lr, lsr #20
  40193c:	f000 f9c8 	bl	401cd0 <__aeabi_dsub>
  401940:	1cab      	adds	r3, r5, #2
  401942:	f3c3 0313 	ubfx	r3, r3, #0, #20
  401946:	2b02      	cmp	r3, #2
  401948:	4682      	mov	sl, r0
  40194a:	468b      	mov	fp, r1
  40194c:	f04f 0200 	mov.w	r2, #0
  401950:	dc30      	bgt.n	4019b4 <__ieee754_log+0xe4>
  401952:	2300      	movs	r3, #0
  401954:	f000 fdd8 	bl	402508 <__aeabi_dcmpeq>
  401958:	2800      	cmp	r0, #0
  40195a:	f000 80c9 	beq.w	401af0 <__ieee754_log+0x220>
  40195e:	2c00      	cmp	r4, #0
  401960:	f000 814b 	beq.w	401bfa <__ieee754_log+0x32a>
  401964:	4620      	mov	r0, r4
  401966:	f000 fb01 	bl	401f6c <__aeabi_i2d>
  40196a:	a3a5      	add	r3, pc, #660	; (adr r3, 401c00 <__ieee754_log+0x330>)
  40196c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401970:	4606      	mov	r6, r0
  401972:	460f      	mov	r7, r1
  401974:	f000 fb60 	bl	402038 <__aeabi_dmul>
  401978:	a3a3      	add	r3, pc, #652	; (adr r3, 401c08 <__ieee754_log+0x338>)
  40197a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40197e:	4604      	mov	r4, r0
  401980:	460d      	mov	r5, r1
  401982:	4630      	mov	r0, r6
  401984:	4639      	mov	r1, r7
  401986:	f000 fb57 	bl	402038 <__aeabi_dmul>
  40198a:	4602      	mov	r2, r0
  40198c:	460b      	mov	r3, r1
  40198e:	4620      	mov	r0, r4
  401990:	4629      	mov	r1, r5
  401992:	f000 f99f 	bl	401cd4 <__adddf3>
  401996:	e00a      	b.n	4019ae <__ieee754_log+0xde>
  401998:	4aae      	ldr	r2, [pc, #696]	; (401c54 <__ieee754_log+0x384>)
  40199a:	4293      	cmp	r3, r2
  40199c:	f04f 0c00 	mov.w	ip, #0
  4019a0:	ddb4      	ble.n	40190c <__ieee754_log+0x3c>
  4019a2:	4632      	mov	r2, r6
  4019a4:	463b      	mov	r3, r7
  4019a6:	4630      	mov	r0, r6
  4019a8:	4639      	mov	r1, r7
  4019aa:	f000 f993 	bl	401cd4 <__adddf3>
  4019ae:	b005      	add	sp, #20
  4019b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4019b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4019b8:	f000 f98c 	bl	401cd4 <__adddf3>
  4019bc:	4602      	mov	r2, r0
  4019be:	460b      	mov	r3, r1
  4019c0:	4650      	mov	r0, sl
  4019c2:	4659      	mov	r1, fp
  4019c4:	f000 fc62 	bl	40228c <__aeabi_ddiv>
  4019c8:	4606      	mov	r6, r0
  4019ca:	4620      	mov	r0, r4
  4019cc:	460f      	mov	r7, r1
  4019ce:	f000 facd 	bl	401f6c <__aeabi_i2d>
  4019d2:	4632      	mov	r2, r6
  4019d4:	e9cd 0100 	strd	r0, r1, [sp]
  4019d8:	463b      	mov	r3, r7
  4019da:	4630      	mov	r0, r6
  4019dc:	4639      	mov	r1, r7
  4019de:	e9cd 6702 	strd	r6, r7, [sp, #8]
  4019e2:	f000 fb29 	bl	402038 <__aeabi_dmul>
  4019e6:	4602      	mov	r2, r0
  4019e8:	460b      	mov	r3, r1
  4019ea:	4680      	mov	r8, r0
  4019ec:	4689      	mov	r9, r1
  4019ee:	f000 fb23 	bl	402038 <__aeabi_dmul>
  4019f2:	a387      	add	r3, pc, #540	; (adr r3, 401c10 <__ieee754_log+0x340>)
  4019f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019f8:	4606      	mov	r6, r0
  4019fa:	460f      	mov	r7, r1
  4019fc:	f000 fb1c 	bl	402038 <__aeabi_dmul>
  401a00:	a385      	add	r3, pc, #532	; (adr r3, 401c18 <__ieee754_log+0x348>)
  401a02:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a06:	f000 f965 	bl	401cd4 <__adddf3>
  401a0a:	4632      	mov	r2, r6
  401a0c:	463b      	mov	r3, r7
  401a0e:	f000 fb13 	bl	402038 <__aeabi_dmul>
  401a12:	a383      	add	r3, pc, #524	; (adr r3, 401c20 <__ieee754_log+0x350>)
  401a14:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a18:	f000 f95c 	bl	401cd4 <__adddf3>
  401a1c:	4632      	mov	r2, r6
  401a1e:	463b      	mov	r3, r7
  401a20:	f000 fb0a 	bl	402038 <__aeabi_dmul>
  401a24:	a380      	add	r3, pc, #512	; (adr r3, 401c28 <__ieee754_log+0x358>)
  401a26:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a2a:	f000 f953 	bl	401cd4 <__adddf3>
  401a2e:	4642      	mov	r2, r8
  401a30:	464b      	mov	r3, r9
  401a32:	f000 fb01 	bl	402038 <__aeabi_dmul>
  401a36:	a37e      	add	r3, pc, #504	; (adr r3, 401c30 <__ieee754_log+0x360>)
  401a38:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a3c:	4680      	mov	r8, r0
  401a3e:	4689      	mov	r9, r1
  401a40:	4630      	mov	r0, r6
  401a42:	4639      	mov	r1, r7
  401a44:	f000 faf8 	bl	402038 <__aeabi_dmul>
  401a48:	a37b      	add	r3, pc, #492	; (adr r3, 401c38 <__ieee754_log+0x368>)
  401a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a4e:	f000 f941 	bl	401cd4 <__adddf3>
  401a52:	4632      	mov	r2, r6
  401a54:	463b      	mov	r3, r7
  401a56:	f000 faef 	bl	402038 <__aeabi_dmul>
  401a5a:	a379      	add	r3, pc, #484	; (adr r3, 401c40 <__ieee754_log+0x370>)
  401a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a60:	f000 f938 	bl	401cd4 <__adddf3>
  401a64:	4632      	mov	r2, r6
  401a66:	463b      	mov	r3, r7
  401a68:	f000 fae6 	bl	402038 <__aeabi_dmul>
  401a6c:	460b      	mov	r3, r1
  401a6e:	4602      	mov	r2, r0
  401a70:	4649      	mov	r1, r9
  401a72:	4640      	mov	r0, r8
  401a74:	f000 f92e 	bl	401cd4 <__adddf3>
  401a78:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
  401a7c:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
  401a80:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
  401a84:	3551      	adds	r5, #81	; 0x51
  401a86:	431d      	orrs	r5, r3
  401a88:	2d00      	cmp	r5, #0
  401a8a:	4680      	mov	r8, r0
  401a8c:	4689      	mov	r9, r1
  401a8e:	dd56      	ble.n	401b3e <__ieee754_log+0x26e>
  401a90:	2200      	movs	r2, #0
  401a92:	4b72      	ldr	r3, [pc, #456]	; (401c5c <__ieee754_log+0x38c>)
  401a94:	4650      	mov	r0, sl
  401a96:	4659      	mov	r1, fp
  401a98:	f000 face 	bl	402038 <__aeabi_dmul>
  401a9c:	4652      	mov	r2, sl
  401a9e:	465b      	mov	r3, fp
  401aa0:	f000 faca 	bl	402038 <__aeabi_dmul>
  401aa4:	4606      	mov	r6, r0
  401aa6:	460f      	mov	r7, r1
  401aa8:	2c00      	cmp	r4, #0
  401aaa:	d168      	bne.n	401b7e <__ieee754_log+0x2ae>
  401aac:	4632      	mov	r2, r6
  401aae:	463b      	mov	r3, r7
  401ab0:	4640      	mov	r0, r8
  401ab2:	4649      	mov	r1, r9
  401ab4:	f000 f90e 	bl	401cd4 <__adddf3>
  401ab8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401abc:	f000 fabc 	bl	402038 <__aeabi_dmul>
  401ac0:	4602      	mov	r2, r0
  401ac2:	460b      	mov	r3, r1
  401ac4:	4630      	mov	r0, r6
  401ac6:	4639      	mov	r1, r7
  401ac8:	f000 f902 	bl	401cd0 <__aeabi_dsub>
  401acc:	4602      	mov	r2, r0
  401ace:	460b      	mov	r3, r1
  401ad0:	4650      	mov	r0, sl
  401ad2:	4659      	mov	r1, fp
  401ad4:	f000 f8fc 	bl	401cd0 <__aeabi_dsub>
  401ad8:	b005      	add	sp, #20
  401ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ade:	2200      	movs	r2, #0
  401ae0:	2300      	movs	r3, #0
  401ae2:	2000      	movs	r0, #0
  401ae4:	495e      	ldr	r1, [pc, #376]	; (401c60 <__ieee754_log+0x390>)
  401ae6:	f000 fbd1 	bl	40228c <__aeabi_ddiv>
  401aea:	b005      	add	sp, #20
  401aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401af0:	a355      	add	r3, pc, #340	; (adr r3, 401c48 <__ieee754_log+0x378>)
  401af2:	e9d3 2300 	ldrd	r2, r3, [r3]
  401af6:	4650      	mov	r0, sl
  401af8:	4659      	mov	r1, fp
  401afa:	f000 fa9d 	bl	402038 <__aeabi_dmul>
  401afe:	4602      	mov	r2, r0
  401b00:	460b      	mov	r3, r1
  401b02:	2000      	movs	r0, #0
  401b04:	4955      	ldr	r1, [pc, #340]	; (401c5c <__ieee754_log+0x38c>)
  401b06:	f000 f8e3 	bl	401cd0 <__aeabi_dsub>
  401b0a:	4652      	mov	r2, sl
  401b0c:	4606      	mov	r6, r0
  401b0e:	460f      	mov	r7, r1
  401b10:	465b      	mov	r3, fp
  401b12:	4650      	mov	r0, sl
  401b14:	4659      	mov	r1, fp
  401b16:	f000 fa8f 	bl	402038 <__aeabi_dmul>
  401b1a:	4602      	mov	r2, r0
  401b1c:	460b      	mov	r3, r1
  401b1e:	4630      	mov	r0, r6
  401b20:	4639      	mov	r1, r7
  401b22:	f000 fa89 	bl	402038 <__aeabi_dmul>
  401b26:	4606      	mov	r6, r0
  401b28:	460f      	mov	r7, r1
  401b2a:	2c00      	cmp	r4, #0
  401b2c:	f040 809a 	bne.w	401c64 <__ieee754_log+0x394>
  401b30:	4602      	mov	r2, r0
  401b32:	460b      	mov	r3, r1
  401b34:	4650      	mov	r0, sl
  401b36:	4659      	mov	r1, fp
  401b38:	f000 f8ca 	bl	401cd0 <__aeabi_dsub>
  401b3c:	e737      	b.n	4019ae <__ieee754_log+0xde>
  401b3e:	2c00      	cmp	r4, #0
  401b40:	f000 80a4 	beq.w	401c8c <__ieee754_log+0x3bc>
  401b44:	a32e      	add	r3, pc, #184	; (adr r3, 401c00 <__ieee754_log+0x330>)
  401b46:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b4a:	e9dd 0100 	ldrd	r0, r1, [sp]
  401b4e:	f000 fa73 	bl	402038 <__aeabi_dmul>
  401b52:	4642      	mov	r2, r8
  401b54:	464b      	mov	r3, r9
  401b56:	4604      	mov	r4, r0
  401b58:	460d      	mov	r5, r1
  401b5a:	4650      	mov	r0, sl
  401b5c:	4659      	mov	r1, fp
  401b5e:	f000 f8b7 	bl	401cd0 <__aeabi_dsub>
  401b62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401b66:	f000 fa67 	bl	402038 <__aeabi_dmul>
  401b6a:	a327      	add	r3, pc, #156	; (adr r3, 401c08 <__ieee754_log+0x338>)
  401b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b70:	4606      	mov	r6, r0
  401b72:	460f      	mov	r7, r1
  401b74:	e9dd 0100 	ldrd	r0, r1, [sp]
  401b78:	f000 fa5e 	bl	402038 <__aeabi_dmul>
  401b7c:	e021      	b.n	401bc2 <__ieee754_log+0x2f2>
  401b7e:	a320      	add	r3, pc, #128	; (adr r3, 401c00 <__ieee754_log+0x330>)
  401b80:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b84:	e9dd 0100 	ldrd	r0, r1, [sp]
  401b88:	f000 fa56 	bl	402038 <__aeabi_dmul>
  401b8c:	4632      	mov	r2, r6
  401b8e:	463b      	mov	r3, r7
  401b90:	4604      	mov	r4, r0
  401b92:	460d      	mov	r5, r1
  401b94:	4640      	mov	r0, r8
  401b96:	4649      	mov	r1, r9
  401b98:	f000 f89c 	bl	401cd4 <__adddf3>
  401b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401ba0:	f000 fa4a 	bl	402038 <__aeabi_dmul>
  401ba4:	a318      	add	r3, pc, #96	; (adr r3, 401c08 <__ieee754_log+0x338>)
  401ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
  401baa:	4680      	mov	r8, r0
  401bac:	4689      	mov	r9, r1
  401bae:	e9dd 0100 	ldrd	r0, r1, [sp]
  401bb2:	f000 fa41 	bl	402038 <__aeabi_dmul>
  401bb6:	4602      	mov	r2, r0
  401bb8:	460b      	mov	r3, r1
  401bba:	4640      	mov	r0, r8
  401bbc:	4649      	mov	r1, r9
  401bbe:	f000 f889 	bl	401cd4 <__adddf3>
  401bc2:	4602      	mov	r2, r0
  401bc4:	460b      	mov	r3, r1
  401bc6:	4630      	mov	r0, r6
  401bc8:	4639      	mov	r1, r7
  401bca:	f000 f881 	bl	401cd0 <__aeabi_dsub>
  401bce:	4652      	mov	r2, sl
  401bd0:	465b      	mov	r3, fp
  401bd2:	f000 f87d 	bl	401cd0 <__aeabi_dsub>
  401bd6:	4602      	mov	r2, r0
  401bd8:	460b      	mov	r3, r1
  401bda:	4620      	mov	r0, r4
  401bdc:	4629      	mov	r1, r5
  401bde:	f000 f877 	bl	401cd0 <__aeabi_dsub>
  401be2:	b005      	add	sp, #20
  401be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401be8:	4602      	mov	r2, r0
  401bea:	460b      	mov	r3, r1
  401bec:	f000 f870 	bl	401cd0 <__aeabi_dsub>
  401bf0:	2200      	movs	r2, #0
  401bf2:	2300      	movs	r3, #0
  401bf4:	f000 fb4a 	bl	40228c <__aeabi_ddiv>
  401bf8:	e6d9      	b.n	4019ae <__ieee754_log+0xde>
  401bfa:	2000      	movs	r0, #0
  401bfc:	2100      	movs	r1, #0
  401bfe:	e6d6      	b.n	4019ae <__ieee754_log+0xde>
  401c00:	fee00000 	.word	0xfee00000
  401c04:	3fe62e42 	.word	0x3fe62e42
  401c08:	35793c76 	.word	0x35793c76
  401c0c:	3dea39ef 	.word	0x3dea39ef
  401c10:	df3e5244 	.word	0xdf3e5244
  401c14:	3fc2f112 	.word	0x3fc2f112
  401c18:	96cb03de 	.word	0x96cb03de
  401c1c:	3fc74664 	.word	0x3fc74664
  401c20:	94229359 	.word	0x94229359
  401c24:	3fd24924 	.word	0x3fd24924
  401c28:	55555593 	.word	0x55555593
  401c2c:	3fe55555 	.word	0x3fe55555
  401c30:	d078c69f 	.word	0xd078c69f
  401c34:	3fc39a09 	.word	0x3fc39a09
  401c38:	1d8e78af 	.word	0x1d8e78af
  401c3c:	3fcc71c5 	.word	0x3fcc71c5
  401c40:	9997fa04 	.word	0x9997fa04
  401c44:	3fd99999 	.word	0x3fd99999
  401c48:	55555555 	.word	0x55555555
  401c4c:	3fd55555 	.word	0x3fd55555
  401c50:	43500000 	.word	0x43500000
  401c54:	7fefffff 	.word	0x7fefffff
  401c58:	3ff00000 	.word	0x3ff00000
  401c5c:	3fe00000 	.word	0x3fe00000
  401c60:	c3500000 	.word	0xc3500000
  401c64:	4620      	mov	r0, r4
  401c66:	f000 f981 	bl	401f6c <__aeabi_i2d>
  401c6a:	a30f      	add	r3, pc, #60	; (adr r3, 401ca8 <__ieee754_log+0x3d8>)
  401c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c70:	4680      	mov	r8, r0
  401c72:	4689      	mov	r9, r1
  401c74:	f000 f9e0 	bl	402038 <__aeabi_dmul>
  401c78:	a30d      	add	r3, pc, #52	; (adr r3, 401cb0 <__ieee754_log+0x3e0>)
  401c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c7e:	4604      	mov	r4, r0
  401c80:	460d      	mov	r5, r1
  401c82:	4640      	mov	r0, r8
  401c84:	4649      	mov	r1, r9
  401c86:	f000 f9d7 	bl	402038 <__aeabi_dmul>
  401c8a:	e79a      	b.n	401bc2 <__ieee754_log+0x2f2>
  401c8c:	4602      	mov	r2, r0
  401c8e:	460b      	mov	r3, r1
  401c90:	4650      	mov	r0, sl
  401c92:	4659      	mov	r1, fp
  401c94:	f000 f81c 	bl	401cd0 <__aeabi_dsub>
  401c98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401c9c:	f000 f9cc 	bl	402038 <__aeabi_dmul>
  401ca0:	e714      	b.n	401acc <__ieee754_log+0x1fc>
  401ca2:	bf00      	nop
  401ca4:	f3af 8000 	nop.w
  401ca8:	fee00000 	.word	0xfee00000
  401cac:	3fe62e42 	.word	0x3fe62e42
  401cb0:	35793c76 	.word	0x35793c76
  401cb4:	3dea39ef 	.word	0x3dea39ef

00401cb8 <matherr>:
  401cb8:	2000      	movs	r0, #0
  401cba:	4770      	bx	lr

00401cbc <nan>:
  401cbc:	2000      	movs	r0, #0
  401cbe:	4901      	ldr	r1, [pc, #4]	; (401cc4 <nan+0x8>)
  401cc0:	4770      	bx	lr
  401cc2:	bf00      	nop
  401cc4:	7ff80000 	.word	0x7ff80000

00401cc8 <__aeabi_drsub>:
  401cc8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401ccc:	e002      	b.n	401cd4 <__adddf3>
  401cce:	bf00      	nop

00401cd0 <__aeabi_dsub>:
  401cd0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401cd4 <__adddf3>:
  401cd4:	b530      	push	{r4, r5, lr}
  401cd6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401cda:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401cde:	ea94 0f05 	teq	r4, r5
  401ce2:	bf08      	it	eq
  401ce4:	ea90 0f02 	teqeq	r0, r2
  401ce8:	bf1f      	itttt	ne
  401cea:	ea54 0c00 	orrsne.w	ip, r4, r0
  401cee:	ea55 0c02 	orrsne.w	ip, r5, r2
  401cf2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401cf6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401cfa:	f000 80e2 	beq.w	401ec2 <__adddf3+0x1ee>
  401cfe:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401d02:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401d06:	bfb8      	it	lt
  401d08:	426d      	neglt	r5, r5
  401d0a:	dd0c      	ble.n	401d26 <__adddf3+0x52>
  401d0c:	442c      	add	r4, r5
  401d0e:	ea80 0202 	eor.w	r2, r0, r2
  401d12:	ea81 0303 	eor.w	r3, r1, r3
  401d16:	ea82 0000 	eor.w	r0, r2, r0
  401d1a:	ea83 0101 	eor.w	r1, r3, r1
  401d1e:	ea80 0202 	eor.w	r2, r0, r2
  401d22:	ea81 0303 	eor.w	r3, r1, r3
  401d26:	2d36      	cmp	r5, #54	; 0x36
  401d28:	bf88      	it	hi
  401d2a:	bd30      	pophi	{r4, r5, pc}
  401d2c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401d30:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401d34:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401d38:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401d3c:	d002      	beq.n	401d44 <__adddf3+0x70>
  401d3e:	4240      	negs	r0, r0
  401d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401d44:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401d48:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401d4c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401d50:	d002      	beq.n	401d58 <__adddf3+0x84>
  401d52:	4252      	negs	r2, r2
  401d54:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401d58:	ea94 0f05 	teq	r4, r5
  401d5c:	f000 80a7 	beq.w	401eae <__adddf3+0x1da>
  401d60:	f1a4 0401 	sub.w	r4, r4, #1
  401d64:	f1d5 0e20 	rsbs	lr, r5, #32
  401d68:	db0d      	blt.n	401d86 <__adddf3+0xb2>
  401d6a:	fa02 fc0e 	lsl.w	ip, r2, lr
  401d6e:	fa22 f205 	lsr.w	r2, r2, r5
  401d72:	1880      	adds	r0, r0, r2
  401d74:	f141 0100 	adc.w	r1, r1, #0
  401d78:	fa03 f20e 	lsl.w	r2, r3, lr
  401d7c:	1880      	adds	r0, r0, r2
  401d7e:	fa43 f305 	asr.w	r3, r3, r5
  401d82:	4159      	adcs	r1, r3
  401d84:	e00e      	b.n	401da4 <__adddf3+0xd0>
  401d86:	f1a5 0520 	sub.w	r5, r5, #32
  401d8a:	f10e 0e20 	add.w	lr, lr, #32
  401d8e:	2a01      	cmp	r2, #1
  401d90:	fa03 fc0e 	lsl.w	ip, r3, lr
  401d94:	bf28      	it	cs
  401d96:	f04c 0c02 	orrcs.w	ip, ip, #2
  401d9a:	fa43 f305 	asr.w	r3, r3, r5
  401d9e:	18c0      	adds	r0, r0, r3
  401da0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401da4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401da8:	d507      	bpl.n	401dba <__adddf3+0xe6>
  401daa:	f04f 0e00 	mov.w	lr, #0
  401dae:	f1dc 0c00 	rsbs	ip, ip, #0
  401db2:	eb7e 0000 	sbcs.w	r0, lr, r0
  401db6:	eb6e 0101 	sbc.w	r1, lr, r1
  401dba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401dbe:	d31b      	bcc.n	401df8 <__adddf3+0x124>
  401dc0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401dc4:	d30c      	bcc.n	401de0 <__adddf3+0x10c>
  401dc6:	0849      	lsrs	r1, r1, #1
  401dc8:	ea5f 0030 	movs.w	r0, r0, rrx
  401dcc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401dd0:	f104 0401 	add.w	r4, r4, #1
  401dd4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401dd8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401ddc:	f080 809a 	bcs.w	401f14 <__adddf3+0x240>
  401de0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401de4:	bf08      	it	eq
  401de6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401dea:	f150 0000 	adcs.w	r0, r0, #0
  401dee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401df2:	ea41 0105 	orr.w	r1, r1, r5
  401df6:	bd30      	pop	{r4, r5, pc}
  401df8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401dfc:	4140      	adcs	r0, r0
  401dfe:	eb41 0101 	adc.w	r1, r1, r1
  401e02:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401e06:	f1a4 0401 	sub.w	r4, r4, #1
  401e0a:	d1e9      	bne.n	401de0 <__adddf3+0x10c>
  401e0c:	f091 0f00 	teq	r1, #0
  401e10:	bf04      	itt	eq
  401e12:	4601      	moveq	r1, r0
  401e14:	2000      	moveq	r0, #0
  401e16:	fab1 f381 	clz	r3, r1
  401e1a:	bf08      	it	eq
  401e1c:	3320      	addeq	r3, #32
  401e1e:	f1a3 030b 	sub.w	r3, r3, #11
  401e22:	f1b3 0220 	subs.w	r2, r3, #32
  401e26:	da0c      	bge.n	401e42 <__adddf3+0x16e>
  401e28:	320c      	adds	r2, #12
  401e2a:	dd08      	ble.n	401e3e <__adddf3+0x16a>
  401e2c:	f102 0c14 	add.w	ip, r2, #20
  401e30:	f1c2 020c 	rsb	r2, r2, #12
  401e34:	fa01 f00c 	lsl.w	r0, r1, ip
  401e38:	fa21 f102 	lsr.w	r1, r1, r2
  401e3c:	e00c      	b.n	401e58 <__adddf3+0x184>
  401e3e:	f102 0214 	add.w	r2, r2, #20
  401e42:	bfd8      	it	le
  401e44:	f1c2 0c20 	rsble	ip, r2, #32
  401e48:	fa01 f102 	lsl.w	r1, r1, r2
  401e4c:	fa20 fc0c 	lsr.w	ip, r0, ip
  401e50:	bfdc      	itt	le
  401e52:	ea41 010c 	orrle.w	r1, r1, ip
  401e56:	4090      	lslle	r0, r2
  401e58:	1ae4      	subs	r4, r4, r3
  401e5a:	bfa2      	ittt	ge
  401e5c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401e60:	4329      	orrge	r1, r5
  401e62:	bd30      	popge	{r4, r5, pc}
  401e64:	ea6f 0404 	mvn.w	r4, r4
  401e68:	3c1f      	subs	r4, #31
  401e6a:	da1c      	bge.n	401ea6 <__adddf3+0x1d2>
  401e6c:	340c      	adds	r4, #12
  401e6e:	dc0e      	bgt.n	401e8e <__adddf3+0x1ba>
  401e70:	f104 0414 	add.w	r4, r4, #20
  401e74:	f1c4 0220 	rsb	r2, r4, #32
  401e78:	fa20 f004 	lsr.w	r0, r0, r4
  401e7c:	fa01 f302 	lsl.w	r3, r1, r2
  401e80:	ea40 0003 	orr.w	r0, r0, r3
  401e84:	fa21 f304 	lsr.w	r3, r1, r4
  401e88:	ea45 0103 	orr.w	r1, r5, r3
  401e8c:	bd30      	pop	{r4, r5, pc}
  401e8e:	f1c4 040c 	rsb	r4, r4, #12
  401e92:	f1c4 0220 	rsb	r2, r4, #32
  401e96:	fa20 f002 	lsr.w	r0, r0, r2
  401e9a:	fa01 f304 	lsl.w	r3, r1, r4
  401e9e:	ea40 0003 	orr.w	r0, r0, r3
  401ea2:	4629      	mov	r1, r5
  401ea4:	bd30      	pop	{r4, r5, pc}
  401ea6:	fa21 f004 	lsr.w	r0, r1, r4
  401eaa:	4629      	mov	r1, r5
  401eac:	bd30      	pop	{r4, r5, pc}
  401eae:	f094 0f00 	teq	r4, #0
  401eb2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401eb6:	bf06      	itte	eq
  401eb8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401ebc:	3401      	addeq	r4, #1
  401ebe:	3d01      	subne	r5, #1
  401ec0:	e74e      	b.n	401d60 <__adddf3+0x8c>
  401ec2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401ec6:	bf18      	it	ne
  401ec8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401ecc:	d029      	beq.n	401f22 <__adddf3+0x24e>
  401ece:	ea94 0f05 	teq	r4, r5
  401ed2:	bf08      	it	eq
  401ed4:	ea90 0f02 	teqeq	r0, r2
  401ed8:	d005      	beq.n	401ee6 <__adddf3+0x212>
  401eda:	ea54 0c00 	orrs.w	ip, r4, r0
  401ede:	bf04      	itt	eq
  401ee0:	4619      	moveq	r1, r3
  401ee2:	4610      	moveq	r0, r2
  401ee4:	bd30      	pop	{r4, r5, pc}
  401ee6:	ea91 0f03 	teq	r1, r3
  401eea:	bf1e      	ittt	ne
  401eec:	2100      	movne	r1, #0
  401eee:	2000      	movne	r0, #0
  401ef0:	bd30      	popne	{r4, r5, pc}
  401ef2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401ef6:	d105      	bne.n	401f04 <__adddf3+0x230>
  401ef8:	0040      	lsls	r0, r0, #1
  401efa:	4149      	adcs	r1, r1
  401efc:	bf28      	it	cs
  401efe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401f02:	bd30      	pop	{r4, r5, pc}
  401f04:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401f08:	bf3c      	itt	cc
  401f0a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401f0e:	bd30      	popcc	{r4, r5, pc}
  401f10:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401f14:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401f18:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401f1c:	f04f 0000 	mov.w	r0, #0
  401f20:	bd30      	pop	{r4, r5, pc}
  401f22:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401f26:	bf1a      	itte	ne
  401f28:	4619      	movne	r1, r3
  401f2a:	4610      	movne	r0, r2
  401f2c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401f30:	bf1c      	itt	ne
  401f32:	460b      	movne	r3, r1
  401f34:	4602      	movne	r2, r0
  401f36:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401f3a:	bf06      	itte	eq
  401f3c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401f40:	ea91 0f03 	teqeq	r1, r3
  401f44:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401f48:	bd30      	pop	{r4, r5, pc}
  401f4a:	bf00      	nop

00401f4c <__aeabi_ui2d>:
  401f4c:	f090 0f00 	teq	r0, #0
  401f50:	bf04      	itt	eq
  401f52:	2100      	moveq	r1, #0
  401f54:	4770      	bxeq	lr
  401f56:	b530      	push	{r4, r5, lr}
  401f58:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401f5c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401f60:	f04f 0500 	mov.w	r5, #0
  401f64:	f04f 0100 	mov.w	r1, #0
  401f68:	e750      	b.n	401e0c <__adddf3+0x138>
  401f6a:	bf00      	nop

00401f6c <__aeabi_i2d>:
  401f6c:	f090 0f00 	teq	r0, #0
  401f70:	bf04      	itt	eq
  401f72:	2100      	moveq	r1, #0
  401f74:	4770      	bxeq	lr
  401f76:	b530      	push	{r4, r5, lr}
  401f78:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401f7c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401f80:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401f84:	bf48      	it	mi
  401f86:	4240      	negmi	r0, r0
  401f88:	f04f 0100 	mov.w	r1, #0
  401f8c:	e73e      	b.n	401e0c <__adddf3+0x138>
  401f8e:	bf00      	nop

00401f90 <__aeabi_f2d>:
  401f90:	0042      	lsls	r2, r0, #1
  401f92:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401f96:	ea4f 0131 	mov.w	r1, r1, rrx
  401f9a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401f9e:	bf1f      	itttt	ne
  401fa0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401fa4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401fa8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401fac:	4770      	bxne	lr
  401fae:	f092 0f00 	teq	r2, #0
  401fb2:	bf14      	ite	ne
  401fb4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401fb8:	4770      	bxeq	lr
  401fba:	b530      	push	{r4, r5, lr}
  401fbc:	f44f 7460 	mov.w	r4, #896	; 0x380
  401fc0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401fc4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401fc8:	e720      	b.n	401e0c <__adddf3+0x138>
  401fca:	bf00      	nop

00401fcc <__aeabi_ul2d>:
  401fcc:	ea50 0201 	orrs.w	r2, r0, r1
  401fd0:	bf08      	it	eq
  401fd2:	4770      	bxeq	lr
  401fd4:	b530      	push	{r4, r5, lr}
  401fd6:	f04f 0500 	mov.w	r5, #0
  401fda:	e00a      	b.n	401ff2 <__aeabi_l2d+0x16>

00401fdc <__aeabi_l2d>:
  401fdc:	ea50 0201 	orrs.w	r2, r0, r1
  401fe0:	bf08      	it	eq
  401fe2:	4770      	bxeq	lr
  401fe4:	b530      	push	{r4, r5, lr}
  401fe6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401fea:	d502      	bpl.n	401ff2 <__aeabi_l2d+0x16>
  401fec:	4240      	negs	r0, r0
  401fee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401ff2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401ff6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401ffa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401ffe:	f43f aedc 	beq.w	401dba <__adddf3+0xe6>
  402002:	f04f 0203 	mov.w	r2, #3
  402006:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40200a:	bf18      	it	ne
  40200c:	3203      	addne	r2, #3
  40200e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402012:	bf18      	it	ne
  402014:	3203      	addne	r2, #3
  402016:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40201a:	f1c2 0320 	rsb	r3, r2, #32
  40201e:	fa00 fc03 	lsl.w	ip, r0, r3
  402022:	fa20 f002 	lsr.w	r0, r0, r2
  402026:	fa01 fe03 	lsl.w	lr, r1, r3
  40202a:	ea40 000e 	orr.w	r0, r0, lr
  40202e:	fa21 f102 	lsr.w	r1, r1, r2
  402032:	4414      	add	r4, r2
  402034:	e6c1      	b.n	401dba <__adddf3+0xe6>
  402036:	bf00      	nop

00402038 <__aeabi_dmul>:
  402038:	b570      	push	{r4, r5, r6, lr}
  40203a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40203e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402042:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402046:	bf1d      	ittte	ne
  402048:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40204c:	ea94 0f0c 	teqne	r4, ip
  402050:	ea95 0f0c 	teqne	r5, ip
  402054:	f000 f8de 	bleq	402214 <__aeabi_dmul+0x1dc>
  402058:	442c      	add	r4, r5
  40205a:	ea81 0603 	eor.w	r6, r1, r3
  40205e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402062:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402066:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40206a:	bf18      	it	ne
  40206c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402070:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402074:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402078:	d038      	beq.n	4020ec <__aeabi_dmul+0xb4>
  40207a:	fba0 ce02 	umull	ip, lr, r0, r2
  40207e:	f04f 0500 	mov.w	r5, #0
  402082:	fbe1 e502 	umlal	lr, r5, r1, r2
  402086:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40208a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40208e:	f04f 0600 	mov.w	r6, #0
  402092:	fbe1 5603 	umlal	r5, r6, r1, r3
  402096:	f09c 0f00 	teq	ip, #0
  40209a:	bf18      	it	ne
  40209c:	f04e 0e01 	orrne.w	lr, lr, #1
  4020a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4020a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4020a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4020ac:	d204      	bcs.n	4020b8 <__aeabi_dmul+0x80>
  4020ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4020b2:	416d      	adcs	r5, r5
  4020b4:	eb46 0606 	adc.w	r6, r6, r6
  4020b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4020bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4020c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4020c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4020c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4020cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4020d0:	bf88      	it	hi
  4020d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4020d6:	d81e      	bhi.n	402116 <__aeabi_dmul+0xde>
  4020d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4020dc:	bf08      	it	eq
  4020de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4020e2:	f150 0000 	adcs.w	r0, r0, #0
  4020e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4020ea:	bd70      	pop	{r4, r5, r6, pc}
  4020ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4020f0:	ea46 0101 	orr.w	r1, r6, r1
  4020f4:	ea40 0002 	orr.w	r0, r0, r2
  4020f8:	ea81 0103 	eor.w	r1, r1, r3
  4020fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402100:	bfc2      	ittt	gt
  402102:	ebd4 050c 	rsbsgt	r5, r4, ip
  402106:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40210a:	bd70      	popgt	{r4, r5, r6, pc}
  40210c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402110:	f04f 0e00 	mov.w	lr, #0
  402114:	3c01      	subs	r4, #1
  402116:	f300 80ab 	bgt.w	402270 <__aeabi_dmul+0x238>
  40211a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40211e:	bfde      	ittt	le
  402120:	2000      	movle	r0, #0
  402122:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402126:	bd70      	pople	{r4, r5, r6, pc}
  402128:	f1c4 0400 	rsb	r4, r4, #0
  40212c:	3c20      	subs	r4, #32
  40212e:	da35      	bge.n	40219c <__aeabi_dmul+0x164>
  402130:	340c      	adds	r4, #12
  402132:	dc1b      	bgt.n	40216c <__aeabi_dmul+0x134>
  402134:	f104 0414 	add.w	r4, r4, #20
  402138:	f1c4 0520 	rsb	r5, r4, #32
  40213c:	fa00 f305 	lsl.w	r3, r0, r5
  402140:	fa20 f004 	lsr.w	r0, r0, r4
  402144:	fa01 f205 	lsl.w	r2, r1, r5
  402148:	ea40 0002 	orr.w	r0, r0, r2
  40214c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402150:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402154:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402158:	fa21 f604 	lsr.w	r6, r1, r4
  40215c:	eb42 0106 	adc.w	r1, r2, r6
  402160:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402164:	bf08      	it	eq
  402166:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40216a:	bd70      	pop	{r4, r5, r6, pc}
  40216c:	f1c4 040c 	rsb	r4, r4, #12
  402170:	f1c4 0520 	rsb	r5, r4, #32
  402174:	fa00 f304 	lsl.w	r3, r0, r4
  402178:	fa20 f005 	lsr.w	r0, r0, r5
  40217c:	fa01 f204 	lsl.w	r2, r1, r4
  402180:	ea40 0002 	orr.w	r0, r0, r2
  402184:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402188:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40218c:	f141 0100 	adc.w	r1, r1, #0
  402190:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402194:	bf08      	it	eq
  402196:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40219a:	bd70      	pop	{r4, r5, r6, pc}
  40219c:	f1c4 0520 	rsb	r5, r4, #32
  4021a0:	fa00 f205 	lsl.w	r2, r0, r5
  4021a4:	ea4e 0e02 	orr.w	lr, lr, r2
  4021a8:	fa20 f304 	lsr.w	r3, r0, r4
  4021ac:	fa01 f205 	lsl.w	r2, r1, r5
  4021b0:	ea43 0302 	orr.w	r3, r3, r2
  4021b4:	fa21 f004 	lsr.w	r0, r1, r4
  4021b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4021bc:	fa21 f204 	lsr.w	r2, r1, r4
  4021c0:	ea20 0002 	bic.w	r0, r0, r2
  4021c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4021c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4021cc:	bf08      	it	eq
  4021ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4021d2:	bd70      	pop	{r4, r5, r6, pc}
  4021d4:	f094 0f00 	teq	r4, #0
  4021d8:	d10f      	bne.n	4021fa <__aeabi_dmul+0x1c2>
  4021da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4021de:	0040      	lsls	r0, r0, #1
  4021e0:	eb41 0101 	adc.w	r1, r1, r1
  4021e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4021e8:	bf08      	it	eq
  4021ea:	3c01      	subeq	r4, #1
  4021ec:	d0f7      	beq.n	4021de <__aeabi_dmul+0x1a6>
  4021ee:	ea41 0106 	orr.w	r1, r1, r6
  4021f2:	f095 0f00 	teq	r5, #0
  4021f6:	bf18      	it	ne
  4021f8:	4770      	bxne	lr
  4021fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4021fe:	0052      	lsls	r2, r2, #1
  402200:	eb43 0303 	adc.w	r3, r3, r3
  402204:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402208:	bf08      	it	eq
  40220a:	3d01      	subeq	r5, #1
  40220c:	d0f7      	beq.n	4021fe <__aeabi_dmul+0x1c6>
  40220e:	ea43 0306 	orr.w	r3, r3, r6
  402212:	4770      	bx	lr
  402214:	ea94 0f0c 	teq	r4, ip
  402218:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40221c:	bf18      	it	ne
  40221e:	ea95 0f0c 	teqne	r5, ip
  402222:	d00c      	beq.n	40223e <__aeabi_dmul+0x206>
  402224:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402228:	bf18      	it	ne
  40222a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40222e:	d1d1      	bne.n	4021d4 <__aeabi_dmul+0x19c>
  402230:	ea81 0103 	eor.w	r1, r1, r3
  402234:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402238:	f04f 0000 	mov.w	r0, #0
  40223c:	bd70      	pop	{r4, r5, r6, pc}
  40223e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402242:	bf06      	itte	eq
  402244:	4610      	moveq	r0, r2
  402246:	4619      	moveq	r1, r3
  402248:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40224c:	d019      	beq.n	402282 <__aeabi_dmul+0x24a>
  40224e:	ea94 0f0c 	teq	r4, ip
  402252:	d102      	bne.n	40225a <__aeabi_dmul+0x222>
  402254:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402258:	d113      	bne.n	402282 <__aeabi_dmul+0x24a>
  40225a:	ea95 0f0c 	teq	r5, ip
  40225e:	d105      	bne.n	40226c <__aeabi_dmul+0x234>
  402260:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402264:	bf1c      	itt	ne
  402266:	4610      	movne	r0, r2
  402268:	4619      	movne	r1, r3
  40226a:	d10a      	bne.n	402282 <__aeabi_dmul+0x24a>
  40226c:	ea81 0103 	eor.w	r1, r1, r3
  402270:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402274:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402278:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40227c:	f04f 0000 	mov.w	r0, #0
  402280:	bd70      	pop	{r4, r5, r6, pc}
  402282:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402286:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40228a:	bd70      	pop	{r4, r5, r6, pc}

0040228c <__aeabi_ddiv>:
  40228c:	b570      	push	{r4, r5, r6, lr}
  40228e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402292:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402296:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40229a:	bf1d      	ittte	ne
  40229c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4022a0:	ea94 0f0c 	teqne	r4, ip
  4022a4:	ea95 0f0c 	teqne	r5, ip
  4022a8:	f000 f8a7 	bleq	4023fa <__aeabi_ddiv+0x16e>
  4022ac:	eba4 0405 	sub.w	r4, r4, r5
  4022b0:	ea81 0e03 	eor.w	lr, r1, r3
  4022b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4022b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4022bc:	f000 8088 	beq.w	4023d0 <__aeabi_ddiv+0x144>
  4022c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4022c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4022c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4022cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4022d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4022d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4022d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4022dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4022e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4022e4:	429d      	cmp	r5, r3
  4022e6:	bf08      	it	eq
  4022e8:	4296      	cmpeq	r6, r2
  4022ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4022ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4022f2:	d202      	bcs.n	4022fa <__aeabi_ddiv+0x6e>
  4022f4:	085b      	lsrs	r3, r3, #1
  4022f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4022fa:	1ab6      	subs	r6, r6, r2
  4022fc:	eb65 0503 	sbc.w	r5, r5, r3
  402300:	085b      	lsrs	r3, r3, #1
  402302:	ea4f 0232 	mov.w	r2, r2, rrx
  402306:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40230a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40230e:	ebb6 0e02 	subs.w	lr, r6, r2
  402312:	eb75 0e03 	sbcs.w	lr, r5, r3
  402316:	bf22      	ittt	cs
  402318:	1ab6      	subcs	r6, r6, r2
  40231a:	4675      	movcs	r5, lr
  40231c:	ea40 000c 	orrcs.w	r0, r0, ip
  402320:	085b      	lsrs	r3, r3, #1
  402322:	ea4f 0232 	mov.w	r2, r2, rrx
  402326:	ebb6 0e02 	subs.w	lr, r6, r2
  40232a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40232e:	bf22      	ittt	cs
  402330:	1ab6      	subcs	r6, r6, r2
  402332:	4675      	movcs	r5, lr
  402334:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402338:	085b      	lsrs	r3, r3, #1
  40233a:	ea4f 0232 	mov.w	r2, r2, rrx
  40233e:	ebb6 0e02 	subs.w	lr, r6, r2
  402342:	eb75 0e03 	sbcs.w	lr, r5, r3
  402346:	bf22      	ittt	cs
  402348:	1ab6      	subcs	r6, r6, r2
  40234a:	4675      	movcs	r5, lr
  40234c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402350:	085b      	lsrs	r3, r3, #1
  402352:	ea4f 0232 	mov.w	r2, r2, rrx
  402356:	ebb6 0e02 	subs.w	lr, r6, r2
  40235a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40235e:	bf22      	ittt	cs
  402360:	1ab6      	subcs	r6, r6, r2
  402362:	4675      	movcs	r5, lr
  402364:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402368:	ea55 0e06 	orrs.w	lr, r5, r6
  40236c:	d018      	beq.n	4023a0 <__aeabi_ddiv+0x114>
  40236e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402372:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402376:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40237a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40237e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402382:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402386:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40238a:	d1c0      	bne.n	40230e <__aeabi_ddiv+0x82>
  40238c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402390:	d10b      	bne.n	4023aa <__aeabi_ddiv+0x11e>
  402392:	ea41 0100 	orr.w	r1, r1, r0
  402396:	f04f 0000 	mov.w	r0, #0
  40239a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40239e:	e7b6      	b.n	40230e <__aeabi_ddiv+0x82>
  4023a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4023a4:	bf04      	itt	eq
  4023a6:	4301      	orreq	r1, r0
  4023a8:	2000      	moveq	r0, #0
  4023aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4023ae:	bf88      	it	hi
  4023b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4023b4:	f63f aeaf 	bhi.w	402116 <__aeabi_dmul+0xde>
  4023b8:	ebb5 0c03 	subs.w	ip, r5, r3
  4023bc:	bf04      	itt	eq
  4023be:	ebb6 0c02 	subseq.w	ip, r6, r2
  4023c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4023c6:	f150 0000 	adcs.w	r0, r0, #0
  4023ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4023ce:	bd70      	pop	{r4, r5, r6, pc}
  4023d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4023d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4023d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4023dc:	bfc2      	ittt	gt
  4023de:	ebd4 050c 	rsbsgt	r5, r4, ip
  4023e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4023e6:	bd70      	popgt	{r4, r5, r6, pc}
  4023e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4023ec:	f04f 0e00 	mov.w	lr, #0
  4023f0:	3c01      	subs	r4, #1
  4023f2:	e690      	b.n	402116 <__aeabi_dmul+0xde>
  4023f4:	ea45 0e06 	orr.w	lr, r5, r6
  4023f8:	e68d      	b.n	402116 <__aeabi_dmul+0xde>
  4023fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4023fe:	ea94 0f0c 	teq	r4, ip
  402402:	bf08      	it	eq
  402404:	ea95 0f0c 	teqeq	r5, ip
  402408:	f43f af3b 	beq.w	402282 <__aeabi_dmul+0x24a>
  40240c:	ea94 0f0c 	teq	r4, ip
  402410:	d10a      	bne.n	402428 <__aeabi_ddiv+0x19c>
  402412:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402416:	f47f af34 	bne.w	402282 <__aeabi_dmul+0x24a>
  40241a:	ea95 0f0c 	teq	r5, ip
  40241e:	f47f af25 	bne.w	40226c <__aeabi_dmul+0x234>
  402422:	4610      	mov	r0, r2
  402424:	4619      	mov	r1, r3
  402426:	e72c      	b.n	402282 <__aeabi_dmul+0x24a>
  402428:	ea95 0f0c 	teq	r5, ip
  40242c:	d106      	bne.n	40243c <__aeabi_ddiv+0x1b0>
  40242e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402432:	f43f aefd 	beq.w	402230 <__aeabi_dmul+0x1f8>
  402436:	4610      	mov	r0, r2
  402438:	4619      	mov	r1, r3
  40243a:	e722      	b.n	402282 <__aeabi_dmul+0x24a>
  40243c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402440:	bf18      	it	ne
  402442:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402446:	f47f aec5 	bne.w	4021d4 <__aeabi_dmul+0x19c>
  40244a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40244e:	f47f af0d 	bne.w	40226c <__aeabi_dmul+0x234>
  402452:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402456:	f47f aeeb 	bne.w	402230 <__aeabi_dmul+0x1f8>
  40245a:	e712      	b.n	402282 <__aeabi_dmul+0x24a>

0040245c <__gedf2>:
  40245c:	f04f 3cff 	mov.w	ip, #4294967295
  402460:	e006      	b.n	402470 <__cmpdf2+0x4>
  402462:	bf00      	nop

00402464 <__ledf2>:
  402464:	f04f 0c01 	mov.w	ip, #1
  402468:	e002      	b.n	402470 <__cmpdf2+0x4>
  40246a:	bf00      	nop

0040246c <__cmpdf2>:
  40246c:	f04f 0c01 	mov.w	ip, #1
  402470:	f84d cd04 	str.w	ip, [sp, #-4]!
  402474:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402478:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40247c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402480:	bf18      	it	ne
  402482:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402486:	d01b      	beq.n	4024c0 <__cmpdf2+0x54>
  402488:	b001      	add	sp, #4
  40248a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40248e:	bf0c      	ite	eq
  402490:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402494:	ea91 0f03 	teqne	r1, r3
  402498:	bf02      	ittt	eq
  40249a:	ea90 0f02 	teqeq	r0, r2
  40249e:	2000      	moveq	r0, #0
  4024a0:	4770      	bxeq	lr
  4024a2:	f110 0f00 	cmn.w	r0, #0
  4024a6:	ea91 0f03 	teq	r1, r3
  4024aa:	bf58      	it	pl
  4024ac:	4299      	cmppl	r1, r3
  4024ae:	bf08      	it	eq
  4024b0:	4290      	cmpeq	r0, r2
  4024b2:	bf2c      	ite	cs
  4024b4:	17d8      	asrcs	r0, r3, #31
  4024b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4024ba:	f040 0001 	orr.w	r0, r0, #1
  4024be:	4770      	bx	lr
  4024c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4024c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4024c8:	d102      	bne.n	4024d0 <__cmpdf2+0x64>
  4024ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4024ce:	d107      	bne.n	4024e0 <__cmpdf2+0x74>
  4024d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4024d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4024d8:	d1d6      	bne.n	402488 <__cmpdf2+0x1c>
  4024da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4024de:	d0d3      	beq.n	402488 <__cmpdf2+0x1c>
  4024e0:	f85d 0b04 	ldr.w	r0, [sp], #4
  4024e4:	4770      	bx	lr
  4024e6:	bf00      	nop

004024e8 <__aeabi_cdrcmple>:
  4024e8:	4684      	mov	ip, r0
  4024ea:	4610      	mov	r0, r2
  4024ec:	4662      	mov	r2, ip
  4024ee:	468c      	mov	ip, r1
  4024f0:	4619      	mov	r1, r3
  4024f2:	4663      	mov	r3, ip
  4024f4:	e000      	b.n	4024f8 <__aeabi_cdcmpeq>
  4024f6:	bf00      	nop

004024f8 <__aeabi_cdcmpeq>:
  4024f8:	b501      	push	{r0, lr}
  4024fa:	f7ff ffb7 	bl	40246c <__cmpdf2>
  4024fe:	2800      	cmp	r0, #0
  402500:	bf48      	it	mi
  402502:	f110 0f00 	cmnmi.w	r0, #0
  402506:	bd01      	pop	{r0, pc}

00402508 <__aeabi_dcmpeq>:
  402508:	f84d ed08 	str.w	lr, [sp, #-8]!
  40250c:	f7ff fff4 	bl	4024f8 <__aeabi_cdcmpeq>
  402510:	bf0c      	ite	eq
  402512:	2001      	moveq	r0, #1
  402514:	2000      	movne	r0, #0
  402516:	f85d fb08 	ldr.w	pc, [sp], #8
  40251a:	bf00      	nop

0040251c <__aeabi_dcmplt>:
  40251c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402520:	f7ff ffea 	bl	4024f8 <__aeabi_cdcmpeq>
  402524:	bf34      	ite	cc
  402526:	2001      	movcc	r0, #1
  402528:	2000      	movcs	r0, #0
  40252a:	f85d fb08 	ldr.w	pc, [sp], #8
  40252e:	bf00      	nop

00402530 <__aeabi_dcmple>:
  402530:	f84d ed08 	str.w	lr, [sp, #-8]!
  402534:	f7ff ffe0 	bl	4024f8 <__aeabi_cdcmpeq>
  402538:	bf94      	ite	ls
  40253a:	2001      	movls	r0, #1
  40253c:	2000      	movhi	r0, #0
  40253e:	f85d fb08 	ldr.w	pc, [sp], #8
  402542:	bf00      	nop

00402544 <__aeabi_dcmpge>:
  402544:	f84d ed08 	str.w	lr, [sp, #-8]!
  402548:	f7ff ffce 	bl	4024e8 <__aeabi_cdrcmple>
  40254c:	bf94      	ite	ls
  40254e:	2001      	movls	r0, #1
  402550:	2000      	movhi	r0, #0
  402552:	f85d fb08 	ldr.w	pc, [sp], #8
  402556:	bf00      	nop

00402558 <__aeabi_dcmpgt>:
  402558:	f84d ed08 	str.w	lr, [sp, #-8]!
  40255c:	f7ff ffc4 	bl	4024e8 <__aeabi_cdrcmple>
  402560:	bf34      	ite	cc
  402562:	2001      	movcc	r0, #1
  402564:	2000      	movcs	r0, #0
  402566:	f85d fb08 	ldr.w	pc, [sp], #8
  40256a:	bf00      	nop

0040256c <__aeabi_dcmpun>:
  40256c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402570:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402574:	d102      	bne.n	40257c <__aeabi_dcmpun+0x10>
  402576:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40257a:	d10a      	bne.n	402592 <__aeabi_dcmpun+0x26>
  40257c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402580:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402584:	d102      	bne.n	40258c <__aeabi_dcmpun+0x20>
  402586:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40258a:	d102      	bne.n	402592 <__aeabi_dcmpun+0x26>
  40258c:	f04f 0000 	mov.w	r0, #0
  402590:	4770      	bx	lr
  402592:	f04f 0001 	mov.w	r0, #1
  402596:	4770      	bx	lr

00402598 <__aeabi_d2f>:
  402598:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40259c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4025a0:	bf24      	itt	cs
  4025a2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4025a6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4025aa:	d90d      	bls.n	4025c8 <__aeabi_d2f+0x30>
  4025ac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4025b0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4025b4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4025b8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4025bc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4025c0:	bf08      	it	eq
  4025c2:	f020 0001 	biceq.w	r0, r0, #1
  4025c6:	4770      	bx	lr
  4025c8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4025cc:	d121      	bne.n	402612 <__aeabi_d2f+0x7a>
  4025ce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4025d2:	bfbc      	itt	lt
  4025d4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4025d8:	4770      	bxlt	lr
  4025da:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4025de:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4025e2:	f1c2 0218 	rsb	r2, r2, #24
  4025e6:	f1c2 0c20 	rsb	ip, r2, #32
  4025ea:	fa10 f30c 	lsls.w	r3, r0, ip
  4025ee:	fa20 f002 	lsr.w	r0, r0, r2
  4025f2:	bf18      	it	ne
  4025f4:	f040 0001 	orrne.w	r0, r0, #1
  4025f8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4025fc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402600:	fa03 fc0c 	lsl.w	ip, r3, ip
  402604:	ea40 000c 	orr.w	r0, r0, ip
  402608:	fa23 f302 	lsr.w	r3, r3, r2
  40260c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402610:	e7cc      	b.n	4025ac <__aeabi_d2f+0x14>
  402612:	ea7f 5362 	mvns.w	r3, r2, asr #21
  402616:	d107      	bne.n	402628 <__aeabi_d2f+0x90>
  402618:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40261c:	bf1e      	ittt	ne
  40261e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402622:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402626:	4770      	bxne	lr
  402628:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40262c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402630:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402634:	4770      	bx	lr
  402636:	bf00      	nop

00402638 <__errno>:
  402638:	4b01      	ldr	r3, [pc, #4]	; (402640 <__errno+0x8>)
  40263a:	6818      	ldr	r0, [r3, #0]
  40263c:	4770      	bx	lr
  40263e:	bf00      	nop
  402640:	20400168 	.word	0x20400168

00402644 <__libc_init_array>:
  402644:	b570      	push	{r4, r5, r6, lr}
  402646:	4e0f      	ldr	r6, [pc, #60]	; (402684 <__libc_init_array+0x40>)
  402648:	4d0f      	ldr	r5, [pc, #60]	; (402688 <__libc_init_array+0x44>)
  40264a:	1b76      	subs	r6, r6, r5
  40264c:	10b6      	asrs	r6, r6, #2
  40264e:	bf18      	it	ne
  402650:	2400      	movne	r4, #0
  402652:	d005      	beq.n	402660 <__libc_init_array+0x1c>
  402654:	3401      	adds	r4, #1
  402656:	f855 3b04 	ldr.w	r3, [r5], #4
  40265a:	4798      	blx	r3
  40265c:	42a6      	cmp	r6, r4
  40265e:	d1f9      	bne.n	402654 <__libc_init_array+0x10>
  402660:	4e0a      	ldr	r6, [pc, #40]	; (40268c <__libc_init_array+0x48>)
  402662:	4d0b      	ldr	r5, [pc, #44]	; (402690 <__libc_init_array+0x4c>)
  402664:	1b76      	subs	r6, r6, r5
  402666:	f003 f897 	bl	405798 <_init>
  40266a:	10b6      	asrs	r6, r6, #2
  40266c:	bf18      	it	ne
  40266e:	2400      	movne	r4, #0
  402670:	d006      	beq.n	402680 <__libc_init_array+0x3c>
  402672:	3401      	adds	r4, #1
  402674:	f855 3b04 	ldr.w	r3, [r5], #4
  402678:	4798      	blx	r3
  40267a:	42a6      	cmp	r6, r4
  40267c:	d1f9      	bne.n	402672 <__libc_init_array+0x2e>
  40267e:	bd70      	pop	{r4, r5, r6, pc}
  402680:	bd70      	pop	{r4, r5, r6, pc}
  402682:	bf00      	nop
  402684:	004057a4 	.word	0x004057a4
  402688:	004057a4 	.word	0x004057a4
  40268c:	004057ac 	.word	0x004057ac
  402690:	004057a4 	.word	0x004057a4

00402694 <iprintf>:
  402694:	b40f      	push	{r0, r1, r2, r3}
  402696:	b500      	push	{lr}
  402698:	4907      	ldr	r1, [pc, #28]	; (4026b8 <iprintf+0x24>)
  40269a:	b083      	sub	sp, #12
  40269c:	ab04      	add	r3, sp, #16
  40269e:	6808      	ldr	r0, [r1, #0]
  4026a0:	f853 2b04 	ldr.w	r2, [r3], #4
  4026a4:	6881      	ldr	r1, [r0, #8]
  4026a6:	9301      	str	r3, [sp, #4]
  4026a8:	f000 fa62 	bl	402b70 <_vfiprintf_r>
  4026ac:	b003      	add	sp, #12
  4026ae:	f85d eb04 	ldr.w	lr, [sp], #4
  4026b2:	b004      	add	sp, #16
  4026b4:	4770      	bx	lr
  4026b6:	bf00      	nop
  4026b8:	20400168 	.word	0x20400168

004026bc <memcpy>:
  4026bc:	4684      	mov	ip, r0
  4026be:	ea41 0300 	orr.w	r3, r1, r0
  4026c2:	f013 0303 	ands.w	r3, r3, #3
  4026c6:	d16d      	bne.n	4027a4 <memcpy+0xe8>
  4026c8:	3a40      	subs	r2, #64	; 0x40
  4026ca:	d341      	bcc.n	402750 <memcpy+0x94>
  4026cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4026d0:	f840 3b04 	str.w	r3, [r0], #4
  4026d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4026d8:	f840 3b04 	str.w	r3, [r0], #4
  4026dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4026e0:	f840 3b04 	str.w	r3, [r0], #4
  4026e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4026e8:	f840 3b04 	str.w	r3, [r0], #4
  4026ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4026f0:	f840 3b04 	str.w	r3, [r0], #4
  4026f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4026f8:	f840 3b04 	str.w	r3, [r0], #4
  4026fc:	f851 3b04 	ldr.w	r3, [r1], #4
  402700:	f840 3b04 	str.w	r3, [r0], #4
  402704:	f851 3b04 	ldr.w	r3, [r1], #4
  402708:	f840 3b04 	str.w	r3, [r0], #4
  40270c:	f851 3b04 	ldr.w	r3, [r1], #4
  402710:	f840 3b04 	str.w	r3, [r0], #4
  402714:	f851 3b04 	ldr.w	r3, [r1], #4
  402718:	f840 3b04 	str.w	r3, [r0], #4
  40271c:	f851 3b04 	ldr.w	r3, [r1], #4
  402720:	f840 3b04 	str.w	r3, [r0], #4
  402724:	f851 3b04 	ldr.w	r3, [r1], #4
  402728:	f840 3b04 	str.w	r3, [r0], #4
  40272c:	f851 3b04 	ldr.w	r3, [r1], #4
  402730:	f840 3b04 	str.w	r3, [r0], #4
  402734:	f851 3b04 	ldr.w	r3, [r1], #4
  402738:	f840 3b04 	str.w	r3, [r0], #4
  40273c:	f851 3b04 	ldr.w	r3, [r1], #4
  402740:	f840 3b04 	str.w	r3, [r0], #4
  402744:	f851 3b04 	ldr.w	r3, [r1], #4
  402748:	f840 3b04 	str.w	r3, [r0], #4
  40274c:	3a40      	subs	r2, #64	; 0x40
  40274e:	d2bd      	bcs.n	4026cc <memcpy+0x10>
  402750:	3230      	adds	r2, #48	; 0x30
  402752:	d311      	bcc.n	402778 <memcpy+0xbc>
  402754:	f851 3b04 	ldr.w	r3, [r1], #4
  402758:	f840 3b04 	str.w	r3, [r0], #4
  40275c:	f851 3b04 	ldr.w	r3, [r1], #4
  402760:	f840 3b04 	str.w	r3, [r0], #4
  402764:	f851 3b04 	ldr.w	r3, [r1], #4
  402768:	f840 3b04 	str.w	r3, [r0], #4
  40276c:	f851 3b04 	ldr.w	r3, [r1], #4
  402770:	f840 3b04 	str.w	r3, [r0], #4
  402774:	3a10      	subs	r2, #16
  402776:	d2ed      	bcs.n	402754 <memcpy+0x98>
  402778:	320c      	adds	r2, #12
  40277a:	d305      	bcc.n	402788 <memcpy+0xcc>
  40277c:	f851 3b04 	ldr.w	r3, [r1], #4
  402780:	f840 3b04 	str.w	r3, [r0], #4
  402784:	3a04      	subs	r2, #4
  402786:	d2f9      	bcs.n	40277c <memcpy+0xc0>
  402788:	3204      	adds	r2, #4
  40278a:	d008      	beq.n	40279e <memcpy+0xe2>
  40278c:	07d2      	lsls	r2, r2, #31
  40278e:	bf1c      	itt	ne
  402790:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402794:	f800 3b01 	strbne.w	r3, [r0], #1
  402798:	d301      	bcc.n	40279e <memcpy+0xe2>
  40279a:	880b      	ldrh	r3, [r1, #0]
  40279c:	8003      	strh	r3, [r0, #0]
  40279e:	4660      	mov	r0, ip
  4027a0:	4770      	bx	lr
  4027a2:	bf00      	nop
  4027a4:	2a08      	cmp	r2, #8
  4027a6:	d313      	bcc.n	4027d0 <memcpy+0x114>
  4027a8:	078b      	lsls	r3, r1, #30
  4027aa:	d08d      	beq.n	4026c8 <memcpy+0xc>
  4027ac:	f010 0303 	ands.w	r3, r0, #3
  4027b0:	d08a      	beq.n	4026c8 <memcpy+0xc>
  4027b2:	f1c3 0304 	rsb	r3, r3, #4
  4027b6:	1ad2      	subs	r2, r2, r3
  4027b8:	07db      	lsls	r3, r3, #31
  4027ba:	bf1c      	itt	ne
  4027bc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4027c0:	f800 3b01 	strbne.w	r3, [r0], #1
  4027c4:	d380      	bcc.n	4026c8 <memcpy+0xc>
  4027c6:	f831 3b02 	ldrh.w	r3, [r1], #2
  4027ca:	f820 3b02 	strh.w	r3, [r0], #2
  4027ce:	e77b      	b.n	4026c8 <memcpy+0xc>
  4027d0:	3a04      	subs	r2, #4
  4027d2:	d3d9      	bcc.n	402788 <memcpy+0xcc>
  4027d4:	3a01      	subs	r2, #1
  4027d6:	f811 3b01 	ldrb.w	r3, [r1], #1
  4027da:	f800 3b01 	strb.w	r3, [r0], #1
  4027de:	d2f9      	bcs.n	4027d4 <memcpy+0x118>
  4027e0:	780b      	ldrb	r3, [r1, #0]
  4027e2:	7003      	strb	r3, [r0, #0]
  4027e4:	784b      	ldrb	r3, [r1, #1]
  4027e6:	7043      	strb	r3, [r0, #1]
  4027e8:	788b      	ldrb	r3, [r1, #2]
  4027ea:	7083      	strb	r3, [r0, #2]
  4027ec:	4660      	mov	r0, ip
  4027ee:	4770      	bx	lr

004027f0 <memset>:
  4027f0:	b470      	push	{r4, r5, r6}
  4027f2:	0786      	lsls	r6, r0, #30
  4027f4:	d046      	beq.n	402884 <memset+0x94>
  4027f6:	1e54      	subs	r4, r2, #1
  4027f8:	2a00      	cmp	r2, #0
  4027fa:	d041      	beq.n	402880 <memset+0x90>
  4027fc:	b2ca      	uxtb	r2, r1
  4027fe:	4603      	mov	r3, r0
  402800:	e002      	b.n	402808 <memset+0x18>
  402802:	f114 34ff 	adds.w	r4, r4, #4294967295
  402806:	d33b      	bcc.n	402880 <memset+0x90>
  402808:	f803 2b01 	strb.w	r2, [r3], #1
  40280c:	079d      	lsls	r5, r3, #30
  40280e:	d1f8      	bne.n	402802 <memset+0x12>
  402810:	2c03      	cmp	r4, #3
  402812:	d92e      	bls.n	402872 <memset+0x82>
  402814:	b2cd      	uxtb	r5, r1
  402816:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40281a:	2c0f      	cmp	r4, #15
  40281c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402820:	d919      	bls.n	402856 <memset+0x66>
  402822:	f103 0210 	add.w	r2, r3, #16
  402826:	4626      	mov	r6, r4
  402828:	3e10      	subs	r6, #16
  40282a:	2e0f      	cmp	r6, #15
  40282c:	f842 5c10 	str.w	r5, [r2, #-16]
  402830:	f842 5c0c 	str.w	r5, [r2, #-12]
  402834:	f842 5c08 	str.w	r5, [r2, #-8]
  402838:	f842 5c04 	str.w	r5, [r2, #-4]
  40283c:	f102 0210 	add.w	r2, r2, #16
  402840:	d8f2      	bhi.n	402828 <memset+0x38>
  402842:	f1a4 0210 	sub.w	r2, r4, #16
  402846:	f022 020f 	bic.w	r2, r2, #15
  40284a:	f004 040f 	and.w	r4, r4, #15
  40284e:	3210      	adds	r2, #16
  402850:	2c03      	cmp	r4, #3
  402852:	4413      	add	r3, r2
  402854:	d90d      	bls.n	402872 <memset+0x82>
  402856:	461e      	mov	r6, r3
  402858:	4622      	mov	r2, r4
  40285a:	3a04      	subs	r2, #4
  40285c:	2a03      	cmp	r2, #3
  40285e:	f846 5b04 	str.w	r5, [r6], #4
  402862:	d8fa      	bhi.n	40285a <memset+0x6a>
  402864:	1f22      	subs	r2, r4, #4
  402866:	f022 0203 	bic.w	r2, r2, #3
  40286a:	3204      	adds	r2, #4
  40286c:	4413      	add	r3, r2
  40286e:	f004 0403 	and.w	r4, r4, #3
  402872:	b12c      	cbz	r4, 402880 <memset+0x90>
  402874:	b2c9      	uxtb	r1, r1
  402876:	441c      	add	r4, r3
  402878:	f803 1b01 	strb.w	r1, [r3], #1
  40287c:	429c      	cmp	r4, r3
  40287e:	d1fb      	bne.n	402878 <memset+0x88>
  402880:	bc70      	pop	{r4, r5, r6}
  402882:	4770      	bx	lr
  402884:	4614      	mov	r4, r2
  402886:	4603      	mov	r3, r0
  402888:	e7c2      	b.n	402810 <memset+0x20>
  40288a:	bf00      	nop
	...

004028c0 <strlen>:
  4028c0:	f890 f000 	pld	[r0]
  4028c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4028c8:	f020 0107 	bic.w	r1, r0, #7
  4028cc:	f06f 0c00 	mvn.w	ip, #0
  4028d0:	f010 0407 	ands.w	r4, r0, #7
  4028d4:	f891 f020 	pld	[r1, #32]
  4028d8:	f040 8049 	bne.w	40296e <strlen+0xae>
  4028dc:	f04f 0400 	mov.w	r4, #0
  4028e0:	f06f 0007 	mvn.w	r0, #7
  4028e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4028e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4028ec:	f100 0008 	add.w	r0, r0, #8
  4028f0:	fa82 f24c 	uadd8	r2, r2, ip
  4028f4:	faa4 f28c 	sel	r2, r4, ip
  4028f8:	fa83 f34c 	uadd8	r3, r3, ip
  4028fc:	faa2 f38c 	sel	r3, r2, ip
  402900:	bb4b      	cbnz	r3, 402956 <strlen+0x96>
  402902:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402906:	fa82 f24c 	uadd8	r2, r2, ip
  40290a:	f100 0008 	add.w	r0, r0, #8
  40290e:	faa4 f28c 	sel	r2, r4, ip
  402912:	fa83 f34c 	uadd8	r3, r3, ip
  402916:	faa2 f38c 	sel	r3, r2, ip
  40291a:	b9e3      	cbnz	r3, 402956 <strlen+0x96>
  40291c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402920:	fa82 f24c 	uadd8	r2, r2, ip
  402924:	f100 0008 	add.w	r0, r0, #8
  402928:	faa4 f28c 	sel	r2, r4, ip
  40292c:	fa83 f34c 	uadd8	r3, r3, ip
  402930:	faa2 f38c 	sel	r3, r2, ip
  402934:	b97b      	cbnz	r3, 402956 <strlen+0x96>
  402936:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40293a:	f101 0120 	add.w	r1, r1, #32
  40293e:	fa82 f24c 	uadd8	r2, r2, ip
  402942:	f100 0008 	add.w	r0, r0, #8
  402946:	faa4 f28c 	sel	r2, r4, ip
  40294a:	fa83 f34c 	uadd8	r3, r3, ip
  40294e:	faa2 f38c 	sel	r3, r2, ip
  402952:	2b00      	cmp	r3, #0
  402954:	d0c6      	beq.n	4028e4 <strlen+0x24>
  402956:	2a00      	cmp	r2, #0
  402958:	bf04      	itt	eq
  40295a:	3004      	addeq	r0, #4
  40295c:	461a      	moveq	r2, r3
  40295e:	ba12      	rev	r2, r2
  402960:	fab2 f282 	clz	r2, r2
  402964:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402968:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40296c:	4770      	bx	lr
  40296e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402972:	f004 0503 	and.w	r5, r4, #3
  402976:	f1c4 0000 	rsb	r0, r4, #0
  40297a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40297e:	f014 0f04 	tst.w	r4, #4
  402982:	f891 f040 	pld	[r1, #64]	; 0x40
  402986:	fa0c f505 	lsl.w	r5, ip, r5
  40298a:	ea62 0205 	orn	r2, r2, r5
  40298e:	bf1c      	itt	ne
  402990:	ea63 0305 	ornne	r3, r3, r5
  402994:	4662      	movne	r2, ip
  402996:	f04f 0400 	mov.w	r4, #0
  40299a:	e7a9      	b.n	4028f0 <strlen+0x30>

0040299c <_strtol_l.isra.0>:
  40299c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4029a0:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  4029a4:	460f      	mov	r7, r1
  4029a6:	4680      	mov	r8, r0
  4029a8:	4616      	mov	r6, r2
  4029aa:	461d      	mov	r5, r3
  4029ac:	468a      	mov	sl, r1
  4029ae:	e000      	b.n	4029b2 <_strtol_l.isra.0+0x16>
  4029b0:	46a2      	mov	sl, r4
  4029b2:	4654      	mov	r4, sl
  4029b4:	4648      	mov	r0, r9
  4029b6:	f814 bb01 	ldrb.w	fp, [r4], #1
  4029ba:	f001 fc8b 	bl	4042d4 <__locale_ctype_ptr_l>
  4029be:	4458      	add	r0, fp
  4029c0:	7842      	ldrb	r2, [r0, #1]
  4029c2:	f012 0208 	ands.w	r2, r2, #8
  4029c6:	d1f3      	bne.n	4029b0 <_strtol_l.isra.0+0x14>
  4029c8:	f1bb 0f2d 	cmp.w	fp, #45	; 0x2d
  4029cc:	d04f      	beq.n	402a6e <_strtol_l.isra.0+0xd2>
  4029ce:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
  4029d2:	bf04      	itt	eq
  4029d4:	f894 b000 	ldrbeq.w	fp, [r4]
  4029d8:	f10a 0402 	addeq.w	r4, sl, #2
  4029dc:	b11d      	cbz	r5, 4029e6 <_strtol_l.isra.0+0x4a>
  4029de:	2d10      	cmp	r5, #16
  4029e0:	d056      	beq.n	402a90 <_strtol_l.isra.0+0xf4>
  4029e2:	46ac      	mov	ip, r5
  4029e4:	e004      	b.n	4029f0 <_strtol_l.isra.0+0x54>
  4029e6:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  4029ea:	d060      	beq.n	402aae <_strtol_l.isra.0+0x112>
  4029ec:	250a      	movs	r5, #10
  4029ee:	46ac      	mov	ip, r5
  4029f0:	2a00      	cmp	r2, #0
  4029f2:	bf0c      	ite	eq
  4029f4:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
  4029f8:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
  4029fc:	2100      	movs	r1, #0
  4029fe:	fbb9 fefc 	udiv	lr, r9, ip
  402a02:	4608      	mov	r0, r1
  402a04:	fb0c 9a1e 	mls	sl, ip, lr, r9
  402a08:	e005      	b.n	402a16 <_strtol_l.isra.0+0x7a>
  402a0a:	d029      	beq.n	402a60 <_strtol_l.isra.0+0xc4>
  402a0c:	fb0c 3000 	mla	r0, ip, r0, r3
  402a10:	2101      	movs	r1, #1
  402a12:	f814 bb01 	ldrb.w	fp, [r4], #1
  402a16:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
  402a1a:	2b09      	cmp	r3, #9
  402a1c:	d905      	bls.n	402a2a <_strtol_l.isra.0+0x8e>
  402a1e:	f1ab 0341 	sub.w	r3, fp, #65	; 0x41
  402a22:	2b19      	cmp	r3, #25
  402a24:	d80b      	bhi.n	402a3e <_strtol_l.isra.0+0xa2>
  402a26:	f1ab 0337 	sub.w	r3, fp, #55	; 0x37
  402a2a:	429d      	cmp	r5, r3
  402a2c:	dd0f      	ble.n	402a4e <_strtol_l.isra.0+0xb2>
  402a2e:	f1b1 3fff 	cmp.w	r1, #4294967295
  402a32:	d0ee      	beq.n	402a12 <_strtol_l.isra.0+0x76>
  402a34:	4586      	cmp	lr, r0
  402a36:	d2e8      	bcs.n	402a0a <_strtol_l.isra.0+0x6e>
  402a38:	f04f 31ff 	mov.w	r1, #4294967295
  402a3c:	e7e9      	b.n	402a12 <_strtol_l.isra.0+0x76>
  402a3e:	f1ab 0361 	sub.w	r3, fp, #97	; 0x61
  402a42:	2b19      	cmp	r3, #25
  402a44:	d803      	bhi.n	402a4e <_strtol_l.isra.0+0xb2>
  402a46:	f1ab 0357 	sub.w	r3, fp, #87	; 0x57
  402a4a:	429d      	cmp	r5, r3
  402a4c:	dcef      	bgt.n	402a2e <_strtol_l.isra.0+0x92>
  402a4e:	1c4b      	adds	r3, r1, #1
  402a50:	d013      	beq.n	402a7a <_strtol_l.isra.0+0xde>
  402a52:	b102      	cbz	r2, 402a56 <_strtol_l.isra.0+0xba>
  402a54:	4240      	negs	r0, r0
  402a56:	b146      	cbz	r6, 402a6a <_strtol_l.isra.0+0xce>
  402a58:	b9c1      	cbnz	r1, 402a8c <_strtol_l.isra.0+0xf0>
  402a5a:	6037      	str	r7, [r6, #0]
  402a5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a60:	459a      	cmp	sl, r3
  402a62:	dad3      	bge.n	402a0c <_strtol_l.isra.0+0x70>
  402a64:	f04f 31ff 	mov.w	r1, #4294967295
  402a68:	e7d3      	b.n	402a12 <_strtol_l.isra.0+0x76>
  402a6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a6e:	f894 b000 	ldrb.w	fp, [r4]
  402a72:	2201      	movs	r2, #1
  402a74:	f10a 0402 	add.w	r4, sl, #2
  402a78:	e7b0      	b.n	4029dc <_strtol_l.isra.0+0x40>
  402a7a:	2322      	movs	r3, #34	; 0x22
  402a7c:	f8c8 3000 	str.w	r3, [r8]
  402a80:	b1ee      	cbz	r6, 402abe <_strtol_l.isra.0+0x122>
  402a82:	1e67      	subs	r7, r4, #1
  402a84:	4648      	mov	r0, r9
  402a86:	6037      	str	r7, [r6, #0]
  402a88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a8c:	4681      	mov	r9, r0
  402a8e:	e7f8      	b.n	402a82 <_strtol_l.isra.0+0xe6>
  402a90:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  402a94:	d1a5      	bne.n	4029e2 <_strtol_l.isra.0+0x46>
  402a96:	7823      	ldrb	r3, [r4, #0]
  402a98:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  402a9c:	2b58      	cmp	r3, #88	; 0x58
  402a9e:	d1a0      	bne.n	4029e2 <_strtol_l.isra.0+0x46>
  402aa0:	f04f 0c10 	mov.w	ip, #16
  402aa4:	f894 b001 	ldrb.w	fp, [r4, #1]
  402aa8:	4665      	mov	r5, ip
  402aaa:	3402      	adds	r4, #2
  402aac:	e7a0      	b.n	4029f0 <_strtol_l.isra.0+0x54>
  402aae:	7823      	ldrb	r3, [r4, #0]
  402ab0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  402ab4:	2b58      	cmp	r3, #88	; 0x58
  402ab6:	d0f3      	beq.n	402aa0 <_strtol_l.isra.0+0x104>
  402ab8:	2508      	movs	r5, #8
  402aba:	46ac      	mov	ip, r5
  402abc:	e798      	b.n	4029f0 <_strtol_l.isra.0+0x54>
  402abe:	4648      	mov	r0, r9
  402ac0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

00402ac4 <strtol>:
  402ac4:	b530      	push	{r4, r5, lr}
  402ac6:	4c08      	ldr	r4, [pc, #32]	; (402ae8 <strtol+0x24>)
  402ac8:	4b08      	ldr	r3, [pc, #32]	; (402aec <strtol+0x28>)
  402aca:	6825      	ldr	r5, [r4, #0]
  402acc:	6b6c      	ldr	r4, [r5, #52]	; 0x34
  402ace:	b083      	sub	sp, #12
  402ad0:	2c00      	cmp	r4, #0
  402ad2:	bf08      	it	eq
  402ad4:	461c      	moveq	r4, r3
  402ad6:	9400      	str	r4, [sp, #0]
  402ad8:	4613      	mov	r3, r2
  402ada:	460a      	mov	r2, r1
  402adc:	4601      	mov	r1, r0
  402ade:	4628      	mov	r0, r5
  402ae0:	f7ff ff5c 	bl	40299c <_strtol_l.isra.0>
  402ae4:	b003      	add	sp, #12
  402ae6:	bd30      	pop	{r4, r5, pc}
  402ae8:	20400168 	.word	0x20400168
  402aec:	2040059c 	.word	0x2040059c

00402af0 <__sprint_r.part.0>:
  402af0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402af4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402af6:	049c      	lsls	r4, r3, #18
  402af8:	4693      	mov	fp, r2
  402afa:	d52f      	bpl.n	402b5c <__sprint_r.part.0+0x6c>
  402afc:	6893      	ldr	r3, [r2, #8]
  402afe:	6812      	ldr	r2, [r2, #0]
  402b00:	b353      	cbz	r3, 402b58 <__sprint_r.part.0+0x68>
  402b02:	460e      	mov	r6, r1
  402b04:	4607      	mov	r7, r0
  402b06:	f102 0908 	add.w	r9, r2, #8
  402b0a:	e919 0420 	ldmdb	r9, {r5, sl}
  402b0e:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402b12:	d017      	beq.n	402b44 <__sprint_r.part.0+0x54>
  402b14:	3d04      	subs	r5, #4
  402b16:	2400      	movs	r4, #0
  402b18:	e001      	b.n	402b1e <__sprint_r.part.0+0x2e>
  402b1a:	45a0      	cmp	r8, r4
  402b1c:	d010      	beq.n	402b40 <__sprint_r.part.0+0x50>
  402b1e:	4632      	mov	r2, r6
  402b20:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402b24:	4638      	mov	r0, r7
  402b26:	f001 f8bb 	bl	403ca0 <_fputwc_r>
  402b2a:	1c43      	adds	r3, r0, #1
  402b2c:	f104 0401 	add.w	r4, r4, #1
  402b30:	d1f3      	bne.n	402b1a <__sprint_r.part.0+0x2a>
  402b32:	2300      	movs	r3, #0
  402b34:	f8cb 3008 	str.w	r3, [fp, #8]
  402b38:	f8cb 3004 	str.w	r3, [fp, #4]
  402b3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b40:	f8db 3008 	ldr.w	r3, [fp, #8]
  402b44:	f02a 0a03 	bic.w	sl, sl, #3
  402b48:	eba3 030a 	sub.w	r3, r3, sl
  402b4c:	f8cb 3008 	str.w	r3, [fp, #8]
  402b50:	f109 0908 	add.w	r9, r9, #8
  402b54:	2b00      	cmp	r3, #0
  402b56:	d1d8      	bne.n	402b0a <__sprint_r.part.0+0x1a>
  402b58:	2000      	movs	r0, #0
  402b5a:	e7ea      	b.n	402b32 <__sprint_r.part.0+0x42>
  402b5c:	f001 fa0a 	bl	403f74 <__sfvwrite_r>
  402b60:	2300      	movs	r3, #0
  402b62:	f8cb 3008 	str.w	r3, [fp, #8]
  402b66:	f8cb 3004 	str.w	r3, [fp, #4]
  402b6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b6e:	bf00      	nop

00402b70 <_vfiprintf_r>:
  402b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b74:	b0ad      	sub	sp, #180	; 0xb4
  402b76:	461d      	mov	r5, r3
  402b78:	468b      	mov	fp, r1
  402b7a:	4690      	mov	r8, r2
  402b7c:	9307      	str	r3, [sp, #28]
  402b7e:	9006      	str	r0, [sp, #24]
  402b80:	b118      	cbz	r0, 402b8a <_vfiprintf_r+0x1a>
  402b82:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402b84:	2b00      	cmp	r3, #0
  402b86:	f000 80f3 	beq.w	402d70 <_vfiprintf_r+0x200>
  402b8a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402b8e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402b92:	07df      	lsls	r7, r3, #31
  402b94:	b281      	uxth	r1, r0
  402b96:	d402      	bmi.n	402b9e <_vfiprintf_r+0x2e>
  402b98:	058e      	lsls	r6, r1, #22
  402b9a:	f140 80fc 	bpl.w	402d96 <_vfiprintf_r+0x226>
  402b9e:	048c      	lsls	r4, r1, #18
  402ba0:	d40a      	bmi.n	402bb8 <_vfiprintf_r+0x48>
  402ba2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402ba6:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  402baa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402bae:	f8ab 100c 	strh.w	r1, [fp, #12]
  402bb2:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  402bb6:	b289      	uxth	r1, r1
  402bb8:	0708      	lsls	r0, r1, #28
  402bba:	f140 80b3 	bpl.w	402d24 <_vfiprintf_r+0x1b4>
  402bbe:	f8db 3010 	ldr.w	r3, [fp, #16]
  402bc2:	2b00      	cmp	r3, #0
  402bc4:	f000 80ae 	beq.w	402d24 <_vfiprintf_r+0x1b4>
  402bc8:	f001 031a 	and.w	r3, r1, #26
  402bcc:	2b0a      	cmp	r3, #10
  402bce:	f000 80b5 	beq.w	402d3c <_vfiprintf_r+0x1cc>
  402bd2:	2300      	movs	r3, #0
  402bd4:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  402bd8:	930b      	str	r3, [sp, #44]	; 0x2c
  402bda:	9311      	str	r3, [sp, #68]	; 0x44
  402bdc:	9310      	str	r3, [sp, #64]	; 0x40
  402bde:	9303      	str	r3, [sp, #12]
  402be0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  402be4:	46ca      	mov	sl, r9
  402be6:	f8cd b010 	str.w	fp, [sp, #16]
  402bea:	f898 3000 	ldrb.w	r3, [r8]
  402bee:	4644      	mov	r4, r8
  402bf0:	b1fb      	cbz	r3, 402c32 <_vfiprintf_r+0xc2>
  402bf2:	2b25      	cmp	r3, #37	; 0x25
  402bf4:	d102      	bne.n	402bfc <_vfiprintf_r+0x8c>
  402bf6:	e01c      	b.n	402c32 <_vfiprintf_r+0xc2>
  402bf8:	2b25      	cmp	r3, #37	; 0x25
  402bfa:	d003      	beq.n	402c04 <_vfiprintf_r+0x94>
  402bfc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402c00:	2b00      	cmp	r3, #0
  402c02:	d1f9      	bne.n	402bf8 <_vfiprintf_r+0x88>
  402c04:	eba4 0508 	sub.w	r5, r4, r8
  402c08:	b19d      	cbz	r5, 402c32 <_vfiprintf_r+0xc2>
  402c0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402c0c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402c0e:	f8ca 8000 	str.w	r8, [sl]
  402c12:	3301      	adds	r3, #1
  402c14:	442a      	add	r2, r5
  402c16:	2b07      	cmp	r3, #7
  402c18:	f8ca 5004 	str.w	r5, [sl, #4]
  402c1c:	9211      	str	r2, [sp, #68]	; 0x44
  402c1e:	9310      	str	r3, [sp, #64]	; 0x40
  402c20:	dd7a      	ble.n	402d18 <_vfiprintf_r+0x1a8>
  402c22:	2a00      	cmp	r2, #0
  402c24:	f040 84b0 	bne.w	403588 <_vfiprintf_r+0xa18>
  402c28:	9b03      	ldr	r3, [sp, #12]
  402c2a:	9210      	str	r2, [sp, #64]	; 0x40
  402c2c:	442b      	add	r3, r5
  402c2e:	46ca      	mov	sl, r9
  402c30:	9303      	str	r3, [sp, #12]
  402c32:	7823      	ldrb	r3, [r4, #0]
  402c34:	2b00      	cmp	r3, #0
  402c36:	f000 83e0 	beq.w	4033fa <_vfiprintf_r+0x88a>
  402c3a:	2000      	movs	r0, #0
  402c3c:	f04f 0300 	mov.w	r3, #0
  402c40:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  402c44:	f104 0801 	add.w	r8, r4, #1
  402c48:	7862      	ldrb	r2, [r4, #1]
  402c4a:	4605      	mov	r5, r0
  402c4c:	4606      	mov	r6, r0
  402c4e:	4603      	mov	r3, r0
  402c50:	f04f 34ff 	mov.w	r4, #4294967295
  402c54:	f108 0801 	add.w	r8, r8, #1
  402c58:	f1a2 0120 	sub.w	r1, r2, #32
  402c5c:	2958      	cmp	r1, #88	; 0x58
  402c5e:	f200 82de 	bhi.w	40321e <_vfiprintf_r+0x6ae>
  402c62:	e8df f011 	tbh	[pc, r1, lsl #1]
  402c66:	0221      	.short	0x0221
  402c68:	02dc02dc 	.word	0x02dc02dc
  402c6c:	02dc0229 	.word	0x02dc0229
  402c70:	02dc02dc 	.word	0x02dc02dc
  402c74:	02dc02dc 	.word	0x02dc02dc
  402c78:	028902dc 	.word	0x028902dc
  402c7c:	02dc0295 	.word	0x02dc0295
  402c80:	02bd00a2 	.word	0x02bd00a2
  402c84:	019f02dc 	.word	0x019f02dc
  402c88:	01a401a4 	.word	0x01a401a4
  402c8c:	01a401a4 	.word	0x01a401a4
  402c90:	01a401a4 	.word	0x01a401a4
  402c94:	01a401a4 	.word	0x01a401a4
  402c98:	02dc01a4 	.word	0x02dc01a4
  402c9c:	02dc02dc 	.word	0x02dc02dc
  402ca0:	02dc02dc 	.word	0x02dc02dc
  402ca4:	02dc02dc 	.word	0x02dc02dc
  402ca8:	02dc02dc 	.word	0x02dc02dc
  402cac:	01b202dc 	.word	0x01b202dc
  402cb0:	02dc02dc 	.word	0x02dc02dc
  402cb4:	02dc02dc 	.word	0x02dc02dc
  402cb8:	02dc02dc 	.word	0x02dc02dc
  402cbc:	02dc02dc 	.word	0x02dc02dc
  402cc0:	02dc02dc 	.word	0x02dc02dc
  402cc4:	02dc0197 	.word	0x02dc0197
  402cc8:	02dc02dc 	.word	0x02dc02dc
  402ccc:	02dc02dc 	.word	0x02dc02dc
  402cd0:	02dc019b 	.word	0x02dc019b
  402cd4:	025302dc 	.word	0x025302dc
  402cd8:	02dc02dc 	.word	0x02dc02dc
  402cdc:	02dc02dc 	.word	0x02dc02dc
  402ce0:	02dc02dc 	.word	0x02dc02dc
  402ce4:	02dc02dc 	.word	0x02dc02dc
  402ce8:	02dc02dc 	.word	0x02dc02dc
  402cec:	021b025a 	.word	0x021b025a
  402cf0:	02dc02dc 	.word	0x02dc02dc
  402cf4:	026e02dc 	.word	0x026e02dc
  402cf8:	02dc021b 	.word	0x02dc021b
  402cfc:	027302dc 	.word	0x027302dc
  402d00:	01f502dc 	.word	0x01f502dc
  402d04:	02090182 	.word	0x02090182
  402d08:	02dc02d7 	.word	0x02dc02d7
  402d0c:	02dc029a 	.word	0x02dc029a
  402d10:	02dc00a7 	.word	0x02dc00a7
  402d14:	022e02dc 	.word	0x022e02dc
  402d18:	f10a 0a08 	add.w	sl, sl, #8
  402d1c:	9b03      	ldr	r3, [sp, #12]
  402d1e:	442b      	add	r3, r5
  402d20:	9303      	str	r3, [sp, #12]
  402d22:	e786      	b.n	402c32 <_vfiprintf_r+0xc2>
  402d24:	4659      	mov	r1, fp
  402d26:	9806      	ldr	r0, [sp, #24]
  402d28:	f000 fdac 	bl	403884 <__swsetup_r>
  402d2c:	bb18      	cbnz	r0, 402d76 <_vfiprintf_r+0x206>
  402d2e:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  402d32:	f001 031a 	and.w	r3, r1, #26
  402d36:	2b0a      	cmp	r3, #10
  402d38:	f47f af4b 	bne.w	402bd2 <_vfiprintf_r+0x62>
  402d3c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  402d40:	2b00      	cmp	r3, #0
  402d42:	f6ff af46 	blt.w	402bd2 <_vfiprintf_r+0x62>
  402d46:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402d4a:	07db      	lsls	r3, r3, #31
  402d4c:	d405      	bmi.n	402d5a <_vfiprintf_r+0x1ea>
  402d4e:	058f      	lsls	r7, r1, #22
  402d50:	d403      	bmi.n	402d5a <_vfiprintf_r+0x1ea>
  402d52:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  402d56:	f001 fac7 	bl	4042e8 <__retarget_lock_release_recursive>
  402d5a:	462b      	mov	r3, r5
  402d5c:	4642      	mov	r2, r8
  402d5e:	4659      	mov	r1, fp
  402d60:	9806      	ldr	r0, [sp, #24]
  402d62:	f000 fd4d 	bl	403800 <__sbprintf>
  402d66:	9003      	str	r0, [sp, #12]
  402d68:	9803      	ldr	r0, [sp, #12]
  402d6a:	b02d      	add	sp, #180	; 0xb4
  402d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d70:	f000 fef4 	bl	403b5c <__sinit>
  402d74:	e709      	b.n	402b8a <_vfiprintf_r+0x1a>
  402d76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402d7a:	07d9      	lsls	r1, r3, #31
  402d7c:	d404      	bmi.n	402d88 <_vfiprintf_r+0x218>
  402d7e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402d82:	059a      	lsls	r2, r3, #22
  402d84:	f140 84aa 	bpl.w	4036dc <_vfiprintf_r+0xb6c>
  402d88:	f04f 33ff 	mov.w	r3, #4294967295
  402d8c:	9303      	str	r3, [sp, #12]
  402d8e:	9803      	ldr	r0, [sp, #12]
  402d90:	b02d      	add	sp, #180	; 0xb4
  402d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d96:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  402d9a:	f001 faa3 	bl	4042e4 <__retarget_lock_acquire_recursive>
  402d9e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402da2:	b281      	uxth	r1, r0
  402da4:	e6fb      	b.n	402b9e <_vfiprintf_r+0x2e>
  402da6:	4276      	negs	r6, r6
  402da8:	9207      	str	r2, [sp, #28]
  402daa:	f043 0304 	orr.w	r3, r3, #4
  402dae:	f898 2000 	ldrb.w	r2, [r8]
  402db2:	e74f      	b.n	402c54 <_vfiprintf_r+0xe4>
  402db4:	9608      	str	r6, [sp, #32]
  402db6:	069e      	lsls	r6, r3, #26
  402db8:	f100 8450 	bmi.w	40365c <_vfiprintf_r+0xaec>
  402dbc:	9907      	ldr	r1, [sp, #28]
  402dbe:	06dd      	lsls	r5, r3, #27
  402dc0:	460a      	mov	r2, r1
  402dc2:	f100 83ef 	bmi.w	4035a4 <_vfiprintf_r+0xa34>
  402dc6:	0658      	lsls	r0, r3, #25
  402dc8:	f140 83ec 	bpl.w	4035a4 <_vfiprintf_r+0xa34>
  402dcc:	880e      	ldrh	r6, [r1, #0]
  402dce:	3104      	adds	r1, #4
  402dd0:	2700      	movs	r7, #0
  402dd2:	2201      	movs	r2, #1
  402dd4:	9107      	str	r1, [sp, #28]
  402dd6:	f04f 0100 	mov.w	r1, #0
  402dda:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  402dde:	2500      	movs	r5, #0
  402de0:	1c61      	adds	r1, r4, #1
  402de2:	f000 8116 	beq.w	403012 <_vfiprintf_r+0x4a2>
  402de6:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  402dea:	9102      	str	r1, [sp, #8]
  402dec:	ea56 0107 	orrs.w	r1, r6, r7
  402df0:	f040 8114 	bne.w	40301c <_vfiprintf_r+0x4ac>
  402df4:	2c00      	cmp	r4, #0
  402df6:	f040 835c 	bne.w	4034b2 <_vfiprintf_r+0x942>
  402dfa:	2a00      	cmp	r2, #0
  402dfc:	f040 83b7 	bne.w	40356e <_vfiprintf_r+0x9fe>
  402e00:	f013 0301 	ands.w	r3, r3, #1
  402e04:	9305      	str	r3, [sp, #20]
  402e06:	f000 8457 	beq.w	4036b8 <_vfiprintf_r+0xb48>
  402e0a:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  402e0e:	2330      	movs	r3, #48	; 0x30
  402e10:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  402e14:	9b05      	ldr	r3, [sp, #20]
  402e16:	42a3      	cmp	r3, r4
  402e18:	bfb8      	it	lt
  402e1a:	4623      	movlt	r3, r4
  402e1c:	9301      	str	r3, [sp, #4]
  402e1e:	b10d      	cbz	r5, 402e24 <_vfiprintf_r+0x2b4>
  402e20:	3301      	adds	r3, #1
  402e22:	9301      	str	r3, [sp, #4]
  402e24:	9b02      	ldr	r3, [sp, #8]
  402e26:	f013 0302 	ands.w	r3, r3, #2
  402e2a:	9309      	str	r3, [sp, #36]	; 0x24
  402e2c:	d002      	beq.n	402e34 <_vfiprintf_r+0x2c4>
  402e2e:	9b01      	ldr	r3, [sp, #4]
  402e30:	3302      	adds	r3, #2
  402e32:	9301      	str	r3, [sp, #4]
  402e34:	9b02      	ldr	r3, [sp, #8]
  402e36:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  402e3a:	930a      	str	r3, [sp, #40]	; 0x28
  402e3c:	f040 8217 	bne.w	40326e <_vfiprintf_r+0x6fe>
  402e40:	9b08      	ldr	r3, [sp, #32]
  402e42:	9a01      	ldr	r2, [sp, #4]
  402e44:	1a9d      	subs	r5, r3, r2
  402e46:	2d00      	cmp	r5, #0
  402e48:	f340 8211 	ble.w	40326e <_vfiprintf_r+0x6fe>
  402e4c:	2d10      	cmp	r5, #16
  402e4e:	f340 8490 	ble.w	403772 <_vfiprintf_r+0xc02>
  402e52:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402e54:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402e56:	4ec4      	ldr	r6, [pc, #784]	; (403168 <_vfiprintf_r+0x5f8>)
  402e58:	46d6      	mov	lr, sl
  402e5a:	2710      	movs	r7, #16
  402e5c:	46a2      	mov	sl, r4
  402e5e:	4619      	mov	r1, r3
  402e60:	9c06      	ldr	r4, [sp, #24]
  402e62:	e007      	b.n	402e74 <_vfiprintf_r+0x304>
  402e64:	f101 0c02 	add.w	ip, r1, #2
  402e68:	f10e 0e08 	add.w	lr, lr, #8
  402e6c:	4601      	mov	r1, r0
  402e6e:	3d10      	subs	r5, #16
  402e70:	2d10      	cmp	r5, #16
  402e72:	dd11      	ble.n	402e98 <_vfiprintf_r+0x328>
  402e74:	1c48      	adds	r0, r1, #1
  402e76:	3210      	adds	r2, #16
  402e78:	2807      	cmp	r0, #7
  402e7a:	9211      	str	r2, [sp, #68]	; 0x44
  402e7c:	e88e 00c0 	stmia.w	lr, {r6, r7}
  402e80:	9010      	str	r0, [sp, #64]	; 0x40
  402e82:	ddef      	ble.n	402e64 <_vfiprintf_r+0x2f4>
  402e84:	2a00      	cmp	r2, #0
  402e86:	f040 81e4 	bne.w	403252 <_vfiprintf_r+0x6e2>
  402e8a:	3d10      	subs	r5, #16
  402e8c:	2d10      	cmp	r5, #16
  402e8e:	4611      	mov	r1, r2
  402e90:	f04f 0c01 	mov.w	ip, #1
  402e94:	46ce      	mov	lr, r9
  402e96:	dced      	bgt.n	402e74 <_vfiprintf_r+0x304>
  402e98:	4654      	mov	r4, sl
  402e9a:	4661      	mov	r1, ip
  402e9c:	46f2      	mov	sl, lr
  402e9e:	442a      	add	r2, r5
  402ea0:	2907      	cmp	r1, #7
  402ea2:	9211      	str	r2, [sp, #68]	; 0x44
  402ea4:	f8ca 6000 	str.w	r6, [sl]
  402ea8:	f8ca 5004 	str.w	r5, [sl, #4]
  402eac:	9110      	str	r1, [sp, #64]	; 0x40
  402eae:	f300 82ec 	bgt.w	40348a <_vfiprintf_r+0x91a>
  402eb2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402eb6:	f10a 0a08 	add.w	sl, sl, #8
  402eba:	1c48      	adds	r0, r1, #1
  402ebc:	2d00      	cmp	r5, #0
  402ebe:	f040 81de 	bne.w	40327e <_vfiprintf_r+0x70e>
  402ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402ec4:	2b00      	cmp	r3, #0
  402ec6:	f000 81f8 	beq.w	4032ba <_vfiprintf_r+0x74a>
  402eca:	3202      	adds	r2, #2
  402ecc:	a90e      	add	r1, sp, #56	; 0x38
  402ece:	2302      	movs	r3, #2
  402ed0:	2807      	cmp	r0, #7
  402ed2:	9211      	str	r2, [sp, #68]	; 0x44
  402ed4:	9010      	str	r0, [sp, #64]	; 0x40
  402ed6:	e88a 000a 	stmia.w	sl, {r1, r3}
  402eda:	f340 81ea 	ble.w	4032b2 <_vfiprintf_r+0x742>
  402ede:	2a00      	cmp	r2, #0
  402ee0:	f040 838c 	bne.w	4035fc <_vfiprintf_r+0xa8c>
  402ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ee6:	2b80      	cmp	r3, #128	; 0x80
  402ee8:	f04f 0001 	mov.w	r0, #1
  402eec:	4611      	mov	r1, r2
  402eee:	46ca      	mov	sl, r9
  402ef0:	f040 81e7 	bne.w	4032c2 <_vfiprintf_r+0x752>
  402ef4:	9b08      	ldr	r3, [sp, #32]
  402ef6:	9d01      	ldr	r5, [sp, #4]
  402ef8:	1b5e      	subs	r6, r3, r5
  402efa:	2e00      	cmp	r6, #0
  402efc:	f340 81e1 	ble.w	4032c2 <_vfiprintf_r+0x752>
  402f00:	2e10      	cmp	r6, #16
  402f02:	4d9a      	ldr	r5, [pc, #616]	; (40316c <_vfiprintf_r+0x5fc>)
  402f04:	f340 8450 	ble.w	4037a8 <_vfiprintf_r+0xc38>
  402f08:	46d4      	mov	ip, sl
  402f0a:	2710      	movs	r7, #16
  402f0c:	46a2      	mov	sl, r4
  402f0e:	9c06      	ldr	r4, [sp, #24]
  402f10:	e007      	b.n	402f22 <_vfiprintf_r+0x3b2>
  402f12:	f101 0e02 	add.w	lr, r1, #2
  402f16:	f10c 0c08 	add.w	ip, ip, #8
  402f1a:	4601      	mov	r1, r0
  402f1c:	3e10      	subs	r6, #16
  402f1e:	2e10      	cmp	r6, #16
  402f20:	dd11      	ble.n	402f46 <_vfiprintf_r+0x3d6>
  402f22:	1c48      	adds	r0, r1, #1
  402f24:	3210      	adds	r2, #16
  402f26:	2807      	cmp	r0, #7
  402f28:	9211      	str	r2, [sp, #68]	; 0x44
  402f2a:	e88c 00a0 	stmia.w	ip, {r5, r7}
  402f2e:	9010      	str	r0, [sp, #64]	; 0x40
  402f30:	ddef      	ble.n	402f12 <_vfiprintf_r+0x3a2>
  402f32:	2a00      	cmp	r2, #0
  402f34:	f040 829d 	bne.w	403472 <_vfiprintf_r+0x902>
  402f38:	3e10      	subs	r6, #16
  402f3a:	2e10      	cmp	r6, #16
  402f3c:	f04f 0e01 	mov.w	lr, #1
  402f40:	4611      	mov	r1, r2
  402f42:	46cc      	mov	ip, r9
  402f44:	dced      	bgt.n	402f22 <_vfiprintf_r+0x3b2>
  402f46:	4654      	mov	r4, sl
  402f48:	46e2      	mov	sl, ip
  402f4a:	4432      	add	r2, r6
  402f4c:	f1be 0f07 	cmp.w	lr, #7
  402f50:	9211      	str	r2, [sp, #68]	; 0x44
  402f52:	e88a 0060 	stmia.w	sl, {r5, r6}
  402f56:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  402f5a:	f300 8369 	bgt.w	403630 <_vfiprintf_r+0xac0>
  402f5e:	f10a 0a08 	add.w	sl, sl, #8
  402f62:	f10e 0001 	add.w	r0, lr, #1
  402f66:	4671      	mov	r1, lr
  402f68:	e1ab      	b.n	4032c2 <_vfiprintf_r+0x752>
  402f6a:	9608      	str	r6, [sp, #32]
  402f6c:	f013 0220 	ands.w	r2, r3, #32
  402f70:	f040 838c 	bne.w	40368c <_vfiprintf_r+0xb1c>
  402f74:	f013 0110 	ands.w	r1, r3, #16
  402f78:	f040 831a 	bne.w	4035b0 <_vfiprintf_r+0xa40>
  402f7c:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  402f80:	f000 8316 	beq.w	4035b0 <_vfiprintf_r+0xa40>
  402f84:	9807      	ldr	r0, [sp, #28]
  402f86:	460a      	mov	r2, r1
  402f88:	4601      	mov	r1, r0
  402f8a:	3104      	adds	r1, #4
  402f8c:	8806      	ldrh	r6, [r0, #0]
  402f8e:	9107      	str	r1, [sp, #28]
  402f90:	2700      	movs	r7, #0
  402f92:	e720      	b.n	402dd6 <_vfiprintf_r+0x266>
  402f94:	9608      	str	r6, [sp, #32]
  402f96:	f043 0310 	orr.w	r3, r3, #16
  402f9a:	e7e7      	b.n	402f6c <_vfiprintf_r+0x3fc>
  402f9c:	9608      	str	r6, [sp, #32]
  402f9e:	f043 0310 	orr.w	r3, r3, #16
  402fa2:	e708      	b.n	402db6 <_vfiprintf_r+0x246>
  402fa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402fa8:	f898 2000 	ldrb.w	r2, [r8]
  402fac:	e652      	b.n	402c54 <_vfiprintf_r+0xe4>
  402fae:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402fb2:	2600      	movs	r6, #0
  402fb4:	f818 2b01 	ldrb.w	r2, [r8], #1
  402fb8:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  402fbc:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  402fc0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402fc4:	2909      	cmp	r1, #9
  402fc6:	d9f5      	bls.n	402fb4 <_vfiprintf_r+0x444>
  402fc8:	e646      	b.n	402c58 <_vfiprintf_r+0xe8>
  402fca:	9608      	str	r6, [sp, #32]
  402fcc:	2800      	cmp	r0, #0
  402fce:	f040 8408 	bne.w	4037e2 <_vfiprintf_r+0xc72>
  402fd2:	f043 0310 	orr.w	r3, r3, #16
  402fd6:	069e      	lsls	r6, r3, #26
  402fd8:	f100 834c 	bmi.w	403674 <_vfiprintf_r+0xb04>
  402fdc:	06dd      	lsls	r5, r3, #27
  402fde:	f100 82f3 	bmi.w	4035c8 <_vfiprintf_r+0xa58>
  402fe2:	0658      	lsls	r0, r3, #25
  402fe4:	f140 82f0 	bpl.w	4035c8 <_vfiprintf_r+0xa58>
  402fe8:	9d07      	ldr	r5, [sp, #28]
  402fea:	f9b5 6000 	ldrsh.w	r6, [r5]
  402fee:	462a      	mov	r2, r5
  402ff0:	17f7      	asrs	r7, r6, #31
  402ff2:	3204      	adds	r2, #4
  402ff4:	4630      	mov	r0, r6
  402ff6:	4639      	mov	r1, r7
  402ff8:	9207      	str	r2, [sp, #28]
  402ffa:	2800      	cmp	r0, #0
  402ffc:	f171 0200 	sbcs.w	r2, r1, #0
  403000:	f2c0 835d 	blt.w	4036be <_vfiprintf_r+0xb4e>
  403004:	1c61      	adds	r1, r4, #1
  403006:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40300a:	f04f 0201 	mov.w	r2, #1
  40300e:	f47f aeea 	bne.w	402de6 <_vfiprintf_r+0x276>
  403012:	ea56 0107 	orrs.w	r1, r6, r7
  403016:	f000 824d 	beq.w	4034b4 <_vfiprintf_r+0x944>
  40301a:	9302      	str	r3, [sp, #8]
  40301c:	2a01      	cmp	r2, #1
  40301e:	f000 828c 	beq.w	40353a <_vfiprintf_r+0x9ca>
  403022:	2a02      	cmp	r2, #2
  403024:	f040 825c 	bne.w	4034e0 <_vfiprintf_r+0x970>
  403028:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40302a:	46cb      	mov	fp, r9
  40302c:	0933      	lsrs	r3, r6, #4
  40302e:	f006 010f 	and.w	r1, r6, #15
  403032:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403036:	093a      	lsrs	r2, r7, #4
  403038:	461e      	mov	r6, r3
  40303a:	4617      	mov	r7, r2
  40303c:	5c43      	ldrb	r3, [r0, r1]
  40303e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  403042:	ea56 0307 	orrs.w	r3, r6, r7
  403046:	d1f1      	bne.n	40302c <_vfiprintf_r+0x4bc>
  403048:	eba9 030b 	sub.w	r3, r9, fp
  40304c:	9305      	str	r3, [sp, #20]
  40304e:	e6e1      	b.n	402e14 <_vfiprintf_r+0x2a4>
  403050:	2800      	cmp	r0, #0
  403052:	f040 83c0 	bne.w	4037d6 <_vfiprintf_r+0xc66>
  403056:	0699      	lsls	r1, r3, #26
  403058:	f100 8367 	bmi.w	40372a <_vfiprintf_r+0xbba>
  40305c:	06da      	lsls	r2, r3, #27
  40305e:	f100 80f1 	bmi.w	403244 <_vfiprintf_r+0x6d4>
  403062:	065b      	lsls	r3, r3, #25
  403064:	f140 80ee 	bpl.w	403244 <_vfiprintf_r+0x6d4>
  403068:	9a07      	ldr	r2, [sp, #28]
  40306a:	6813      	ldr	r3, [r2, #0]
  40306c:	3204      	adds	r2, #4
  40306e:	9207      	str	r2, [sp, #28]
  403070:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403074:	801a      	strh	r2, [r3, #0]
  403076:	e5b8      	b.n	402bea <_vfiprintf_r+0x7a>
  403078:	9807      	ldr	r0, [sp, #28]
  40307a:	4a3d      	ldr	r2, [pc, #244]	; (403170 <_vfiprintf_r+0x600>)
  40307c:	9608      	str	r6, [sp, #32]
  40307e:	920b      	str	r2, [sp, #44]	; 0x2c
  403080:	6806      	ldr	r6, [r0, #0]
  403082:	2278      	movs	r2, #120	; 0x78
  403084:	2130      	movs	r1, #48	; 0x30
  403086:	3004      	adds	r0, #4
  403088:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40308c:	f043 0302 	orr.w	r3, r3, #2
  403090:	9007      	str	r0, [sp, #28]
  403092:	2700      	movs	r7, #0
  403094:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403098:	2202      	movs	r2, #2
  40309a:	e69c      	b.n	402dd6 <_vfiprintf_r+0x266>
  40309c:	9608      	str	r6, [sp, #32]
  40309e:	2800      	cmp	r0, #0
  4030a0:	d099      	beq.n	402fd6 <_vfiprintf_r+0x466>
  4030a2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4030a6:	e796      	b.n	402fd6 <_vfiprintf_r+0x466>
  4030a8:	f898 2000 	ldrb.w	r2, [r8]
  4030ac:	2d00      	cmp	r5, #0
  4030ae:	f47f add1 	bne.w	402c54 <_vfiprintf_r+0xe4>
  4030b2:	2001      	movs	r0, #1
  4030b4:	2520      	movs	r5, #32
  4030b6:	e5cd      	b.n	402c54 <_vfiprintf_r+0xe4>
  4030b8:	f043 0301 	orr.w	r3, r3, #1
  4030bc:	f898 2000 	ldrb.w	r2, [r8]
  4030c0:	e5c8      	b.n	402c54 <_vfiprintf_r+0xe4>
  4030c2:	9608      	str	r6, [sp, #32]
  4030c4:	2800      	cmp	r0, #0
  4030c6:	f040 8393 	bne.w	4037f0 <_vfiprintf_r+0xc80>
  4030ca:	4929      	ldr	r1, [pc, #164]	; (403170 <_vfiprintf_r+0x600>)
  4030cc:	910b      	str	r1, [sp, #44]	; 0x2c
  4030ce:	069f      	lsls	r7, r3, #26
  4030d0:	f100 82e8 	bmi.w	4036a4 <_vfiprintf_r+0xb34>
  4030d4:	9807      	ldr	r0, [sp, #28]
  4030d6:	06de      	lsls	r6, r3, #27
  4030d8:	4601      	mov	r1, r0
  4030da:	f100 8270 	bmi.w	4035be <_vfiprintf_r+0xa4e>
  4030de:	065d      	lsls	r5, r3, #25
  4030e0:	f140 826d 	bpl.w	4035be <_vfiprintf_r+0xa4e>
  4030e4:	3104      	adds	r1, #4
  4030e6:	8806      	ldrh	r6, [r0, #0]
  4030e8:	9107      	str	r1, [sp, #28]
  4030ea:	2700      	movs	r7, #0
  4030ec:	07d8      	lsls	r0, r3, #31
  4030ee:	f140 8222 	bpl.w	403536 <_vfiprintf_r+0x9c6>
  4030f2:	ea56 0107 	orrs.w	r1, r6, r7
  4030f6:	f000 821e 	beq.w	403536 <_vfiprintf_r+0x9c6>
  4030fa:	2130      	movs	r1, #48	; 0x30
  4030fc:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403100:	f043 0302 	orr.w	r3, r3, #2
  403104:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403108:	2202      	movs	r2, #2
  40310a:	e664      	b.n	402dd6 <_vfiprintf_r+0x266>
  40310c:	9608      	str	r6, [sp, #32]
  40310e:	2800      	cmp	r0, #0
  403110:	f040 836b 	bne.w	4037ea <_vfiprintf_r+0xc7a>
  403114:	4917      	ldr	r1, [pc, #92]	; (403174 <_vfiprintf_r+0x604>)
  403116:	910b      	str	r1, [sp, #44]	; 0x2c
  403118:	e7d9      	b.n	4030ce <_vfiprintf_r+0x55e>
  40311a:	9907      	ldr	r1, [sp, #28]
  40311c:	9608      	str	r6, [sp, #32]
  40311e:	680a      	ldr	r2, [r1, #0]
  403120:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403124:	f04f 0000 	mov.w	r0, #0
  403128:	460a      	mov	r2, r1
  40312a:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40312e:	3204      	adds	r2, #4
  403130:	2001      	movs	r0, #1
  403132:	9001      	str	r0, [sp, #4]
  403134:	9207      	str	r2, [sp, #28]
  403136:	9005      	str	r0, [sp, #20]
  403138:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40313c:	9302      	str	r3, [sp, #8]
  40313e:	2400      	movs	r4, #0
  403140:	e670      	b.n	402e24 <_vfiprintf_r+0x2b4>
  403142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403146:	f898 2000 	ldrb.w	r2, [r8]
  40314a:	e583      	b.n	402c54 <_vfiprintf_r+0xe4>
  40314c:	f898 2000 	ldrb.w	r2, [r8]
  403150:	2a6c      	cmp	r2, #108	; 0x6c
  403152:	bf03      	ittte	eq
  403154:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403158:	f043 0320 	orreq.w	r3, r3, #32
  40315c:	f108 0801 	addeq.w	r8, r8, #1
  403160:	f043 0310 	orrne.w	r3, r3, #16
  403164:	e576      	b.n	402c54 <_vfiprintf_r+0xe4>
  403166:	bf00      	nop
  403168:	00405664 	.word	0x00405664
  40316c:	00405674 	.word	0x00405674
  403170:	00405648 	.word	0x00405648
  403174:	00405634 	.word	0x00405634
  403178:	9907      	ldr	r1, [sp, #28]
  40317a:	680e      	ldr	r6, [r1, #0]
  40317c:	460a      	mov	r2, r1
  40317e:	2e00      	cmp	r6, #0
  403180:	f102 0204 	add.w	r2, r2, #4
  403184:	f6ff ae0f 	blt.w	402da6 <_vfiprintf_r+0x236>
  403188:	9207      	str	r2, [sp, #28]
  40318a:	f898 2000 	ldrb.w	r2, [r8]
  40318e:	e561      	b.n	402c54 <_vfiprintf_r+0xe4>
  403190:	f898 2000 	ldrb.w	r2, [r8]
  403194:	2001      	movs	r0, #1
  403196:	252b      	movs	r5, #43	; 0x2b
  403198:	e55c      	b.n	402c54 <_vfiprintf_r+0xe4>
  40319a:	9907      	ldr	r1, [sp, #28]
  40319c:	9608      	str	r6, [sp, #32]
  40319e:	f8d1 b000 	ldr.w	fp, [r1]
  4031a2:	f04f 0200 	mov.w	r2, #0
  4031a6:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4031aa:	1d0e      	adds	r6, r1, #4
  4031ac:	f1bb 0f00 	cmp.w	fp, #0
  4031b0:	f000 82e5 	beq.w	40377e <_vfiprintf_r+0xc0e>
  4031b4:	1c67      	adds	r7, r4, #1
  4031b6:	f000 82c4 	beq.w	403742 <_vfiprintf_r+0xbd2>
  4031ba:	4622      	mov	r2, r4
  4031bc:	2100      	movs	r1, #0
  4031be:	4658      	mov	r0, fp
  4031c0:	9301      	str	r3, [sp, #4]
  4031c2:	f001 fbd5 	bl	404970 <memchr>
  4031c6:	9b01      	ldr	r3, [sp, #4]
  4031c8:	2800      	cmp	r0, #0
  4031ca:	f000 82e5 	beq.w	403798 <_vfiprintf_r+0xc28>
  4031ce:	eba0 020b 	sub.w	r2, r0, fp
  4031d2:	9205      	str	r2, [sp, #20]
  4031d4:	9607      	str	r6, [sp, #28]
  4031d6:	9302      	str	r3, [sp, #8]
  4031d8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4031dc:	2400      	movs	r4, #0
  4031de:	e619      	b.n	402e14 <_vfiprintf_r+0x2a4>
  4031e0:	f898 2000 	ldrb.w	r2, [r8]
  4031e4:	2a2a      	cmp	r2, #42	; 0x2a
  4031e6:	f108 0701 	add.w	r7, r8, #1
  4031ea:	f000 82e9 	beq.w	4037c0 <_vfiprintf_r+0xc50>
  4031ee:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4031f2:	2909      	cmp	r1, #9
  4031f4:	46b8      	mov	r8, r7
  4031f6:	f04f 0400 	mov.w	r4, #0
  4031fa:	f63f ad2d 	bhi.w	402c58 <_vfiprintf_r+0xe8>
  4031fe:	f818 2b01 	ldrb.w	r2, [r8], #1
  403202:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403206:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  40320a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40320e:	2909      	cmp	r1, #9
  403210:	d9f5      	bls.n	4031fe <_vfiprintf_r+0x68e>
  403212:	e521      	b.n	402c58 <_vfiprintf_r+0xe8>
  403214:	f043 0320 	orr.w	r3, r3, #32
  403218:	f898 2000 	ldrb.w	r2, [r8]
  40321c:	e51a      	b.n	402c54 <_vfiprintf_r+0xe4>
  40321e:	9608      	str	r6, [sp, #32]
  403220:	2800      	cmp	r0, #0
  403222:	f040 82db 	bne.w	4037dc <_vfiprintf_r+0xc6c>
  403226:	2a00      	cmp	r2, #0
  403228:	f000 80e7 	beq.w	4033fa <_vfiprintf_r+0x88a>
  40322c:	2101      	movs	r1, #1
  40322e:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403232:	f04f 0200 	mov.w	r2, #0
  403236:	9101      	str	r1, [sp, #4]
  403238:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40323c:	9105      	str	r1, [sp, #20]
  40323e:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403242:	e77b      	b.n	40313c <_vfiprintf_r+0x5cc>
  403244:	9a07      	ldr	r2, [sp, #28]
  403246:	6813      	ldr	r3, [r2, #0]
  403248:	3204      	adds	r2, #4
  40324a:	9207      	str	r2, [sp, #28]
  40324c:	9a03      	ldr	r2, [sp, #12]
  40324e:	601a      	str	r2, [r3, #0]
  403250:	e4cb      	b.n	402bea <_vfiprintf_r+0x7a>
  403252:	aa0f      	add	r2, sp, #60	; 0x3c
  403254:	9904      	ldr	r1, [sp, #16]
  403256:	4620      	mov	r0, r4
  403258:	f7ff fc4a 	bl	402af0 <__sprint_r.part.0>
  40325c:	2800      	cmp	r0, #0
  40325e:	f040 8139 	bne.w	4034d4 <_vfiprintf_r+0x964>
  403262:	9910      	ldr	r1, [sp, #64]	; 0x40
  403264:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403266:	f101 0c01 	add.w	ip, r1, #1
  40326a:	46ce      	mov	lr, r9
  40326c:	e5ff      	b.n	402e6e <_vfiprintf_r+0x2fe>
  40326e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403270:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403272:	1c48      	adds	r0, r1, #1
  403274:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403278:	2d00      	cmp	r5, #0
  40327a:	f43f ae22 	beq.w	402ec2 <_vfiprintf_r+0x352>
  40327e:	3201      	adds	r2, #1
  403280:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403284:	2101      	movs	r1, #1
  403286:	2807      	cmp	r0, #7
  403288:	9211      	str	r2, [sp, #68]	; 0x44
  40328a:	9010      	str	r0, [sp, #64]	; 0x40
  40328c:	f8ca 5000 	str.w	r5, [sl]
  403290:	f8ca 1004 	str.w	r1, [sl, #4]
  403294:	f340 8108 	ble.w	4034a8 <_vfiprintf_r+0x938>
  403298:	2a00      	cmp	r2, #0
  40329a:	f040 81bc 	bne.w	403616 <_vfiprintf_r+0xaa6>
  40329e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4032a0:	2b00      	cmp	r3, #0
  4032a2:	f43f ae1f 	beq.w	402ee4 <_vfiprintf_r+0x374>
  4032a6:	ab0e      	add	r3, sp, #56	; 0x38
  4032a8:	2202      	movs	r2, #2
  4032aa:	4608      	mov	r0, r1
  4032ac:	931c      	str	r3, [sp, #112]	; 0x70
  4032ae:	921d      	str	r2, [sp, #116]	; 0x74
  4032b0:	46ca      	mov	sl, r9
  4032b2:	4601      	mov	r1, r0
  4032b4:	f10a 0a08 	add.w	sl, sl, #8
  4032b8:	3001      	adds	r0, #1
  4032ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032bc:	2b80      	cmp	r3, #128	; 0x80
  4032be:	f43f ae19 	beq.w	402ef4 <_vfiprintf_r+0x384>
  4032c2:	9b05      	ldr	r3, [sp, #20]
  4032c4:	1ae4      	subs	r4, r4, r3
  4032c6:	2c00      	cmp	r4, #0
  4032c8:	dd2e      	ble.n	403328 <_vfiprintf_r+0x7b8>
  4032ca:	2c10      	cmp	r4, #16
  4032cc:	4db3      	ldr	r5, [pc, #716]	; (40359c <_vfiprintf_r+0xa2c>)
  4032ce:	dd1e      	ble.n	40330e <_vfiprintf_r+0x79e>
  4032d0:	46d6      	mov	lr, sl
  4032d2:	2610      	movs	r6, #16
  4032d4:	9f06      	ldr	r7, [sp, #24]
  4032d6:	f8dd a010 	ldr.w	sl, [sp, #16]
  4032da:	e006      	b.n	4032ea <_vfiprintf_r+0x77a>
  4032dc:	1c88      	adds	r0, r1, #2
  4032de:	f10e 0e08 	add.w	lr, lr, #8
  4032e2:	4619      	mov	r1, r3
  4032e4:	3c10      	subs	r4, #16
  4032e6:	2c10      	cmp	r4, #16
  4032e8:	dd10      	ble.n	40330c <_vfiprintf_r+0x79c>
  4032ea:	1c4b      	adds	r3, r1, #1
  4032ec:	3210      	adds	r2, #16
  4032ee:	2b07      	cmp	r3, #7
  4032f0:	9211      	str	r2, [sp, #68]	; 0x44
  4032f2:	e88e 0060 	stmia.w	lr, {r5, r6}
  4032f6:	9310      	str	r3, [sp, #64]	; 0x40
  4032f8:	ddf0      	ble.n	4032dc <_vfiprintf_r+0x76c>
  4032fa:	2a00      	cmp	r2, #0
  4032fc:	d165      	bne.n	4033ca <_vfiprintf_r+0x85a>
  4032fe:	3c10      	subs	r4, #16
  403300:	2c10      	cmp	r4, #16
  403302:	f04f 0001 	mov.w	r0, #1
  403306:	4611      	mov	r1, r2
  403308:	46ce      	mov	lr, r9
  40330a:	dcee      	bgt.n	4032ea <_vfiprintf_r+0x77a>
  40330c:	46f2      	mov	sl, lr
  40330e:	4422      	add	r2, r4
  403310:	2807      	cmp	r0, #7
  403312:	9211      	str	r2, [sp, #68]	; 0x44
  403314:	f8ca 5000 	str.w	r5, [sl]
  403318:	f8ca 4004 	str.w	r4, [sl, #4]
  40331c:	9010      	str	r0, [sp, #64]	; 0x40
  40331e:	f300 8085 	bgt.w	40342c <_vfiprintf_r+0x8bc>
  403322:	f10a 0a08 	add.w	sl, sl, #8
  403326:	3001      	adds	r0, #1
  403328:	9905      	ldr	r1, [sp, #20]
  40332a:	f8ca b000 	str.w	fp, [sl]
  40332e:	440a      	add	r2, r1
  403330:	2807      	cmp	r0, #7
  403332:	9211      	str	r2, [sp, #68]	; 0x44
  403334:	f8ca 1004 	str.w	r1, [sl, #4]
  403338:	9010      	str	r0, [sp, #64]	; 0x40
  40333a:	f340 8082 	ble.w	403442 <_vfiprintf_r+0x8d2>
  40333e:	2a00      	cmp	r2, #0
  403340:	f040 8118 	bne.w	403574 <_vfiprintf_r+0xa04>
  403344:	9b02      	ldr	r3, [sp, #8]
  403346:	9210      	str	r2, [sp, #64]	; 0x40
  403348:	0758      	lsls	r0, r3, #29
  40334a:	d535      	bpl.n	4033b8 <_vfiprintf_r+0x848>
  40334c:	9b08      	ldr	r3, [sp, #32]
  40334e:	9901      	ldr	r1, [sp, #4]
  403350:	1a5c      	subs	r4, r3, r1
  403352:	2c00      	cmp	r4, #0
  403354:	f340 80e7 	ble.w	403526 <_vfiprintf_r+0x9b6>
  403358:	46ca      	mov	sl, r9
  40335a:	2c10      	cmp	r4, #16
  40335c:	f340 8218 	ble.w	403790 <_vfiprintf_r+0xc20>
  403360:	9910      	ldr	r1, [sp, #64]	; 0x40
  403362:	4e8f      	ldr	r6, [pc, #572]	; (4035a0 <_vfiprintf_r+0xa30>)
  403364:	9f06      	ldr	r7, [sp, #24]
  403366:	f8dd b010 	ldr.w	fp, [sp, #16]
  40336a:	2510      	movs	r5, #16
  40336c:	e006      	b.n	40337c <_vfiprintf_r+0x80c>
  40336e:	1c88      	adds	r0, r1, #2
  403370:	f10a 0a08 	add.w	sl, sl, #8
  403374:	4619      	mov	r1, r3
  403376:	3c10      	subs	r4, #16
  403378:	2c10      	cmp	r4, #16
  40337a:	dd11      	ble.n	4033a0 <_vfiprintf_r+0x830>
  40337c:	1c4b      	adds	r3, r1, #1
  40337e:	3210      	adds	r2, #16
  403380:	2b07      	cmp	r3, #7
  403382:	9211      	str	r2, [sp, #68]	; 0x44
  403384:	f8ca 6000 	str.w	r6, [sl]
  403388:	f8ca 5004 	str.w	r5, [sl, #4]
  40338c:	9310      	str	r3, [sp, #64]	; 0x40
  40338e:	ddee      	ble.n	40336e <_vfiprintf_r+0x7fe>
  403390:	bb42      	cbnz	r2, 4033e4 <_vfiprintf_r+0x874>
  403392:	3c10      	subs	r4, #16
  403394:	2c10      	cmp	r4, #16
  403396:	f04f 0001 	mov.w	r0, #1
  40339a:	4611      	mov	r1, r2
  40339c:	46ca      	mov	sl, r9
  40339e:	dced      	bgt.n	40337c <_vfiprintf_r+0x80c>
  4033a0:	4422      	add	r2, r4
  4033a2:	2807      	cmp	r0, #7
  4033a4:	9211      	str	r2, [sp, #68]	; 0x44
  4033a6:	f8ca 6000 	str.w	r6, [sl]
  4033aa:	f8ca 4004 	str.w	r4, [sl, #4]
  4033ae:	9010      	str	r0, [sp, #64]	; 0x40
  4033b0:	dd51      	ble.n	403456 <_vfiprintf_r+0x8e6>
  4033b2:	2a00      	cmp	r2, #0
  4033b4:	f040 819b 	bne.w	4036ee <_vfiprintf_r+0xb7e>
  4033b8:	9b03      	ldr	r3, [sp, #12]
  4033ba:	9a08      	ldr	r2, [sp, #32]
  4033bc:	9901      	ldr	r1, [sp, #4]
  4033be:	428a      	cmp	r2, r1
  4033c0:	bfac      	ite	ge
  4033c2:	189b      	addge	r3, r3, r2
  4033c4:	185b      	addlt	r3, r3, r1
  4033c6:	9303      	str	r3, [sp, #12]
  4033c8:	e04e      	b.n	403468 <_vfiprintf_r+0x8f8>
  4033ca:	aa0f      	add	r2, sp, #60	; 0x3c
  4033cc:	4651      	mov	r1, sl
  4033ce:	4638      	mov	r0, r7
  4033d0:	f7ff fb8e 	bl	402af0 <__sprint_r.part.0>
  4033d4:	2800      	cmp	r0, #0
  4033d6:	f040 813f 	bne.w	403658 <_vfiprintf_r+0xae8>
  4033da:	9910      	ldr	r1, [sp, #64]	; 0x40
  4033dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4033de:	1c48      	adds	r0, r1, #1
  4033e0:	46ce      	mov	lr, r9
  4033e2:	e77f      	b.n	4032e4 <_vfiprintf_r+0x774>
  4033e4:	aa0f      	add	r2, sp, #60	; 0x3c
  4033e6:	4659      	mov	r1, fp
  4033e8:	4638      	mov	r0, r7
  4033ea:	f7ff fb81 	bl	402af0 <__sprint_r.part.0>
  4033ee:	b960      	cbnz	r0, 40340a <_vfiprintf_r+0x89a>
  4033f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4033f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4033f4:	1c48      	adds	r0, r1, #1
  4033f6:	46ca      	mov	sl, r9
  4033f8:	e7bd      	b.n	403376 <_vfiprintf_r+0x806>
  4033fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4033fc:	f8dd b010 	ldr.w	fp, [sp, #16]
  403400:	2b00      	cmp	r3, #0
  403402:	f040 81d4 	bne.w	4037ae <_vfiprintf_r+0xc3e>
  403406:	2300      	movs	r3, #0
  403408:	9310      	str	r3, [sp, #64]	; 0x40
  40340a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40340e:	f013 0f01 	tst.w	r3, #1
  403412:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403416:	d102      	bne.n	40341e <_vfiprintf_r+0x8ae>
  403418:	059a      	lsls	r2, r3, #22
  40341a:	f140 80de 	bpl.w	4035da <_vfiprintf_r+0xa6a>
  40341e:	065b      	lsls	r3, r3, #25
  403420:	f53f acb2 	bmi.w	402d88 <_vfiprintf_r+0x218>
  403424:	9803      	ldr	r0, [sp, #12]
  403426:	b02d      	add	sp, #180	; 0xb4
  403428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40342c:	2a00      	cmp	r2, #0
  40342e:	f040 8106 	bne.w	40363e <_vfiprintf_r+0xace>
  403432:	9a05      	ldr	r2, [sp, #20]
  403434:	921d      	str	r2, [sp, #116]	; 0x74
  403436:	2301      	movs	r3, #1
  403438:	9211      	str	r2, [sp, #68]	; 0x44
  40343a:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40343e:	9310      	str	r3, [sp, #64]	; 0x40
  403440:	46ca      	mov	sl, r9
  403442:	f10a 0a08 	add.w	sl, sl, #8
  403446:	9b02      	ldr	r3, [sp, #8]
  403448:	0759      	lsls	r1, r3, #29
  40344a:	d504      	bpl.n	403456 <_vfiprintf_r+0x8e6>
  40344c:	9b08      	ldr	r3, [sp, #32]
  40344e:	9901      	ldr	r1, [sp, #4]
  403450:	1a5c      	subs	r4, r3, r1
  403452:	2c00      	cmp	r4, #0
  403454:	dc81      	bgt.n	40335a <_vfiprintf_r+0x7ea>
  403456:	9b03      	ldr	r3, [sp, #12]
  403458:	9908      	ldr	r1, [sp, #32]
  40345a:	9801      	ldr	r0, [sp, #4]
  40345c:	4281      	cmp	r1, r0
  40345e:	bfac      	ite	ge
  403460:	185b      	addge	r3, r3, r1
  403462:	181b      	addlt	r3, r3, r0
  403464:	9303      	str	r3, [sp, #12]
  403466:	bb72      	cbnz	r2, 4034c6 <_vfiprintf_r+0x956>
  403468:	2300      	movs	r3, #0
  40346a:	9310      	str	r3, [sp, #64]	; 0x40
  40346c:	46ca      	mov	sl, r9
  40346e:	f7ff bbbc 	b.w	402bea <_vfiprintf_r+0x7a>
  403472:	aa0f      	add	r2, sp, #60	; 0x3c
  403474:	9904      	ldr	r1, [sp, #16]
  403476:	4620      	mov	r0, r4
  403478:	f7ff fb3a 	bl	402af0 <__sprint_r.part.0>
  40347c:	bb50      	cbnz	r0, 4034d4 <_vfiprintf_r+0x964>
  40347e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403480:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403482:	f101 0e01 	add.w	lr, r1, #1
  403486:	46cc      	mov	ip, r9
  403488:	e548      	b.n	402f1c <_vfiprintf_r+0x3ac>
  40348a:	2a00      	cmp	r2, #0
  40348c:	f040 8140 	bne.w	403710 <_vfiprintf_r+0xba0>
  403490:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403494:	2900      	cmp	r1, #0
  403496:	f000 811b 	beq.w	4036d0 <_vfiprintf_r+0xb60>
  40349a:	2201      	movs	r2, #1
  40349c:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4034a0:	4610      	mov	r0, r2
  4034a2:	921d      	str	r2, [sp, #116]	; 0x74
  4034a4:	911c      	str	r1, [sp, #112]	; 0x70
  4034a6:	46ca      	mov	sl, r9
  4034a8:	4601      	mov	r1, r0
  4034aa:	f10a 0a08 	add.w	sl, sl, #8
  4034ae:	3001      	adds	r0, #1
  4034b0:	e507      	b.n	402ec2 <_vfiprintf_r+0x352>
  4034b2:	9b02      	ldr	r3, [sp, #8]
  4034b4:	2a01      	cmp	r2, #1
  4034b6:	f000 8098 	beq.w	4035ea <_vfiprintf_r+0xa7a>
  4034ba:	2a02      	cmp	r2, #2
  4034bc:	d10d      	bne.n	4034da <_vfiprintf_r+0x96a>
  4034be:	9302      	str	r3, [sp, #8]
  4034c0:	2600      	movs	r6, #0
  4034c2:	2700      	movs	r7, #0
  4034c4:	e5b0      	b.n	403028 <_vfiprintf_r+0x4b8>
  4034c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4034c8:	9904      	ldr	r1, [sp, #16]
  4034ca:	9806      	ldr	r0, [sp, #24]
  4034cc:	f7ff fb10 	bl	402af0 <__sprint_r.part.0>
  4034d0:	2800      	cmp	r0, #0
  4034d2:	d0c9      	beq.n	403468 <_vfiprintf_r+0x8f8>
  4034d4:	f8dd b010 	ldr.w	fp, [sp, #16]
  4034d8:	e797      	b.n	40340a <_vfiprintf_r+0x89a>
  4034da:	9302      	str	r3, [sp, #8]
  4034dc:	2600      	movs	r6, #0
  4034de:	2700      	movs	r7, #0
  4034e0:	4649      	mov	r1, r9
  4034e2:	e000      	b.n	4034e6 <_vfiprintf_r+0x976>
  4034e4:	4659      	mov	r1, fp
  4034e6:	08f2      	lsrs	r2, r6, #3
  4034e8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4034ec:	08f8      	lsrs	r0, r7, #3
  4034ee:	f006 0307 	and.w	r3, r6, #7
  4034f2:	4607      	mov	r7, r0
  4034f4:	4616      	mov	r6, r2
  4034f6:	3330      	adds	r3, #48	; 0x30
  4034f8:	ea56 0207 	orrs.w	r2, r6, r7
  4034fc:	f801 3c01 	strb.w	r3, [r1, #-1]
  403500:	f101 3bff 	add.w	fp, r1, #4294967295
  403504:	d1ee      	bne.n	4034e4 <_vfiprintf_r+0x974>
  403506:	9a02      	ldr	r2, [sp, #8]
  403508:	07d6      	lsls	r6, r2, #31
  40350a:	f57f ad9d 	bpl.w	403048 <_vfiprintf_r+0x4d8>
  40350e:	2b30      	cmp	r3, #48	; 0x30
  403510:	f43f ad9a 	beq.w	403048 <_vfiprintf_r+0x4d8>
  403514:	3902      	subs	r1, #2
  403516:	2330      	movs	r3, #48	; 0x30
  403518:	f80b 3c01 	strb.w	r3, [fp, #-1]
  40351c:	eba9 0301 	sub.w	r3, r9, r1
  403520:	9305      	str	r3, [sp, #20]
  403522:	468b      	mov	fp, r1
  403524:	e476      	b.n	402e14 <_vfiprintf_r+0x2a4>
  403526:	9b03      	ldr	r3, [sp, #12]
  403528:	9a08      	ldr	r2, [sp, #32]
  40352a:	428a      	cmp	r2, r1
  40352c:	bfac      	ite	ge
  40352e:	189b      	addge	r3, r3, r2
  403530:	185b      	addlt	r3, r3, r1
  403532:	9303      	str	r3, [sp, #12]
  403534:	e798      	b.n	403468 <_vfiprintf_r+0x8f8>
  403536:	2202      	movs	r2, #2
  403538:	e44d      	b.n	402dd6 <_vfiprintf_r+0x266>
  40353a:	2f00      	cmp	r7, #0
  40353c:	bf08      	it	eq
  40353e:	2e0a      	cmpeq	r6, #10
  403540:	d352      	bcc.n	4035e8 <_vfiprintf_r+0xa78>
  403542:	46cb      	mov	fp, r9
  403544:	4630      	mov	r0, r6
  403546:	4639      	mov	r1, r7
  403548:	220a      	movs	r2, #10
  40354a:	2300      	movs	r3, #0
  40354c:	f001 fe9a 	bl	405284 <__aeabi_uldivmod>
  403550:	3230      	adds	r2, #48	; 0x30
  403552:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403556:	4630      	mov	r0, r6
  403558:	4639      	mov	r1, r7
  40355a:	2300      	movs	r3, #0
  40355c:	220a      	movs	r2, #10
  40355e:	f001 fe91 	bl	405284 <__aeabi_uldivmod>
  403562:	4606      	mov	r6, r0
  403564:	460f      	mov	r7, r1
  403566:	ea56 0307 	orrs.w	r3, r6, r7
  40356a:	d1eb      	bne.n	403544 <_vfiprintf_r+0x9d4>
  40356c:	e56c      	b.n	403048 <_vfiprintf_r+0x4d8>
  40356e:	9405      	str	r4, [sp, #20]
  403570:	46cb      	mov	fp, r9
  403572:	e44f      	b.n	402e14 <_vfiprintf_r+0x2a4>
  403574:	aa0f      	add	r2, sp, #60	; 0x3c
  403576:	9904      	ldr	r1, [sp, #16]
  403578:	9806      	ldr	r0, [sp, #24]
  40357a:	f7ff fab9 	bl	402af0 <__sprint_r.part.0>
  40357e:	2800      	cmp	r0, #0
  403580:	d1a8      	bne.n	4034d4 <_vfiprintf_r+0x964>
  403582:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403584:	46ca      	mov	sl, r9
  403586:	e75e      	b.n	403446 <_vfiprintf_r+0x8d6>
  403588:	aa0f      	add	r2, sp, #60	; 0x3c
  40358a:	9904      	ldr	r1, [sp, #16]
  40358c:	9806      	ldr	r0, [sp, #24]
  40358e:	f7ff faaf 	bl	402af0 <__sprint_r.part.0>
  403592:	2800      	cmp	r0, #0
  403594:	d19e      	bne.n	4034d4 <_vfiprintf_r+0x964>
  403596:	46ca      	mov	sl, r9
  403598:	f7ff bbc0 	b.w	402d1c <_vfiprintf_r+0x1ac>
  40359c:	00405674 	.word	0x00405674
  4035a0:	00405664 	.word	0x00405664
  4035a4:	3104      	adds	r1, #4
  4035a6:	6816      	ldr	r6, [r2, #0]
  4035a8:	9107      	str	r1, [sp, #28]
  4035aa:	2201      	movs	r2, #1
  4035ac:	2700      	movs	r7, #0
  4035ae:	e412      	b.n	402dd6 <_vfiprintf_r+0x266>
  4035b0:	9807      	ldr	r0, [sp, #28]
  4035b2:	4601      	mov	r1, r0
  4035b4:	3104      	adds	r1, #4
  4035b6:	6806      	ldr	r6, [r0, #0]
  4035b8:	9107      	str	r1, [sp, #28]
  4035ba:	2700      	movs	r7, #0
  4035bc:	e40b      	b.n	402dd6 <_vfiprintf_r+0x266>
  4035be:	680e      	ldr	r6, [r1, #0]
  4035c0:	3104      	adds	r1, #4
  4035c2:	9107      	str	r1, [sp, #28]
  4035c4:	2700      	movs	r7, #0
  4035c6:	e591      	b.n	4030ec <_vfiprintf_r+0x57c>
  4035c8:	9907      	ldr	r1, [sp, #28]
  4035ca:	680e      	ldr	r6, [r1, #0]
  4035cc:	460a      	mov	r2, r1
  4035ce:	17f7      	asrs	r7, r6, #31
  4035d0:	3204      	adds	r2, #4
  4035d2:	9207      	str	r2, [sp, #28]
  4035d4:	4630      	mov	r0, r6
  4035d6:	4639      	mov	r1, r7
  4035d8:	e50f      	b.n	402ffa <_vfiprintf_r+0x48a>
  4035da:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4035de:	f000 fe83 	bl	4042e8 <__retarget_lock_release_recursive>
  4035e2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4035e6:	e71a      	b.n	40341e <_vfiprintf_r+0x8ae>
  4035e8:	9b02      	ldr	r3, [sp, #8]
  4035ea:	9302      	str	r3, [sp, #8]
  4035ec:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4035f0:	3630      	adds	r6, #48	; 0x30
  4035f2:	2301      	movs	r3, #1
  4035f4:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4035f8:	9305      	str	r3, [sp, #20]
  4035fa:	e40b      	b.n	402e14 <_vfiprintf_r+0x2a4>
  4035fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4035fe:	9904      	ldr	r1, [sp, #16]
  403600:	9806      	ldr	r0, [sp, #24]
  403602:	f7ff fa75 	bl	402af0 <__sprint_r.part.0>
  403606:	2800      	cmp	r0, #0
  403608:	f47f af64 	bne.w	4034d4 <_vfiprintf_r+0x964>
  40360c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40360e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403610:	1c48      	adds	r0, r1, #1
  403612:	46ca      	mov	sl, r9
  403614:	e651      	b.n	4032ba <_vfiprintf_r+0x74a>
  403616:	aa0f      	add	r2, sp, #60	; 0x3c
  403618:	9904      	ldr	r1, [sp, #16]
  40361a:	9806      	ldr	r0, [sp, #24]
  40361c:	f7ff fa68 	bl	402af0 <__sprint_r.part.0>
  403620:	2800      	cmp	r0, #0
  403622:	f47f af57 	bne.w	4034d4 <_vfiprintf_r+0x964>
  403626:	9910      	ldr	r1, [sp, #64]	; 0x40
  403628:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40362a:	1c48      	adds	r0, r1, #1
  40362c:	46ca      	mov	sl, r9
  40362e:	e448      	b.n	402ec2 <_vfiprintf_r+0x352>
  403630:	2a00      	cmp	r2, #0
  403632:	f040 8091 	bne.w	403758 <_vfiprintf_r+0xbe8>
  403636:	2001      	movs	r0, #1
  403638:	4611      	mov	r1, r2
  40363a:	46ca      	mov	sl, r9
  40363c:	e641      	b.n	4032c2 <_vfiprintf_r+0x752>
  40363e:	aa0f      	add	r2, sp, #60	; 0x3c
  403640:	9904      	ldr	r1, [sp, #16]
  403642:	9806      	ldr	r0, [sp, #24]
  403644:	f7ff fa54 	bl	402af0 <__sprint_r.part.0>
  403648:	2800      	cmp	r0, #0
  40364a:	f47f af43 	bne.w	4034d4 <_vfiprintf_r+0x964>
  40364e:	9810      	ldr	r0, [sp, #64]	; 0x40
  403650:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403652:	3001      	adds	r0, #1
  403654:	46ca      	mov	sl, r9
  403656:	e667      	b.n	403328 <_vfiprintf_r+0x7b8>
  403658:	46d3      	mov	fp, sl
  40365a:	e6d6      	b.n	40340a <_vfiprintf_r+0x89a>
  40365c:	9e07      	ldr	r6, [sp, #28]
  40365e:	3607      	adds	r6, #7
  403660:	f026 0207 	bic.w	r2, r6, #7
  403664:	f102 0108 	add.w	r1, r2, #8
  403668:	e9d2 6700 	ldrd	r6, r7, [r2]
  40366c:	9107      	str	r1, [sp, #28]
  40366e:	2201      	movs	r2, #1
  403670:	f7ff bbb1 	b.w	402dd6 <_vfiprintf_r+0x266>
  403674:	9e07      	ldr	r6, [sp, #28]
  403676:	3607      	adds	r6, #7
  403678:	f026 0607 	bic.w	r6, r6, #7
  40367c:	e9d6 0100 	ldrd	r0, r1, [r6]
  403680:	f106 0208 	add.w	r2, r6, #8
  403684:	9207      	str	r2, [sp, #28]
  403686:	4606      	mov	r6, r0
  403688:	460f      	mov	r7, r1
  40368a:	e4b6      	b.n	402ffa <_vfiprintf_r+0x48a>
  40368c:	9e07      	ldr	r6, [sp, #28]
  40368e:	3607      	adds	r6, #7
  403690:	f026 0207 	bic.w	r2, r6, #7
  403694:	f102 0108 	add.w	r1, r2, #8
  403698:	e9d2 6700 	ldrd	r6, r7, [r2]
  40369c:	9107      	str	r1, [sp, #28]
  40369e:	2200      	movs	r2, #0
  4036a0:	f7ff bb99 	b.w	402dd6 <_vfiprintf_r+0x266>
  4036a4:	9e07      	ldr	r6, [sp, #28]
  4036a6:	3607      	adds	r6, #7
  4036a8:	f026 0107 	bic.w	r1, r6, #7
  4036ac:	f101 0008 	add.w	r0, r1, #8
  4036b0:	9007      	str	r0, [sp, #28]
  4036b2:	e9d1 6700 	ldrd	r6, r7, [r1]
  4036b6:	e519      	b.n	4030ec <_vfiprintf_r+0x57c>
  4036b8:	46cb      	mov	fp, r9
  4036ba:	f7ff bbab 	b.w	402e14 <_vfiprintf_r+0x2a4>
  4036be:	252d      	movs	r5, #45	; 0x2d
  4036c0:	4276      	negs	r6, r6
  4036c2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4036c6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4036ca:	2201      	movs	r2, #1
  4036cc:	f7ff bb88 	b.w	402de0 <_vfiprintf_r+0x270>
  4036d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4036d2:	b9b3      	cbnz	r3, 403702 <_vfiprintf_r+0xb92>
  4036d4:	4611      	mov	r1, r2
  4036d6:	2001      	movs	r0, #1
  4036d8:	46ca      	mov	sl, r9
  4036da:	e5f2      	b.n	4032c2 <_vfiprintf_r+0x752>
  4036dc:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4036e0:	f000 fe02 	bl	4042e8 <__retarget_lock_release_recursive>
  4036e4:	f04f 33ff 	mov.w	r3, #4294967295
  4036e8:	9303      	str	r3, [sp, #12]
  4036ea:	f7ff bb50 	b.w	402d8e <_vfiprintf_r+0x21e>
  4036ee:	aa0f      	add	r2, sp, #60	; 0x3c
  4036f0:	9904      	ldr	r1, [sp, #16]
  4036f2:	9806      	ldr	r0, [sp, #24]
  4036f4:	f7ff f9fc 	bl	402af0 <__sprint_r.part.0>
  4036f8:	2800      	cmp	r0, #0
  4036fa:	f47f aeeb 	bne.w	4034d4 <_vfiprintf_r+0x964>
  4036fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403700:	e6a9      	b.n	403456 <_vfiprintf_r+0x8e6>
  403702:	ab0e      	add	r3, sp, #56	; 0x38
  403704:	2202      	movs	r2, #2
  403706:	931c      	str	r3, [sp, #112]	; 0x70
  403708:	921d      	str	r2, [sp, #116]	; 0x74
  40370a:	2001      	movs	r0, #1
  40370c:	46ca      	mov	sl, r9
  40370e:	e5d0      	b.n	4032b2 <_vfiprintf_r+0x742>
  403710:	aa0f      	add	r2, sp, #60	; 0x3c
  403712:	9904      	ldr	r1, [sp, #16]
  403714:	9806      	ldr	r0, [sp, #24]
  403716:	f7ff f9eb 	bl	402af0 <__sprint_r.part.0>
  40371a:	2800      	cmp	r0, #0
  40371c:	f47f aeda 	bne.w	4034d4 <_vfiprintf_r+0x964>
  403720:	9910      	ldr	r1, [sp, #64]	; 0x40
  403722:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403724:	1c48      	adds	r0, r1, #1
  403726:	46ca      	mov	sl, r9
  403728:	e5a4      	b.n	403274 <_vfiprintf_r+0x704>
  40372a:	9a07      	ldr	r2, [sp, #28]
  40372c:	9903      	ldr	r1, [sp, #12]
  40372e:	6813      	ldr	r3, [r2, #0]
  403730:	17cd      	asrs	r5, r1, #31
  403732:	4608      	mov	r0, r1
  403734:	3204      	adds	r2, #4
  403736:	4629      	mov	r1, r5
  403738:	9207      	str	r2, [sp, #28]
  40373a:	e9c3 0100 	strd	r0, r1, [r3]
  40373e:	f7ff ba54 	b.w	402bea <_vfiprintf_r+0x7a>
  403742:	4658      	mov	r0, fp
  403744:	9607      	str	r6, [sp, #28]
  403746:	9302      	str	r3, [sp, #8]
  403748:	f7ff f8ba 	bl	4028c0 <strlen>
  40374c:	2400      	movs	r4, #0
  40374e:	9005      	str	r0, [sp, #20]
  403750:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403754:	f7ff bb5e 	b.w	402e14 <_vfiprintf_r+0x2a4>
  403758:	aa0f      	add	r2, sp, #60	; 0x3c
  40375a:	9904      	ldr	r1, [sp, #16]
  40375c:	9806      	ldr	r0, [sp, #24]
  40375e:	f7ff f9c7 	bl	402af0 <__sprint_r.part.0>
  403762:	2800      	cmp	r0, #0
  403764:	f47f aeb6 	bne.w	4034d4 <_vfiprintf_r+0x964>
  403768:	9910      	ldr	r1, [sp, #64]	; 0x40
  40376a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40376c:	1c48      	adds	r0, r1, #1
  40376e:	46ca      	mov	sl, r9
  403770:	e5a7      	b.n	4032c2 <_vfiprintf_r+0x752>
  403772:	9910      	ldr	r1, [sp, #64]	; 0x40
  403774:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403776:	4e20      	ldr	r6, [pc, #128]	; (4037f8 <_vfiprintf_r+0xc88>)
  403778:	3101      	adds	r1, #1
  40377a:	f7ff bb90 	b.w	402e9e <_vfiprintf_r+0x32e>
  40377e:	2c06      	cmp	r4, #6
  403780:	bf28      	it	cs
  403782:	2406      	movcs	r4, #6
  403784:	9405      	str	r4, [sp, #20]
  403786:	9607      	str	r6, [sp, #28]
  403788:	9401      	str	r4, [sp, #4]
  40378a:	f8df b070 	ldr.w	fp, [pc, #112]	; 4037fc <_vfiprintf_r+0xc8c>
  40378e:	e4d5      	b.n	40313c <_vfiprintf_r+0x5cc>
  403790:	9810      	ldr	r0, [sp, #64]	; 0x40
  403792:	4e19      	ldr	r6, [pc, #100]	; (4037f8 <_vfiprintf_r+0xc88>)
  403794:	3001      	adds	r0, #1
  403796:	e603      	b.n	4033a0 <_vfiprintf_r+0x830>
  403798:	9405      	str	r4, [sp, #20]
  40379a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40379e:	9607      	str	r6, [sp, #28]
  4037a0:	9302      	str	r3, [sp, #8]
  4037a2:	4604      	mov	r4, r0
  4037a4:	f7ff bb36 	b.w	402e14 <_vfiprintf_r+0x2a4>
  4037a8:	4686      	mov	lr, r0
  4037aa:	f7ff bbce 	b.w	402f4a <_vfiprintf_r+0x3da>
  4037ae:	9806      	ldr	r0, [sp, #24]
  4037b0:	aa0f      	add	r2, sp, #60	; 0x3c
  4037b2:	4659      	mov	r1, fp
  4037b4:	f7ff f99c 	bl	402af0 <__sprint_r.part.0>
  4037b8:	2800      	cmp	r0, #0
  4037ba:	f43f ae24 	beq.w	403406 <_vfiprintf_r+0x896>
  4037be:	e624      	b.n	40340a <_vfiprintf_r+0x89a>
  4037c0:	9907      	ldr	r1, [sp, #28]
  4037c2:	f898 2001 	ldrb.w	r2, [r8, #1]
  4037c6:	680c      	ldr	r4, [r1, #0]
  4037c8:	3104      	adds	r1, #4
  4037ca:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4037ce:	46b8      	mov	r8, r7
  4037d0:	9107      	str	r1, [sp, #28]
  4037d2:	f7ff ba3f 	b.w	402c54 <_vfiprintf_r+0xe4>
  4037d6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4037da:	e43c      	b.n	403056 <_vfiprintf_r+0x4e6>
  4037dc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4037e0:	e521      	b.n	403226 <_vfiprintf_r+0x6b6>
  4037e2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4037e6:	f7ff bbf4 	b.w	402fd2 <_vfiprintf_r+0x462>
  4037ea:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4037ee:	e491      	b.n	403114 <_vfiprintf_r+0x5a4>
  4037f0:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4037f4:	e469      	b.n	4030ca <_vfiprintf_r+0x55a>
  4037f6:	bf00      	nop
  4037f8:	00405664 	.word	0x00405664
  4037fc:	0040565c 	.word	0x0040565c

00403800 <__sbprintf>:
  403800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403804:	460c      	mov	r4, r1
  403806:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40380a:	8989      	ldrh	r1, [r1, #12]
  40380c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40380e:	89e5      	ldrh	r5, [r4, #14]
  403810:	9619      	str	r6, [sp, #100]	; 0x64
  403812:	f021 0102 	bic.w	r1, r1, #2
  403816:	4606      	mov	r6, r0
  403818:	69e0      	ldr	r0, [r4, #28]
  40381a:	f8ad 100c 	strh.w	r1, [sp, #12]
  40381e:	4617      	mov	r7, r2
  403820:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403824:	6a62      	ldr	r2, [r4, #36]	; 0x24
  403826:	f8ad 500e 	strh.w	r5, [sp, #14]
  40382a:	4698      	mov	r8, r3
  40382c:	ad1a      	add	r5, sp, #104	; 0x68
  40382e:	2300      	movs	r3, #0
  403830:	9007      	str	r0, [sp, #28]
  403832:	a816      	add	r0, sp, #88	; 0x58
  403834:	9209      	str	r2, [sp, #36]	; 0x24
  403836:	9306      	str	r3, [sp, #24]
  403838:	9500      	str	r5, [sp, #0]
  40383a:	9504      	str	r5, [sp, #16]
  40383c:	9102      	str	r1, [sp, #8]
  40383e:	9105      	str	r1, [sp, #20]
  403840:	f000 fd4c 	bl	4042dc <__retarget_lock_init_recursive>
  403844:	4643      	mov	r3, r8
  403846:	463a      	mov	r2, r7
  403848:	4669      	mov	r1, sp
  40384a:	4630      	mov	r0, r6
  40384c:	f7ff f990 	bl	402b70 <_vfiprintf_r>
  403850:	1e05      	subs	r5, r0, #0
  403852:	db07      	blt.n	403864 <__sbprintf+0x64>
  403854:	4630      	mov	r0, r6
  403856:	4669      	mov	r1, sp
  403858:	f000 f928 	bl	403aac <_fflush_r>
  40385c:	2800      	cmp	r0, #0
  40385e:	bf18      	it	ne
  403860:	f04f 35ff 	movne.w	r5, #4294967295
  403864:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403868:	065b      	lsls	r3, r3, #25
  40386a:	d503      	bpl.n	403874 <__sbprintf+0x74>
  40386c:	89a3      	ldrh	r3, [r4, #12]
  40386e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403872:	81a3      	strh	r3, [r4, #12]
  403874:	9816      	ldr	r0, [sp, #88]	; 0x58
  403876:	f000 fd33 	bl	4042e0 <__retarget_lock_close_recursive>
  40387a:	4628      	mov	r0, r5
  40387c:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403884 <__swsetup_r>:
  403884:	b538      	push	{r3, r4, r5, lr}
  403886:	4b30      	ldr	r3, [pc, #192]	; (403948 <__swsetup_r+0xc4>)
  403888:	681b      	ldr	r3, [r3, #0]
  40388a:	4605      	mov	r5, r0
  40388c:	460c      	mov	r4, r1
  40388e:	b113      	cbz	r3, 403896 <__swsetup_r+0x12>
  403890:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403892:	2a00      	cmp	r2, #0
  403894:	d038      	beq.n	403908 <__swsetup_r+0x84>
  403896:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40389a:	b293      	uxth	r3, r2
  40389c:	0718      	lsls	r0, r3, #28
  40389e:	d50c      	bpl.n	4038ba <__swsetup_r+0x36>
  4038a0:	6920      	ldr	r0, [r4, #16]
  4038a2:	b1a8      	cbz	r0, 4038d0 <__swsetup_r+0x4c>
  4038a4:	f013 0201 	ands.w	r2, r3, #1
  4038a8:	d01e      	beq.n	4038e8 <__swsetup_r+0x64>
  4038aa:	6963      	ldr	r3, [r4, #20]
  4038ac:	2200      	movs	r2, #0
  4038ae:	425b      	negs	r3, r3
  4038b0:	61a3      	str	r3, [r4, #24]
  4038b2:	60a2      	str	r2, [r4, #8]
  4038b4:	b1f0      	cbz	r0, 4038f4 <__swsetup_r+0x70>
  4038b6:	2000      	movs	r0, #0
  4038b8:	bd38      	pop	{r3, r4, r5, pc}
  4038ba:	06d9      	lsls	r1, r3, #27
  4038bc:	d53c      	bpl.n	403938 <__swsetup_r+0xb4>
  4038be:	0758      	lsls	r0, r3, #29
  4038c0:	d426      	bmi.n	403910 <__swsetup_r+0x8c>
  4038c2:	6920      	ldr	r0, [r4, #16]
  4038c4:	f042 0308 	orr.w	r3, r2, #8
  4038c8:	81a3      	strh	r3, [r4, #12]
  4038ca:	b29b      	uxth	r3, r3
  4038cc:	2800      	cmp	r0, #0
  4038ce:	d1e9      	bne.n	4038a4 <__swsetup_r+0x20>
  4038d0:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4038d4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4038d8:	d0e4      	beq.n	4038a4 <__swsetup_r+0x20>
  4038da:	4628      	mov	r0, r5
  4038dc:	4621      	mov	r1, r4
  4038de:	f000 fd33 	bl	404348 <__smakebuf_r>
  4038e2:	89a3      	ldrh	r3, [r4, #12]
  4038e4:	6920      	ldr	r0, [r4, #16]
  4038e6:	e7dd      	b.n	4038a4 <__swsetup_r+0x20>
  4038e8:	0799      	lsls	r1, r3, #30
  4038ea:	bf58      	it	pl
  4038ec:	6962      	ldrpl	r2, [r4, #20]
  4038ee:	60a2      	str	r2, [r4, #8]
  4038f0:	2800      	cmp	r0, #0
  4038f2:	d1e0      	bne.n	4038b6 <__swsetup_r+0x32>
  4038f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4038f8:	061a      	lsls	r2, r3, #24
  4038fa:	d5dd      	bpl.n	4038b8 <__swsetup_r+0x34>
  4038fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403900:	81a3      	strh	r3, [r4, #12]
  403902:	f04f 30ff 	mov.w	r0, #4294967295
  403906:	bd38      	pop	{r3, r4, r5, pc}
  403908:	4618      	mov	r0, r3
  40390a:	f000 f927 	bl	403b5c <__sinit>
  40390e:	e7c2      	b.n	403896 <__swsetup_r+0x12>
  403910:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403912:	b151      	cbz	r1, 40392a <__swsetup_r+0xa6>
  403914:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403918:	4299      	cmp	r1, r3
  40391a:	d004      	beq.n	403926 <__swsetup_r+0xa2>
  40391c:	4628      	mov	r0, r5
  40391e:	f000 fa43 	bl	403da8 <_free_r>
  403922:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403926:	2300      	movs	r3, #0
  403928:	6323      	str	r3, [r4, #48]	; 0x30
  40392a:	2300      	movs	r3, #0
  40392c:	6920      	ldr	r0, [r4, #16]
  40392e:	6063      	str	r3, [r4, #4]
  403930:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403934:	6020      	str	r0, [r4, #0]
  403936:	e7c5      	b.n	4038c4 <__swsetup_r+0x40>
  403938:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40393c:	2309      	movs	r3, #9
  40393e:	602b      	str	r3, [r5, #0]
  403940:	f04f 30ff 	mov.w	r0, #4294967295
  403944:	81a2      	strh	r2, [r4, #12]
  403946:	bd38      	pop	{r3, r4, r5, pc}
  403948:	20400168 	.word	0x20400168

0040394c <register_fini>:
  40394c:	4b02      	ldr	r3, [pc, #8]	; (403958 <register_fini+0xc>)
  40394e:	b113      	cbz	r3, 403956 <register_fini+0xa>
  403950:	4802      	ldr	r0, [pc, #8]	; (40395c <register_fini+0x10>)
  403952:	f000 b805 	b.w	403960 <atexit>
  403956:	4770      	bx	lr
  403958:	00000000 	.word	0x00000000
  40395c:	00403bcd 	.word	0x00403bcd

00403960 <atexit>:
  403960:	2300      	movs	r3, #0
  403962:	4601      	mov	r1, r0
  403964:	461a      	mov	r2, r3
  403966:	4618      	mov	r0, r3
  403968:	f001 bb64 	b.w	405034 <__register_exitproc>

0040396c <__sflush_r>:
  40396c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403970:	b29a      	uxth	r2, r3
  403972:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403976:	460d      	mov	r5, r1
  403978:	0711      	lsls	r1, r2, #28
  40397a:	4680      	mov	r8, r0
  40397c:	d43a      	bmi.n	4039f4 <__sflush_r+0x88>
  40397e:	686a      	ldr	r2, [r5, #4]
  403980:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403984:	2a00      	cmp	r2, #0
  403986:	81ab      	strh	r3, [r5, #12]
  403988:	dd6f      	ble.n	403a6a <__sflush_r+0xfe>
  40398a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40398c:	2c00      	cmp	r4, #0
  40398e:	d049      	beq.n	403a24 <__sflush_r+0xb8>
  403990:	2200      	movs	r2, #0
  403992:	b29b      	uxth	r3, r3
  403994:	f8d8 6000 	ldr.w	r6, [r8]
  403998:	f8c8 2000 	str.w	r2, [r8]
  40399c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4039a0:	d067      	beq.n	403a72 <__sflush_r+0x106>
  4039a2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4039a4:	075f      	lsls	r7, r3, #29
  4039a6:	d505      	bpl.n	4039b4 <__sflush_r+0x48>
  4039a8:	6869      	ldr	r1, [r5, #4]
  4039aa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4039ac:	1a52      	subs	r2, r2, r1
  4039ae:	b10b      	cbz	r3, 4039b4 <__sflush_r+0x48>
  4039b0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4039b2:	1ad2      	subs	r2, r2, r3
  4039b4:	2300      	movs	r3, #0
  4039b6:	69e9      	ldr	r1, [r5, #28]
  4039b8:	4640      	mov	r0, r8
  4039ba:	47a0      	blx	r4
  4039bc:	1c44      	adds	r4, r0, #1
  4039be:	d03c      	beq.n	403a3a <__sflush_r+0xce>
  4039c0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4039c4:	692a      	ldr	r2, [r5, #16]
  4039c6:	602a      	str	r2, [r5, #0]
  4039c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4039cc:	2200      	movs	r2, #0
  4039ce:	81ab      	strh	r3, [r5, #12]
  4039d0:	04db      	lsls	r3, r3, #19
  4039d2:	606a      	str	r2, [r5, #4]
  4039d4:	d447      	bmi.n	403a66 <__sflush_r+0xfa>
  4039d6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4039d8:	f8c8 6000 	str.w	r6, [r8]
  4039dc:	b311      	cbz	r1, 403a24 <__sflush_r+0xb8>
  4039de:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4039e2:	4299      	cmp	r1, r3
  4039e4:	d002      	beq.n	4039ec <__sflush_r+0x80>
  4039e6:	4640      	mov	r0, r8
  4039e8:	f000 f9de 	bl	403da8 <_free_r>
  4039ec:	2000      	movs	r0, #0
  4039ee:	6328      	str	r0, [r5, #48]	; 0x30
  4039f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4039f4:	692e      	ldr	r6, [r5, #16]
  4039f6:	b1ae      	cbz	r6, 403a24 <__sflush_r+0xb8>
  4039f8:	682c      	ldr	r4, [r5, #0]
  4039fa:	602e      	str	r6, [r5, #0]
  4039fc:	0791      	lsls	r1, r2, #30
  4039fe:	bf0c      	ite	eq
  403a00:	696b      	ldreq	r3, [r5, #20]
  403a02:	2300      	movne	r3, #0
  403a04:	1ba4      	subs	r4, r4, r6
  403a06:	60ab      	str	r3, [r5, #8]
  403a08:	e00a      	b.n	403a20 <__sflush_r+0xb4>
  403a0a:	4623      	mov	r3, r4
  403a0c:	4632      	mov	r2, r6
  403a0e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403a10:	69e9      	ldr	r1, [r5, #28]
  403a12:	4640      	mov	r0, r8
  403a14:	47b8      	blx	r7
  403a16:	2800      	cmp	r0, #0
  403a18:	eba4 0400 	sub.w	r4, r4, r0
  403a1c:	4406      	add	r6, r0
  403a1e:	dd04      	ble.n	403a2a <__sflush_r+0xbe>
  403a20:	2c00      	cmp	r4, #0
  403a22:	dcf2      	bgt.n	403a0a <__sflush_r+0x9e>
  403a24:	2000      	movs	r0, #0
  403a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403a2a:	89ab      	ldrh	r3, [r5, #12]
  403a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403a30:	81ab      	strh	r3, [r5, #12]
  403a32:	f04f 30ff 	mov.w	r0, #4294967295
  403a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403a3a:	f8d8 4000 	ldr.w	r4, [r8]
  403a3e:	2c1d      	cmp	r4, #29
  403a40:	d8f3      	bhi.n	403a2a <__sflush_r+0xbe>
  403a42:	4b19      	ldr	r3, [pc, #100]	; (403aa8 <__sflush_r+0x13c>)
  403a44:	40e3      	lsrs	r3, r4
  403a46:	43db      	mvns	r3, r3
  403a48:	f013 0301 	ands.w	r3, r3, #1
  403a4c:	d1ed      	bne.n	403a2a <__sflush_r+0xbe>
  403a4e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  403a52:	606b      	str	r3, [r5, #4]
  403a54:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  403a58:	6929      	ldr	r1, [r5, #16]
  403a5a:	81ab      	strh	r3, [r5, #12]
  403a5c:	04da      	lsls	r2, r3, #19
  403a5e:	6029      	str	r1, [r5, #0]
  403a60:	d5b9      	bpl.n	4039d6 <__sflush_r+0x6a>
  403a62:	2c00      	cmp	r4, #0
  403a64:	d1b7      	bne.n	4039d6 <__sflush_r+0x6a>
  403a66:	6528      	str	r0, [r5, #80]	; 0x50
  403a68:	e7b5      	b.n	4039d6 <__sflush_r+0x6a>
  403a6a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403a6c:	2a00      	cmp	r2, #0
  403a6e:	dc8c      	bgt.n	40398a <__sflush_r+0x1e>
  403a70:	e7d8      	b.n	403a24 <__sflush_r+0xb8>
  403a72:	2301      	movs	r3, #1
  403a74:	69e9      	ldr	r1, [r5, #28]
  403a76:	4640      	mov	r0, r8
  403a78:	47a0      	blx	r4
  403a7a:	1c43      	adds	r3, r0, #1
  403a7c:	4602      	mov	r2, r0
  403a7e:	d002      	beq.n	403a86 <__sflush_r+0x11a>
  403a80:	89ab      	ldrh	r3, [r5, #12]
  403a82:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403a84:	e78e      	b.n	4039a4 <__sflush_r+0x38>
  403a86:	f8d8 3000 	ldr.w	r3, [r8]
  403a8a:	2b00      	cmp	r3, #0
  403a8c:	d0f8      	beq.n	403a80 <__sflush_r+0x114>
  403a8e:	2b1d      	cmp	r3, #29
  403a90:	d001      	beq.n	403a96 <__sflush_r+0x12a>
  403a92:	2b16      	cmp	r3, #22
  403a94:	d102      	bne.n	403a9c <__sflush_r+0x130>
  403a96:	f8c8 6000 	str.w	r6, [r8]
  403a9a:	e7c3      	b.n	403a24 <__sflush_r+0xb8>
  403a9c:	89ab      	ldrh	r3, [r5, #12]
  403a9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403aa2:	81ab      	strh	r3, [r5, #12]
  403aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403aa8:	20400001 	.word	0x20400001

00403aac <_fflush_r>:
  403aac:	b538      	push	{r3, r4, r5, lr}
  403aae:	460d      	mov	r5, r1
  403ab0:	4604      	mov	r4, r0
  403ab2:	b108      	cbz	r0, 403ab8 <_fflush_r+0xc>
  403ab4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ab6:	b1bb      	cbz	r3, 403ae8 <_fflush_r+0x3c>
  403ab8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  403abc:	b188      	cbz	r0, 403ae2 <_fflush_r+0x36>
  403abe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403ac0:	07db      	lsls	r3, r3, #31
  403ac2:	d401      	bmi.n	403ac8 <_fflush_r+0x1c>
  403ac4:	0581      	lsls	r1, r0, #22
  403ac6:	d517      	bpl.n	403af8 <_fflush_r+0x4c>
  403ac8:	4620      	mov	r0, r4
  403aca:	4629      	mov	r1, r5
  403acc:	f7ff ff4e 	bl	40396c <__sflush_r>
  403ad0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403ad2:	07da      	lsls	r2, r3, #31
  403ad4:	4604      	mov	r4, r0
  403ad6:	d402      	bmi.n	403ade <_fflush_r+0x32>
  403ad8:	89ab      	ldrh	r3, [r5, #12]
  403ada:	059b      	lsls	r3, r3, #22
  403adc:	d507      	bpl.n	403aee <_fflush_r+0x42>
  403ade:	4620      	mov	r0, r4
  403ae0:	bd38      	pop	{r3, r4, r5, pc}
  403ae2:	4604      	mov	r4, r0
  403ae4:	4620      	mov	r0, r4
  403ae6:	bd38      	pop	{r3, r4, r5, pc}
  403ae8:	f000 f838 	bl	403b5c <__sinit>
  403aec:	e7e4      	b.n	403ab8 <_fflush_r+0xc>
  403aee:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403af0:	f000 fbfa 	bl	4042e8 <__retarget_lock_release_recursive>
  403af4:	4620      	mov	r0, r4
  403af6:	bd38      	pop	{r3, r4, r5, pc}
  403af8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403afa:	f000 fbf3 	bl	4042e4 <__retarget_lock_acquire_recursive>
  403afe:	e7e3      	b.n	403ac8 <_fflush_r+0x1c>

00403b00 <_cleanup_r>:
  403b00:	4901      	ldr	r1, [pc, #4]	; (403b08 <_cleanup_r+0x8>)
  403b02:	f000 bbaf 	b.w	404264 <_fwalk_reent>
  403b06:	bf00      	nop
  403b08:	0040511d 	.word	0x0040511d

00403b0c <std.isra.0>:
  403b0c:	b510      	push	{r4, lr}
  403b0e:	2300      	movs	r3, #0
  403b10:	4604      	mov	r4, r0
  403b12:	8181      	strh	r1, [r0, #12]
  403b14:	81c2      	strh	r2, [r0, #14]
  403b16:	6003      	str	r3, [r0, #0]
  403b18:	6043      	str	r3, [r0, #4]
  403b1a:	6083      	str	r3, [r0, #8]
  403b1c:	6643      	str	r3, [r0, #100]	; 0x64
  403b1e:	6103      	str	r3, [r0, #16]
  403b20:	6143      	str	r3, [r0, #20]
  403b22:	6183      	str	r3, [r0, #24]
  403b24:	4619      	mov	r1, r3
  403b26:	2208      	movs	r2, #8
  403b28:	305c      	adds	r0, #92	; 0x5c
  403b2a:	f7fe fe61 	bl	4027f0 <memset>
  403b2e:	4807      	ldr	r0, [pc, #28]	; (403b4c <std.isra.0+0x40>)
  403b30:	4907      	ldr	r1, [pc, #28]	; (403b50 <std.isra.0+0x44>)
  403b32:	4a08      	ldr	r2, [pc, #32]	; (403b54 <std.isra.0+0x48>)
  403b34:	4b08      	ldr	r3, [pc, #32]	; (403b58 <std.isra.0+0x4c>)
  403b36:	6220      	str	r0, [r4, #32]
  403b38:	61e4      	str	r4, [r4, #28]
  403b3a:	6261      	str	r1, [r4, #36]	; 0x24
  403b3c:	62a2      	str	r2, [r4, #40]	; 0x28
  403b3e:	62e3      	str	r3, [r4, #44]	; 0x2c
  403b40:	f104 0058 	add.w	r0, r4, #88	; 0x58
  403b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403b48:	f000 bbc8 	b.w	4042dc <__retarget_lock_init_recursive>
  403b4c:	00404e61 	.word	0x00404e61
  403b50:	00404e85 	.word	0x00404e85
  403b54:	00404ec1 	.word	0x00404ec1
  403b58:	00404ee1 	.word	0x00404ee1

00403b5c <__sinit>:
  403b5c:	b510      	push	{r4, lr}
  403b5e:	4604      	mov	r4, r0
  403b60:	4812      	ldr	r0, [pc, #72]	; (403bac <__sinit+0x50>)
  403b62:	f000 fbbf 	bl	4042e4 <__retarget_lock_acquire_recursive>
  403b66:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  403b68:	b9d2      	cbnz	r2, 403ba0 <__sinit+0x44>
  403b6a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  403b6e:	4810      	ldr	r0, [pc, #64]	; (403bb0 <__sinit+0x54>)
  403b70:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  403b74:	2103      	movs	r1, #3
  403b76:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  403b7a:	63e0      	str	r0, [r4, #60]	; 0x3c
  403b7c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  403b80:	6860      	ldr	r0, [r4, #4]
  403b82:	2104      	movs	r1, #4
  403b84:	f7ff ffc2 	bl	403b0c <std.isra.0>
  403b88:	2201      	movs	r2, #1
  403b8a:	2109      	movs	r1, #9
  403b8c:	68a0      	ldr	r0, [r4, #8]
  403b8e:	f7ff ffbd 	bl	403b0c <std.isra.0>
  403b92:	2202      	movs	r2, #2
  403b94:	2112      	movs	r1, #18
  403b96:	68e0      	ldr	r0, [r4, #12]
  403b98:	f7ff ffb8 	bl	403b0c <std.isra.0>
  403b9c:	2301      	movs	r3, #1
  403b9e:	63a3      	str	r3, [r4, #56]	; 0x38
  403ba0:	4802      	ldr	r0, [pc, #8]	; (403bac <__sinit+0x50>)
  403ba2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403ba6:	f000 bb9f 	b.w	4042e8 <__retarget_lock_release_recursive>
  403baa:	bf00      	nop
  403bac:	2043b618 	.word	0x2043b618
  403bb0:	00403b01 	.word	0x00403b01

00403bb4 <__sfp_lock_acquire>:
  403bb4:	4801      	ldr	r0, [pc, #4]	; (403bbc <__sfp_lock_acquire+0x8>)
  403bb6:	f000 bb95 	b.w	4042e4 <__retarget_lock_acquire_recursive>
  403bba:	bf00      	nop
  403bbc:	2043b62c 	.word	0x2043b62c

00403bc0 <__sfp_lock_release>:
  403bc0:	4801      	ldr	r0, [pc, #4]	; (403bc8 <__sfp_lock_release+0x8>)
  403bc2:	f000 bb91 	b.w	4042e8 <__retarget_lock_release_recursive>
  403bc6:	bf00      	nop
  403bc8:	2043b62c 	.word	0x2043b62c

00403bcc <__libc_fini_array>:
  403bcc:	b538      	push	{r3, r4, r5, lr}
  403bce:	4c0a      	ldr	r4, [pc, #40]	; (403bf8 <__libc_fini_array+0x2c>)
  403bd0:	4d0a      	ldr	r5, [pc, #40]	; (403bfc <__libc_fini_array+0x30>)
  403bd2:	1b64      	subs	r4, r4, r5
  403bd4:	10a4      	asrs	r4, r4, #2
  403bd6:	d00a      	beq.n	403bee <__libc_fini_array+0x22>
  403bd8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403bdc:	3b01      	subs	r3, #1
  403bde:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403be2:	3c01      	subs	r4, #1
  403be4:	f855 3904 	ldr.w	r3, [r5], #-4
  403be8:	4798      	blx	r3
  403bea:	2c00      	cmp	r4, #0
  403bec:	d1f9      	bne.n	403be2 <__libc_fini_array+0x16>
  403bee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403bf2:	f001 bddb 	b.w	4057ac <_fini>
  403bf6:	bf00      	nop
  403bf8:	004057bc 	.word	0x004057bc
  403bfc:	004057b8 	.word	0x004057b8

00403c00 <__fputwc>:
  403c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403c04:	b082      	sub	sp, #8
  403c06:	4680      	mov	r8, r0
  403c08:	4689      	mov	r9, r1
  403c0a:	4614      	mov	r4, r2
  403c0c:	f000 fb54 	bl	4042b8 <__locale_mb_cur_max>
  403c10:	2801      	cmp	r0, #1
  403c12:	d036      	beq.n	403c82 <__fputwc+0x82>
  403c14:	464a      	mov	r2, r9
  403c16:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  403c1a:	a901      	add	r1, sp, #4
  403c1c:	4640      	mov	r0, r8
  403c1e:	f001 f9bb 	bl	404f98 <_wcrtomb_r>
  403c22:	1c42      	adds	r2, r0, #1
  403c24:	4606      	mov	r6, r0
  403c26:	d025      	beq.n	403c74 <__fputwc+0x74>
  403c28:	b3a8      	cbz	r0, 403c96 <__fputwc+0x96>
  403c2a:	f89d e004 	ldrb.w	lr, [sp, #4]
  403c2e:	2500      	movs	r5, #0
  403c30:	f10d 0a04 	add.w	sl, sp, #4
  403c34:	e009      	b.n	403c4a <__fputwc+0x4a>
  403c36:	6823      	ldr	r3, [r4, #0]
  403c38:	1c5a      	adds	r2, r3, #1
  403c3a:	6022      	str	r2, [r4, #0]
  403c3c:	f883 e000 	strb.w	lr, [r3]
  403c40:	3501      	adds	r5, #1
  403c42:	42b5      	cmp	r5, r6
  403c44:	d227      	bcs.n	403c96 <__fputwc+0x96>
  403c46:	f815 e00a 	ldrb.w	lr, [r5, sl]
  403c4a:	68a3      	ldr	r3, [r4, #8]
  403c4c:	3b01      	subs	r3, #1
  403c4e:	2b00      	cmp	r3, #0
  403c50:	60a3      	str	r3, [r4, #8]
  403c52:	daf0      	bge.n	403c36 <__fputwc+0x36>
  403c54:	69a7      	ldr	r7, [r4, #24]
  403c56:	42bb      	cmp	r3, r7
  403c58:	4671      	mov	r1, lr
  403c5a:	4622      	mov	r2, r4
  403c5c:	4640      	mov	r0, r8
  403c5e:	db02      	blt.n	403c66 <__fputwc+0x66>
  403c60:	f1be 0f0a 	cmp.w	lr, #10
  403c64:	d1e7      	bne.n	403c36 <__fputwc+0x36>
  403c66:	f001 f93f 	bl	404ee8 <__swbuf_r>
  403c6a:	1c43      	adds	r3, r0, #1
  403c6c:	d1e8      	bne.n	403c40 <__fputwc+0x40>
  403c6e:	b002      	add	sp, #8
  403c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403c74:	89a3      	ldrh	r3, [r4, #12]
  403c76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403c7a:	81a3      	strh	r3, [r4, #12]
  403c7c:	b002      	add	sp, #8
  403c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403c82:	f109 33ff 	add.w	r3, r9, #4294967295
  403c86:	2bfe      	cmp	r3, #254	; 0xfe
  403c88:	d8c4      	bhi.n	403c14 <__fputwc+0x14>
  403c8a:	fa5f fe89 	uxtb.w	lr, r9
  403c8e:	4606      	mov	r6, r0
  403c90:	f88d e004 	strb.w	lr, [sp, #4]
  403c94:	e7cb      	b.n	403c2e <__fputwc+0x2e>
  403c96:	4648      	mov	r0, r9
  403c98:	b002      	add	sp, #8
  403c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403c9e:	bf00      	nop

00403ca0 <_fputwc_r>:
  403ca0:	b530      	push	{r4, r5, lr}
  403ca2:	6e53      	ldr	r3, [r2, #100]	; 0x64
  403ca4:	f013 0f01 	tst.w	r3, #1
  403ca8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  403cac:	4614      	mov	r4, r2
  403cae:	b083      	sub	sp, #12
  403cb0:	4605      	mov	r5, r0
  403cb2:	b29a      	uxth	r2, r3
  403cb4:	d101      	bne.n	403cba <_fputwc_r+0x1a>
  403cb6:	0590      	lsls	r0, r2, #22
  403cb8:	d51c      	bpl.n	403cf4 <_fputwc_r+0x54>
  403cba:	0490      	lsls	r0, r2, #18
  403cbc:	d406      	bmi.n	403ccc <_fputwc_r+0x2c>
  403cbe:	6e62      	ldr	r2, [r4, #100]	; 0x64
  403cc0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403cc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403cc8:	81a3      	strh	r3, [r4, #12]
  403cca:	6662      	str	r2, [r4, #100]	; 0x64
  403ccc:	4628      	mov	r0, r5
  403cce:	4622      	mov	r2, r4
  403cd0:	f7ff ff96 	bl	403c00 <__fputwc>
  403cd4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403cd6:	07da      	lsls	r2, r3, #31
  403cd8:	4605      	mov	r5, r0
  403cda:	d402      	bmi.n	403ce2 <_fputwc_r+0x42>
  403cdc:	89a3      	ldrh	r3, [r4, #12]
  403cde:	059b      	lsls	r3, r3, #22
  403ce0:	d502      	bpl.n	403ce8 <_fputwc_r+0x48>
  403ce2:	4628      	mov	r0, r5
  403ce4:	b003      	add	sp, #12
  403ce6:	bd30      	pop	{r4, r5, pc}
  403ce8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403cea:	f000 fafd 	bl	4042e8 <__retarget_lock_release_recursive>
  403cee:	4628      	mov	r0, r5
  403cf0:	b003      	add	sp, #12
  403cf2:	bd30      	pop	{r4, r5, pc}
  403cf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403cf6:	9101      	str	r1, [sp, #4]
  403cf8:	f000 faf4 	bl	4042e4 <__retarget_lock_acquire_recursive>
  403cfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d00:	9901      	ldr	r1, [sp, #4]
  403d02:	b29a      	uxth	r2, r3
  403d04:	e7d9      	b.n	403cba <_fputwc_r+0x1a>
  403d06:	bf00      	nop

00403d08 <_malloc_trim_r>:
  403d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403d0a:	4f24      	ldr	r7, [pc, #144]	; (403d9c <_malloc_trim_r+0x94>)
  403d0c:	460c      	mov	r4, r1
  403d0e:	4606      	mov	r6, r0
  403d10:	f000 fee2 	bl	404ad8 <__malloc_lock>
  403d14:	68bb      	ldr	r3, [r7, #8]
  403d16:	685d      	ldr	r5, [r3, #4]
  403d18:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403d1c:	310f      	adds	r1, #15
  403d1e:	f025 0503 	bic.w	r5, r5, #3
  403d22:	4429      	add	r1, r5
  403d24:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403d28:	f021 010f 	bic.w	r1, r1, #15
  403d2c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403d30:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403d34:	db07      	blt.n	403d46 <_malloc_trim_r+0x3e>
  403d36:	2100      	movs	r1, #0
  403d38:	4630      	mov	r0, r6
  403d3a:	f001 f87f 	bl	404e3c <_sbrk_r>
  403d3e:	68bb      	ldr	r3, [r7, #8]
  403d40:	442b      	add	r3, r5
  403d42:	4298      	cmp	r0, r3
  403d44:	d004      	beq.n	403d50 <_malloc_trim_r+0x48>
  403d46:	4630      	mov	r0, r6
  403d48:	f000 fecc 	bl	404ae4 <__malloc_unlock>
  403d4c:	2000      	movs	r0, #0
  403d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d50:	4261      	negs	r1, r4
  403d52:	4630      	mov	r0, r6
  403d54:	f001 f872 	bl	404e3c <_sbrk_r>
  403d58:	3001      	adds	r0, #1
  403d5a:	d00d      	beq.n	403d78 <_malloc_trim_r+0x70>
  403d5c:	4b10      	ldr	r3, [pc, #64]	; (403da0 <_malloc_trim_r+0x98>)
  403d5e:	68ba      	ldr	r2, [r7, #8]
  403d60:	6819      	ldr	r1, [r3, #0]
  403d62:	1b2d      	subs	r5, r5, r4
  403d64:	f045 0501 	orr.w	r5, r5, #1
  403d68:	4630      	mov	r0, r6
  403d6a:	1b09      	subs	r1, r1, r4
  403d6c:	6055      	str	r5, [r2, #4]
  403d6e:	6019      	str	r1, [r3, #0]
  403d70:	f000 feb8 	bl	404ae4 <__malloc_unlock>
  403d74:	2001      	movs	r0, #1
  403d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d78:	2100      	movs	r1, #0
  403d7a:	4630      	mov	r0, r6
  403d7c:	f001 f85e 	bl	404e3c <_sbrk_r>
  403d80:	68ba      	ldr	r2, [r7, #8]
  403d82:	1a83      	subs	r3, r0, r2
  403d84:	2b0f      	cmp	r3, #15
  403d86:	ddde      	ble.n	403d46 <_malloc_trim_r+0x3e>
  403d88:	4c06      	ldr	r4, [pc, #24]	; (403da4 <_malloc_trim_r+0x9c>)
  403d8a:	4905      	ldr	r1, [pc, #20]	; (403da0 <_malloc_trim_r+0x98>)
  403d8c:	6824      	ldr	r4, [r4, #0]
  403d8e:	f043 0301 	orr.w	r3, r3, #1
  403d92:	1b00      	subs	r0, r0, r4
  403d94:	6053      	str	r3, [r2, #4]
  403d96:	6008      	str	r0, [r1, #0]
  403d98:	e7d5      	b.n	403d46 <_malloc_trim_r+0x3e>
  403d9a:	bf00      	nop
  403d9c:	20400708 	.word	0x20400708
  403da0:	2043b540 	.word	0x2043b540
  403da4:	20400b10 	.word	0x20400b10

00403da8 <_free_r>:
  403da8:	2900      	cmp	r1, #0
  403daa:	d044      	beq.n	403e36 <_free_r+0x8e>
  403dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403db0:	460d      	mov	r5, r1
  403db2:	4680      	mov	r8, r0
  403db4:	f000 fe90 	bl	404ad8 <__malloc_lock>
  403db8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403dbc:	4969      	ldr	r1, [pc, #420]	; (403f64 <_free_r+0x1bc>)
  403dbe:	f027 0301 	bic.w	r3, r7, #1
  403dc2:	f1a5 0408 	sub.w	r4, r5, #8
  403dc6:	18e2      	adds	r2, r4, r3
  403dc8:	688e      	ldr	r6, [r1, #8]
  403dca:	6850      	ldr	r0, [r2, #4]
  403dcc:	42b2      	cmp	r2, r6
  403dce:	f020 0003 	bic.w	r0, r0, #3
  403dd2:	d05e      	beq.n	403e92 <_free_r+0xea>
  403dd4:	07fe      	lsls	r6, r7, #31
  403dd6:	6050      	str	r0, [r2, #4]
  403dd8:	d40b      	bmi.n	403df2 <_free_r+0x4a>
  403dda:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403dde:	1be4      	subs	r4, r4, r7
  403de0:	f101 0e08 	add.w	lr, r1, #8
  403de4:	68a5      	ldr	r5, [r4, #8]
  403de6:	4575      	cmp	r5, lr
  403de8:	443b      	add	r3, r7
  403dea:	d06d      	beq.n	403ec8 <_free_r+0x120>
  403dec:	68e7      	ldr	r7, [r4, #12]
  403dee:	60ef      	str	r7, [r5, #12]
  403df0:	60bd      	str	r5, [r7, #8]
  403df2:	1815      	adds	r5, r2, r0
  403df4:	686d      	ldr	r5, [r5, #4]
  403df6:	07ed      	lsls	r5, r5, #31
  403df8:	d53e      	bpl.n	403e78 <_free_r+0xd0>
  403dfa:	f043 0201 	orr.w	r2, r3, #1
  403dfe:	6062      	str	r2, [r4, #4]
  403e00:	50e3      	str	r3, [r4, r3]
  403e02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403e06:	d217      	bcs.n	403e38 <_free_r+0x90>
  403e08:	08db      	lsrs	r3, r3, #3
  403e0a:	1c58      	adds	r0, r3, #1
  403e0c:	109a      	asrs	r2, r3, #2
  403e0e:	684d      	ldr	r5, [r1, #4]
  403e10:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  403e14:	60a7      	str	r7, [r4, #8]
  403e16:	2301      	movs	r3, #1
  403e18:	4093      	lsls	r3, r2
  403e1a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  403e1e:	432b      	orrs	r3, r5
  403e20:	3a08      	subs	r2, #8
  403e22:	60e2      	str	r2, [r4, #12]
  403e24:	604b      	str	r3, [r1, #4]
  403e26:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  403e2a:	60fc      	str	r4, [r7, #12]
  403e2c:	4640      	mov	r0, r8
  403e2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403e32:	f000 be57 	b.w	404ae4 <__malloc_unlock>
  403e36:	4770      	bx	lr
  403e38:	0a5a      	lsrs	r2, r3, #9
  403e3a:	2a04      	cmp	r2, #4
  403e3c:	d852      	bhi.n	403ee4 <_free_r+0x13c>
  403e3e:	099a      	lsrs	r2, r3, #6
  403e40:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403e44:	00ff      	lsls	r7, r7, #3
  403e46:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403e4a:	19c8      	adds	r0, r1, r7
  403e4c:	59ca      	ldr	r2, [r1, r7]
  403e4e:	3808      	subs	r0, #8
  403e50:	4290      	cmp	r0, r2
  403e52:	d04f      	beq.n	403ef4 <_free_r+0x14c>
  403e54:	6851      	ldr	r1, [r2, #4]
  403e56:	f021 0103 	bic.w	r1, r1, #3
  403e5a:	428b      	cmp	r3, r1
  403e5c:	d232      	bcs.n	403ec4 <_free_r+0x11c>
  403e5e:	6892      	ldr	r2, [r2, #8]
  403e60:	4290      	cmp	r0, r2
  403e62:	d1f7      	bne.n	403e54 <_free_r+0xac>
  403e64:	68c3      	ldr	r3, [r0, #12]
  403e66:	60a0      	str	r0, [r4, #8]
  403e68:	60e3      	str	r3, [r4, #12]
  403e6a:	609c      	str	r4, [r3, #8]
  403e6c:	60c4      	str	r4, [r0, #12]
  403e6e:	4640      	mov	r0, r8
  403e70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403e74:	f000 be36 	b.w	404ae4 <__malloc_unlock>
  403e78:	6895      	ldr	r5, [r2, #8]
  403e7a:	4f3b      	ldr	r7, [pc, #236]	; (403f68 <_free_r+0x1c0>)
  403e7c:	42bd      	cmp	r5, r7
  403e7e:	4403      	add	r3, r0
  403e80:	d040      	beq.n	403f04 <_free_r+0x15c>
  403e82:	68d0      	ldr	r0, [r2, #12]
  403e84:	60e8      	str	r0, [r5, #12]
  403e86:	f043 0201 	orr.w	r2, r3, #1
  403e8a:	6085      	str	r5, [r0, #8]
  403e8c:	6062      	str	r2, [r4, #4]
  403e8e:	50e3      	str	r3, [r4, r3]
  403e90:	e7b7      	b.n	403e02 <_free_r+0x5a>
  403e92:	07ff      	lsls	r7, r7, #31
  403e94:	4403      	add	r3, r0
  403e96:	d407      	bmi.n	403ea8 <_free_r+0x100>
  403e98:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403e9c:	1aa4      	subs	r4, r4, r2
  403e9e:	4413      	add	r3, r2
  403ea0:	68a0      	ldr	r0, [r4, #8]
  403ea2:	68e2      	ldr	r2, [r4, #12]
  403ea4:	60c2      	str	r2, [r0, #12]
  403ea6:	6090      	str	r0, [r2, #8]
  403ea8:	4a30      	ldr	r2, [pc, #192]	; (403f6c <_free_r+0x1c4>)
  403eaa:	6812      	ldr	r2, [r2, #0]
  403eac:	f043 0001 	orr.w	r0, r3, #1
  403eb0:	4293      	cmp	r3, r2
  403eb2:	6060      	str	r0, [r4, #4]
  403eb4:	608c      	str	r4, [r1, #8]
  403eb6:	d3b9      	bcc.n	403e2c <_free_r+0x84>
  403eb8:	4b2d      	ldr	r3, [pc, #180]	; (403f70 <_free_r+0x1c8>)
  403eba:	4640      	mov	r0, r8
  403ebc:	6819      	ldr	r1, [r3, #0]
  403ebe:	f7ff ff23 	bl	403d08 <_malloc_trim_r>
  403ec2:	e7b3      	b.n	403e2c <_free_r+0x84>
  403ec4:	4610      	mov	r0, r2
  403ec6:	e7cd      	b.n	403e64 <_free_r+0xbc>
  403ec8:	1811      	adds	r1, r2, r0
  403eca:	6849      	ldr	r1, [r1, #4]
  403ecc:	07c9      	lsls	r1, r1, #31
  403ece:	d444      	bmi.n	403f5a <_free_r+0x1b2>
  403ed0:	6891      	ldr	r1, [r2, #8]
  403ed2:	68d2      	ldr	r2, [r2, #12]
  403ed4:	60ca      	str	r2, [r1, #12]
  403ed6:	4403      	add	r3, r0
  403ed8:	f043 0001 	orr.w	r0, r3, #1
  403edc:	6091      	str	r1, [r2, #8]
  403ede:	6060      	str	r0, [r4, #4]
  403ee0:	50e3      	str	r3, [r4, r3]
  403ee2:	e7a3      	b.n	403e2c <_free_r+0x84>
  403ee4:	2a14      	cmp	r2, #20
  403ee6:	d816      	bhi.n	403f16 <_free_r+0x16e>
  403ee8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403eec:	00ff      	lsls	r7, r7, #3
  403eee:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403ef2:	e7aa      	b.n	403e4a <_free_r+0xa2>
  403ef4:	10aa      	asrs	r2, r5, #2
  403ef6:	2301      	movs	r3, #1
  403ef8:	684d      	ldr	r5, [r1, #4]
  403efa:	4093      	lsls	r3, r2
  403efc:	432b      	orrs	r3, r5
  403efe:	604b      	str	r3, [r1, #4]
  403f00:	4603      	mov	r3, r0
  403f02:	e7b0      	b.n	403e66 <_free_r+0xbe>
  403f04:	f043 0201 	orr.w	r2, r3, #1
  403f08:	614c      	str	r4, [r1, #20]
  403f0a:	610c      	str	r4, [r1, #16]
  403f0c:	60e5      	str	r5, [r4, #12]
  403f0e:	60a5      	str	r5, [r4, #8]
  403f10:	6062      	str	r2, [r4, #4]
  403f12:	50e3      	str	r3, [r4, r3]
  403f14:	e78a      	b.n	403e2c <_free_r+0x84>
  403f16:	2a54      	cmp	r2, #84	; 0x54
  403f18:	d806      	bhi.n	403f28 <_free_r+0x180>
  403f1a:	0b1a      	lsrs	r2, r3, #12
  403f1c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403f20:	00ff      	lsls	r7, r7, #3
  403f22:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403f26:	e790      	b.n	403e4a <_free_r+0xa2>
  403f28:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403f2c:	d806      	bhi.n	403f3c <_free_r+0x194>
  403f2e:	0bda      	lsrs	r2, r3, #15
  403f30:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403f34:	00ff      	lsls	r7, r7, #3
  403f36:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403f3a:	e786      	b.n	403e4a <_free_r+0xa2>
  403f3c:	f240 5054 	movw	r0, #1364	; 0x554
  403f40:	4282      	cmp	r2, r0
  403f42:	d806      	bhi.n	403f52 <_free_r+0x1aa>
  403f44:	0c9a      	lsrs	r2, r3, #18
  403f46:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403f4a:	00ff      	lsls	r7, r7, #3
  403f4c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403f50:	e77b      	b.n	403e4a <_free_r+0xa2>
  403f52:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  403f56:	257e      	movs	r5, #126	; 0x7e
  403f58:	e777      	b.n	403e4a <_free_r+0xa2>
  403f5a:	f043 0101 	orr.w	r1, r3, #1
  403f5e:	6061      	str	r1, [r4, #4]
  403f60:	6013      	str	r3, [r2, #0]
  403f62:	e763      	b.n	403e2c <_free_r+0x84>
  403f64:	20400708 	.word	0x20400708
  403f68:	20400710 	.word	0x20400710
  403f6c:	20400b14 	.word	0x20400b14
  403f70:	2043b570 	.word	0x2043b570

00403f74 <__sfvwrite_r>:
  403f74:	6893      	ldr	r3, [r2, #8]
  403f76:	2b00      	cmp	r3, #0
  403f78:	d073      	beq.n	404062 <__sfvwrite_r+0xee>
  403f7a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f7e:	898b      	ldrh	r3, [r1, #12]
  403f80:	b083      	sub	sp, #12
  403f82:	460c      	mov	r4, r1
  403f84:	0719      	lsls	r1, r3, #28
  403f86:	9000      	str	r0, [sp, #0]
  403f88:	4616      	mov	r6, r2
  403f8a:	d526      	bpl.n	403fda <__sfvwrite_r+0x66>
  403f8c:	6922      	ldr	r2, [r4, #16]
  403f8e:	b322      	cbz	r2, 403fda <__sfvwrite_r+0x66>
  403f90:	f013 0002 	ands.w	r0, r3, #2
  403f94:	6835      	ldr	r5, [r6, #0]
  403f96:	d02c      	beq.n	403ff2 <__sfvwrite_r+0x7e>
  403f98:	f04f 0900 	mov.w	r9, #0
  403f9c:	4fb0      	ldr	r7, [pc, #704]	; (404260 <__sfvwrite_r+0x2ec>)
  403f9e:	46c8      	mov	r8, r9
  403fa0:	46b2      	mov	sl, r6
  403fa2:	45b8      	cmp	r8, r7
  403fa4:	4643      	mov	r3, r8
  403fa6:	464a      	mov	r2, r9
  403fa8:	bf28      	it	cs
  403faa:	463b      	movcs	r3, r7
  403fac:	9800      	ldr	r0, [sp, #0]
  403fae:	f1b8 0f00 	cmp.w	r8, #0
  403fb2:	d050      	beq.n	404056 <__sfvwrite_r+0xe2>
  403fb4:	69e1      	ldr	r1, [r4, #28]
  403fb6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403fb8:	47b0      	blx	r6
  403fba:	2800      	cmp	r0, #0
  403fbc:	dd58      	ble.n	404070 <__sfvwrite_r+0xfc>
  403fbe:	f8da 3008 	ldr.w	r3, [sl, #8]
  403fc2:	1a1b      	subs	r3, r3, r0
  403fc4:	4481      	add	r9, r0
  403fc6:	eba8 0800 	sub.w	r8, r8, r0
  403fca:	f8ca 3008 	str.w	r3, [sl, #8]
  403fce:	2b00      	cmp	r3, #0
  403fd0:	d1e7      	bne.n	403fa2 <__sfvwrite_r+0x2e>
  403fd2:	2000      	movs	r0, #0
  403fd4:	b003      	add	sp, #12
  403fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fda:	4621      	mov	r1, r4
  403fdc:	9800      	ldr	r0, [sp, #0]
  403fde:	f7ff fc51 	bl	403884 <__swsetup_r>
  403fe2:	2800      	cmp	r0, #0
  403fe4:	f040 8133 	bne.w	40424e <__sfvwrite_r+0x2da>
  403fe8:	89a3      	ldrh	r3, [r4, #12]
  403fea:	6835      	ldr	r5, [r6, #0]
  403fec:	f013 0002 	ands.w	r0, r3, #2
  403ff0:	d1d2      	bne.n	403f98 <__sfvwrite_r+0x24>
  403ff2:	f013 0901 	ands.w	r9, r3, #1
  403ff6:	d145      	bne.n	404084 <__sfvwrite_r+0x110>
  403ff8:	464f      	mov	r7, r9
  403ffa:	9601      	str	r6, [sp, #4]
  403ffc:	b337      	cbz	r7, 40404c <__sfvwrite_r+0xd8>
  403ffe:	059a      	lsls	r2, r3, #22
  404000:	f8d4 8008 	ldr.w	r8, [r4, #8]
  404004:	f140 8083 	bpl.w	40410e <__sfvwrite_r+0x19a>
  404008:	4547      	cmp	r7, r8
  40400a:	46c3      	mov	fp, r8
  40400c:	f0c0 80ab 	bcc.w	404166 <__sfvwrite_r+0x1f2>
  404010:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404014:	f040 80ac 	bne.w	404170 <__sfvwrite_r+0x1fc>
  404018:	6820      	ldr	r0, [r4, #0]
  40401a:	46ba      	mov	sl, r7
  40401c:	465a      	mov	r2, fp
  40401e:	4649      	mov	r1, r9
  404020:	f000 fcf6 	bl	404a10 <memmove>
  404024:	68a2      	ldr	r2, [r4, #8]
  404026:	6823      	ldr	r3, [r4, #0]
  404028:	eba2 0208 	sub.w	r2, r2, r8
  40402c:	445b      	add	r3, fp
  40402e:	60a2      	str	r2, [r4, #8]
  404030:	6023      	str	r3, [r4, #0]
  404032:	9a01      	ldr	r2, [sp, #4]
  404034:	6893      	ldr	r3, [r2, #8]
  404036:	eba3 030a 	sub.w	r3, r3, sl
  40403a:	44d1      	add	r9, sl
  40403c:	eba7 070a 	sub.w	r7, r7, sl
  404040:	6093      	str	r3, [r2, #8]
  404042:	2b00      	cmp	r3, #0
  404044:	d0c5      	beq.n	403fd2 <__sfvwrite_r+0x5e>
  404046:	89a3      	ldrh	r3, [r4, #12]
  404048:	2f00      	cmp	r7, #0
  40404a:	d1d8      	bne.n	403ffe <__sfvwrite_r+0x8a>
  40404c:	f8d5 9000 	ldr.w	r9, [r5]
  404050:	686f      	ldr	r7, [r5, #4]
  404052:	3508      	adds	r5, #8
  404054:	e7d2      	b.n	403ffc <__sfvwrite_r+0x88>
  404056:	f8d5 9000 	ldr.w	r9, [r5]
  40405a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40405e:	3508      	adds	r5, #8
  404060:	e79f      	b.n	403fa2 <__sfvwrite_r+0x2e>
  404062:	2000      	movs	r0, #0
  404064:	4770      	bx	lr
  404066:	4621      	mov	r1, r4
  404068:	9800      	ldr	r0, [sp, #0]
  40406a:	f7ff fd1f 	bl	403aac <_fflush_r>
  40406e:	b370      	cbz	r0, 4040ce <__sfvwrite_r+0x15a>
  404070:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404074:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404078:	f04f 30ff 	mov.w	r0, #4294967295
  40407c:	81a3      	strh	r3, [r4, #12]
  40407e:	b003      	add	sp, #12
  404080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404084:	4681      	mov	r9, r0
  404086:	4633      	mov	r3, r6
  404088:	464e      	mov	r6, r9
  40408a:	46a8      	mov	r8, r5
  40408c:	469a      	mov	sl, r3
  40408e:	464d      	mov	r5, r9
  404090:	b34e      	cbz	r6, 4040e6 <__sfvwrite_r+0x172>
  404092:	b380      	cbz	r0, 4040f6 <__sfvwrite_r+0x182>
  404094:	6820      	ldr	r0, [r4, #0]
  404096:	6923      	ldr	r3, [r4, #16]
  404098:	6962      	ldr	r2, [r4, #20]
  40409a:	45b1      	cmp	r9, r6
  40409c:	46cb      	mov	fp, r9
  40409e:	bf28      	it	cs
  4040a0:	46b3      	movcs	fp, r6
  4040a2:	4298      	cmp	r0, r3
  4040a4:	465f      	mov	r7, fp
  4040a6:	d904      	bls.n	4040b2 <__sfvwrite_r+0x13e>
  4040a8:	68a3      	ldr	r3, [r4, #8]
  4040aa:	4413      	add	r3, r2
  4040ac:	459b      	cmp	fp, r3
  4040ae:	f300 80a6 	bgt.w	4041fe <__sfvwrite_r+0x28a>
  4040b2:	4593      	cmp	fp, r2
  4040b4:	db4b      	blt.n	40414e <__sfvwrite_r+0x1da>
  4040b6:	4613      	mov	r3, r2
  4040b8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4040ba:	69e1      	ldr	r1, [r4, #28]
  4040bc:	9800      	ldr	r0, [sp, #0]
  4040be:	462a      	mov	r2, r5
  4040c0:	47b8      	blx	r7
  4040c2:	1e07      	subs	r7, r0, #0
  4040c4:	ddd4      	ble.n	404070 <__sfvwrite_r+0xfc>
  4040c6:	ebb9 0907 	subs.w	r9, r9, r7
  4040ca:	d0cc      	beq.n	404066 <__sfvwrite_r+0xf2>
  4040cc:	2001      	movs	r0, #1
  4040ce:	f8da 3008 	ldr.w	r3, [sl, #8]
  4040d2:	1bdb      	subs	r3, r3, r7
  4040d4:	443d      	add	r5, r7
  4040d6:	1bf6      	subs	r6, r6, r7
  4040d8:	f8ca 3008 	str.w	r3, [sl, #8]
  4040dc:	2b00      	cmp	r3, #0
  4040de:	f43f af78 	beq.w	403fd2 <__sfvwrite_r+0x5e>
  4040e2:	2e00      	cmp	r6, #0
  4040e4:	d1d5      	bne.n	404092 <__sfvwrite_r+0x11e>
  4040e6:	f108 0308 	add.w	r3, r8, #8
  4040ea:	e913 0060 	ldmdb	r3, {r5, r6}
  4040ee:	4698      	mov	r8, r3
  4040f0:	3308      	adds	r3, #8
  4040f2:	2e00      	cmp	r6, #0
  4040f4:	d0f9      	beq.n	4040ea <__sfvwrite_r+0x176>
  4040f6:	4632      	mov	r2, r6
  4040f8:	210a      	movs	r1, #10
  4040fa:	4628      	mov	r0, r5
  4040fc:	f000 fc38 	bl	404970 <memchr>
  404100:	2800      	cmp	r0, #0
  404102:	f000 80a1 	beq.w	404248 <__sfvwrite_r+0x2d4>
  404106:	3001      	adds	r0, #1
  404108:	eba0 0905 	sub.w	r9, r0, r5
  40410c:	e7c2      	b.n	404094 <__sfvwrite_r+0x120>
  40410e:	6820      	ldr	r0, [r4, #0]
  404110:	6923      	ldr	r3, [r4, #16]
  404112:	4298      	cmp	r0, r3
  404114:	d802      	bhi.n	40411c <__sfvwrite_r+0x1a8>
  404116:	6963      	ldr	r3, [r4, #20]
  404118:	429f      	cmp	r7, r3
  40411a:	d25d      	bcs.n	4041d8 <__sfvwrite_r+0x264>
  40411c:	45b8      	cmp	r8, r7
  40411e:	bf28      	it	cs
  404120:	46b8      	movcs	r8, r7
  404122:	4642      	mov	r2, r8
  404124:	4649      	mov	r1, r9
  404126:	f000 fc73 	bl	404a10 <memmove>
  40412a:	68a3      	ldr	r3, [r4, #8]
  40412c:	6822      	ldr	r2, [r4, #0]
  40412e:	eba3 0308 	sub.w	r3, r3, r8
  404132:	4442      	add	r2, r8
  404134:	60a3      	str	r3, [r4, #8]
  404136:	6022      	str	r2, [r4, #0]
  404138:	b10b      	cbz	r3, 40413e <__sfvwrite_r+0x1ca>
  40413a:	46c2      	mov	sl, r8
  40413c:	e779      	b.n	404032 <__sfvwrite_r+0xbe>
  40413e:	4621      	mov	r1, r4
  404140:	9800      	ldr	r0, [sp, #0]
  404142:	f7ff fcb3 	bl	403aac <_fflush_r>
  404146:	2800      	cmp	r0, #0
  404148:	d192      	bne.n	404070 <__sfvwrite_r+0xfc>
  40414a:	46c2      	mov	sl, r8
  40414c:	e771      	b.n	404032 <__sfvwrite_r+0xbe>
  40414e:	465a      	mov	r2, fp
  404150:	4629      	mov	r1, r5
  404152:	f000 fc5d 	bl	404a10 <memmove>
  404156:	68a2      	ldr	r2, [r4, #8]
  404158:	6823      	ldr	r3, [r4, #0]
  40415a:	eba2 020b 	sub.w	r2, r2, fp
  40415e:	445b      	add	r3, fp
  404160:	60a2      	str	r2, [r4, #8]
  404162:	6023      	str	r3, [r4, #0]
  404164:	e7af      	b.n	4040c6 <__sfvwrite_r+0x152>
  404166:	6820      	ldr	r0, [r4, #0]
  404168:	46b8      	mov	r8, r7
  40416a:	46ba      	mov	sl, r7
  40416c:	46bb      	mov	fp, r7
  40416e:	e755      	b.n	40401c <__sfvwrite_r+0xa8>
  404170:	6962      	ldr	r2, [r4, #20]
  404172:	6820      	ldr	r0, [r4, #0]
  404174:	6921      	ldr	r1, [r4, #16]
  404176:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40417a:	eba0 0a01 	sub.w	sl, r0, r1
  40417e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  404182:	f10a 0001 	add.w	r0, sl, #1
  404186:	ea4f 0868 	mov.w	r8, r8, asr #1
  40418a:	4438      	add	r0, r7
  40418c:	4540      	cmp	r0, r8
  40418e:	4642      	mov	r2, r8
  404190:	bf84      	itt	hi
  404192:	4680      	movhi	r8, r0
  404194:	4642      	movhi	r2, r8
  404196:	055b      	lsls	r3, r3, #21
  404198:	d544      	bpl.n	404224 <__sfvwrite_r+0x2b0>
  40419a:	4611      	mov	r1, r2
  40419c:	9800      	ldr	r0, [sp, #0]
  40419e:	f000 f91d 	bl	4043dc <_malloc_r>
  4041a2:	4683      	mov	fp, r0
  4041a4:	2800      	cmp	r0, #0
  4041a6:	d055      	beq.n	404254 <__sfvwrite_r+0x2e0>
  4041a8:	4652      	mov	r2, sl
  4041aa:	6921      	ldr	r1, [r4, #16]
  4041ac:	f7fe fa86 	bl	4026bc <memcpy>
  4041b0:	89a3      	ldrh	r3, [r4, #12]
  4041b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4041b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4041ba:	81a3      	strh	r3, [r4, #12]
  4041bc:	eb0b 000a 	add.w	r0, fp, sl
  4041c0:	eba8 030a 	sub.w	r3, r8, sl
  4041c4:	f8c4 b010 	str.w	fp, [r4, #16]
  4041c8:	f8c4 8014 	str.w	r8, [r4, #20]
  4041cc:	6020      	str	r0, [r4, #0]
  4041ce:	60a3      	str	r3, [r4, #8]
  4041d0:	46b8      	mov	r8, r7
  4041d2:	46ba      	mov	sl, r7
  4041d4:	46bb      	mov	fp, r7
  4041d6:	e721      	b.n	40401c <__sfvwrite_r+0xa8>
  4041d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4041dc:	42b9      	cmp	r1, r7
  4041de:	bf28      	it	cs
  4041e0:	4639      	movcs	r1, r7
  4041e2:	464a      	mov	r2, r9
  4041e4:	fb91 f1f3 	sdiv	r1, r1, r3
  4041e8:	9800      	ldr	r0, [sp, #0]
  4041ea:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4041ec:	fb03 f301 	mul.w	r3, r3, r1
  4041f0:	69e1      	ldr	r1, [r4, #28]
  4041f2:	47b0      	blx	r6
  4041f4:	f1b0 0a00 	subs.w	sl, r0, #0
  4041f8:	f73f af1b 	bgt.w	404032 <__sfvwrite_r+0xbe>
  4041fc:	e738      	b.n	404070 <__sfvwrite_r+0xfc>
  4041fe:	461a      	mov	r2, r3
  404200:	4629      	mov	r1, r5
  404202:	9301      	str	r3, [sp, #4]
  404204:	f000 fc04 	bl	404a10 <memmove>
  404208:	6822      	ldr	r2, [r4, #0]
  40420a:	9b01      	ldr	r3, [sp, #4]
  40420c:	9800      	ldr	r0, [sp, #0]
  40420e:	441a      	add	r2, r3
  404210:	6022      	str	r2, [r4, #0]
  404212:	4621      	mov	r1, r4
  404214:	f7ff fc4a 	bl	403aac <_fflush_r>
  404218:	9b01      	ldr	r3, [sp, #4]
  40421a:	2800      	cmp	r0, #0
  40421c:	f47f af28 	bne.w	404070 <__sfvwrite_r+0xfc>
  404220:	461f      	mov	r7, r3
  404222:	e750      	b.n	4040c6 <__sfvwrite_r+0x152>
  404224:	9800      	ldr	r0, [sp, #0]
  404226:	f000 fc63 	bl	404af0 <_realloc_r>
  40422a:	4683      	mov	fp, r0
  40422c:	2800      	cmp	r0, #0
  40422e:	d1c5      	bne.n	4041bc <__sfvwrite_r+0x248>
  404230:	9d00      	ldr	r5, [sp, #0]
  404232:	6921      	ldr	r1, [r4, #16]
  404234:	4628      	mov	r0, r5
  404236:	f7ff fdb7 	bl	403da8 <_free_r>
  40423a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40423e:	220c      	movs	r2, #12
  404240:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404244:	602a      	str	r2, [r5, #0]
  404246:	e715      	b.n	404074 <__sfvwrite_r+0x100>
  404248:	f106 0901 	add.w	r9, r6, #1
  40424c:	e722      	b.n	404094 <__sfvwrite_r+0x120>
  40424e:	f04f 30ff 	mov.w	r0, #4294967295
  404252:	e6bf      	b.n	403fd4 <__sfvwrite_r+0x60>
  404254:	9a00      	ldr	r2, [sp, #0]
  404256:	230c      	movs	r3, #12
  404258:	6013      	str	r3, [r2, #0]
  40425a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40425e:	e709      	b.n	404074 <__sfvwrite_r+0x100>
  404260:	7ffffc00 	.word	0x7ffffc00

00404264 <_fwalk_reent>:
  404264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404268:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40426c:	d01f      	beq.n	4042ae <_fwalk_reent+0x4a>
  40426e:	4688      	mov	r8, r1
  404270:	4606      	mov	r6, r0
  404272:	f04f 0900 	mov.w	r9, #0
  404276:	687d      	ldr	r5, [r7, #4]
  404278:	68bc      	ldr	r4, [r7, #8]
  40427a:	3d01      	subs	r5, #1
  40427c:	d411      	bmi.n	4042a2 <_fwalk_reent+0x3e>
  40427e:	89a3      	ldrh	r3, [r4, #12]
  404280:	2b01      	cmp	r3, #1
  404282:	f105 35ff 	add.w	r5, r5, #4294967295
  404286:	d908      	bls.n	40429a <_fwalk_reent+0x36>
  404288:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40428c:	3301      	adds	r3, #1
  40428e:	4621      	mov	r1, r4
  404290:	4630      	mov	r0, r6
  404292:	d002      	beq.n	40429a <_fwalk_reent+0x36>
  404294:	47c0      	blx	r8
  404296:	ea49 0900 	orr.w	r9, r9, r0
  40429a:	1c6b      	adds	r3, r5, #1
  40429c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4042a0:	d1ed      	bne.n	40427e <_fwalk_reent+0x1a>
  4042a2:	683f      	ldr	r7, [r7, #0]
  4042a4:	2f00      	cmp	r7, #0
  4042a6:	d1e6      	bne.n	404276 <_fwalk_reent+0x12>
  4042a8:	4648      	mov	r0, r9
  4042aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4042ae:	46b9      	mov	r9, r7
  4042b0:	4648      	mov	r0, r9
  4042b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4042b6:	bf00      	nop

004042b8 <__locale_mb_cur_max>:
  4042b8:	4b04      	ldr	r3, [pc, #16]	; (4042cc <__locale_mb_cur_max+0x14>)
  4042ba:	4a05      	ldr	r2, [pc, #20]	; (4042d0 <__locale_mb_cur_max+0x18>)
  4042bc:	681b      	ldr	r3, [r3, #0]
  4042be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4042c0:	2b00      	cmp	r3, #0
  4042c2:	bf08      	it	eq
  4042c4:	4613      	moveq	r3, r2
  4042c6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4042ca:	4770      	bx	lr
  4042cc:	20400168 	.word	0x20400168
  4042d0:	2040059c 	.word	0x2040059c

004042d4 <__locale_ctype_ptr_l>:
  4042d4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  4042d8:	4770      	bx	lr
  4042da:	bf00      	nop

004042dc <__retarget_lock_init_recursive>:
  4042dc:	4770      	bx	lr
  4042de:	bf00      	nop

004042e0 <__retarget_lock_close_recursive>:
  4042e0:	4770      	bx	lr
  4042e2:	bf00      	nop

004042e4 <__retarget_lock_acquire_recursive>:
  4042e4:	4770      	bx	lr
  4042e6:	bf00      	nop

004042e8 <__retarget_lock_release_recursive>:
  4042e8:	4770      	bx	lr
  4042ea:	bf00      	nop

004042ec <__swhatbuf_r>:
  4042ec:	b570      	push	{r4, r5, r6, lr}
  4042ee:	460c      	mov	r4, r1
  4042f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4042f4:	2900      	cmp	r1, #0
  4042f6:	b090      	sub	sp, #64	; 0x40
  4042f8:	4615      	mov	r5, r2
  4042fa:	461e      	mov	r6, r3
  4042fc:	db14      	blt.n	404328 <__swhatbuf_r+0x3c>
  4042fe:	aa01      	add	r2, sp, #4
  404300:	f000 ff6e 	bl	4051e0 <_fstat_r>
  404304:	2800      	cmp	r0, #0
  404306:	db0f      	blt.n	404328 <__swhatbuf_r+0x3c>
  404308:	9a02      	ldr	r2, [sp, #8]
  40430a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40430e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404312:	fab2 f282 	clz	r2, r2
  404316:	0952      	lsrs	r2, r2, #5
  404318:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40431c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404320:	6032      	str	r2, [r6, #0]
  404322:	602b      	str	r3, [r5, #0]
  404324:	b010      	add	sp, #64	; 0x40
  404326:	bd70      	pop	{r4, r5, r6, pc}
  404328:	89a2      	ldrh	r2, [r4, #12]
  40432a:	2300      	movs	r3, #0
  40432c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404330:	6033      	str	r3, [r6, #0]
  404332:	d004      	beq.n	40433e <__swhatbuf_r+0x52>
  404334:	2240      	movs	r2, #64	; 0x40
  404336:	4618      	mov	r0, r3
  404338:	602a      	str	r2, [r5, #0]
  40433a:	b010      	add	sp, #64	; 0x40
  40433c:	bd70      	pop	{r4, r5, r6, pc}
  40433e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404342:	602b      	str	r3, [r5, #0]
  404344:	b010      	add	sp, #64	; 0x40
  404346:	bd70      	pop	{r4, r5, r6, pc}

00404348 <__smakebuf_r>:
  404348:	898a      	ldrh	r2, [r1, #12]
  40434a:	0792      	lsls	r2, r2, #30
  40434c:	460b      	mov	r3, r1
  40434e:	d506      	bpl.n	40435e <__smakebuf_r+0x16>
  404350:	f101 0243 	add.w	r2, r1, #67	; 0x43
  404354:	2101      	movs	r1, #1
  404356:	601a      	str	r2, [r3, #0]
  404358:	611a      	str	r2, [r3, #16]
  40435a:	6159      	str	r1, [r3, #20]
  40435c:	4770      	bx	lr
  40435e:	b5f0      	push	{r4, r5, r6, r7, lr}
  404360:	b083      	sub	sp, #12
  404362:	ab01      	add	r3, sp, #4
  404364:	466a      	mov	r2, sp
  404366:	460c      	mov	r4, r1
  404368:	4606      	mov	r6, r0
  40436a:	f7ff ffbf 	bl	4042ec <__swhatbuf_r>
  40436e:	9900      	ldr	r1, [sp, #0]
  404370:	4605      	mov	r5, r0
  404372:	4630      	mov	r0, r6
  404374:	f000 f832 	bl	4043dc <_malloc_r>
  404378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40437c:	b1d8      	cbz	r0, 4043b6 <__smakebuf_r+0x6e>
  40437e:	9a01      	ldr	r2, [sp, #4]
  404380:	4f15      	ldr	r7, [pc, #84]	; (4043d8 <__smakebuf_r+0x90>)
  404382:	9900      	ldr	r1, [sp, #0]
  404384:	63f7      	str	r7, [r6, #60]	; 0x3c
  404386:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40438a:	81a3      	strh	r3, [r4, #12]
  40438c:	6020      	str	r0, [r4, #0]
  40438e:	6120      	str	r0, [r4, #16]
  404390:	6161      	str	r1, [r4, #20]
  404392:	b91a      	cbnz	r2, 40439c <__smakebuf_r+0x54>
  404394:	432b      	orrs	r3, r5
  404396:	81a3      	strh	r3, [r4, #12]
  404398:	b003      	add	sp, #12
  40439a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40439c:	4630      	mov	r0, r6
  40439e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4043a2:	f000 ff31 	bl	405208 <_isatty_r>
  4043a6:	b1a0      	cbz	r0, 4043d2 <__smakebuf_r+0x8a>
  4043a8:	89a3      	ldrh	r3, [r4, #12]
  4043aa:	f023 0303 	bic.w	r3, r3, #3
  4043ae:	f043 0301 	orr.w	r3, r3, #1
  4043b2:	b21b      	sxth	r3, r3
  4043b4:	e7ee      	b.n	404394 <__smakebuf_r+0x4c>
  4043b6:	059a      	lsls	r2, r3, #22
  4043b8:	d4ee      	bmi.n	404398 <__smakebuf_r+0x50>
  4043ba:	f023 0303 	bic.w	r3, r3, #3
  4043be:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4043c2:	f043 0302 	orr.w	r3, r3, #2
  4043c6:	2101      	movs	r1, #1
  4043c8:	81a3      	strh	r3, [r4, #12]
  4043ca:	6022      	str	r2, [r4, #0]
  4043cc:	6122      	str	r2, [r4, #16]
  4043ce:	6161      	str	r1, [r4, #20]
  4043d0:	e7e2      	b.n	404398 <__smakebuf_r+0x50>
  4043d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4043d6:	e7dd      	b.n	404394 <__smakebuf_r+0x4c>
  4043d8:	00403b01 	.word	0x00403b01

004043dc <_malloc_r>:
  4043dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4043e0:	f101 060b 	add.w	r6, r1, #11
  4043e4:	2e16      	cmp	r6, #22
  4043e6:	b083      	sub	sp, #12
  4043e8:	4605      	mov	r5, r0
  4043ea:	f240 809e 	bls.w	40452a <_malloc_r+0x14e>
  4043ee:	f036 0607 	bics.w	r6, r6, #7
  4043f2:	f100 80bd 	bmi.w	404570 <_malloc_r+0x194>
  4043f6:	42b1      	cmp	r1, r6
  4043f8:	f200 80ba 	bhi.w	404570 <_malloc_r+0x194>
  4043fc:	f000 fb6c 	bl	404ad8 <__malloc_lock>
  404400:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404404:	f0c0 8293 	bcc.w	40492e <_malloc_r+0x552>
  404408:	0a73      	lsrs	r3, r6, #9
  40440a:	f000 80b8 	beq.w	40457e <_malloc_r+0x1a2>
  40440e:	2b04      	cmp	r3, #4
  404410:	f200 8179 	bhi.w	404706 <_malloc_r+0x32a>
  404414:	09b3      	lsrs	r3, r6, #6
  404416:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40441a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40441e:	00c3      	lsls	r3, r0, #3
  404420:	4fbf      	ldr	r7, [pc, #764]	; (404720 <_malloc_r+0x344>)
  404422:	443b      	add	r3, r7
  404424:	f1a3 0108 	sub.w	r1, r3, #8
  404428:	685c      	ldr	r4, [r3, #4]
  40442a:	42a1      	cmp	r1, r4
  40442c:	d106      	bne.n	40443c <_malloc_r+0x60>
  40442e:	e00c      	b.n	40444a <_malloc_r+0x6e>
  404430:	2a00      	cmp	r2, #0
  404432:	f280 80aa 	bge.w	40458a <_malloc_r+0x1ae>
  404436:	68e4      	ldr	r4, [r4, #12]
  404438:	42a1      	cmp	r1, r4
  40443a:	d006      	beq.n	40444a <_malloc_r+0x6e>
  40443c:	6863      	ldr	r3, [r4, #4]
  40443e:	f023 0303 	bic.w	r3, r3, #3
  404442:	1b9a      	subs	r2, r3, r6
  404444:	2a0f      	cmp	r2, #15
  404446:	ddf3      	ble.n	404430 <_malloc_r+0x54>
  404448:	4670      	mov	r0, lr
  40444a:	693c      	ldr	r4, [r7, #16]
  40444c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404734 <_malloc_r+0x358>
  404450:	4574      	cmp	r4, lr
  404452:	f000 81ab 	beq.w	4047ac <_malloc_r+0x3d0>
  404456:	6863      	ldr	r3, [r4, #4]
  404458:	f023 0303 	bic.w	r3, r3, #3
  40445c:	1b9a      	subs	r2, r3, r6
  40445e:	2a0f      	cmp	r2, #15
  404460:	f300 8190 	bgt.w	404784 <_malloc_r+0x3a8>
  404464:	2a00      	cmp	r2, #0
  404466:	f8c7 e014 	str.w	lr, [r7, #20]
  40446a:	f8c7 e010 	str.w	lr, [r7, #16]
  40446e:	f280 809d 	bge.w	4045ac <_malloc_r+0x1d0>
  404472:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404476:	f080 8161 	bcs.w	40473c <_malloc_r+0x360>
  40447a:	08db      	lsrs	r3, r3, #3
  40447c:	f103 0c01 	add.w	ip, r3, #1
  404480:	1099      	asrs	r1, r3, #2
  404482:	687a      	ldr	r2, [r7, #4]
  404484:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404488:	f8c4 8008 	str.w	r8, [r4, #8]
  40448c:	2301      	movs	r3, #1
  40448e:	408b      	lsls	r3, r1
  404490:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404494:	4313      	orrs	r3, r2
  404496:	3908      	subs	r1, #8
  404498:	60e1      	str	r1, [r4, #12]
  40449a:	607b      	str	r3, [r7, #4]
  40449c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4044a0:	f8c8 400c 	str.w	r4, [r8, #12]
  4044a4:	1082      	asrs	r2, r0, #2
  4044a6:	2401      	movs	r4, #1
  4044a8:	4094      	lsls	r4, r2
  4044aa:	429c      	cmp	r4, r3
  4044ac:	f200 808b 	bhi.w	4045c6 <_malloc_r+0x1ea>
  4044b0:	421c      	tst	r4, r3
  4044b2:	d106      	bne.n	4044c2 <_malloc_r+0xe6>
  4044b4:	f020 0003 	bic.w	r0, r0, #3
  4044b8:	0064      	lsls	r4, r4, #1
  4044ba:	421c      	tst	r4, r3
  4044bc:	f100 0004 	add.w	r0, r0, #4
  4044c0:	d0fa      	beq.n	4044b8 <_malloc_r+0xdc>
  4044c2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4044c6:	46cc      	mov	ip, r9
  4044c8:	4680      	mov	r8, r0
  4044ca:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4044ce:	459c      	cmp	ip, r3
  4044d0:	d107      	bne.n	4044e2 <_malloc_r+0x106>
  4044d2:	e16d      	b.n	4047b0 <_malloc_r+0x3d4>
  4044d4:	2a00      	cmp	r2, #0
  4044d6:	f280 817b 	bge.w	4047d0 <_malloc_r+0x3f4>
  4044da:	68db      	ldr	r3, [r3, #12]
  4044dc:	459c      	cmp	ip, r3
  4044de:	f000 8167 	beq.w	4047b0 <_malloc_r+0x3d4>
  4044e2:	6859      	ldr	r1, [r3, #4]
  4044e4:	f021 0103 	bic.w	r1, r1, #3
  4044e8:	1b8a      	subs	r2, r1, r6
  4044ea:	2a0f      	cmp	r2, #15
  4044ec:	ddf2      	ble.n	4044d4 <_malloc_r+0xf8>
  4044ee:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4044f2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4044f6:	9300      	str	r3, [sp, #0]
  4044f8:	199c      	adds	r4, r3, r6
  4044fa:	4628      	mov	r0, r5
  4044fc:	f046 0601 	orr.w	r6, r6, #1
  404500:	f042 0501 	orr.w	r5, r2, #1
  404504:	605e      	str	r6, [r3, #4]
  404506:	f8c8 c00c 	str.w	ip, [r8, #12]
  40450a:	f8cc 8008 	str.w	r8, [ip, #8]
  40450e:	617c      	str	r4, [r7, #20]
  404510:	613c      	str	r4, [r7, #16]
  404512:	f8c4 e00c 	str.w	lr, [r4, #12]
  404516:	f8c4 e008 	str.w	lr, [r4, #8]
  40451a:	6065      	str	r5, [r4, #4]
  40451c:	505a      	str	r2, [r3, r1]
  40451e:	f000 fae1 	bl	404ae4 <__malloc_unlock>
  404522:	9b00      	ldr	r3, [sp, #0]
  404524:	f103 0408 	add.w	r4, r3, #8
  404528:	e01e      	b.n	404568 <_malloc_r+0x18c>
  40452a:	2910      	cmp	r1, #16
  40452c:	d820      	bhi.n	404570 <_malloc_r+0x194>
  40452e:	f000 fad3 	bl	404ad8 <__malloc_lock>
  404532:	2610      	movs	r6, #16
  404534:	2318      	movs	r3, #24
  404536:	2002      	movs	r0, #2
  404538:	4f79      	ldr	r7, [pc, #484]	; (404720 <_malloc_r+0x344>)
  40453a:	443b      	add	r3, r7
  40453c:	f1a3 0208 	sub.w	r2, r3, #8
  404540:	685c      	ldr	r4, [r3, #4]
  404542:	4294      	cmp	r4, r2
  404544:	f000 813d 	beq.w	4047c2 <_malloc_r+0x3e6>
  404548:	6863      	ldr	r3, [r4, #4]
  40454a:	68e1      	ldr	r1, [r4, #12]
  40454c:	68a6      	ldr	r6, [r4, #8]
  40454e:	f023 0303 	bic.w	r3, r3, #3
  404552:	4423      	add	r3, r4
  404554:	4628      	mov	r0, r5
  404556:	685a      	ldr	r2, [r3, #4]
  404558:	60f1      	str	r1, [r6, #12]
  40455a:	f042 0201 	orr.w	r2, r2, #1
  40455e:	608e      	str	r6, [r1, #8]
  404560:	605a      	str	r2, [r3, #4]
  404562:	f000 fabf 	bl	404ae4 <__malloc_unlock>
  404566:	3408      	adds	r4, #8
  404568:	4620      	mov	r0, r4
  40456a:	b003      	add	sp, #12
  40456c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404570:	2400      	movs	r4, #0
  404572:	230c      	movs	r3, #12
  404574:	4620      	mov	r0, r4
  404576:	602b      	str	r3, [r5, #0]
  404578:	b003      	add	sp, #12
  40457a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40457e:	2040      	movs	r0, #64	; 0x40
  404580:	f44f 7300 	mov.w	r3, #512	; 0x200
  404584:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404588:	e74a      	b.n	404420 <_malloc_r+0x44>
  40458a:	4423      	add	r3, r4
  40458c:	68e1      	ldr	r1, [r4, #12]
  40458e:	685a      	ldr	r2, [r3, #4]
  404590:	68a6      	ldr	r6, [r4, #8]
  404592:	f042 0201 	orr.w	r2, r2, #1
  404596:	60f1      	str	r1, [r6, #12]
  404598:	4628      	mov	r0, r5
  40459a:	608e      	str	r6, [r1, #8]
  40459c:	605a      	str	r2, [r3, #4]
  40459e:	f000 faa1 	bl	404ae4 <__malloc_unlock>
  4045a2:	3408      	adds	r4, #8
  4045a4:	4620      	mov	r0, r4
  4045a6:	b003      	add	sp, #12
  4045a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045ac:	4423      	add	r3, r4
  4045ae:	4628      	mov	r0, r5
  4045b0:	685a      	ldr	r2, [r3, #4]
  4045b2:	f042 0201 	orr.w	r2, r2, #1
  4045b6:	605a      	str	r2, [r3, #4]
  4045b8:	f000 fa94 	bl	404ae4 <__malloc_unlock>
  4045bc:	3408      	adds	r4, #8
  4045be:	4620      	mov	r0, r4
  4045c0:	b003      	add	sp, #12
  4045c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045c6:	68bc      	ldr	r4, [r7, #8]
  4045c8:	6863      	ldr	r3, [r4, #4]
  4045ca:	f023 0803 	bic.w	r8, r3, #3
  4045ce:	45b0      	cmp	r8, r6
  4045d0:	d304      	bcc.n	4045dc <_malloc_r+0x200>
  4045d2:	eba8 0306 	sub.w	r3, r8, r6
  4045d6:	2b0f      	cmp	r3, #15
  4045d8:	f300 8085 	bgt.w	4046e6 <_malloc_r+0x30a>
  4045dc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404738 <_malloc_r+0x35c>
  4045e0:	4b50      	ldr	r3, [pc, #320]	; (404724 <_malloc_r+0x348>)
  4045e2:	f8d9 2000 	ldr.w	r2, [r9]
  4045e6:	681b      	ldr	r3, [r3, #0]
  4045e8:	3201      	adds	r2, #1
  4045ea:	4433      	add	r3, r6
  4045ec:	eb04 0a08 	add.w	sl, r4, r8
  4045f0:	f000 8155 	beq.w	40489e <_malloc_r+0x4c2>
  4045f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4045f8:	330f      	adds	r3, #15
  4045fa:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4045fe:	f02b 0b0f 	bic.w	fp, fp, #15
  404602:	4659      	mov	r1, fp
  404604:	4628      	mov	r0, r5
  404606:	f000 fc19 	bl	404e3c <_sbrk_r>
  40460a:	1c41      	adds	r1, r0, #1
  40460c:	4602      	mov	r2, r0
  40460e:	f000 80fc 	beq.w	40480a <_malloc_r+0x42e>
  404612:	4582      	cmp	sl, r0
  404614:	f200 80f7 	bhi.w	404806 <_malloc_r+0x42a>
  404618:	4b43      	ldr	r3, [pc, #268]	; (404728 <_malloc_r+0x34c>)
  40461a:	6819      	ldr	r1, [r3, #0]
  40461c:	4459      	add	r1, fp
  40461e:	6019      	str	r1, [r3, #0]
  404620:	f000 814d 	beq.w	4048be <_malloc_r+0x4e2>
  404624:	f8d9 0000 	ldr.w	r0, [r9]
  404628:	3001      	adds	r0, #1
  40462a:	bf1b      	ittet	ne
  40462c:	eba2 0a0a 	subne.w	sl, r2, sl
  404630:	4451      	addne	r1, sl
  404632:	f8c9 2000 	streq.w	r2, [r9]
  404636:	6019      	strne	r1, [r3, #0]
  404638:	f012 0107 	ands.w	r1, r2, #7
  40463c:	f000 8115 	beq.w	40486a <_malloc_r+0x48e>
  404640:	f1c1 0008 	rsb	r0, r1, #8
  404644:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404648:	4402      	add	r2, r0
  40464a:	3108      	adds	r1, #8
  40464c:	eb02 090b 	add.w	r9, r2, fp
  404650:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404654:	eba1 0909 	sub.w	r9, r1, r9
  404658:	4649      	mov	r1, r9
  40465a:	4628      	mov	r0, r5
  40465c:	9301      	str	r3, [sp, #4]
  40465e:	9200      	str	r2, [sp, #0]
  404660:	f000 fbec 	bl	404e3c <_sbrk_r>
  404664:	1c43      	adds	r3, r0, #1
  404666:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40466a:	f000 8143 	beq.w	4048f4 <_malloc_r+0x518>
  40466e:	1a80      	subs	r0, r0, r2
  404670:	4448      	add	r0, r9
  404672:	f040 0001 	orr.w	r0, r0, #1
  404676:	6819      	ldr	r1, [r3, #0]
  404678:	60ba      	str	r2, [r7, #8]
  40467a:	4449      	add	r1, r9
  40467c:	42bc      	cmp	r4, r7
  40467e:	6050      	str	r0, [r2, #4]
  404680:	6019      	str	r1, [r3, #0]
  404682:	d017      	beq.n	4046b4 <_malloc_r+0x2d8>
  404684:	f1b8 0f0f 	cmp.w	r8, #15
  404688:	f240 80fb 	bls.w	404882 <_malloc_r+0x4a6>
  40468c:	6860      	ldr	r0, [r4, #4]
  40468e:	f1a8 020c 	sub.w	r2, r8, #12
  404692:	f022 0207 	bic.w	r2, r2, #7
  404696:	eb04 0e02 	add.w	lr, r4, r2
  40469a:	f000 0001 	and.w	r0, r0, #1
  40469e:	f04f 0c05 	mov.w	ip, #5
  4046a2:	4310      	orrs	r0, r2
  4046a4:	2a0f      	cmp	r2, #15
  4046a6:	6060      	str	r0, [r4, #4]
  4046a8:	f8ce c004 	str.w	ip, [lr, #4]
  4046ac:	f8ce c008 	str.w	ip, [lr, #8]
  4046b0:	f200 8117 	bhi.w	4048e2 <_malloc_r+0x506>
  4046b4:	4b1d      	ldr	r3, [pc, #116]	; (40472c <_malloc_r+0x350>)
  4046b6:	68bc      	ldr	r4, [r7, #8]
  4046b8:	681a      	ldr	r2, [r3, #0]
  4046ba:	4291      	cmp	r1, r2
  4046bc:	bf88      	it	hi
  4046be:	6019      	strhi	r1, [r3, #0]
  4046c0:	4b1b      	ldr	r3, [pc, #108]	; (404730 <_malloc_r+0x354>)
  4046c2:	681a      	ldr	r2, [r3, #0]
  4046c4:	4291      	cmp	r1, r2
  4046c6:	6862      	ldr	r2, [r4, #4]
  4046c8:	bf88      	it	hi
  4046ca:	6019      	strhi	r1, [r3, #0]
  4046cc:	f022 0203 	bic.w	r2, r2, #3
  4046d0:	4296      	cmp	r6, r2
  4046d2:	eba2 0306 	sub.w	r3, r2, r6
  4046d6:	d801      	bhi.n	4046dc <_malloc_r+0x300>
  4046d8:	2b0f      	cmp	r3, #15
  4046da:	dc04      	bgt.n	4046e6 <_malloc_r+0x30a>
  4046dc:	4628      	mov	r0, r5
  4046de:	f000 fa01 	bl	404ae4 <__malloc_unlock>
  4046e2:	2400      	movs	r4, #0
  4046e4:	e740      	b.n	404568 <_malloc_r+0x18c>
  4046e6:	19a2      	adds	r2, r4, r6
  4046e8:	f043 0301 	orr.w	r3, r3, #1
  4046ec:	f046 0601 	orr.w	r6, r6, #1
  4046f0:	6066      	str	r6, [r4, #4]
  4046f2:	4628      	mov	r0, r5
  4046f4:	60ba      	str	r2, [r7, #8]
  4046f6:	6053      	str	r3, [r2, #4]
  4046f8:	f000 f9f4 	bl	404ae4 <__malloc_unlock>
  4046fc:	3408      	adds	r4, #8
  4046fe:	4620      	mov	r0, r4
  404700:	b003      	add	sp, #12
  404702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404706:	2b14      	cmp	r3, #20
  404708:	d971      	bls.n	4047ee <_malloc_r+0x412>
  40470a:	2b54      	cmp	r3, #84	; 0x54
  40470c:	f200 80a3 	bhi.w	404856 <_malloc_r+0x47a>
  404710:	0b33      	lsrs	r3, r6, #12
  404712:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404716:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40471a:	00c3      	lsls	r3, r0, #3
  40471c:	e680      	b.n	404420 <_malloc_r+0x44>
  40471e:	bf00      	nop
  404720:	20400708 	.word	0x20400708
  404724:	2043b570 	.word	0x2043b570
  404728:	2043b540 	.word	0x2043b540
  40472c:	2043b568 	.word	0x2043b568
  404730:	2043b56c 	.word	0x2043b56c
  404734:	20400710 	.word	0x20400710
  404738:	20400b10 	.word	0x20400b10
  40473c:	0a5a      	lsrs	r2, r3, #9
  40473e:	2a04      	cmp	r2, #4
  404740:	d95b      	bls.n	4047fa <_malloc_r+0x41e>
  404742:	2a14      	cmp	r2, #20
  404744:	f200 80ae 	bhi.w	4048a4 <_malloc_r+0x4c8>
  404748:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40474c:	00c9      	lsls	r1, r1, #3
  40474e:	325b      	adds	r2, #91	; 0x5b
  404750:	eb07 0c01 	add.w	ip, r7, r1
  404754:	5879      	ldr	r1, [r7, r1]
  404756:	f1ac 0c08 	sub.w	ip, ip, #8
  40475a:	458c      	cmp	ip, r1
  40475c:	f000 8088 	beq.w	404870 <_malloc_r+0x494>
  404760:	684a      	ldr	r2, [r1, #4]
  404762:	f022 0203 	bic.w	r2, r2, #3
  404766:	4293      	cmp	r3, r2
  404768:	d273      	bcs.n	404852 <_malloc_r+0x476>
  40476a:	6889      	ldr	r1, [r1, #8]
  40476c:	458c      	cmp	ip, r1
  40476e:	d1f7      	bne.n	404760 <_malloc_r+0x384>
  404770:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404774:	687b      	ldr	r3, [r7, #4]
  404776:	60e2      	str	r2, [r4, #12]
  404778:	f8c4 c008 	str.w	ip, [r4, #8]
  40477c:	6094      	str	r4, [r2, #8]
  40477e:	f8cc 400c 	str.w	r4, [ip, #12]
  404782:	e68f      	b.n	4044a4 <_malloc_r+0xc8>
  404784:	19a1      	adds	r1, r4, r6
  404786:	f046 0c01 	orr.w	ip, r6, #1
  40478a:	f042 0601 	orr.w	r6, r2, #1
  40478e:	f8c4 c004 	str.w	ip, [r4, #4]
  404792:	4628      	mov	r0, r5
  404794:	6179      	str	r1, [r7, #20]
  404796:	6139      	str	r1, [r7, #16]
  404798:	f8c1 e00c 	str.w	lr, [r1, #12]
  40479c:	f8c1 e008 	str.w	lr, [r1, #8]
  4047a0:	604e      	str	r6, [r1, #4]
  4047a2:	50e2      	str	r2, [r4, r3]
  4047a4:	f000 f99e 	bl	404ae4 <__malloc_unlock>
  4047a8:	3408      	adds	r4, #8
  4047aa:	e6dd      	b.n	404568 <_malloc_r+0x18c>
  4047ac:	687b      	ldr	r3, [r7, #4]
  4047ae:	e679      	b.n	4044a4 <_malloc_r+0xc8>
  4047b0:	f108 0801 	add.w	r8, r8, #1
  4047b4:	f018 0f03 	tst.w	r8, #3
  4047b8:	f10c 0c08 	add.w	ip, ip, #8
  4047bc:	f47f ae85 	bne.w	4044ca <_malloc_r+0xee>
  4047c0:	e02d      	b.n	40481e <_malloc_r+0x442>
  4047c2:	68dc      	ldr	r4, [r3, #12]
  4047c4:	42a3      	cmp	r3, r4
  4047c6:	bf08      	it	eq
  4047c8:	3002      	addeq	r0, #2
  4047ca:	f43f ae3e 	beq.w	40444a <_malloc_r+0x6e>
  4047ce:	e6bb      	b.n	404548 <_malloc_r+0x16c>
  4047d0:	4419      	add	r1, r3
  4047d2:	461c      	mov	r4, r3
  4047d4:	684a      	ldr	r2, [r1, #4]
  4047d6:	68db      	ldr	r3, [r3, #12]
  4047d8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4047dc:	f042 0201 	orr.w	r2, r2, #1
  4047e0:	604a      	str	r2, [r1, #4]
  4047e2:	4628      	mov	r0, r5
  4047e4:	60f3      	str	r3, [r6, #12]
  4047e6:	609e      	str	r6, [r3, #8]
  4047e8:	f000 f97c 	bl	404ae4 <__malloc_unlock>
  4047ec:	e6bc      	b.n	404568 <_malloc_r+0x18c>
  4047ee:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4047f2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4047f6:	00c3      	lsls	r3, r0, #3
  4047f8:	e612      	b.n	404420 <_malloc_r+0x44>
  4047fa:	099a      	lsrs	r2, r3, #6
  4047fc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404800:	00c9      	lsls	r1, r1, #3
  404802:	3238      	adds	r2, #56	; 0x38
  404804:	e7a4      	b.n	404750 <_malloc_r+0x374>
  404806:	42bc      	cmp	r4, r7
  404808:	d054      	beq.n	4048b4 <_malloc_r+0x4d8>
  40480a:	68bc      	ldr	r4, [r7, #8]
  40480c:	6862      	ldr	r2, [r4, #4]
  40480e:	f022 0203 	bic.w	r2, r2, #3
  404812:	e75d      	b.n	4046d0 <_malloc_r+0x2f4>
  404814:	f859 3908 	ldr.w	r3, [r9], #-8
  404818:	4599      	cmp	r9, r3
  40481a:	f040 8086 	bne.w	40492a <_malloc_r+0x54e>
  40481e:	f010 0f03 	tst.w	r0, #3
  404822:	f100 30ff 	add.w	r0, r0, #4294967295
  404826:	d1f5      	bne.n	404814 <_malloc_r+0x438>
  404828:	687b      	ldr	r3, [r7, #4]
  40482a:	ea23 0304 	bic.w	r3, r3, r4
  40482e:	607b      	str	r3, [r7, #4]
  404830:	0064      	lsls	r4, r4, #1
  404832:	429c      	cmp	r4, r3
  404834:	f63f aec7 	bhi.w	4045c6 <_malloc_r+0x1ea>
  404838:	2c00      	cmp	r4, #0
  40483a:	f43f aec4 	beq.w	4045c6 <_malloc_r+0x1ea>
  40483e:	421c      	tst	r4, r3
  404840:	4640      	mov	r0, r8
  404842:	f47f ae3e 	bne.w	4044c2 <_malloc_r+0xe6>
  404846:	0064      	lsls	r4, r4, #1
  404848:	421c      	tst	r4, r3
  40484a:	f100 0004 	add.w	r0, r0, #4
  40484e:	d0fa      	beq.n	404846 <_malloc_r+0x46a>
  404850:	e637      	b.n	4044c2 <_malloc_r+0xe6>
  404852:	468c      	mov	ip, r1
  404854:	e78c      	b.n	404770 <_malloc_r+0x394>
  404856:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40485a:	d815      	bhi.n	404888 <_malloc_r+0x4ac>
  40485c:	0bf3      	lsrs	r3, r6, #15
  40485e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404862:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404866:	00c3      	lsls	r3, r0, #3
  404868:	e5da      	b.n	404420 <_malloc_r+0x44>
  40486a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40486e:	e6ed      	b.n	40464c <_malloc_r+0x270>
  404870:	687b      	ldr	r3, [r7, #4]
  404872:	1092      	asrs	r2, r2, #2
  404874:	2101      	movs	r1, #1
  404876:	fa01 f202 	lsl.w	r2, r1, r2
  40487a:	4313      	orrs	r3, r2
  40487c:	607b      	str	r3, [r7, #4]
  40487e:	4662      	mov	r2, ip
  404880:	e779      	b.n	404776 <_malloc_r+0x39a>
  404882:	2301      	movs	r3, #1
  404884:	6053      	str	r3, [r2, #4]
  404886:	e729      	b.n	4046dc <_malloc_r+0x300>
  404888:	f240 5254 	movw	r2, #1364	; 0x554
  40488c:	4293      	cmp	r3, r2
  40488e:	d822      	bhi.n	4048d6 <_malloc_r+0x4fa>
  404890:	0cb3      	lsrs	r3, r6, #18
  404892:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404896:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40489a:	00c3      	lsls	r3, r0, #3
  40489c:	e5c0      	b.n	404420 <_malloc_r+0x44>
  40489e:	f103 0b10 	add.w	fp, r3, #16
  4048a2:	e6ae      	b.n	404602 <_malloc_r+0x226>
  4048a4:	2a54      	cmp	r2, #84	; 0x54
  4048a6:	d829      	bhi.n	4048fc <_malloc_r+0x520>
  4048a8:	0b1a      	lsrs	r2, r3, #12
  4048aa:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4048ae:	00c9      	lsls	r1, r1, #3
  4048b0:	326e      	adds	r2, #110	; 0x6e
  4048b2:	e74d      	b.n	404750 <_malloc_r+0x374>
  4048b4:	4b20      	ldr	r3, [pc, #128]	; (404938 <_malloc_r+0x55c>)
  4048b6:	6819      	ldr	r1, [r3, #0]
  4048b8:	4459      	add	r1, fp
  4048ba:	6019      	str	r1, [r3, #0]
  4048bc:	e6b2      	b.n	404624 <_malloc_r+0x248>
  4048be:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4048c2:	2800      	cmp	r0, #0
  4048c4:	f47f aeae 	bne.w	404624 <_malloc_r+0x248>
  4048c8:	eb08 030b 	add.w	r3, r8, fp
  4048cc:	68ba      	ldr	r2, [r7, #8]
  4048ce:	f043 0301 	orr.w	r3, r3, #1
  4048d2:	6053      	str	r3, [r2, #4]
  4048d4:	e6ee      	b.n	4046b4 <_malloc_r+0x2d8>
  4048d6:	207f      	movs	r0, #127	; 0x7f
  4048d8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4048dc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4048e0:	e59e      	b.n	404420 <_malloc_r+0x44>
  4048e2:	f104 0108 	add.w	r1, r4, #8
  4048e6:	4628      	mov	r0, r5
  4048e8:	9300      	str	r3, [sp, #0]
  4048ea:	f7ff fa5d 	bl	403da8 <_free_r>
  4048ee:	9b00      	ldr	r3, [sp, #0]
  4048f0:	6819      	ldr	r1, [r3, #0]
  4048f2:	e6df      	b.n	4046b4 <_malloc_r+0x2d8>
  4048f4:	2001      	movs	r0, #1
  4048f6:	f04f 0900 	mov.w	r9, #0
  4048fa:	e6bc      	b.n	404676 <_malloc_r+0x29a>
  4048fc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404900:	d805      	bhi.n	40490e <_malloc_r+0x532>
  404902:	0bda      	lsrs	r2, r3, #15
  404904:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404908:	00c9      	lsls	r1, r1, #3
  40490a:	3277      	adds	r2, #119	; 0x77
  40490c:	e720      	b.n	404750 <_malloc_r+0x374>
  40490e:	f240 5154 	movw	r1, #1364	; 0x554
  404912:	428a      	cmp	r2, r1
  404914:	d805      	bhi.n	404922 <_malloc_r+0x546>
  404916:	0c9a      	lsrs	r2, r3, #18
  404918:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40491c:	00c9      	lsls	r1, r1, #3
  40491e:	327c      	adds	r2, #124	; 0x7c
  404920:	e716      	b.n	404750 <_malloc_r+0x374>
  404922:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404926:	227e      	movs	r2, #126	; 0x7e
  404928:	e712      	b.n	404750 <_malloc_r+0x374>
  40492a:	687b      	ldr	r3, [r7, #4]
  40492c:	e780      	b.n	404830 <_malloc_r+0x454>
  40492e:	08f0      	lsrs	r0, r6, #3
  404930:	f106 0308 	add.w	r3, r6, #8
  404934:	e600      	b.n	404538 <_malloc_r+0x15c>
  404936:	bf00      	nop
  404938:	2043b540 	.word	0x2043b540

0040493c <__ascii_mbtowc>:
  40493c:	b082      	sub	sp, #8
  40493e:	b149      	cbz	r1, 404954 <__ascii_mbtowc+0x18>
  404940:	b15a      	cbz	r2, 40495a <__ascii_mbtowc+0x1e>
  404942:	b16b      	cbz	r3, 404960 <__ascii_mbtowc+0x24>
  404944:	7813      	ldrb	r3, [r2, #0]
  404946:	600b      	str	r3, [r1, #0]
  404948:	7812      	ldrb	r2, [r2, #0]
  40494a:	1c10      	adds	r0, r2, #0
  40494c:	bf18      	it	ne
  40494e:	2001      	movne	r0, #1
  404950:	b002      	add	sp, #8
  404952:	4770      	bx	lr
  404954:	a901      	add	r1, sp, #4
  404956:	2a00      	cmp	r2, #0
  404958:	d1f3      	bne.n	404942 <__ascii_mbtowc+0x6>
  40495a:	4610      	mov	r0, r2
  40495c:	b002      	add	sp, #8
  40495e:	4770      	bx	lr
  404960:	f06f 0001 	mvn.w	r0, #1
  404964:	e7f4      	b.n	404950 <__ascii_mbtowc+0x14>
  404966:	bf00      	nop
	...

00404970 <memchr>:
  404970:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404974:	2a10      	cmp	r2, #16
  404976:	db2b      	blt.n	4049d0 <memchr+0x60>
  404978:	f010 0f07 	tst.w	r0, #7
  40497c:	d008      	beq.n	404990 <memchr+0x20>
  40497e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404982:	3a01      	subs	r2, #1
  404984:	428b      	cmp	r3, r1
  404986:	d02d      	beq.n	4049e4 <memchr+0x74>
  404988:	f010 0f07 	tst.w	r0, #7
  40498c:	b342      	cbz	r2, 4049e0 <memchr+0x70>
  40498e:	d1f6      	bne.n	40497e <memchr+0xe>
  404990:	b4f0      	push	{r4, r5, r6, r7}
  404992:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404996:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40499a:	f022 0407 	bic.w	r4, r2, #7
  40499e:	f07f 0700 	mvns.w	r7, #0
  4049a2:	2300      	movs	r3, #0
  4049a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4049a8:	3c08      	subs	r4, #8
  4049aa:	ea85 0501 	eor.w	r5, r5, r1
  4049ae:	ea86 0601 	eor.w	r6, r6, r1
  4049b2:	fa85 f547 	uadd8	r5, r5, r7
  4049b6:	faa3 f587 	sel	r5, r3, r7
  4049ba:	fa86 f647 	uadd8	r6, r6, r7
  4049be:	faa5 f687 	sel	r6, r5, r7
  4049c2:	b98e      	cbnz	r6, 4049e8 <memchr+0x78>
  4049c4:	d1ee      	bne.n	4049a4 <memchr+0x34>
  4049c6:	bcf0      	pop	{r4, r5, r6, r7}
  4049c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4049cc:	f002 0207 	and.w	r2, r2, #7
  4049d0:	b132      	cbz	r2, 4049e0 <memchr+0x70>
  4049d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4049d6:	3a01      	subs	r2, #1
  4049d8:	ea83 0301 	eor.w	r3, r3, r1
  4049dc:	b113      	cbz	r3, 4049e4 <memchr+0x74>
  4049de:	d1f8      	bne.n	4049d2 <memchr+0x62>
  4049e0:	2000      	movs	r0, #0
  4049e2:	4770      	bx	lr
  4049e4:	3801      	subs	r0, #1
  4049e6:	4770      	bx	lr
  4049e8:	2d00      	cmp	r5, #0
  4049ea:	bf06      	itte	eq
  4049ec:	4635      	moveq	r5, r6
  4049ee:	3803      	subeq	r0, #3
  4049f0:	3807      	subne	r0, #7
  4049f2:	f015 0f01 	tst.w	r5, #1
  4049f6:	d107      	bne.n	404a08 <memchr+0x98>
  4049f8:	3001      	adds	r0, #1
  4049fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4049fe:	bf02      	ittt	eq
  404a00:	3001      	addeq	r0, #1
  404a02:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404a06:	3001      	addeq	r0, #1
  404a08:	bcf0      	pop	{r4, r5, r6, r7}
  404a0a:	3801      	subs	r0, #1
  404a0c:	4770      	bx	lr
  404a0e:	bf00      	nop

00404a10 <memmove>:
  404a10:	4288      	cmp	r0, r1
  404a12:	b5f0      	push	{r4, r5, r6, r7, lr}
  404a14:	d90d      	bls.n	404a32 <memmove+0x22>
  404a16:	188b      	adds	r3, r1, r2
  404a18:	4298      	cmp	r0, r3
  404a1a:	d20a      	bcs.n	404a32 <memmove+0x22>
  404a1c:	1884      	adds	r4, r0, r2
  404a1e:	2a00      	cmp	r2, #0
  404a20:	d051      	beq.n	404ac6 <memmove+0xb6>
  404a22:	4622      	mov	r2, r4
  404a24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404a28:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404a2c:	4299      	cmp	r1, r3
  404a2e:	d1f9      	bne.n	404a24 <memmove+0x14>
  404a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a32:	2a0f      	cmp	r2, #15
  404a34:	d948      	bls.n	404ac8 <memmove+0xb8>
  404a36:	ea41 0300 	orr.w	r3, r1, r0
  404a3a:	079b      	lsls	r3, r3, #30
  404a3c:	d146      	bne.n	404acc <memmove+0xbc>
  404a3e:	f100 0410 	add.w	r4, r0, #16
  404a42:	f101 0310 	add.w	r3, r1, #16
  404a46:	4615      	mov	r5, r2
  404a48:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404a4c:	f844 6c10 	str.w	r6, [r4, #-16]
  404a50:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404a54:	f844 6c0c 	str.w	r6, [r4, #-12]
  404a58:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404a5c:	f844 6c08 	str.w	r6, [r4, #-8]
  404a60:	3d10      	subs	r5, #16
  404a62:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404a66:	f844 6c04 	str.w	r6, [r4, #-4]
  404a6a:	2d0f      	cmp	r5, #15
  404a6c:	f103 0310 	add.w	r3, r3, #16
  404a70:	f104 0410 	add.w	r4, r4, #16
  404a74:	d8e8      	bhi.n	404a48 <memmove+0x38>
  404a76:	f1a2 0310 	sub.w	r3, r2, #16
  404a7a:	f023 030f 	bic.w	r3, r3, #15
  404a7e:	f002 0e0f 	and.w	lr, r2, #15
  404a82:	3310      	adds	r3, #16
  404a84:	f1be 0f03 	cmp.w	lr, #3
  404a88:	4419      	add	r1, r3
  404a8a:	4403      	add	r3, r0
  404a8c:	d921      	bls.n	404ad2 <memmove+0xc2>
  404a8e:	1f1e      	subs	r6, r3, #4
  404a90:	460d      	mov	r5, r1
  404a92:	4674      	mov	r4, lr
  404a94:	3c04      	subs	r4, #4
  404a96:	f855 7b04 	ldr.w	r7, [r5], #4
  404a9a:	f846 7f04 	str.w	r7, [r6, #4]!
  404a9e:	2c03      	cmp	r4, #3
  404aa0:	d8f8      	bhi.n	404a94 <memmove+0x84>
  404aa2:	f1ae 0404 	sub.w	r4, lr, #4
  404aa6:	f024 0403 	bic.w	r4, r4, #3
  404aaa:	3404      	adds	r4, #4
  404aac:	4421      	add	r1, r4
  404aae:	4423      	add	r3, r4
  404ab0:	f002 0203 	and.w	r2, r2, #3
  404ab4:	b162      	cbz	r2, 404ad0 <memmove+0xc0>
  404ab6:	3b01      	subs	r3, #1
  404ab8:	440a      	add	r2, r1
  404aba:	f811 4b01 	ldrb.w	r4, [r1], #1
  404abe:	f803 4f01 	strb.w	r4, [r3, #1]!
  404ac2:	428a      	cmp	r2, r1
  404ac4:	d1f9      	bne.n	404aba <memmove+0xaa>
  404ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404ac8:	4603      	mov	r3, r0
  404aca:	e7f3      	b.n	404ab4 <memmove+0xa4>
  404acc:	4603      	mov	r3, r0
  404ace:	e7f2      	b.n	404ab6 <memmove+0xa6>
  404ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404ad2:	4672      	mov	r2, lr
  404ad4:	e7ee      	b.n	404ab4 <memmove+0xa4>
  404ad6:	bf00      	nop

00404ad8 <__malloc_lock>:
  404ad8:	4801      	ldr	r0, [pc, #4]	; (404ae0 <__malloc_lock+0x8>)
  404ada:	f7ff bc03 	b.w	4042e4 <__retarget_lock_acquire_recursive>
  404ade:	bf00      	nop
  404ae0:	2043b61c 	.word	0x2043b61c

00404ae4 <__malloc_unlock>:
  404ae4:	4801      	ldr	r0, [pc, #4]	; (404aec <__malloc_unlock+0x8>)
  404ae6:	f7ff bbff 	b.w	4042e8 <__retarget_lock_release_recursive>
  404aea:	bf00      	nop
  404aec:	2043b61c 	.word	0x2043b61c

00404af0 <_realloc_r>:
  404af0:	2900      	cmp	r1, #0
  404af2:	f000 8095 	beq.w	404c20 <_realloc_r+0x130>
  404af6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404afa:	460d      	mov	r5, r1
  404afc:	4616      	mov	r6, r2
  404afe:	b083      	sub	sp, #12
  404b00:	4680      	mov	r8, r0
  404b02:	f106 070b 	add.w	r7, r6, #11
  404b06:	f7ff ffe7 	bl	404ad8 <__malloc_lock>
  404b0a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  404b0e:	2f16      	cmp	r7, #22
  404b10:	f02e 0403 	bic.w	r4, lr, #3
  404b14:	f1a5 0908 	sub.w	r9, r5, #8
  404b18:	d83c      	bhi.n	404b94 <_realloc_r+0xa4>
  404b1a:	2210      	movs	r2, #16
  404b1c:	4617      	mov	r7, r2
  404b1e:	42be      	cmp	r6, r7
  404b20:	d83d      	bhi.n	404b9e <_realloc_r+0xae>
  404b22:	4294      	cmp	r4, r2
  404b24:	da43      	bge.n	404bae <_realloc_r+0xbe>
  404b26:	4bc4      	ldr	r3, [pc, #784]	; (404e38 <_realloc_r+0x348>)
  404b28:	6899      	ldr	r1, [r3, #8]
  404b2a:	eb09 0004 	add.w	r0, r9, r4
  404b2e:	4288      	cmp	r0, r1
  404b30:	f000 80b4 	beq.w	404c9c <_realloc_r+0x1ac>
  404b34:	6843      	ldr	r3, [r0, #4]
  404b36:	f023 0101 	bic.w	r1, r3, #1
  404b3a:	4401      	add	r1, r0
  404b3c:	6849      	ldr	r1, [r1, #4]
  404b3e:	07c9      	lsls	r1, r1, #31
  404b40:	d54c      	bpl.n	404bdc <_realloc_r+0xec>
  404b42:	f01e 0f01 	tst.w	lr, #1
  404b46:	f000 809b 	beq.w	404c80 <_realloc_r+0x190>
  404b4a:	4631      	mov	r1, r6
  404b4c:	4640      	mov	r0, r8
  404b4e:	f7ff fc45 	bl	4043dc <_malloc_r>
  404b52:	4606      	mov	r6, r0
  404b54:	2800      	cmp	r0, #0
  404b56:	d03a      	beq.n	404bce <_realloc_r+0xde>
  404b58:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404b5c:	f023 0301 	bic.w	r3, r3, #1
  404b60:	444b      	add	r3, r9
  404b62:	f1a0 0208 	sub.w	r2, r0, #8
  404b66:	429a      	cmp	r2, r3
  404b68:	f000 8121 	beq.w	404dae <_realloc_r+0x2be>
  404b6c:	1f22      	subs	r2, r4, #4
  404b6e:	2a24      	cmp	r2, #36	; 0x24
  404b70:	f200 8107 	bhi.w	404d82 <_realloc_r+0x292>
  404b74:	2a13      	cmp	r2, #19
  404b76:	f200 80db 	bhi.w	404d30 <_realloc_r+0x240>
  404b7a:	4603      	mov	r3, r0
  404b7c:	462a      	mov	r2, r5
  404b7e:	6811      	ldr	r1, [r2, #0]
  404b80:	6019      	str	r1, [r3, #0]
  404b82:	6851      	ldr	r1, [r2, #4]
  404b84:	6059      	str	r1, [r3, #4]
  404b86:	6892      	ldr	r2, [r2, #8]
  404b88:	609a      	str	r2, [r3, #8]
  404b8a:	4629      	mov	r1, r5
  404b8c:	4640      	mov	r0, r8
  404b8e:	f7ff f90b 	bl	403da8 <_free_r>
  404b92:	e01c      	b.n	404bce <_realloc_r+0xde>
  404b94:	f027 0707 	bic.w	r7, r7, #7
  404b98:	2f00      	cmp	r7, #0
  404b9a:	463a      	mov	r2, r7
  404b9c:	dabf      	bge.n	404b1e <_realloc_r+0x2e>
  404b9e:	2600      	movs	r6, #0
  404ba0:	230c      	movs	r3, #12
  404ba2:	4630      	mov	r0, r6
  404ba4:	f8c8 3000 	str.w	r3, [r8]
  404ba8:	b003      	add	sp, #12
  404baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bae:	462e      	mov	r6, r5
  404bb0:	1be3      	subs	r3, r4, r7
  404bb2:	2b0f      	cmp	r3, #15
  404bb4:	d81e      	bhi.n	404bf4 <_realloc_r+0x104>
  404bb6:	f8d9 3004 	ldr.w	r3, [r9, #4]
  404bba:	f003 0301 	and.w	r3, r3, #1
  404bbe:	4323      	orrs	r3, r4
  404bc0:	444c      	add	r4, r9
  404bc2:	f8c9 3004 	str.w	r3, [r9, #4]
  404bc6:	6863      	ldr	r3, [r4, #4]
  404bc8:	f043 0301 	orr.w	r3, r3, #1
  404bcc:	6063      	str	r3, [r4, #4]
  404bce:	4640      	mov	r0, r8
  404bd0:	f7ff ff88 	bl	404ae4 <__malloc_unlock>
  404bd4:	4630      	mov	r0, r6
  404bd6:	b003      	add	sp, #12
  404bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bdc:	f023 0303 	bic.w	r3, r3, #3
  404be0:	18e1      	adds	r1, r4, r3
  404be2:	4291      	cmp	r1, r2
  404be4:	db1f      	blt.n	404c26 <_realloc_r+0x136>
  404be6:	68c3      	ldr	r3, [r0, #12]
  404be8:	6882      	ldr	r2, [r0, #8]
  404bea:	462e      	mov	r6, r5
  404bec:	60d3      	str	r3, [r2, #12]
  404bee:	460c      	mov	r4, r1
  404bf0:	609a      	str	r2, [r3, #8]
  404bf2:	e7dd      	b.n	404bb0 <_realloc_r+0xc0>
  404bf4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  404bf8:	eb09 0107 	add.w	r1, r9, r7
  404bfc:	f002 0201 	and.w	r2, r2, #1
  404c00:	444c      	add	r4, r9
  404c02:	f043 0301 	orr.w	r3, r3, #1
  404c06:	4317      	orrs	r7, r2
  404c08:	f8c9 7004 	str.w	r7, [r9, #4]
  404c0c:	604b      	str	r3, [r1, #4]
  404c0e:	6863      	ldr	r3, [r4, #4]
  404c10:	f043 0301 	orr.w	r3, r3, #1
  404c14:	3108      	adds	r1, #8
  404c16:	6063      	str	r3, [r4, #4]
  404c18:	4640      	mov	r0, r8
  404c1a:	f7ff f8c5 	bl	403da8 <_free_r>
  404c1e:	e7d6      	b.n	404bce <_realloc_r+0xde>
  404c20:	4611      	mov	r1, r2
  404c22:	f7ff bbdb 	b.w	4043dc <_malloc_r>
  404c26:	f01e 0f01 	tst.w	lr, #1
  404c2a:	d18e      	bne.n	404b4a <_realloc_r+0x5a>
  404c2c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404c30:	eba9 0a01 	sub.w	sl, r9, r1
  404c34:	f8da 1004 	ldr.w	r1, [sl, #4]
  404c38:	f021 0103 	bic.w	r1, r1, #3
  404c3c:	440b      	add	r3, r1
  404c3e:	4423      	add	r3, r4
  404c40:	4293      	cmp	r3, r2
  404c42:	db25      	blt.n	404c90 <_realloc_r+0x1a0>
  404c44:	68c2      	ldr	r2, [r0, #12]
  404c46:	6881      	ldr	r1, [r0, #8]
  404c48:	4656      	mov	r6, sl
  404c4a:	60ca      	str	r2, [r1, #12]
  404c4c:	6091      	str	r1, [r2, #8]
  404c4e:	f8da 100c 	ldr.w	r1, [sl, #12]
  404c52:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404c56:	1f22      	subs	r2, r4, #4
  404c58:	2a24      	cmp	r2, #36	; 0x24
  404c5a:	60c1      	str	r1, [r0, #12]
  404c5c:	6088      	str	r0, [r1, #8]
  404c5e:	f200 8094 	bhi.w	404d8a <_realloc_r+0x29a>
  404c62:	2a13      	cmp	r2, #19
  404c64:	d96f      	bls.n	404d46 <_realloc_r+0x256>
  404c66:	6829      	ldr	r1, [r5, #0]
  404c68:	f8ca 1008 	str.w	r1, [sl, #8]
  404c6c:	6869      	ldr	r1, [r5, #4]
  404c6e:	f8ca 100c 	str.w	r1, [sl, #12]
  404c72:	2a1b      	cmp	r2, #27
  404c74:	f200 80a2 	bhi.w	404dbc <_realloc_r+0x2cc>
  404c78:	3508      	adds	r5, #8
  404c7a:	f10a 0210 	add.w	r2, sl, #16
  404c7e:	e063      	b.n	404d48 <_realloc_r+0x258>
  404c80:	f855 3c08 	ldr.w	r3, [r5, #-8]
  404c84:	eba9 0a03 	sub.w	sl, r9, r3
  404c88:	f8da 1004 	ldr.w	r1, [sl, #4]
  404c8c:	f021 0103 	bic.w	r1, r1, #3
  404c90:	1863      	adds	r3, r4, r1
  404c92:	4293      	cmp	r3, r2
  404c94:	f6ff af59 	blt.w	404b4a <_realloc_r+0x5a>
  404c98:	4656      	mov	r6, sl
  404c9a:	e7d8      	b.n	404c4e <_realloc_r+0x15e>
  404c9c:	6841      	ldr	r1, [r0, #4]
  404c9e:	f021 0b03 	bic.w	fp, r1, #3
  404ca2:	44a3      	add	fp, r4
  404ca4:	f107 0010 	add.w	r0, r7, #16
  404ca8:	4583      	cmp	fp, r0
  404caa:	da56      	bge.n	404d5a <_realloc_r+0x26a>
  404cac:	f01e 0f01 	tst.w	lr, #1
  404cb0:	f47f af4b 	bne.w	404b4a <_realloc_r+0x5a>
  404cb4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404cb8:	eba9 0a01 	sub.w	sl, r9, r1
  404cbc:	f8da 1004 	ldr.w	r1, [sl, #4]
  404cc0:	f021 0103 	bic.w	r1, r1, #3
  404cc4:	448b      	add	fp, r1
  404cc6:	4558      	cmp	r0, fp
  404cc8:	dce2      	bgt.n	404c90 <_realloc_r+0x1a0>
  404cca:	4656      	mov	r6, sl
  404ccc:	f8da 100c 	ldr.w	r1, [sl, #12]
  404cd0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404cd4:	1f22      	subs	r2, r4, #4
  404cd6:	2a24      	cmp	r2, #36	; 0x24
  404cd8:	60c1      	str	r1, [r0, #12]
  404cda:	6088      	str	r0, [r1, #8]
  404cdc:	f200 808f 	bhi.w	404dfe <_realloc_r+0x30e>
  404ce0:	2a13      	cmp	r2, #19
  404ce2:	f240 808a 	bls.w	404dfa <_realloc_r+0x30a>
  404ce6:	6829      	ldr	r1, [r5, #0]
  404ce8:	f8ca 1008 	str.w	r1, [sl, #8]
  404cec:	6869      	ldr	r1, [r5, #4]
  404cee:	f8ca 100c 	str.w	r1, [sl, #12]
  404cf2:	2a1b      	cmp	r2, #27
  404cf4:	f200 808a 	bhi.w	404e0c <_realloc_r+0x31c>
  404cf8:	3508      	adds	r5, #8
  404cfa:	f10a 0210 	add.w	r2, sl, #16
  404cfe:	6829      	ldr	r1, [r5, #0]
  404d00:	6011      	str	r1, [r2, #0]
  404d02:	6869      	ldr	r1, [r5, #4]
  404d04:	6051      	str	r1, [r2, #4]
  404d06:	68a9      	ldr	r1, [r5, #8]
  404d08:	6091      	str	r1, [r2, #8]
  404d0a:	eb0a 0107 	add.w	r1, sl, r7
  404d0e:	ebab 0207 	sub.w	r2, fp, r7
  404d12:	f042 0201 	orr.w	r2, r2, #1
  404d16:	6099      	str	r1, [r3, #8]
  404d18:	604a      	str	r2, [r1, #4]
  404d1a:	f8da 3004 	ldr.w	r3, [sl, #4]
  404d1e:	f003 0301 	and.w	r3, r3, #1
  404d22:	431f      	orrs	r7, r3
  404d24:	4640      	mov	r0, r8
  404d26:	f8ca 7004 	str.w	r7, [sl, #4]
  404d2a:	f7ff fedb 	bl	404ae4 <__malloc_unlock>
  404d2e:	e751      	b.n	404bd4 <_realloc_r+0xe4>
  404d30:	682b      	ldr	r3, [r5, #0]
  404d32:	6003      	str	r3, [r0, #0]
  404d34:	686b      	ldr	r3, [r5, #4]
  404d36:	6043      	str	r3, [r0, #4]
  404d38:	2a1b      	cmp	r2, #27
  404d3a:	d82d      	bhi.n	404d98 <_realloc_r+0x2a8>
  404d3c:	f100 0308 	add.w	r3, r0, #8
  404d40:	f105 0208 	add.w	r2, r5, #8
  404d44:	e71b      	b.n	404b7e <_realloc_r+0x8e>
  404d46:	4632      	mov	r2, r6
  404d48:	6829      	ldr	r1, [r5, #0]
  404d4a:	6011      	str	r1, [r2, #0]
  404d4c:	6869      	ldr	r1, [r5, #4]
  404d4e:	6051      	str	r1, [r2, #4]
  404d50:	68a9      	ldr	r1, [r5, #8]
  404d52:	6091      	str	r1, [r2, #8]
  404d54:	461c      	mov	r4, r3
  404d56:	46d1      	mov	r9, sl
  404d58:	e72a      	b.n	404bb0 <_realloc_r+0xc0>
  404d5a:	eb09 0107 	add.w	r1, r9, r7
  404d5e:	ebab 0b07 	sub.w	fp, fp, r7
  404d62:	f04b 0201 	orr.w	r2, fp, #1
  404d66:	6099      	str	r1, [r3, #8]
  404d68:	604a      	str	r2, [r1, #4]
  404d6a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404d6e:	f003 0301 	and.w	r3, r3, #1
  404d72:	431f      	orrs	r7, r3
  404d74:	4640      	mov	r0, r8
  404d76:	f845 7c04 	str.w	r7, [r5, #-4]
  404d7a:	f7ff feb3 	bl	404ae4 <__malloc_unlock>
  404d7e:	462e      	mov	r6, r5
  404d80:	e728      	b.n	404bd4 <_realloc_r+0xe4>
  404d82:	4629      	mov	r1, r5
  404d84:	f7ff fe44 	bl	404a10 <memmove>
  404d88:	e6ff      	b.n	404b8a <_realloc_r+0x9a>
  404d8a:	4629      	mov	r1, r5
  404d8c:	4630      	mov	r0, r6
  404d8e:	461c      	mov	r4, r3
  404d90:	46d1      	mov	r9, sl
  404d92:	f7ff fe3d 	bl	404a10 <memmove>
  404d96:	e70b      	b.n	404bb0 <_realloc_r+0xc0>
  404d98:	68ab      	ldr	r3, [r5, #8]
  404d9a:	6083      	str	r3, [r0, #8]
  404d9c:	68eb      	ldr	r3, [r5, #12]
  404d9e:	60c3      	str	r3, [r0, #12]
  404da0:	2a24      	cmp	r2, #36	; 0x24
  404da2:	d017      	beq.n	404dd4 <_realloc_r+0x2e4>
  404da4:	f100 0310 	add.w	r3, r0, #16
  404da8:	f105 0210 	add.w	r2, r5, #16
  404dac:	e6e7      	b.n	404b7e <_realloc_r+0x8e>
  404dae:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404db2:	f023 0303 	bic.w	r3, r3, #3
  404db6:	441c      	add	r4, r3
  404db8:	462e      	mov	r6, r5
  404dba:	e6f9      	b.n	404bb0 <_realloc_r+0xc0>
  404dbc:	68a9      	ldr	r1, [r5, #8]
  404dbe:	f8ca 1010 	str.w	r1, [sl, #16]
  404dc2:	68e9      	ldr	r1, [r5, #12]
  404dc4:	f8ca 1014 	str.w	r1, [sl, #20]
  404dc8:	2a24      	cmp	r2, #36	; 0x24
  404dca:	d00c      	beq.n	404de6 <_realloc_r+0x2f6>
  404dcc:	3510      	adds	r5, #16
  404dce:	f10a 0218 	add.w	r2, sl, #24
  404dd2:	e7b9      	b.n	404d48 <_realloc_r+0x258>
  404dd4:	692b      	ldr	r3, [r5, #16]
  404dd6:	6103      	str	r3, [r0, #16]
  404dd8:	696b      	ldr	r3, [r5, #20]
  404dda:	6143      	str	r3, [r0, #20]
  404ddc:	f105 0218 	add.w	r2, r5, #24
  404de0:	f100 0318 	add.w	r3, r0, #24
  404de4:	e6cb      	b.n	404b7e <_realloc_r+0x8e>
  404de6:	692a      	ldr	r2, [r5, #16]
  404de8:	f8ca 2018 	str.w	r2, [sl, #24]
  404dec:	696a      	ldr	r2, [r5, #20]
  404dee:	f8ca 201c 	str.w	r2, [sl, #28]
  404df2:	3518      	adds	r5, #24
  404df4:	f10a 0220 	add.w	r2, sl, #32
  404df8:	e7a6      	b.n	404d48 <_realloc_r+0x258>
  404dfa:	4632      	mov	r2, r6
  404dfc:	e77f      	b.n	404cfe <_realloc_r+0x20e>
  404dfe:	4629      	mov	r1, r5
  404e00:	4630      	mov	r0, r6
  404e02:	9301      	str	r3, [sp, #4]
  404e04:	f7ff fe04 	bl	404a10 <memmove>
  404e08:	9b01      	ldr	r3, [sp, #4]
  404e0a:	e77e      	b.n	404d0a <_realloc_r+0x21a>
  404e0c:	68a9      	ldr	r1, [r5, #8]
  404e0e:	f8ca 1010 	str.w	r1, [sl, #16]
  404e12:	68e9      	ldr	r1, [r5, #12]
  404e14:	f8ca 1014 	str.w	r1, [sl, #20]
  404e18:	2a24      	cmp	r2, #36	; 0x24
  404e1a:	d003      	beq.n	404e24 <_realloc_r+0x334>
  404e1c:	3510      	adds	r5, #16
  404e1e:	f10a 0218 	add.w	r2, sl, #24
  404e22:	e76c      	b.n	404cfe <_realloc_r+0x20e>
  404e24:	692a      	ldr	r2, [r5, #16]
  404e26:	f8ca 2018 	str.w	r2, [sl, #24]
  404e2a:	696a      	ldr	r2, [r5, #20]
  404e2c:	f8ca 201c 	str.w	r2, [sl, #28]
  404e30:	3518      	adds	r5, #24
  404e32:	f10a 0220 	add.w	r2, sl, #32
  404e36:	e762      	b.n	404cfe <_realloc_r+0x20e>
  404e38:	20400708 	.word	0x20400708

00404e3c <_sbrk_r>:
  404e3c:	b538      	push	{r3, r4, r5, lr}
  404e3e:	4c07      	ldr	r4, [pc, #28]	; (404e5c <_sbrk_r+0x20>)
  404e40:	2300      	movs	r3, #0
  404e42:	4605      	mov	r5, r0
  404e44:	4608      	mov	r0, r1
  404e46:	6023      	str	r3, [r4, #0]
  404e48:	f7fc f94e 	bl	4010e8 <_sbrk>
  404e4c:	1c43      	adds	r3, r0, #1
  404e4e:	d000      	beq.n	404e52 <_sbrk_r+0x16>
  404e50:	bd38      	pop	{r3, r4, r5, pc}
  404e52:	6823      	ldr	r3, [r4, #0]
  404e54:	2b00      	cmp	r3, #0
  404e56:	d0fb      	beq.n	404e50 <_sbrk_r+0x14>
  404e58:	602b      	str	r3, [r5, #0]
  404e5a:	bd38      	pop	{r3, r4, r5, pc}
  404e5c:	2043b630 	.word	0x2043b630

00404e60 <__sread>:
  404e60:	b510      	push	{r4, lr}
  404e62:	460c      	mov	r4, r1
  404e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404e68:	f000 f9f6 	bl	405258 <_read_r>
  404e6c:	2800      	cmp	r0, #0
  404e6e:	db03      	blt.n	404e78 <__sread+0x18>
  404e70:	6d23      	ldr	r3, [r4, #80]	; 0x50
  404e72:	4403      	add	r3, r0
  404e74:	6523      	str	r3, [r4, #80]	; 0x50
  404e76:	bd10      	pop	{r4, pc}
  404e78:	89a3      	ldrh	r3, [r4, #12]
  404e7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404e7e:	81a3      	strh	r3, [r4, #12]
  404e80:	bd10      	pop	{r4, pc}
  404e82:	bf00      	nop

00404e84 <__swrite>:
  404e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404e88:	4616      	mov	r6, r2
  404e8a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  404e8e:	461f      	mov	r7, r3
  404e90:	05d3      	lsls	r3, r2, #23
  404e92:	460c      	mov	r4, r1
  404e94:	4605      	mov	r5, r0
  404e96:	d507      	bpl.n	404ea8 <__swrite+0x24>
  404e98:	2200      	movs	r2, #0
  404e9a:	2302      	movs	r3, #2
  404e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404ea0:	f000 f9c4 	bl	40522c <_lseek_r>
  404ea4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404ea8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404eac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404eb0:	81a2      	strh	r2, [r4, #12]
  404eb2:	463b      	mov	r3, r7
  404eb4:	4632      	mov	r2, r6
  404eb6:	4628      	mov	r0, r5
  404eb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404ebc:	f000 b8a4 	b.w	405008 <_write_r>

00404ec0 <__sseek>:
  404ec0:	b510      	push	{r4, lr}
  404ec2:	460c      	mov	r4, r1
  404ec4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404ec8:	f000 f9b0 	bl	40522c <_lseek_r>
  404ecc:	89a3      	ldrh	r3, [r4, #12]
  404ece:	1c42      	adds	r2, r0, #1
  404ed0:	bf0e      	itee	eq
  404ed2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  404ed6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  404eda:	6520      	strne	r0, [r4, #80]	; 0x50
  404edc:	81a3      	strh	r3, [r4, #12]
  404ede:	bd10      	pop	{r4, pc}

00404ee0 <__sclose>:
  404ee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404ee4:	f000 b908 	b.w	4050f8 <_close_r>

00404ee8 <__swbuf_r>:
  404ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404eea:	460d      	mov	r5, r1
  404eec:	4614      	mov	r4, r2
  404eee:	4606      	mov	r6, r0
  404ef0:	b110      	cbz	r0, 404ef8 <__swbuf_r+0x10>
  404ef2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404ef4:	2b00      	cmp	r3, #0
  404ef6:	d04b      	beq.n	404f90 <__swbuf_r+0xa8>
  404ef8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404efc:	69a3      	ldr	r3, [r4, #24]
  404efe:	60a3      	str	r3, [r4, #8]
  404f00:	b291      	uxth	r1, r2
  404f02:	0708      	lsls	r0, r1, #28
  404f04:	d539      	bpl.n	404f7a <__swbuf_r+0x92>
  404f06:	6923      	ldr	r3, [r4, #16]
  404f08:	2b00      	cmp	r3, #0
  404f0a:	d036      	beq.n	404f7a <__swbuf_r+0x92>
  404f0c:	b2ed      	uxtb	r5, r5
  404f0e:	0489      	lsls	r1, r1, #18
  404f10:	462f      	mov	r7, r5
  404f12:	d515      	bpl.n	404f40 <__swbuf_r+0x58>
  404f14:	6822      	ldr	r2, [r4, #0]
  404f16:	6961      	ldr	r1, [r4, #20]
  404f18:	1ad3      	subs	r3, r2, r3
  404f1a:	428b      	cmp	r3, r1
  404f1c:	da1c      	bge.n	404f58 <__swbuf_r+0x70>
  404f1e:	3301      	adds	r3, #1
  404f20:	68a1      	ldr	r1, [r4, #8]
  404f22:	1c50      	adds	r0, r2, #1
  404f24:	3901      	subs	r1, #1
  404f26:	60a1      	str	r1, [r4, #8]
  404f28:	6020      	str	r0, [r4, #0]
  404f2a:	7015      	strb	r5, [r2, #0]
  404f2c:	6962      	ldr	r2, [r4, #20]
  404f2e:	429a      	cmp	r2, r3
  404f30:	d01a      	beq.n	404f68 <__swbuf_r+0x80>
  404f32:	89a3      	ldrh	r3, [r4, #12]
  404f34:	07db      	lsls	r3, r3, #31
  404f36:	d501      	bpl.n	404f3c <__swbuf_r+0x54>
  404f38:	2d0a      	cmp	r5, #10
  404f3a:	d015      	beq.n	404f68 <__swbuf_r+0x80>
  404f3c:	4638      	mov	r0, r7
  404f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f40:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404f42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404f46:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404f4a:	81a2      	strh	r2, [r4, #12]
  404f4c:	6822      	ldr	r2, [r4, #0]
  404f4e:	6661      	str	r1, [r4, #100]	; 0x64
  404f50:	6961      	ldr	r1, [r4, #20]
  404f52:	1ad3      	subs	r3, r2, r3
  404f54:	428b      	cmp	r3, r1
  404f56:	dbe2      	blt.n	404f1e <__swbuf_r+0x36>
  404f58:	4621      	mov	r1, r4
  404f5a:	4630      	mov	r0, r6
  404f5c:	f7fe fda6 	bl	403aac <_fflush_r>
  404f60:	b940      	cbnz	r0, 404f74 <__swbuf_r+0x8c>
  404f62:	6822      	ldr	r2, [r4, #0]
  404f64:	2301      	movs	r3, #1
  404f66:	e7db      	b.n	404f20 <__swbuf_r+0x38>
  404f68:	4621      	mov	r1, r4
  404f6a:	4630      	mov	r0, r6
  404f6c:	f7fe fd9e 	bl	403aac <_fflush_r>
  404f70:	2800      	cmp	r0, #0
  404f72:	d0e3      	beq.n	404f3c <__swbuf_r+0x54>
  404f74:	f04f 37ff 	mov.w	r7, #4294967295
  404f78:	e7e0      	b.n	404f3c <__swbuf_r+0x54>
  404f7a:	4621      	mov	r1, r4
  404f7c:	4630      	mov	r0, r6
  404f7e:	f7fe fc81 	bl	403884 <__swsetup_r>
  404f82:	2800      	cmp	r0, #0
  404f84:	d1f6      	bne.n	404f74 <__swbuf_r+0x8c>
  404f86:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404f8a:	6923      	ldr	r3, [r4, #16]
  404f8c:	b291      	uxth	r1, r2
  404f8e:	e7bd      	b.n	404f0c <__swbuf_r+0x24>
  404f90:	f7fe fde4 	bl	403b5c <__sinit>
  404f94:	e7b0      	b.n	404ef8 <__swbuf_r+0x10>
  404f96:	bf00      	nop

00404f98 <_wcrtomb_r>:
  404f98:	b5f0      	push	{r4, r5, r6, r7, lr}
  404f9a:	4606      	mov	r6, r0
  404f9c:	b085      	sub	sp, #20
  404f9e:	461f      	mov	r7, r3
  404fa0:	b189      	cbz	r1, 404fc6 <_wcrtomb_r+0x2e>
  404fa2:	4c10      	ldr	r4, [pc, #64]	; (404fe4 <_wcrtomb_r+0x4c>)
  404fa4:	4d10      	ldr	r5, [pc, #64]	; (404fe8 <_wcrtomb_r+0x50>)
  404fa6:	6824      	ldr	r4, [r4, #0]
  404fa8:	6b64      	ldr	r4, [r4, #52]	; 0x34
  404faa:	2c00      	cmp	r4, #0
  404fac:	bf08      	it	eq
  404fae:	462c      	moveq	r4, r5
  404fb0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  404fb4:	47a0      	blx	r4
  404fb6:	1c43      	adds	r3, r0, #1
  404fb8:	d103      	bne.n	404fc2 <_wcrtomb_r+0x2a>
  404fba:	2200      	movs	r2, #0
  404fbc:	238a      	movs	r3, #138	; 0x8a
  404fbe:	603a      	str	r2, [r7, #0]
  404fc0:	6033      	str	r3, [r6, #0]
  404fc2:	b005      	add	sp, #20
  404fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fc6:	460c      	mov	r4, r1
  404fc8:	4906      	ldr	r1, [pc, #24]	; (404fe4 <_wcrtomb_r+0x4c>)
  404fca:	4a07      	ldr	r2, [pc, #28]	; (404fe8 <_wcrtomb_r+0x50>)
  404fcc:	6809      	ldr	r1, [r1, #0]
  404fce:	6b49      	ldr	r1, [r1, #52]	; 0x34
  404fd0:	2900      	cmp	r1, #0
  404fd2:	bf08      	it	eq
  404fd4:	4611      	moveq	r1, r2
  404fd6:	4622      	mov	r2, r4
  404fd8:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  404fdc:	a901      	add	r1, sp, #4
  404fde:	47a0      	blx	r4
  404fe0:	e7e9      	b.n	404fb6 <_wcrtomb_r+0x1e>
  404fe2:	bf00      	nop
  404fe4:	20400168 	.word	0x20400168
  404fe8:	2040059c 	.word	0x2040059c

00404fec <__ascii_wctomb>:
  404fec:	b121      	cbz	r1, 404ff8 <__ascii_wctomb+0xc>
  404fee:	2aff      	cmp	r2, #255	; 0xff
  404ff0:	d804      	bhi.n	404ffc <__ascii_wctomb+0x10>
  404ff2:	700a      	strb	r2, [r1, #0]
  404ff4:	2001      	movs	r0, #1
  404ff6:	4770      	bx	lr
  404ff8:	4608      	mov	r0, r1
  404ffa:	4770      	bx	lr
  404ffc:	238a      	movs	r3, #138	; 0x8a
  404ffe:	6003      	str	r3, [r0, #0]
  405000:	f04f 30ff 	mov.w	r0, #4294967295
  405004:	4770      	bx	lr
  405006:	bf00      	nop

00405008 <_write_r>:
  405008:	b570      	push	{r4, r5, r6, lr}
  40500a:	460d      	mov	r5, r1
  40500c:	4c08      	ldr	r4, [pc, #32]	; (405030 <_write_r+0x28>)
  40500e:	4611      	mov	r1, r2
  405010:	4606      	mov	r6, r0
  405012:	461a      	mov	r2, r3
  405014:	4628      	mov	r0, r5
  405016:	2300      	movs	r3, #0
  405018:	6023      	str	r3, [r4, #0]
  40501a:	f7fb f953 	bl	4002c4 <_write>
  40501e:	1c43      	adds	r3, r0, #1
  405020:	d000      	beq.n	405024 <_write_r+0x1c>
  405022:	bd70      	pop	{r4, r5, r6, pc}
  405024:	6823      	ldr	r3, [r4, #0]
  405026:	2b00      	cmp	r3, #0
  405028:	d0fb      	beq.n	405022 <_write_r+0x1a>
  40502a:	6033      	str	r3, [r6, #0]
  40502c:	bd70      	pop	{r4, r5, r6, pc}
  40502e:	bf00      	nop
  405030:	2043b630 	.word	0x2043b630

00405034 <__register_exitproc>:
  405034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405038:	4d2c      	ldr	r5, [pc, #176]	; (4050ec <__register_exitproc+0xb8>)
  40503a:	4606      	mov	r6, r0
  40503c:	6828      	ldr	r0, [r5, #0]
  40503e:	4698      	mov	r8, r3
  405040:	460f      	mov	r7, r1
  405042:	4691      	mov	r9, r2
  405044:	f7ff f94e 	bl	4042e4 <__retarget_lock_acquire_recursive>
  405048:	4b29      	ldr	r3, [pc, #164]	; (4050f0 <__register_exitproc+0xbc>)
  40504a:	681c      	ldr	r4, [r3, #0]
  40504c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405050:	2b00      	cmp	r3, #0
  405052:	d03e      	beq.n	4050d2 <__register_exitproc+0x9e>
  405054:	685a      	ldr	r2, [r3, #4]
  405056:	2a1f      	cmp	r2, #31
  405058:	dc1c      	bgt.n	405094 <__register_exitproc+0x60>
  40505a:	f102 0e01 	add.w	lr, r2, #1
  40505e:	b176      	cbz	r6, 40507e <__register_exitproc+0x4a>
  405060:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405064:	2401      	movs	r4, #1
  405066:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40506a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40506e:	4094      	lsls	r4, r2
  405070:	4320      	orrs	r0, r4
  405072:	2e02      	cmp	r6, #2
  405074:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405078:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40507c:	d023      	beq.n	4050c6 <__register_exitproc+0x92>
  40507e:	3202      	adds	r2, #2
  405080:	f8c3 e004 	str.w	lr, [r3, #4]
  405084:	6828      	ldr	r0, [r5, #0]
  405086:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40508a:	f7ff f92d 	bl	4042e8 <__retarget_lock_release_recursive>
  40508e:	2000      	movs	r0, #0
  405090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405094:	4b17      	ldr	r3, [pc, #92]	; (4050f4 <__register_exitproc+0xc0>)
  405096:	b30b      	cbz	r3, 4050dc <__register_exitproc+0xa8>
  405098:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40509c:	f3af 8000 	nop.w
  4050a0:	4603      	mov	r3, r0
  4050a2:	b1d8      	cbz	r0, 4050dc <__register_exitproc+0xa8>
  4050a4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4050a8:	6002      	str	r2, [r0, #0]
  4050aa:	2100      	movs	r1, #0
  4050ac:	6041      	str	r1, [r0, #4]
  4050ae:	460a      	mov	r2, r1
  4050b0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4050b4:	f04f 0e01 	mov.w	lr, #1
  4050b8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4050bc:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4050c0:	2e00      	cmp	r6, #0
  4050c2:	d0dc      	beq.n	40507e <__register_exitproc+0x4a>
  4050c4:	e7cc      	b.n	405060 <__register_exitproc+0x2c>
  4050c6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4050ca:	430c      	orrs	r4, r1
  4050cc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4050d0:	e7d5      	b.n	40507e <__register_exitproc+0x4a>
  4050d2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4050d6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4050da:	e7bb      	b.n	405054 <__register_exitproc+0x20>
  4050dc:	6828      	ldr	r0, [r5, #0]
  4050de:	f7ff f903 	bl	4042e8 <__retarget_lock_release_recursive>
  4050e2:	f04f 30ff 	mov.w	r0, #4294967295
  4050e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4050ea:	bf00      	nop
  4050ec:	20400598 	.word	0x20400598
  4050f0:	00405630 	.word	0x00405630
  4050f4:	00000000 	.word	0x00000000

004050f8 <_close_r>:
  4050f8:	b538      	push	{r3, r4, r5, lr}
  4050fa:	4c07      	ldr	r4, [pc, #28]	; (405118 <_close_r+0x20>)
  4050fc:	2300      	movs	r3, #0
  4050fe:	4605      	mov	r5, r0
  405100:	4608      	mov	r0, r1
  405102:	6023      	str	r3, [r4, #0]
  405104:	f7fc f80c 	bl	401120 <_close>
  405108:	1c43      	adds	r3, r0, #1
  40510a:	d000      	beq.n	40510e <_close_r+0x16>
  40510c:	bd38      	pop	{r3, r4, r5, pc}
  40510e:	6823      	ldr	r3, [r4, #0]
  405110:	2b00      	cmp	r3, #0
  405112:	d0fb      	beq.n	40510c <_close_r+0x14>
  405114:	602b      	str	r3, [r5, #0]
  405116:	bd38      	pop	{r3, r4, r5, pc}
  405118:	2043b630 	.word	0x2043b630

0040511c <_fclose_r>:
  40511c:	b570      	push	{r4, r5, r6, lr}
  40511e:	b159      	cbz	r1, 405138 <_fclose_r+0x1c>
  405120:	4605      	mov	r5, r0
  405122:	460c      	mov	r4, r1
  405124:	b110      	cbz	r0, 40512c <_fclose_r+0x10>
  405126:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405128:	2b00      	cmp	r3, #0
  40512a:	d03c      	beq.n	4051a6 <_fclose_r+0x8a>
  40512c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40512e:	07d8      	lsls	r0, r3, #31
  405130:	d505      	bpl.n	40513e <_fclose_r+0x22>
  405132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405136:	b92b      	cbnz	r3, 405144 <_fclose_r+0x28>
  405138:	2600      	movs	r6, #0
  40513a:	4630      	mov	r0, r6
  40513c:	bd70      	pop	{r4, r5, r6, pc}
  40513e:	89a3      	ldrh	r3, [r4, #12]
  405140:	0599      	lsls	r1, r3, #22
  405142:	d53c      	bpl.n	4051be <_fclose_r+0xa2>
  405144:	4621      	mov	r1, r4
  405146:	4628      	mov	r0, r5
  405148:	f7fe fc10 	bl	40396c <__sflush_r>
  40514c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40514e:	4606      	mov	r6, r0
  405150:	b133      	cbz	r3, 405160 <_fclose_r+0x44>
  405152:	69e1      	ldr	r1, [r4, #28]
  405154:	4628      	mov	r0, r5
  405156:	4798      	blx	r3
  405158:	2800      	cmp	r0, #0
  40515a:	bfb8      	it	lt
  40515c:	f04f 36ff 	movlt.w	r6, #4294967295
  405160:	89a3      	ldrh	r3, [r4, #12]
  405162:	061a      	lsls	r2, r3, #24
  405164:	d422      	bmi.n	4051ac <_fclose_r+0x90>
  405166:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405168:	b141      	cbz	r1, 40517c <_fclose_r+0x60>
  40516a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40516e:	4299      	cmp	r1, r3
  405170:	d002      	beq.n	405178 <_fclose_r+0x5c>
  405172:	4628      	mov	r0, r5
  405174:	f7fe fe18 	bl	403da8 <_free_r>
  405178:	2300      	movs	r3, #0
  40517a:	6323      	str	r3, [r4, #48]	; 0x30
  40517c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40517e:	b121      	cbz	r1, 40518a <_fclose_r+0x6e>
  405180:	4628      	mov	r0, r5
  405182:	f7fe fe11 	bl	403da8 <_free_r>
  405186:	2300      	movs	r3, #0
  405188:	6463      	str	r3, [r4, #68]	; 0x44
  40518a:	f7fe fd13 	bl	403bb4 <__sfp_lock_acquire>
  40518e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405190:	2200      	movs	r2, #0
  405192:	07db      	lsls	r3, r3, #31
  405194:	81a2      	strh	r2, [r4, #12]
  405196:	d50e      	bpl.n	4051b6 <_fclose_r+0x9a>
  405198:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40519a:	f7ff f8a1 	bl	4042e0 <__retarget_lock_close_recursive>
  40519e:	f7fe fd0f 	bl	403bc0 <__sfp_lock_release>
  4051a2:	4630      	mov	r0, r6
  4051a4:	bd70      	pop	{r4, r5, r6, pc}
  4051a6:	f7fe fcd9 	bl	403b5c <__sinit>
  4051aa:	e7bf      	b.n	40512c <_fclose_r+0x10>
  4051ac:	6921      	ldr	r1, [r4, #16]
  4051ae:	4628      	mov	r0, r5
  4051b0:	f7fe fdfa 	bl	403da8 <_free_r>
  4051b4:	e7d7      	b.n	405166 <_fclose_r+0x4a>
  4051b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4051b8:	f7ff f896 	bl	4042e8 <__retarget_lock_release_recursive>
  4051bc:	e7ec      	b.n	405198 <_fclose_r+0x7c>
  4051be:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4051c0:	f7ff f890 	bl	4042e4 <__retarget_lock_acquire_recursive>
  4051c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4051c8:	2b00      	cmp	r3, #0
  4051ca:	d1bb      	bne.n	405144 <_fclose_r+0x28>
  4051cc:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4051ce:	f016 0601 	ands.w	r6, r6, #1
  4051d2:	d1b1      	bne.n	405138 <_fclose_r+0x1c>
  4051d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4051d6:	f7ff f887 	bl	4042e8 <__retarget_lock_release_recursive>
  4051da:	4630      	mov	r0, r6
  4051dc:	bd70      	pop	{r4, r5, r6, pc}
  4051de:	bf00      	nop

004051e0 <_fstat_r>:
  4051e0:	b538      	push	{r3, r4, r5, lr}
  4051e2:	460b      	mov	r3, r1
  4051e4:	4c07      	ldr	r4, [pc, #28]	; (405204 <_fstat_r+0x24>)
  4051e6:	4605      	mov	r5, r0
  4051e8:	4611      	mov	r1, r2
  4051ea:	4618      	mov	r0, r3
  4051ec:	2300      	movs	r3, #0
  4051ee:	6023      	str	r3, [r4, #0]
  4051f0:	f7fb ff99 	bl	401126 <_fstat>
  4051f4:	1c43      	adds	r3, r0, #1
  4051f6:	d000      	beq.n	4051fa <_fstat_r+0x1a>
  4051f8:	bd38      	pop	{r3, r4, r5, pc}
  4051fa:	6823      	ldr	r3, [r4, #0]
  4051fc:	2b00      	cmp	r3, #0
  4051fe:	d0fb      	beq.n	4051f8 <_fstat_r+0x18>
  405200:	602b      	str	r3, [r5, #0]
  405202:	bd38      	pop	{r3, r4, r5, pc}
  405204:	2043b630 	.word	0x2043b630

00405208 <_isatty_r>:
  405208:	b538      	push	{r3, r4, r5, lr}
  40520a:	4c07      	ldr	r4, [pc, #28]	; (405228 <_isatty_r+0x20>)
  40520c:	2300      	movs	r3, #0
  40520e:	4605      	mov	r5, r0
  405210:	4608      	mov	r0, r1
  405212:	6023      	str	r3, [r4, #0]
  405214:	f7fb ff8c 	bl	401130 <_isatty>
  405218:	1c43      	adds	r3, r0, #1
  40521a:	d000      	beq.n	40521e <_isatty_r+0x16>
  40521c:	bd38      	pop	{r3, r4, r5, pc}
  40521e:	6823      	ldr	r3, [r4, #0]
  405220:	2b00      	cmp	r3, #0
  405222:	d0fb      	beq.n	40521c <_isatty_r+0x14>
  405224:	602b      	str	r3, [r5, #0]
  405226:	bd38      	pop	{r3, r4, r5, pc}
  405228:	2043b630 	.word	0x2043b630

0040522c <_lseek_r>:
  40522c:	b570      	push	{r4, r5, r6, lr}
  40522e:	460d      	mov	r5, r1
  405230:	4c08      	ldr	r4, [pc, #32]	; (405254 <_lseek_r+0x28>)
  405232:	4611      	mov	r1, r2
  405234:	4606      	mov	r6, r0
  405236:	461a      	mov	r2, r3
  405238:	4628      	mov	r0, r5
  40523a:	2300      	movs	r3, #0
  40523c:	6023      	str	r3, [r4, #0]
  40523e:	f7fb ff79 	bl	401134 <_lseek>
  405242:	1c43      	adds	r3, r0, #1
  405244:	d000      	beq.n	405248 <_lseek_r+0x1c>
  405246:	bd70      	pop	{r4, r5, r6, pc}
  405248:	6823      	ldr	r3, [r4, #0]
  40524a:	2b00      	cmp	r3, #0
  40524c:	d0fb      	beq.n	405246 <_lseek_r+0x1a>
  40524e:	6033      	str	r3, [r6, #0]
  405250:	bd70      	pop	{r4, r5, r6, pc}
  405252:	bf00      	nop
  405254:	2043b630 	.word	0x2043b630

00405258 <_read_r>:
  405258:	b570      	push	{r4, r5, r6, lr}
  40525a:	460d      	mov	r5, r1
  40525c:	4c08      	ldr	r4, [pc, #32]	; (405280 <_read_r+0x28>)
  40525e:	4611      	mov	r1, r2
  405260:	4606      	mov	r6, r0
  405262:	461a      	mov	r2, r3
  405264:	4628      	mov	r0, r5
  405266:	2300      	movs	r3, #0
  405268:	6023      	str	r3, [r4, #0]
  40526a:	f7fb f80d 	bl	400288 <_read>
  40526e:	1c43      	adds	r3, r0, #1
  405270:	d000      	beq.n	405274 <_read_r+0x1c>
  405272:	bd70      	pop	{r4, r5, r6, pc}
  405274:	6823      	ldr	r3, [r4, #0]
  405276:	2b00      	cmp	r3, #0
  405278:	d0fb      	beq.n	405272 <_read_r+0x1a>
  40527a:	6033      	str	r3, [r6, #0]
  40527c:	bd70      	pop	{r4, r5, r6, pc}
  40527e:	bf00      	nop
  405280:	2043b630 	.word	0x2043b630

00405284 <__aeabi_uldivmod>:
  405284:	b953      	cbnz	r3, 40529c <__aeabi_uldivmod+0x18>
  405286:	b94a      	cbnz	r2, 40529c <__aeabi_uldivmod+0x18>
  405288:	2900      	cmp	r1, #0
  40528a:	bf08      	it	eq
  40528c:	2800      	cmpeq	r0, #0
  40528e:	bf1c      	itt	ne
  405290:	f04f 31ff 	movne.w	r1, #4294967295
  405294:	f04f 30ff 	movne.w	r0, #4294967295
  405298:	f000 b97a 	b.w	405590 <__aeabi_idiv0>
  40529c:	f1ad 0c08 	sub.w	ip, sp, #8
  4052a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4052a4:	f000 f806 	bl	4052b4 <__udivmoddi4>
  4052a8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4052ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4052b0:	b004      	add	sp, #16
  4052b2:	4770      	bx	lr

004052b4 <__udivmoddi4>:
  4052b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4052b8:	468c      	mov	ip, r1
  4052ba:	460d      	mov	r5, r1
  4052bc:	4604      	mov	r4, r0
  4052be:	9e08      	ldr	r6, [sp, #32]
  4052c0:	2b00      	cmp	r3, #0
  4052c2:	d151      	bne.n	405368 <__udivmoddi4+0xb4>
  4052c4:	428a      	cmp	r2, r1
  4052c6:	4617      	mov	r7, r2
  4052c8:	d96d      	bls.n	4053a6 <__udivmoddi4+0xf2>
  4052ca:	fab2 fe82 	clz	lr, r2
  4052ce:	f1be 0f00 	cmp.w	lr, #0
  4052d2:	d00b      	beq.n	4052ec <__udivmoddi4+0x38>
  4052d4:	f1ce 0c20 	rsb	ip, lr, #32
  4052d8:	fa01 f50e 	lsl.w	r5, r1, lr
  4052dc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4052e0:	fa02 f70e 	lsl.w	r7, r2, lr
  4052e4:	ea4c 0c05 	orr.w	ip, ip, r5
  4052e8:	fa00 f40e 	lsl.w	r4, r0, lr
  4052ec:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4052f0:	0c25      	lsrs	r5, r4, #16
  4052f2:	fbbc f8fa 	udiv	r8, ip, sl
  4052f6:	fa1f f987 	uxth.w	r9, r7
  4052fa:	fb0a cc18 	mls	ip, sl, r8, ip
  4052fe:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405302:	fb08 f309 	mul.w	r3, r8, r9
  405306:	42ab      	cmp	r3, r5
  405308:	d90a      	bls.n	405320 <__udivmoddi4+0x6c>
  40530a:	19ed      	adds	r5, r5, r7
  40530c:	f108 32ff 	add.w	r2, r8, #4294967295
  405310:	f080 8123 	bcs.w	40555a <__udivmoddi4+0x2a6>
  405314:	42ab      	cmp	r3, r5
  405316:	f240 8120 	bls.w	40555a <__udivmoddi4+0x2a6>
  40531a:	f1a8 0802 	sub.w	r8, r8, #2
  40531e:	443d      	add	r5, r7
  405320:	1aed      	subs	r5, r5, r3
  405322:	b2a4      	uxth	r4, r4
  405324:	fbb5 f0fa 	udiv	r0, r5, sl
  405328:	fb0a 5510 	mls	r5, sl, r0, r5
  40532c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405330:	fb00 f909 	mul.w	r9, r0, r9
  405334:	45a1      	cmp	r9, r4
  405336:	d909      	bls.n	40534c <__udivmoddi4+0x98>
  405338:	19e4      	adds	r4, r4, r7
  40533a:	f100 33ff 	add.w	r3, r0, #4294967295
  40533e:	f080 810a 	bcs.w	405556 <__udivmoddi4+0x2a2>
  405342:	45a1      	cmp	r9, r4
  405344:	f240 8107 	bls.w	405556 <__udivmoddi4+0x2a2>
  405348:	3802      	subs	r0, #2
  40534a:	443c      	add	r4, r7
  40534c:	eba4 0409 	sub.w	r4, r4, r9
  405350:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405354:	2100      	movs	r1, #0
  405356:	2e00      	cmp	r6, #0
  405358:	d061      	beq.n	40541e <__udivmoddi4+0x16a>
  40535a:	fa24 f40e 	lsr.w	r4, r4, lr
  40535e:	2300      	movs	r3, #0
  405360:	6034      	str	r4, [r6, #0]
  405362:	6073      	str	r3, [r6, #4]
  405364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405368:	428b      	cmp	r3, r1
  40536a:	d907      	bls.n	40537c <__udivmoddi4+0xc8>
  40536c:	2e00      	cmp	r6, #0
  40536e:	d054      	beq.n	40541a <__udivmoddi4+0x166>
  405370:	2100      	movs	r1, #0
  405372:	e886 0021 	stmia.w	r6, {r0, r5}
  405376:	4608      	mov	r0, r1
  405378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40537c:	fab3 f183 	clz	r1, r3
  405380:	2900      	cmp	r1, #0
  405382:	f040 808e 	bne.w	4054a2 <__udivmoddi4+0x1ee>
  405386:	42ab      	cmp	r3, r5
  405388:	d302      	bcc.n	405390 <__udivmoddi4+0xdc>
  40538a:	4282      	cmp	r2, r0
  40538c:	f200 80fa 	bhi.w	405584 <__udivmoddi4+0x2d0>
  405390:	1a84      	subs	r4, r0, r2
  405392:	eb65 0503 	sbc.w	r5, r5, r3
  405396:	2001      	movs	r0, #1
  405398:	46ac      	mov	ip, r5
  40539a:	2e00      	cmp	r6, #0
  40539c:	d03f      	beq.n	40541e <__udivmoddi4+0x16a>
  40539e:	e886 1010 	stmia.w	r6, {r4, ip}
  4053a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053a6:	b912      	cbnz	r2, 4053ae <__udivmoddi4+0xfa>
  4053a8:	2701      	movs	r7, #1
  4053aa:	fbb7 f7f2 	udiv	r7, r7, r2
  4053ae:	fab7 fe87 	clz	lr, r7
  4053b2:	f1be 0f00 	cmp.w	lr, #0
  4053b6:	d134      	bne.n	405422 <__udivmoddi4+0x16e>
  4053b8:	1beb      	subs	r3, r5, r7
  4053ba:	0c3a      	lsrs	r2, r7, #16
  4053bc:	fa1f fc87 	uxth.w	ip, r7
  4053c0:	2101      	movs	r1, #1
  4053c2:	fbb3 f8f2 	udiv	r8, r3, r2
  4053c6:	0c25      	lsrs	r5, r4, #16
  4053c8:	fb02 3318 	mls	r3, r2, r8, r3
  4053cc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4053d0:	fb0c f308 	mul.w	r3, ip, r8
  4053d4:	42ab      	cmp	r3, r5
  4053d6:	d907      	bls.n	4053e8 <__udivmoddi4+0x134>
  4053d8:	19ed      	adds	r5, r5, r7
  4053da:	f108 30ff 	add.w	r0, r8, #4294967295
  4053de:	d202      	bcs.n	4053e6 <__udivmoddi4+0x132>
  4053e0:	42ab      	cmp	r3, r5
  4053e2:	f200 80d1 	bhi.w	405588 <__udivmoddi4+0x2d4>
  4053e6:	4680      	mov	r8, r0
  4053e8:	1aed      	subs	r5, r5, r3
  4053ea:	b2a3      	uxth	r3, r4
  4053ec:	fbb5 f0f2 	udiv	r0, r5, r2
  4053f0:	fb02 5510 	mls	r5, r2, r0, r5
  4053f4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4053f8:	fb0c fc00 	mul.w	ip, ip, r0
  4053fc:	45a4      	cmp	ip, r4
  4053fe:	d907      	bls.n	405410 <__udivmoddi4+0x15c>
  405400:	19e4      	adds	r4, r4, r7
  405402:	f100 33ff 	add.w	r3, r0, #4294967295
  405406:	d202      	bcs.n	40540e <__udivmoddi4+0x15a>
  405408:	45a4      	cmp	ip, r4
  40540a:	f200 80b8 	bhi.w	40557e <__udivmoddi4+0x2ca>
  40540e:	4618      	mov	r0, r3
  405410:	eba4 040c 	sub.w	r4, r4, ip
  405414:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405418:	e79d      	b.n	405356 <__udivmoddi4+0xa2>
  40541a:	4631      	mov	r1, r6
  40541c:	4630      	mov	r0, r6
  40541e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405422:	f1ce 0420 	rsb	r4, lr, #32
  405426:	fa05 f30e 	lsl.w	r3, r5, lr
  40542a:	fa07 f70e 	lsl.w	r7, r7, lr
  40542e:	fa20 f804 	lsr.w	r8, r0, r4
  405432:	0c3a      	lsrs	r2, r7, #16
  405434:	fa25 f404 	lsr.w	r4, r5, r4
  405438:	ea48 0803 	orr.w	r8, r8, r3
  40543c:	fbb4 f1f2 	udiv	r1, r4, r2
  405440:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405444:	fb02 4411 	mls	r4, r2, r1, r4
  405448:	fa1f fc87 	uxth.w	ip, r7
  40544c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405450:	fb01 f30c 	mul.w	r3, r1, ip
  405454:	42ab      	cmp	r3, r5
  405456:	fa00 f40e 	lsl.w	r4, r0, lr
  40545a:	d909      	bls.n	405470 <__udivmoddi4+0x1bc>
  40545c:	19ed      	adds	r5, r5, r7
  40545e:	f101 30ff 	add.w	r0, r1, #4294967295
  405462:	f080 808a 	bcs.w	40557a <__udivmoddi4+0x2c6>
  405466:	42ab      	cmp	r3, r5
  405468:	f240 8087 	bls.w	40557a <__udivmoddi4+0x2c6>
  40546c:	3902      	subs	r1, #2
  40546e:	443d      	add	r5, r7
  405470:	1aeb      	subs	r3, r5, r3
  405472:	fa1f f588 	uxth.w	r5, r8
  405476:	fbb3 f0f2 	udiv	r0, r3, r2
  40547a:	fb02 3310 	mls	r3, r2, r0, r3
  40547e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405482:	fb00 f30c 	mul.w	r3, r0, ip
  405486:	42ab      	cmp	r3, r5
  405488:	d907      	bls.n	40549a <__udivmoddi4+0x1e6>
  40548a:	19ed      	adds	r5, r5, r7
  40548c:	f100 38ff 	add.w	r8, r0, #4294967295
  405490:	d26f      	bcs.n	405572 <__udivmoddi4+0x2be>
  405492:	42ab      	cmp	r3, r5
  405494:	d96d      	bls.n	405572 <__udivmoddi4+0x2be>
  405496:	3802      	subs	r0, #2
  405498:	443d      	add	r5, r7
  40549a:	1aeb      	subs	r3, r5, r3
  40549c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4054a0:	e78f      	b.n	4053c2 <__udivmoddi4+0x10e>
  4054a2:	f1c1 0720 	rsb	r7, r1, #32
  4054a6:	fa22 f807 	lsr.w	r8, r2, r7
  4054aa:	408b      	lsls	r3, r1
  4054ac:	fa05 f401 	lsl.w	r4, r5, r1
  4054b0:	ea48 0303 	orr.w	r3, r8, r3
  4054b4:	fa20 fe07 	lsr.w	lr, r0, r7
  4054b8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4054bc:	40fd      	lsrs	r5, r7
  4054be:	ea4e 0e04 	orr.w	lr, lr, r4
  4054c2:	fbb5 f9fc 	udiv	r9, r5, ip
  4054c6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4054ca:	fb0c 5519 	mls	r5, ip, r9, r5
  4054ce:	fa1f f883 	uxth.w	r8, r3
  4054d2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4054d6:	fb09 f408 	mul.w	r4, r9, r8
  4054da:	42ac      	cmp	r4, r5
  4054dc:	fa02 f201 	lsl.w	r2, r2, r1
  4054e0:	fa00 fa01 	lsl.w	sl, r0, r1
  4054e4:	d908      	bls.n	4054f8 <__udivmoddi4+0x244>
  4054e6:	18ed      	adds	r5, r5, r3
  4054e8:	f109 30ff 	add.w	r0, r9, #4294967295
  4054ec:	d243      	bcs.n	405576 <__udivmoddi4+0x2c2>
  4054ee:	42ac      	cmp	r4, r5
  4054f0:	d941      	bls.n	405576 <__udivmoddi4+0x2c2>
  4054f2:	f1a9 0902 	sub.w	r9, r9, #2
  4054f6:	441d      	add	r5, r3
  4054f8:	1b2d      	subs	r5, r5, r4
  4054fa:	fa1f fe8e 	uxth.w	lr, lr
  4054fe:	fbb5 f0fc 	udiv	r0, r5, ip
  405502:	fb0c 5510 	mls	r5, ip, r0, r5
  405506:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40550a:	fb00 f808 	mul.w	r8, r0, r8
  40550e:	45a0      	cmp	r8, r4
  405510:	d907      	bls.n	405522 <__udivmoddi4+0x26e>
  405512:	18e4      	adds	r4, r4, r3
  405514:	f100 35ff 	add.w	r5, r0, #4294967295
  405518:	d229      	bcs.n	40556e <__udivmoddi4+0x2ba>
  40551a:	45a0      	cmp	r8, r4
  40551c:	d927      	bls.n	40556e <__udivmoddi4+0x2ba>
  40551e:	3802      	subs	r0, #2
  405520:	441c      	add	r4, r3
  405522:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405526:	eba4 0408 	sub.w	r4, r4, r8
  40552a:	fba0 8902 	umull	r8, r9, r0, r2
  40552e:	454c      	cmp	r4, r9
  405530:	46c6      	mov	lr, r8
  405532:	464d      	mov	r5, r9
  405534:	d315      	bcc.n	405562 <__udivmoddi4+0x2ae>
  405536:	d012      	beq.n	40555e <__udivmoddi4+0x2aa>
  405538:	b156      	cbz	r6, 405550 <__udivmoddi4+0x29c>
  40553a:	ebba 030e 	subs.w	r3, sl, lr
  40553e:	eb64 0405 	sbc.w	r4, r4, r5
  405542:	fa04 f707 	lsl.w	r7, r4, r7
  405546:	40cb      	lsrs	r3, r1
  405548:	431f      	orrs	r7, r3
  40554a:	40cc      	lsrs	r4, r1
  40554c:	6037      	str	r7, [r6, #0]
  40554e:	6074      	str	r4, [r6, #4]
  405550:	2100      	movs	r1, #0
  405552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405556:	4618      	mov	r0, r3
  405558:	e6f8      	b.n	40534c <__udivmoddi4+0x98>
  40555a:	4690      	mov	r8, r2
  40555c:	e6e0      	b.n	405320 <__udivmoddi4+0x6c>
  40555e:	45c2      	cmp	sl, r8
  405560:	d2ea      	bcs.n	405538 <__udivmoddi4+0x284>
  405562:	ebb8 0e02 	subs.w	lr, r8, r2
  405566:	eb69 0503 	sbc.w	r5, r9, r3
  40556a:	3801      	subs	r0, #1
  40556c:	e7e4      	b.n	405538 <__udivmoddi4+0x284>
  40556e:	4628      	mov	r0, r5
  405570:	e7d7      	b.n	405522 <__udivmoddi4+0x26e>
  405572:	4640      	mov	r0, r8
  405574:	e791      	b.n	40549a <__udivmoddi4+0x1e6>
  405576:	4681      	mov	r9, r0
  405578:	e7be      	b.n	4054f8 <__udivmoddi4+0x244>
  40557a:	4601      	mov	r1, r0
  40557c:	e778      	b.n	405470 <__udivmoddi4+0x1bc>
  40557e:	3802      	subs	r0, #2
  405580:	443c      	add	r4, r7
  405582:	e745      	b.n	405410 <__udivmoddi4+0x15c>
  405584:	4608      	mov	r0, r1
  405586:	e708      	b.n	40539a <__udivmoddi4+0xe6>
  405588:	f1a8 0802 	sub.w	r8, r8, #2
  40558c:	443d      	add	r5, r7
  40558e:	e72b      	b.n	4053e8 <__udivmoddi4+0x134>

00405590 <__aeabi_idiv0>:
  405590:	4770      	bx	lr
  405592:	bf00      	nop
  405594:	616b616b 	.word	0x616b616b
  405598:	0a20616b 	.word	0x0a20616b
  40559c:	00000000 	.word	0x00000000
  4055a0:	00005441 	.word	0x00005441
  4055a4:	522b5441 	.word	0x522b5441
  4055a8:	54455345 	.word	0x54455345
  4055ac:	00000000 	.word	0x00000000
  4055b0:	4e2b5441 	.word	0x4e2b5441
  4055b4:	53454d41 	.word	0x53454d41
  4055b8:	65767265 	.word	0x65767265
  4055bc:	00000072 	.word	0x00000072
  4055c0:	522b5441 	.word	0x522b5441
  4055c4:	30454c4f 	.word	0x30454c4f
  4055c8:	00000000 	.word	0x00000000
  4055cc:	30316d68 	.word	0x30316d68
  4055d0:	7265735f 	.word	0x7265735f
  4055d4:	5f726576 	.word	0x5f726576
  4055d8:	74696e69 	.word	0x74696e69
  4055dc:	00000000 	.word	0x00000000
  4055e0:	63696e49 	.word	0x63696e49
  4055e4:	696c6169 	.word	0x696c6169
  4055e8:	646e617a 	.word	0x646e617a
  4055ec:	2e2e2e6f 	.word	0x2e2e2e6f
  4055f0:	00000a0d 	.word	0x00000a0d
  4055f4:	666e6f43 	.word	0x666e6f43
  4055f8:	48206769 	.word	0x48206769
  4055fc:	20353043 	.word	0x20353043
  405600:	76726553 	.word	0x76726553
  405604:	2e2e7265 	.word	0x2e2e7265
  405608:	000a0d2e 	.word	0x000a0d2e
  40560c:	65746e61 	.word	0x65746e61
  405610:	00000073 	.word	0x00000073
  405614:	756c6f56 	.word	0x756c6f56
  405618:	0000656d 	.word	0x0000656d
  40561c:	69727453 	.word	0x69727453
  405620:	0000676e 	.word	0x0000676e
  405624:	0000005b 	.word	0x0000005b
  405628:	0000205d 	.word	0x0000205d
  40562c:	00676f6c 	.word	0x00676f6c

00405630 <_global_impure_ptr>:
  405630:	20400170 33323130 37363534 42413938     p.@ 0123456789AB
  405640:	46454443 00000000 33323130 37363534     CDEF....01234567
  405650:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  405660:	0000296c                                l)..

00405664 <blanks.7217>:
  405664:	20202020 20202020 20202020 20202020                     

00405674 <zeroes.7218>:
  405674:	30303030 30303030 30303030 30303030     0000000000000000
  405684:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00405694 <_ctype_>:
  405694:	20202000 20202020 28282020 20282828     .         ((((( 
  4056a4:	20202020 20202020 20202020 20202020                     
  4056b4:	10108820 10101010 10101010 10101010      ...............
  4056c4:	04040410 04040404 10040404 10101010     ................
  4056d4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4056e4:	01010101 01010101 01010101 10101010     ................
  4056f4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405704:	02020202 02020202 02020202 10101010     ................
  405714:	00000020 00000000 00000000 00000000      ...............
	...

00405798 <_init>:
  405798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40579a:	bf00      	nop
  40579c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40579e:	bc08      	pop	{r3}
  4057a0:	469e      	mov	lr, r3
  4057a2:	4770      	bx	lr

004057a4 <__init_array_start>:
  4057a4:	0040394d 	.word	0x0040394d

004057a8 <__frame_dummy_init_array_entry>:
  4057a8:	00400165                                e.@.

004057ac <_fini>:
  4057ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4057ae:	bf00      	nop
  4057b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4057b2:	bc08      	pop	{r3}
  4057b4:	469e      	mov	lr, r3
  4057b6:	4770      	bx	lr

004057b8 <__fini_array_start>:
  4057b8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <buffer>:
20400010:	0bc0 2040 0001 0000 d4c0 0001 0000 0000     ..@ ............
	...

20400028 <t>:
20400028:	1139 0040 6f53 7466 696e 676e 0000 0000     9.@.Softning....
	...
20400090:	11d9 0040 6148 6472 635f 696c 7070 6e69     ..@.Hard_clippin
204000a0:	0067 0000 0000 0000 0000 0000 0000 0000     g...............
	...
204000f8:	1199 0040 6f56 756c 656d 0000 0000 0000     ..@.Volume......
	...

20400160 <volume>:
20400160:	0032 0000                                   2...

20400164 <__fdlib_version>:
20400164:	0001 0000                                   ....

20400168 <_impure_ptr>:
20400168:	0170 2040 0000 0000                         p.@ ....

20400170 <impure_data>:
20400170:	0000 0000 045c 2040 04c4 2040 052c 2040     ....\.@ ..@ ,.@ 
	...
20400218:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400228:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400598 <__atexit_recursive_mutex>:
20400598:	b60c 2043                                   ..C 

2040059c <__global_locale>:
2040059c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204005bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204005dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204005fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040061c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040063c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040065c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040067c:	4fed 0040 493d 0040 0000 0000 5694 0040     .O@.=I@......V@.
2040068c:	5690 0040 559c 0040 559c 0040 559c 0040     .V@..U@..U@..U@.
2040069c:	559c 0040 559c 0040 559c 0040 559c 0040     .U@..U@..U@..U@.
204006ac:	559c 0040 559c 0040 ffff ffff ffff ffff     .U@..U@.........
204006bc:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204006e4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

20400708 <__malloc_av_>:
	...
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 
20400870:	0868 2040 0868 2040 0870 2040 0870 2040     h.@ h.@ p.@ p.@ 
20400880:	0878 2040 0878 2040 0880 2040 0880 2040     x.@ x.@ ..@ ..@ 
20400890:	0888 2040 0888 2040 0890 2040 0890 2040     ..@ ..@ ..@ ..@ 
204008a0:	0898 2040 0898 2040 08a0 2040 08a0 2040     ..@ ..@ ..@ ..@ 
204008b0:	08a8 2040 08a8 2040 08b0 2040 08b0 2040     ..@ ..@ ..@ ..@ 
204008c0:	08b8 2040 08b8 2040 08c0 2040 08c0 2040     ..@ ..@ ..@ ..@ 
204008d0:	08c8 2040 08c8 2040 08d0 2040 08d0 2040     ..@ ..@ ..@ ..@ 
204008e0:	08d8 2040 08d8 2040 08e0 2040 08e0 2040     ..@ ..@ ..@ ..@ 
204008f0:	08e8 2040 08e8 2040 08f0 2040 08f0 2040     ..@ ..@ ..@ ..@ 
20400900:	08f8 2040 08f8 2040 0900 2040 0900 2040     ..@ ..@ ..@ ..@ 
20400910:	0908 2040 0908 2040 0910 2040 0910 2040     ..@ ..@ ..@ ..@ 
20400920:	0918 2040 0918 2040 0920 2040 0920 2040     ..@ ..@  .@  .@ 
20400930:	0928 2040 0928 2040 0930 2040 0930 2040     (.@ (.@ 0.@ 0.@ 
20400940:	0938 2040 0938 2040 0940 2040 0940 2040     8.@ 8.@ @.@ @.@ 
20400950:	0948 2040 0948 2040 0950 2040 0950 2040     H.@ H.@ P.@ P.@ 
20400960:	0958 2040 0958 2040 0960 2040 0960 2040     X.@ X.@ `.@ `.@ 
20400970:	0968 2040 0968 2040 0970 2040 0970 2040     h.@ h.@ p.@ p.@ 
20400980:	0978 2040 0978 2040 0980 2040 0980 2040     x.@ x.@ ..@ ..@ 
20400990:	0988 2040 0988 2040 0990 2040 0990 2040     ..@ ..@ ..@ ..@ 
204009a0:	0998 2040 0998 2040 09a0 2040 09a0 2040     ..@ ..@ ..@ ..@ 
204009b0:	09a8 2040 09a8 2040 09b0 2040 09b0 2040     ..@ ..@ ..@ ..@ 
204009c0:	09b8 2040 09b8 2040 09c0 2040 09c0 2040     ..@ ..@ ..@ ..@ 
204009d0:	09c8 2040 09c8 2040 09d0 2040 09d0 2040     ..@ ..@ ..@ ..@ 
204009e0:	09d8 2040 09d8 2040 09e0 2040 09e0 2040     ..@ ..@ ..@ ..@ 
204009f0:	09e8 2040 09e8 2040 09f0 2040 09f0 2040     ..@ ..@ ..@ ..@ 
20400a00:	09f8 2040 09f8 2040 0a00 2040 0a00 2040     ..@ ..@ ..@ ..@ 
20400a10:	0a08 2040 0a08 2040 0a10 2040 0a10 2040     ..@ ..@ ..@ ..@ 
20400a20:	0a18 2040 0a18 2040 0a20 2040 0a20 2040     ..@ ..@  .@  .@ 
20400a30:	0a28 2040 0a28 2040 0a30 2040 0a30 2040     (.@ (.@ 0.@ 0.@ 
20400a40:	0a38 2040 0a38 2040 0a40 2040 0a40 2040     8.@ 8.@ @.@ @.@ 
20400a50:	0a48 2040 0a48 2040 0a50 2040 0a50 2040     H.@ H.@ P.@ P.@ 
20400a60:	0a58 2040 0a58 2040 0a60 2040 0a60 2040     X.@ X.@ `.@ `.@ 
20400a70:	0a68 2040 0a68 2040 0a70 2040 0a70 2040     h.@ h.@ p.@ p.@ 
20400a80:	0a78 2040 0a78 2040 0a80 2040 0a80 2040     x.@ x.@ ..@ ..@ 
20400a90:	0a88 2040 0a88 2040 0a90 2040 0a90 2040     ..@ ..@ ..@ ..@ 
20400aa0:	0a98 2040 0a98 2040 0aa0 2040 0aa0 2040     ..@ ..@ ..@ ..@ 
20400ab0:	0aa8 2040 0aa8 2040 0ab0 2040 0ab0 2040     ..@ ..@ ..@ ..@ 
20400ac0:	0ab8 2040 0ab8 2040 0ac0 2040 0ac0 2040     ..@ ..@ ..@ ..@ 
20400ad0:	0ac8 2040 0ac8 2040 0ad0 2040 0ad0 2040     ..@ ..@ ..@ ..@ 
20400ae0:	0ad8 2040 0ad8 2040 0ae0 2040 0ae0 2040     ..@ ..@ ..@ ..@ 
20400af0:	0ae8 2040 0ae8 2040 0af0 2040 0af0 2040     ..@ ..@ ..@ ..@ 
20400b00:	0af8 2040 0af8 2040 0b00 2040 0b00 2040     ..@ ..@ ..@ ..@ 

20400b10 <__malloc_sbrk_base>:
20400b10:	ffff ffff                                   ....

20400b14 <__malloc_trim_threshold>:
20400b14:	0000 0002                                   ....
