$date
	Thu Oct 25 16:02:13 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder32tb $end
$var wire 32 ! S [31:0] $end
$var reg 32 " abit [31:0] $end
$var reg 32 # bbit [31:0] $end
$scope module obj $end
$var wire 32 $ a [31:0] $end
$var wire 32 % b [31:0] $end
$var wire 32 & s [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#20
b10 #
b10 %
b1 !
b1 &
b11 "
b11 $
#40
b1 #
b1 %
b100 "
b100 $
b11 !
b11 &
#60
b110 #
b110 %
b1000 "
b1000 $
b10 !
b10 &
#80
b1 #
b1 %
b1 "
b1 $
b0 !
b0 &
#100
