// Seed: 1846053958
module module_0 (
    input uwire id_0,
    input wire  id_1,
    input uwire id_2
);
  assign id_4 = id_4;
  wor id_5 = 1;
  supply0 id_6 = id_5;
  supply0 id_7 = id_0;
  always_latch @(*) id_5 = module_0;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri0 id_2
);
  generate
    if (1'b0) begin : LABEL_0
      always @(*) begin : LABEL_0
        id_0 <= 1;
      end
    end else assign {id_2, id_2, 1, 1, !id_2} = 1;
  endgenerate
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
