Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 16 05:21:54 2024
| Host         : 102-019 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AirFighter_timing_summary_routed.rpt -pb AirFighter_timing_summary_routed.pb -rpx AirFighter_timing_summary_routed.rpx -warn_on_violation
| Design       : AirFighter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     658         
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2242)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1679)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2242)
---------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 482 register/latch pins with no clock driven by root clock pin: control/comp_clk50Hz/pulse_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[31]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[31]_rep__0/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[31]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[31]_rep__2/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: display/comp_clk20Hz/pulse_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: display/comp_clk50MHz/pulse_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]_rep__0/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1679)
---------------------------------------------------
 There are 1679 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1693          inf        0.000                      0                 1693           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1693 Endpoints
Min Delay          1693 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_green_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.410ns  (logic 12.052ns (22.996%)  route 40.358ns (77.004%))
  Logic Levels:           47  (CARRY4=22 FDRE=1 LUT1=1 LUT2=3 LUT3=4 LUT4=2 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=105, routed)         3.677     4.133    display/hcount[0]
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.713 r  display/sig_green_reg[0]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     4.713    display/sig_green_reg[0]_i_1392_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  display/sig_green_reg[0]_i_1393/CO[3]
                         net (fo=1, routed)           0.000     4.827    display/sig_green_reg[0]_i_1393_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.941 r  display/sig_green_reg[0]_i_1991/CO[3]
                         net (fo=1, routed)           0.000     4.941    display/sig_green_reg[0]_i_1991_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.163 f  display/sig_green_reg[0]_i_1995/O[0]
                         net (fo=4, routed)           1.111     6.274    display/sig_green_reg[0]_i_1995_n_7
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.299     6.573 r  display/sig_green_reg[0]_i_2465/O
                         net (fo=1, routed)           0.000     6.573    display/sig_green_reg[0]_i_2465_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.105 r  display/sig_green_reg[0]_i_2364/CO[3]
                         net (fo=1, routed)           0.000     7.105    display/sig_green_reg[0]_i_2364_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  display/sig_green_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     7.219    display/sig_green_reg[0]_i_2230_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 f  display/sig_green_reg[0]_i_1984/O[3]
                         net (fo=1, routed)           0.948     8.480    display/street[0,0]8[24]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.306     8.786 r  display/sig_green_reg[0]_i_1588/O
                         net (fo=1, routed)           0.000     8.786    display/sig_green_reg[0]_i_1588_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.319 r  display/sig_green_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     9.319    display/sig_green_reg[0]_i_1121_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  display/sig_green_reg[0]_i_671/CO[3]
                         net (fo=1, routed)           0.000     9.436    display/sig_green_reg[0]_i_671_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.690 f  display/sig_green_reg[0]_i_670/CO[0]
                         net (fo=5, routed)           1.026    10.715    display/sig_green_reg[0]_i_670_n_3
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.367    11.082 r  display/sig_green_reg[0]_i_359/O
                         net (fo=1, routed)           0.000    11.082    display/sig_green_reg[0]_i_359_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.725 r  display/sig_green_reg[0]_i_153/O[3]
                         net (fo=219, routed)         3.285    15.010    display/sig_green_reg[0]_i_153_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I1_O)        0.307    15.317 r  display/sig_green_reg[0]_i_2204/O
                         net (fo=13, routed)          1.098    16.416    display/sig_green_reg[0]_i_2204_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.540 r  display/sig_green_reg[0]_i_2532/O
                         net (fo=2, routed)           0.973    17.513    display/sig_green_reg[0]_i_2532_n_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  display/sig_green_reg[0]_i_2536/O
                         net (fo=1, routed)           0.000    17.637    display/sig_green_reg[0]_i_2536_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.038 r  display/sig_green_reg[0]_i_2482/CO[3]
                         net (fo=1, routed)           0.000    18.038    display/sig_green_reg[0]_i_2482_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.152 r  display/sig_green_reg[0]_i_2390/CO[3]
                         net (fo=1, routed)           0.000    18.152    display/sig_green_reg[0]_i_2390_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.266 r  display/sig_green_reg[0]_i_2295/CO[3]
                         net (fo=1, routed)           0.000    18.266    display/sig_green_reg[0]_i_2295_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.600 r  display/sig_green_reg[0]_i_2203/O[1]
                         net (fo=3, routed)           1.393    19.993    display/sig_green_reg[0]_i_2203_n_6
    SLICE_X69Y45         LUT3 (Prop_lut3_I0_O)        0.303    20.296 r  display/sig_green_reg[0]_i_2294/O
                         net (fo=2, routed)           0.806    21.102    display/sig_green_reg[0]_i_2294_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.226 r  display/sig_green_reg[0]_i_2190/O
                         net (fo=2, routed)           0.882    22.108    display/sig_green_reg[0]_i_2190_n_0
    SLICE_X68Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.232 r  display/sig_green_reg[0]_i_2194/O
                         net (fo=1, routed)           0.000    22.232    display/sig_green_reg[0]_i_2194_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.633 r  display/sig_green_reg[0]_i_1948/CO[3]
                         net (fo=1, routed)           0.000    22.633    display/sig_green_reg[0]_i_1948_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  display/sig_green_reg[0]_i_1395/CO[3]
                         net (fo=1, routed)           0.000    22.747    display/sig_green_reg[0]_i_1395_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.081 r  display/sig_green_reg[0]_i_1957/O[1]
                         net (fo=2, routed)           1.126    24.207    display/sig_green_reg[0]_i_1957_n_6
    SLICE_X67Y46         LUT2 (Prop_lut2_I1_O)        0.303    24.510 r  display/sig_green_reg[0]_i_1396/O
                         net (fo=1, routed)           0.000    24.510    display/sig_green_reg[0]_i_1396_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.911 r  display/sig_green_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    24.911    display/sig_green_reg[0]_i_942_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.133 r  display/sig_green_reg[0]_i_1993/O[0]
                         net (fo=3, routed)           1.151    26.284    display/sig_green_reg[0]_i_1993_n_7
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.299    26.583 r  display/sig_green_reg[0]_i_1603/O
                         net (fo=1, routed)           0.000    26.583    display/sig_green_reg[0]_i_1603_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.830 r  display/sig_green_reg[0]_i_1131/O[0]
                         net (fo=1, routed)           1.094    27.924    display/sig_green_reg[0]_i_1131_n_7
    SLICE_X67Y49         LUT4 (Prop_lut4_I3_O)        0.299    28.223 r  display/sig_green_reg[0]_i_678/O
                         net (fo=1, routed)           0.000    28.223    display/sig_green_reg[0]_i_678_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    28.471 r  display/sig_green_reg[0]_i_363/O[2]
                         net (fo=4, routed)           0.851    29.322    display/sig_green_reg[0]_i_363_n_5
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.330    29.652 r  display/sig_green_reg[0]_i_365/O
                         net (fo=3, routed)           0.670    30.323    display/sig_green_reg[0]_i_365_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  display/sig_green_reg[0]_i_328/O
                         net (fo=8, routed)           0.860    31.515    display/sig_green_reg[0]_i_328_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.639 f  display/sig_green_reg[0]_i_154/O
                         net (fo=11, routed)          0.997    32.636    display/sig_green_reg[0]_i_154_n_0
    SLICE_X60Y52         LUT4 (Prop_lut4_I1_O)        0.124    32.760 r  display/sig_green_reg[0]_i_324/O
                         net (fo=152, routed)        10.077    42.837    display/sig_green_reg[0]_i_324_n_0
    SLICE_X30Y107        LUT6 (Prop_lut6_I2_O)        0.124    42.961 r  display/sig_green_reg[0]_i_695/O
                         net (fo=1, routed)           0.943    43.904    display/sig_green_reg[0]_i_695_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I1_O)        0.124    44.028 r  display/sig_green_reg[0]_i_369/O
                         net (fo=1, routed)           0.000    44.028    display/sig_green_reg[0]_i_369_n_0
    SLICE_X38Y107        MUXF7 (Prop_muxf7_I1_O)      0.214    44.242 r  display/sig_green_reg[0]_i_159/O
                         net (fo=1, routed)           0.000    44.242    display/sig_green_reg[0]_i_159_n_0
    SLICE_X38Y107        MUXF8 (Prop_muxf8_I1_O)      0.088    44.330 r  display/sig_green_reg[0]_i_35/O
                         net (fo=1, routed)           1.668    45.998    display/sig_green_reg[0]_i_35_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.319    46.317 r  display/sig_green_reg[0]_i_9/O
                         net (fo=3, routed)           2.997    49.314    display/street[0,0][12]
    SLICE_X65Y39         LUT6 (Prop_lut6_I3_O)        0.124    49.438 r  display/sig_green_reg[0]_i_15/O
                         net (fo=1, routed)           0.665    50.103    display/sig_green_reg[0]_i_15_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I0_O)        0.124    50.227 r  display/sig_green_reg[0]_i_4/O
                         net (fo=1, routed)           0.797    51.025    display/sig_green_reg[0]_i_4_n_0
    SLICE_X65Y40         LUT5 (Prop_lut5_I4_O)        0.124    51.149 r  display/sig_green_reg[0]_i_1/O
                         net (fo=1, routed)           1.261    52.410    display/sig_green_reg[0]_i_1_n_0
    SLICE_X90Y40         LDCE                                         r  display/sig_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_green_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.109ns  (logic 12.430ns (23.854%)  route 39.679ns (76.146%))
  Logic Levels:           47  (CARRY4=22 FDRE=1 LUT1=1 LUT2=4 LUT3=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=1 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=105, routed)         3.677     4.133    display/hcount[0]
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.713 r  display/sig_green_reg[0]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     4.713    display/sig_green_reg[0]_i_1392_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  display/sig_green_reg[0]_i_1393/CO[3]
                         net (fo=1, routed)           0.000     4.827    display/sig_green_reg[0]_i_1393_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.941 r  display/sig_green_reg[0]_i_1991/CO[3]
                         net (fo=1, routed)           0.000     4.941    display/sig_green_reg[0]_i_1991_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.163 f  display/sig_green_reg[0]_i_1995/O[0]
                         net (fo=4, routed)           1.111     6.274    display/sig_green_reg[0]_i_1995_n_7
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.299     6.573 r  display/sig_green_reg[0]_i_2465/O
                         net (fo=1, routed)           0.000     6.573    display/sig_green_reg[0]_i_2465_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.105 r  display/sig_green_reg[0]_i_2364/CO[3]
                         net (fo=1, routed)           0.000     7.105    display/sig_green_reg[0]_i_2364_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  display/sig_green_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     7.219    display/sig_green_reg[0]_i_2230_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 f  display/sig_green_reg[0]_i_1984/O[3]
                         net (fo=1, routed)           0.948     8.480    display/street[0,0]8[24]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.306     8.786 r  display/sig_green_reg[0]_i_1588/O
                         net (fo=1, routed)           0.000     8.786    display/sig_green_reg[0]_i_1588_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.319 r  display/sig_green_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     9.319    display/sig_green_reg[0]_i_1121_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  display/sig_green_reg[0]_i_671/CO[3]
                         net (fo=1, routed)           0.000     9.436    display/sig_green_reg[0]_i_671_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.690 f  display/sig_green_reg[0]_i_670/CO[0]
                         net (fo=5, routed)           1.026    10.715    display/sig_green_reg[0]_i_670_n_3
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.367    11.082 r  display/sig_green_reg[0]_i_359/O
                         net (fo=1, routed)           0.000    11.082    display/sig_green_reg[0]_i_359_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.725 r  display/sig_green_reg[0]_i_153/O[3]
                         net (fo=219, routed)         3.285    15.010    display/sig_green_reg[0]_i_153_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I1_O)        0.307    15.317 r  display/sig_green_reg[0]_i_2204/O
                         net (fo=13, routed)          1.098    16.416    display/sig_green_reg[0]_i_2204_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.540 r  display/sig_green_reg[0]_i_2532/O
                         net (fo=2, routed)           0.973    17.513    display/sig_green_reg[0]_i_2532_n_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  display/sig_green_reg[0]_i_2536/O
                         net (fo=1, routed)           0.000    17.637    display/sig_green_reg[0]_i_2536_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.038 r  display/sig_green_reg[0]_i_2482/CO[3]
                         net (fo=1, routed)           0.000    18.038    display/sig_green_reg[0]_i_2482_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.152 r  display/sig_green_reg[0]_i_2390/CO[3]
                         net (fo=1, routed)           0.000    18.152    display/sig_green_reg[0]_i_2390_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.266 r  display/sig_green_reg[0]_i_2295/CO[3]
                         net (fo=1, routed)           0.000    18.266    display/sig_green_reg[0]_i_2295_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.600 r  display/sig_green_reg[0]_i_2203/O[1]
                         net (fo=3, routed)           1.393    19.993    display/sig_green_reg[0]_i_2203_n_6
    SLICE_X69Y45         LUT3 (Prop_lut3_I0_O)        0.303    20.296 r  display/sig_green_reg[0]_i_2294/O
                         net (fo=2, routed)           0.806    21.102    display/sig_green_reg[0]_i_2294_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.226 r  display/sig_green_reg[0]_i_2190/O
                         net (fo=2, routed)           0.882    22.108    display/sig_green_reg[0]_i_2190_n_0
    SLICE_X68Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.232 r  display/sig_green_reg[0]_i_2194/O
                         net (fo=1, routed)           0.000    22.232    display/sig_green_reg[0]_i_2194_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.633 r  display/sig_green_reg[0]_i_1948/CO[3]
                         net (fo=1, routed)           0.000    22.633    display/sig_green_reg[0]_i_1948_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  display/sig_green_reg[0]_i_1395/CO[3]
                         net (fo=1, routed)           0.000    22.747    display/sig_green_reg[0]_i_1395_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.081 r  display/sig_green_reg[0]_i_1957/O[1]
                         net (fo=2, routed)           1.126    24.207    display/sig_green_reg[0]_i_1957_n_6
    SLICE_X67Y46         LUT2 (Prop_lut2_I1_O)        0.303    24.510 r  display/sig_green_reg[0]_i_1396/O
                         net (fo=1, routed)           0.000    24.510    display/sig_green_reg[0]_i_1396_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.911 r  display/sig_green_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    24.911    display/sig_green_reg[0]_i_942_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.133 r  display/sig_green_reg[0]_i_1993/O[0]
                         net (fo=3, routed)           1.151    26.284    display/sig_green_reg[0]_i_1993_n_7
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.299    26.583 r  display/sig_green_reg[0]_i_1603/O
                         net (fo=1, routed)           0.000    26.583    display/sig_green_reg[0]_i_1603_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.830 r  display/sig_green_reg[0]_i_1131/O[0]
                         net (fo=1, routed)           1.094    27.924    display/sig_green_reg[0]_i_1131_n_7
    SLICE_X67Y49         LUT4 (Prop_lut4_I3_O)        0.299    28.223 r  display/sig_green_reg[0]_i_678/O
                         net (fo=1, routed)           0.000    28.223    display/sig_green_reg[0]_i_678_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    28.471 r  display/sig_green_reg[0]_i_363/O[2]
                         net (fo=4, routed)           0.851    29.322    display/sig_green_reg[0]_i_363_n_5
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.330    29.652 r  display/sig_green_reg[0]_i_365/O
                         net (fo=3, routed)           0.670    30.323    display/sig_green_reg[0]_i_365_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  display/sig_green_reg[0]_i_328/O
                         net (fo=8, routed)           0.860    31.515    display/sig_green_reg[0]_i_328_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.639 f  display/sig_green_reg[0]_i_154/O
                         net (fo=11, routed)          0.997    32.636    display/sig_green_reg[0]_i_154_n_0
    SLICE_X60Y52         LUT4 (Prop_lut4_I1_O)        0.124    32.760 r  display/sig_green_reg[0]_i_324/O
                         net (fo=152, routed)         9.795    42.555    display/sig_green_reg[0]_i_324_n_0
    SLICE_X31Y100        MUXF8 (Prop_muxf8_S_O)       0.273    42.828 r  display/sig_green_reg[1]_i_364/O
                         net (fo=1, routed)           1.221    44.049    display/sig_green_reg[1]_i_364_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.316    44.365 r  display/sig_green_reg[1]_i_236/O
                         net (fo=1, routed)           0.000    44.365    display/sig_green_reg[1]_i_236_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I0_O)      0.238    44.603 r  display/sig_green_reg[1]_i_135/O
                         net (fo=1, routed)           0.000    44.603    display/sig_green_reg[1]_i_135_n_0
    SLICE_X40Y100        MUXF8 (Prop_muxf8_I0_O)      0.104    44.707 r  display/sig_green_reg[1]_i_74/O
                         net (fo=1, routed)           2.220    46.927    display/sig_green_reg[1]_i_74_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.316    47.243 r  display/sig_green_reg[1]_i_33/O
                         net (fo=3, routed)           1.869    49.112    display/street[0,0][13]
    SLICE_X67Y41         LUT6 (Prop_lut6_I4_O)        0.124    49.236 r  display/sig_green_reg[1]_i_12/O
                         net (fo=1, routed)           0.857    50.092    display/sig_green_reg[1]_i_12_n_0
    SLICE_X69Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.216 r  display/sig_green_reg[1]_i_4/O
                         net (fo=1, routed)           0.920    51.136    display/sig_green_reg[1]_i_4_n_0
    SLICE_X84Y40         LUT6 (Prop_lut6_I4_O)        0.124    51.260 r  display/sig_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.848    52.109    display/sig_green_reg[1]_i_1_n_0
    SLICE_X91Y40         LDCE                                         r  display/sig_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_red_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.919ns  (logic 12.052ns (23.669%)  route 38.867ns (76.331%))
  Logic Levels:           47  (CARRY4=22 FDRE=1 LUT1=1 LUT2=3 LUT3=5 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=105, routed)         3.677     4.133    display/hcount[0]
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.713 r  display/sig_green_reg[0]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     4.713    display/sig_green_reg[0]_i_1392_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  display/sig_green_reg[0]_i_1393/CO[3]
                         net (fo=1, routed)           0.000     4.827    display/sig_green_reg[0]_i_1393_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.941 r  display/sig_green_reg[0]_i_1991/CO[3]
                         net (fo=1, routed)           0.000     4.941    display/sig_green_reg[0]_i_1991_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.163 f  display/sig_green_reg[0]_i_1995/O[0]
                         net (fo=4, routed)           1.111     6.274    display/sig_green_reg[0]_i_1995_n_7
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.299     6.573 r  display/sig_green_reg[0]_i_2465/O
                         net (fo=1, routed)           0.000     6.573    display/sig_green_reg[0]_i_2465_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.105 r  display/sig_green_reg[0]_i_2364/CO[3]
                         net (fo=1, routed)           0.000     7.105    display/sig_green_reg[0]_i_2364_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  display/sig_green_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     7.219    display/sig_green_reg[0]_i_2230_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 f  display/sig_green_reg[0]_i_1984/O[3]
                         net (fo=1, routed)           0.948     8.480    display/street[0,0]8[24]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.306     8.786 r  display/sig_green_reg[0]_i_1588/O
                         net (fo=1, routed)           0.000     8.786    display/sig_green_reg[0]_i_1588_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.319 r  display/sig_green_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     9.319    display/sig_green_reg[0]_i_1121_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  display/sig_green_reg[0]_i_671/CO[3]
                         net (fo=1, routed)           0.000     9.436    display/sig_green_reg[0]_i_671_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.690 f  display/sig_green_reg[0]_i_670/CO[0]
                         net (fo=5, routed)           1.026    10.715    display/sig_green_reg[0]_i_670_n_3
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.367    11.082 r  display/sig_green_reg[0]_i_359/O
                         net (fo=1, routed)           0.000    11.082    display/sig_green_reg[0]_i_359_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.725 r  display/sig_green_reg[0]_i_153/O[3]
                         net (fo=219, routed)         3.285    15.010    display/sig_green_reg[0]_i_153_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I1_O)        0.307    15.317 r  display/sig_green_reg[0]_i_2204/O
                         net (fo=13, routed)          1.098    16.416    display/sig_green_reg[0]_i_2204_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.540 r  display/sig_green_reg[0]_i_2532/O
                         net (fo=2, routed)           0.973    17.513    display/sig_green_reg[0]_i_2532_n_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  display/sig_green_reg[0]_i_2536/O
                         net (fo=1, routed)           0.000    17.637    display/sig_green_reg[0]_i_2536_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.038 r  display/sig_green_reg[0]_i_2482/CO[3]
                         net (fo=1, routed)           0.000    18.038    display/sig_green_reg[0]_i_2482_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.152 r  display/sig_green_reg[0]_i_2390/CO[3]
                         net (fo=1, routed)           0.000    18.152    display/sig_green_reg[0]_i_2390_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.266 r  display/sig_green_reg[0]_i_2295/CO[3]
                         net (fo=1, routed)           0.000    18.266    display/sig_green_reg[0]_i_2295_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.600 r  display/sig_green_reg[0]_i_2203/O[1]
                         net (fo=3, routed)           1.393    19.993    display/sig_green_reg[0]_i_2203_n_6
    SLICE_X69Y45         LUT3 (Prop_lut3_I0_O)        0.303    20.296 r  display/sig_green_reg[0]_i_2294/O
                         net (fo=2, routed)           0.806    21.102    display/sig_green_reg[0]_i_2294_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.226 r  display/sig_green_reg[0]_i_2190/O
                         net (fo=2, routed)           0.882    22.108    display/sig_green_reg[0]_i_2190_n_0
    SLICE_X68Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.232 r  display/sig_green_reg[0]_i_2194/O
                         net (fo=1, routed)           0.000    22.232    display/sig_green_reg[0]_i_2194_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.633 r  display/sig_green_reg[0]_i_1948/CO[3]
                         net (fo=1, routed)           0.000    22.633    display/sig_green_reg[0]_i_1948_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  display/sig_green_reg[0]_i_1395/CO[3]
                         net (fo=1, routed)           0.000    22.747    display/sig_green_reg[0]_i_1395_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.081 r  display/sig_green_reg[0]_i_1957/O[1]
                         net (fo=2, routed)           1.126    24.207    display/sig_green_reg[0]_i_1957_n_6
    SLICE_X67Y46         LUT2 (Prop_lut2_I1_O)        0.303    24.510 r  display/sig_green_reg[0]_i_1396/O
                         net (fo=1, routed)           0.000    24.510    display/sig_green_reg[0]_i_1396_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.911 r  display/sig_green_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    24.911    display/sig_green_reg[0]_i_942_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.133 r  display/sig_green_reg[0]_i_1993/O[0]
                         net (fo=3, routed)           1.151    26.284    display/sig_green_reg[0]_i_1993_n_7
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.299    26.583 r  display/sig_green_reg[0]_i_1603/O
                         net (fo=1, routed)           0.000    26.583    display/sig_green_reg[0]_i_1603_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.830 r  display/sig_green_reg[0]_i_1131/O[0]
                         net (fo=1, routed)           1.094    27.924    display/sig_green_reg[0]_i_1131_n_7
    SLICE_X67Y49         LUT4 (Prop_lut4_I3_O)        0.299    28.223 r  display/sig_green_reg[0]_i_678/O
                         net (fo=1, routed)           0.000    28.223    display/sig_green_reg[0]_i_678_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    28.471 r  display/sig_green_reg[0]_i_363/O[2]
                         net (fo=4, routed)           0.851    29.322    display/sig_green_reg[0]_i_363_n_5
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.330    29.652 r  display/sig_green_reg[0]_i_365/O
                         net (fo=3, routed)           0.670    30.323    display/sig_green_reg[0]_i_365_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  display/sig_green_reg[0]_i_328/O
                         net (fo=8, routed)           0.651    31.305    display/sig_green_reg[0]_i_328_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.124    31.429 r  display/sig_red_reg[3]_i_1856/O
                         net (fo=12, routed)          0.972    32.402    display/sig_red_reg[3]_i_1856_n_0
    SLICE_X60Y54         LUT3 (Prop_lut3_I0_O)        0.124    32.526 r  display/sig_red_reg[0]_i_289/O
                         net (fo=77, routed)          8.223    40.749    display/sig_red_reg[0]_i_289_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I4_O)        0.124    40.873 r  display/sig_red_reg[0]_i_366/O
                         net (fo=1, routed)           1.503    42.376    display/sig_red_reg[0]_i_366_n_0
    SLICE_X30Y110        LUT6 (Prop_lut6_I3_O)        0.124    42.500 r  display/sig_red_reg[0]_i_220/O
                         net (fo=1, routed)           0.000    42.500    display/sig_red_reg[0]_i_220_n_0
    SLICE_X30Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    42.714 r  display/sig_red_reg[0]_i_125/O
                         net (fo=1, routed)           0.000    42.714    display/sig_red_reg[0]_i_125_n_0
    SLICE_X30Y110        MUXF8 (Prop_muxf8_I1_O)      0.088    42.802 r  display/sig_red_reg[0]_i_69/O
                         net (fo=1, routed)           3.365    46.167    display/sig_red_reg[0]_i_69_n_0
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.319    46.486 r  display/sig_red_reg[0]_i_32/O
                         net (fo=3, routed)           1.602    48.088    display/street[0,0][20]
    SLICE_X69Y39         LUT6 (Prop_lut6_I3_O)        0.124    48.212 r  display/sig_red_reg[0]_i_15/O
                         net (fo=1, routed)           0.955    49.167    display/sig_red_reg[0]_i_15_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I2_O)        0.124    49.291 r  display/sig_red_reg[0]_i_5/O
                         net (fo=1, routed)           0.909    50.200    display/sig_red_reg[0]_i_5_n_0
    SLICE_X87Y39         LUT6 (Prop_lut6_I5_O)        0.124    50.324 r  display/sig_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.595    50.919    display/sig_red_reg[0]_i_1_n_0
    SLICE_X91Y39         LDCE                                         r  display/sig_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_red_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.147ns  (logic 12.430ns (24.787%)  route 37.717ns (75.213%))
  Logic Levels:           47  (CARRY4=22 FDRE=1 LUT1=1 LUT2=3 LUT3=4 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=105, routed)         3.677     4.133    display/hcount[0]
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.713 r  display/sig_green_reg[0]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     4.713    display/sig_green_reg[0]_i_1392_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  display/sig_green_reg[0]_i_1393/CO[3]
                         net (fo=1, routed)           0.000     4.827    display/sig_green_reg[0]_i_1393_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.941 r  display/sig_green_reg[0]_i_1991/CO[3]
                         net (fo=1, routed)           0.000     4.941    display/sig_green_reg[0]_i_1991_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.163 f  display/sig_green_reg[0]_i_1995/O[0]
                         net (fo=4, routed)           1.111     6.274    display/sig_green_reg[0]_i_1995_n_7
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.299     6.573 r  display/sig_green_reg[0]_i_2465/O
                         net (fo=1, routed)           0.000     6.573    display/sig_green_reg[0]_i_2465_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.105 r  display/sig_green_reg[0]_i_2364/CO[3]
                         net (fo=1, routed)           0.000     7.105    display/sig_green_reg[0]_i_2364_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  display/sig_green_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     7.219    display/sig_green_reg[0]_i_2230_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 f  display/sig_green_reg[0]_i_1984/O[3]
                         net (fo=1, routed)           0.948     8.480    display/street[0,0]8[24]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.306     8.786 r  display/sig_green_reg[0]_i_1588/O
                         net (fo=1, routed)           0.000     8.786    display/sig_green_reg[0]_i_1588_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.319 r  display/sig_green_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     9.319    display/sig_green_reg[0]_i_1121_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  display/sig_green_reg[0]_i_671/CO[3]
                         net (fo=1, routed)           0.000     9.436    display/sig_green_reg[0]_i_671_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.690 f  display/sig_green_reg[0]_i_670/CO[0]
                         net (fo=5, routed)           1.026    10.715    display/sig_green_reg[0]_i_670_n_3
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.367    11.082 r  display/sig_green_reg[0]_i_359/O
                         net (fo=1, routed)           0.000    11.082    display/sig_green_reg[0]_i_359_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.725 r  display/sig_green_reg[0]_i_153/O[3]
                         net (fo=219, routed)         3.285    15.010    display/sig_green_reg[0]_i_153_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I1_O)        0.307    15.317 r  display/sig_green_reg[0]_i_2204/O
                         net (fo=13, routed)          1.098    16.416    display/sig_green_reg[0]_i_2204_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.540 r  display/sig_green_reg[0]_i_2532/O
                         net (fo=2, routed)           0.973    17.513    display/sig_green_reg[0]_i_2532_n_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  display/sig_green_reg[0]_i_2536/O
                         net (fo=1, routed)           0.000    17.637    display/sig_green_reg[0]_i_2536_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.038 r  display/sig_green_reg[0]_i_2482/CO[3]
                         net (fo=1, routed)           0.000    18.038    display/sig_green_reg[0]_i_2482_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.152 r  display/sig_green_reg[0]_i_2390/CO[3]
                         net (fo=1, routed)           0.000    18.152    display/sig_green_reg[0]_i_2390_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.266 r  display/sig_green_reg[0]_i_2295/CO[3]
                         net (fo=1, routed)           0.000    18.266    display/sig_green_reg[0]_i_2295_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.600 r  display/sig_green_reg[0]_i_2203/O[1]
                         net (fo=3, routed)           1.393    19.993    display/sig_green_reg[0]_i_2203_n_6
    SLICE_X69Y45         LUT3 (Prop_lut3_I0_O)        0.303    20.296 r  display/sig_green_reg[0]_i_2294/O
                         net (fo=2, routed)           0.806    21.102    display/sig_green_reg[0]_i_2294_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.226 r  display/sig_green_reg[0]_i_2190/O
                         net (fo=2, routed)           0.882    22.108    display/sig_green_reg[0]_i_2190_n_0
    SLICE_X68Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.232 r  display/sig_green_reg[0]_i_2194/O
                         net (fo=1, routed)           0.000    22.232    display/sig_green_reg[0]_i_2194_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.633 r  display/sig_green_reg[0]_i_1948/CO[3]
                         net (fo=1, routed)           0.000    22.633    display/sig_green_reg[0]_i_1948_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  display/sig_green_reg[0]_i_1395/CO[3]
                         net (fo=1, routed)           0.000    22.747    display/sig_green_reg[0]_i_1395_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.081 r  display/sig_green_reg[0]_i_1957/O[1]
                         net (fo=2, routed)           1.126    24.207    display/sig_green_reg[0]_i_1957_n_6
    SLICE_X67Y46         LUT2 (Prop_lut2_I1_O)        0.303    24.510 r  display/sig_green_reg[0]_i_1396/O
                         net (fo=1, routed)           0.000    24.510    display/sig_green_reg[0]_i_1396_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.911 r  display/sig_green_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    24.911    display/sig_green_reg[0]_i_942_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.133 r  display/sig_green_reg[0]_i_1993/O[0]
                         net (fo=3, routed)           1.151    26.284    display/sig_green_reg[0]_i_1993_n_7
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.299    26.583 r  display/sig_green_reg[0]_i_1603/O
                         net (fo=1, routed)           0.000    26.583    display/sig_green_reg[0]_i_1603_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.830 r  display/sig_green_reg[0]_i_1131/O[0]
                         net (fo=1, routed)           1.094    27.924    display/sig_green_reg[0]_i_1131_n_7
    SLICE_X67Y49         LUT4 (Prop_lut4_I3_O)        0.299    28.223 r  display/sig_green_reg[0]_i_678/O
                         net (fo=1, routed)           0.000    28.223    display/sig_green_reg[0]_i_678_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    28.471 r  display/sig_green_reg[0]_i_363/O[2]
                         net (fo=4, routed)           0.851    29.322    display/sig_green_reg[0]_i_363_n_5
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.330    29.652 r  display/sig_green_reg[0]_i_365/O
                         net (fo=3, routed)           0.670    30.323    display/sig_green_reg[0]_i_365_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  display/sig_green_reg[0]_i_328/O
                         net (fo=8, routed)           0.860    31.515    display/sig_green_reg[0]_i_328_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.639 f  display/sig_green_reg[0]_i_154/O
                         net (fo=11, routed)          1.193    32.832    display/sig_green_reg[0]_i_154_n_0
    SLICE_X60Y52         LUT4 (Prop_lut4_I1_O)        0.124    32.956 r  display/sig_red_reg[3]_i_1284/O
                         net (fo=151, routed)         7.710    40.667    display/sig_red_reg[3]_i_1284_n_0
    SLICE_X56Y115        MUXF8 (Prop_muxf8_S_O)       0.273    40.940 r  display/sig_red_reg[1]_i_208/O
                         net (fo=1, routed)           1.268    42.208    display/sig_red_reg[1]_i_208_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I1_O)        0.316    42.524 r  display/sig_red_reg[1]_i_84/O
                         net (fo=1, routed)           0.000    42.524    display/sig_red_reg[1]_i_84_n_0
    SLICE_X53Y110        MUXF7 (Prop_muxf7_I0_O)      0.238    42.762 r  display/sig_red_reg[1]_i_31/O
                         net (fo=1, routed)           0.000    42.762    display/sig_red_reg[1]_i_31_n_0
    SLICE_X53Y110        MUXF8 (Prop_muxf8_I0_O)      0.104    42.866 r  display/sig_red_reg[1]_i_13/O
                         net (fo=1, routed)           1.586    44.452    display/sig_red_reg[1]_i_13_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I3_O)        0.316    44.768 r  display/sig_red_reg[1]_i_7/O
                         net (fo=3, routed)           2.371    47.138    display/street[0,0][21]
    SLICE_X71Y39         LUT6 (Prop_lut6_I3_O)        0.124    47.262 r  display/sig_red_reg[1]_i_6/O
                         net (fo=1, routed)           0.667    47.929    display/sig_red_reg[1]_i_6_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I2_O)        0.124    48.053 r  display/sig_red_reg[1]_i_3/O
                         net (fo=1, routed)           1.129    49.182    display/sig_red_reg[1]_i_3_n_0
    SLICE_X81Y40         LUT6 (Prop_lut6_I5_O)        0.124    49.306 r  display/sig_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.841    50.147    display/sig_red_reg[1]_i_1_n_0
    SLICE_X91Y40         LDCE                                         r  display/sig_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_red_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.001ns  (logic 12.020ns (24.039%)  route 37.981ns (75.961%))
  Logic Levels:           46  (CARRY4=22 FDRE=1 LUT1=1 LUT2=3 LUT3=4 LUT4=2 LUT5=2 LUT6=10 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=105, routed)         3.677     4.133    display/hcount[0]
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.713 r  display/sig_green_reg[0]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     4.713    display/sig_green_reg[0]_i_1392_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  display/sig_green_reg[0]_i_1393/CO[3]
                         net (fo=1, routed)           0.000     4.827    display/sig_green_reg[0]_i_1393_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.941 r  display/sig_green_reg[0]_i_1991/CO[3]
                         net (fo=1, routed)           0.000     4.941    display/sig_green_reg[0]_i_1991_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.163 f  display/sig_green_reg[0]_i_1995/O[0]
                         net (fo=4, routed)           1.111     6.274    display/sig_green_reg[0]_i_1995_n_7
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.299     6.573 r  display/sig_green_reg[0]_i_2465/O
                         net (fo=1, routed)           0.000     6.573    display/sig_green_reg[0]_i_2465_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.105 r  display/sig_green_reg[0]_i_2364/CO[3]
                         net (fo=1, routed)           0.000     7.105    display/sig_green_reg[0]_i_2364_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  display/sig_green_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     7.219    display/sig_green_reg[0]_i_2230_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 f  display/sig_green_reg[0]_i_1984/O[3]
                         net (fo=1, routed)           0.948     8.480    display/street[0,0]8[24]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.306     8.786 r  display/sig_green_reg[0]_i_1588/O
                         net (fo=1, routed)           0.000     8.786    display/sig_green_reg[0]_i_1588_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.319 r  display/sig_green_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     9.319    display/sig_green_reg[0]_i_1121_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  display/sig_green_reg[0]_i_671/CO[3]
                         net (fo=1, routed)           0.000     9.436    display/sig_green_reg[0]_i_671_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.690 f  display/sig_green_reg[0]_i_670/CO[0]
                         net (fo=5, routed)           1.026    10.715    display/sig_green_reg[0]_i_670_n_3
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.367    11.082 r  display/sig_green_reg[0]_i_359/O
                         net (fo=1, routed)           0.000    11.082    display/sig_green_reg[0]_i_359_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.725 r  display/sig_green_reg[0]_i_153/O[3]
                         net (fo=219, routed)         3.285    15.010    display/sig_green_reg[0]_i_153_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I1_O)        0.307    15.317 r  display/sig_green_reg[0]_i_2204/O
                         net (fo=13, routed)          1.098    16.416    display/sig_green_reg[0]_i_2204_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.540 r  display/sig_green_reg[0]_i_2532/O
                         net (fo=2, routed)           0.973    17.513    display/sig_green_reg[0]_i_2532_n_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  display/sig_green_reg[0]_i_2536/O
                         net (fo=1, routed)           0.000    17.637    display/sig_green_reg[0]_i_2536_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.038 r  display/sig_green_reg[0]_i_2482/CO[3]
                         net (fo=1, routed)           0.000    18.038    display/sig_green_reg[0]_i_2482_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.152 r  display/sig_green_reg[0]_i_2390/CO[3]
                         net (fo=1, routed)           0.000    18.152    display/sig_green_reg[0]_i_2390_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.266 r  display/sig_green_reg[0]_i_2295/CO[3]
                         net (fo=1, routed)           0.000    18.266    display/sig_green_reg[0]_i_2295_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.600 r  display/sig_green_reg[0]_i_2203/O[1]
                         net (fo=3, routed)           1.393    19.993    display/sig_green_reg[0]_i_2203_n_6
    SLICE_X69Y45         LUT3 (Prop_lut3_I0_O)        0.303    20.296 r  display/sig_green_reg[0]_i_2294/O
                         net (fo=2, routed)           0.806    21.102    display/sig_green_reg[0]_i_2294_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.226 r  display/sig_green_reg[0]_i_2190/O
                         net (fo=2, routed)           0.882    22.108    display/sig_green_reg[0]_i_2190_n_0
    SLICE_X68Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.232 r  display/sig_green_reg[0]_i_2194/O
                         net (fo=1, routed)           0.000    22.232    display/sig_green_reg[0]_i_2194_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.633 r  display/sig_green_reg[0]_i_1948/CO[3]
                         net (fo=1, routed)           0.000    22.633    display/sig_green_reg[0]_i_1948_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  display/sig_green_reg[0]_i_1395/CO[3]
                         net (fo=1, routed)           0.000    22.747    display/sig_green_reg[0]_i_1395_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.081 r  display/sig_green_reg[0]_i_1957/O[1]
                         net (fo=2, routed)           1.126    24.207    display/sig_green_reg[0]_i_1957_n_6
    SLICE_X67Y46         LUT2 (Prop_lut2_I1_O)        0.303    24.510 r  display/sig_green_reg[0]_i_1396/O
                         net (fo=1, routed)           0.000    24.510    display/sig_green_reg[0]_i_1396_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.911 r  display/sig_green_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    24.911    display/sig_green_reg[0]_i_942_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.133 r  display/sig_green_reg[0]_i_1993/O[0]
                         net (fo=3, routed)           1.151    26.284    display/sig_green_reg[0]_i_1993_n_7
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.299    26.583 r  display/sig_green_reg[0]_i_1603/O
                         net (fo=1, routed)           0.000    26.583    display/sig_green_reg[0]_i_1603_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.830 r  display/sig_green_reg[0]_i_1131/O[0]
                         net (fo=1, routed)           1.094    27.924    display/sig_green_reg[0]_i_1131_n_7
    SLICE_X67Y49         LUT4 (Prop_lut4_I3_O)        0.299    28.223 r  display/sig_green_reg[0]_i_678/O
                         net (fo=1, routed)           0.000    28.223    display/sig_green_reg[0]_i_678_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    28.471 r  display/sig_green_reg[0]_i_363/O[2]
                         net (fo=4, routed)           0.851    29.322    display/sig_green_reg[0]_i_363_n_5
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.330    29.652 r  display/sig_green_reg[0]_i_365/O
                         net (fo=3, routed)           0.670    30.323    display/sig_green_reg[0]_i_365_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  display/sig_green_reg[0]_i_328/O
                         net (fo=8, routed)           0.860    31.515    display/sig_green_reg[0]_i_328_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.639 f  display/sig_green_reg[0]_i_154/O
                         net (fo=11, routed)          1.193    32.832    display/sig_green_reg[0]_i_154_n_0
    SLICE_X60Y52         LUT4 (Prop_lut4_I1_O)        0.124    32.956 r  display/sig_red_reg[3]_i_1284/O
                         net (fo=151, routed)         6.830    39.786    display/sig_red_reg[3]_i_1284_n_0
    SLICE_X45Y104        MUXF8 (Prop_muxf8_S_O)       0.273    40.059 r  display/sig_red_reg[2]_i_221/O
                         net (fo=1, routed)           1.132    41.191    display/sig_red_reg[2]_i_221_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I3_O)        0.316    41.507 r  display/sig_red_reg[2]_i_129/O
                         net (fo=1, routed)           0.658    42.165    display/sig_red_reg[2]_i_129_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I1_O)        0.124    42.289 r  display/sig_red_reg[2]_i_78/O
                         net (fo=1, routed)           2.349    44.638    display/sig_red_reg[2]_i_78_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I3_O)        0.124    44.762 r  display/sig_red_reg[2]_i_34/O
                         net (fo=3, routed)           2.319    47.081    display/street[0,0][22]
    SLICE_X70Y39         LUT6 (Prop_lut6_I3_O)        0.124    47.205 r  display/sig_red_reg[2]_i_15/O
                         net (fo=1, routed)           0.644    47.849    display/sig_red_reg[2]_i_15_n_0
    SLICE_X72Y39         LUT6 (Prop_lut6_I2_O)        0.124    47.973 r  display/sig_red_reg[2]_i_5/O
                         net (fo=1, routed)           1.307    49.280    display/sig_red_reg[2]_i_5_n_0
    SLICE_X87Y39         LUT6 (Prop_lut6_I5_O)        0.124    49.404 r  display/sig_red_reg[2]_i_1/O
                         net (fo=1, routed)           0.598    50.001    display/sig_red_reg[2]_i_1_n_0
    SLICE_X90Y39         LDCE                                         r  display/sig_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.762ns  (logic 12.476ns (25.071%)  route 37.286ns (74.929%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=1 LUT2=3 LUT3=4 LUT4=2 LUT5=5 LUT6=7 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=105, routed)         3.677     4.133    display/hcount[0]
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.713 r  display/sig_green_reg[0]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     4.713    display/sig_green_reg[0]_i_1392_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  display/sig_green_reg[0]_i_1393/CO[3]
                         net (fo=1, routed)           0.000     4.827    display/sig_green_reg[0]_i_1393_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.941 r  display/sig_green_reg[0]_i_1991/CO[3]
                         net (fo=1, routed)           0.000     4.941    display/sig_green_reg[0]_i_1991_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.163 f  display/sig_green_reg[0]_i_1995/O[0]
                         net (fo=4, routed)           1.111     6.274    display/sig_green_reg[0]_i_1995_n_7
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.299     6.573 r  display/sig_green_reg[0]_i_2465/O
                         net (fo=1, routed)           0.000     6.573    display/sig_green_reg[0]_i_2465_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.105 r  display/sig_green_reg[0]_i_2364/CO[3]
                         net (fo=1, routed)           0.000     7.105    display/sig_green_reg[0]_i_2364_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  display/sig_green_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     7.219    display/sig_green_reg[0]_i_2230_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 f  display/sig_green_reg[0]_i_1984/O[3]
                         net (fo=1, routed)           0.948     8.480    display/street[0,0]8[24]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.306     8.786 r  display/sig_green_reg[0]_i_1588/O
                         net (fo=1, routed)           0.000     8.786    display/sig_green_reg[0]_i_1588_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.319 r  display/sig_green_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     9.319    display/sig_green_reg[0]_i_1121_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  display/sig_green_reg[0]_i_671/CO[3]
                         net (fo=1, routed)           0.000     9.436    display/sig_green_reg[0]_i_671_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.690 f  display/sig_green_reg[0]_i_670/CO[0]
                         net (fo=5, routed)           1.026    10.715    display/sig_green_reg[0]_i_670_n_3
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.367    11.082 r  display/sig_green_reg[0]_i_359/O
                         net (fo=1, routed)           0.000    11.082    display/sig_green_reg[0]_i_359_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.725 r  display/sig_green_reg[0]_i_153/O[3]
                         net (fo=219, routed)         3.285    15.010    display/sig_green_reg[0]_i_153_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I1_O)        0.307    15.317 r  display/sig_green_reg[0]_i_2204/O
                         net (fo=13, routed)          1.098    16.416    display/sig_green_reg[0]_i_2204_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.540 r  display/sig_green_reg[0]_i_2532/O
                         net (fo=2, routed)           0.973    17.513    display/sig_green_reg[0]_i_2532_n_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  display/sig_green_reg[0]_i_2536/O
                         net (fo=1, routed)           0.000    17.637    display/sig_green_reg[0]_i_2536_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.038 r  display/sig_green_reg[0]_i_2482/CO[3]
                         net (fo=1, routed)           0.000    18.038    display/sig_green_reg[0]_i_2482_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.152 r  display/sig_green_reg[0]_i_2390/CO[3]
                         net (fo=1, routed)           0.000    18.152    display/sig_green_reg[0]_i_2390_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.266 r  display/sig_green_reg[0]_i_2295/CO[3]
                         net (fo=1, routed)           0.000    18.266    display/sig_green_reg[0]_i_2295_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.600 r  display/sig_green_reg[0]_i_2203/O[1]
                         net (fo=3, routed)           1.393    19.993    display/sig_green_reg[0]_i_2203_n_6
    SLICE_X69Y45         LUT3 (Prop_lut3_I0_O)        0.303    20.296 r  display/sig_green_reg[0]_i_2294/O
                         net (fo=2, routed)           0.806    21.102    display/sig_green_reg[0]_i_2294_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.226 r  display/sig_green_reg[0]_i_2190/O
                         net (fo=2, routed)           0.882    22.108    display/sig_green_reg[0]_i_2190_n_0
    SLICE_X68Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.232 r  display/sig_green_reg[0]_i_2194/O
                         net (fo=1, routed)           0.000    22.232    display/sig_green_reg[0]_i_2194_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.633 r  display/sig_green_reg[0]_i_1948/CO[3]
                         net (fo=1, routed)           0.000    22.633    display/sig_green_reg[0]_i_1948_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  display/sig_green_reg[0]_i_1395/CO[3]
                         net (fo=1, routed)           0.000    22.747    display/sig_green_reg[0]_i_1395_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.081 r  display/sig_green_reg[0]_i_1957/O[1]
                         net (fo=2, routed)           1.126    24.207    display/sig_green_reg[0]_i_1957_n_6
    SLICE_X67Y46         LUT2 (Prop_lut2_I1_O)        0.303    24.510 r  display/sig_green_reg[0]_i_1396/O
                         net (fo=1, routed)           0.000    24.510    display/sig_green_reg[0]_i_1396_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.911 r  display/sig_green_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    24.911    display/sig_green_reg[0]_i_942_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.133 r  display/sig_green_reg[0]_i_1993/O[0]
                         net (fo=3, routed)           1.151    26.284    display/sig_green_reg[0]_i_1993_n_7
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.299    26.583 r  display/sig_green_reg[0]_i_1603/O
                         net (fo=1, routed)           0.000    26.583    display/sig_green_reg[0]_i_1603_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.830 r  display/sig_green_reg[0]_i_1131/O[0]
                         net (fo=1, routed)           1.094    27.924    display/sig_green_reg[0]_i_1131_n_7
    SLICE_X67Y49         LUT4 (Prop_lut4_I3_O)        0.299    28.223 r  display/sig_green_reg[0]_i_678/O
                         net (fo=1, routed)           0.000    28.223    display/sig_green_reg[0]_i_678_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    28.471 r  display/sig_green_reg[0]_i_363/O[2]
                         net (fo=4, routed)           0.851    29.322    display/sig_green_reg[0]_i_363_n_5
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.330    29.652 r  display/sig_green_reg[0]_i_365/O
                         net (fo=3, routed)           0.670    30.323    display/sig_green_reg[0]_i_365_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  display/sig_green_reg[0]_i_328/O
                         net (fo=8, routed)           0.860    31.515    display/sig_green_reg[0]_i_328_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.639 f  display/sig_green_reg[0]_i_154/O
                         net (fo=11, routed)          0.649    32.288    display/sig_green_reg[0]_i_154_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I1_O)        0.124    32.412 r  display/sig_blue_reg[2]_i_86/O
                         net (fo=156, routed)         8.577    40.988    display/sig_blue_reg[2]_i_86_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.124    41.112 r  display/sig_blue_reg[2]_i_368/O
                         net (fo=1, routed)           0.000    41.112    display/sig_blue_reg[2]_i_368_n_0
    SLICE_X54Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    41.353 r  display/sig_blue_reg[2]_i_150/O
                         net (fo=1, routed)           0.000    41.353    display/sig_blue_reg[2]_i_150_n_0
    SLICE_X54Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    41.451 r  display/sig_blue_reg[2]_i_57/O
                         net (fo=1, routed)           1.467    42.918    display/sig_blue_reg[2]_i_57_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.319    43.237 r  display/sig_blue_reg[2]_i_22/O
                         net (fo=1, routed)           0.000    43.237    display/sig_blue_reg[2]_i_22_n_0
    SLICE_X49Y92         MUXF7 (Prop_muxf7_I0_O)      0.212    43.450 r  display/sig_blue_reg[2]_i_10/O
                         net (fo=1, routed)           1.427    44.876    display/sig_blue_reg[2]_i_10_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I4_O)        0.299    45.175 r  display/sig_blue_reg[2]_i_4/O
                         net (fo=3, routed)           2.131    47.306    display/street[0,0][6]
    SLICE_X66Y40         LUT6 (Prop_lut6_I3_O)        0.124    47.430 r  display/sig_blue_reg[2]_i_6/O
                         net (fo=1, routed)           0.689    48.120    display/sig_blue_reg[2]_i_6_n_0
    SLICE_X66Y40         LUT5 (Prop_lut5_I0_O)        0.124    48.244 r  display/sig_blue_reg[2]_i_3/O
                         net (fo=1, routed)           0.282    48.526    display/sig_blue_reg[2]_i_3_n_0
    SLICE_X66Y40         LUT5 (Prop_lut5_I4_O)        0.124    48.650 r  display/sig_blue_reg[2]_i_1/O
                         net (fo=1, routed)           1.113    49.762    display/sig_blue_reg[2]_i_1_n_0
    SLICE_X90Y39         LDCE                                         r  display/sig_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.700ns  (logic 12.462ns (25.074%)  route 37.238ns (74.926%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=1 LUT2=3 LUT3=4 LUT4=2 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=105, routed)         3.677     4.133    display/hcount[0]
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.713 r  display/sig_green_reg[0]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     4.713    display/sig_green_reg[0]_i_1392_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  display/sig_green_reg[0]_i_1393/CO[3]
                         net (fo=1, routed)           0.000     4.827    display/sig_green_reg[0]_i_1393_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.941 r  display/sig_green_reg[0]_i_1991/CO[3]
                         net (fo=1, routed)           0.000     4.941    display/sig_green_reg[0]_i_1991_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.163 f  display/sig_green_reg[0]_i_1995/O[0]
                         net (fo=4, routed)           1.111     6.274    display/sig_green_reg[0]_i_1995_n_7
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.299     6.573 r  display/sig_green_reg[0]_i_2465/O
                         net (fo=1, routed)           0.000     6.573    display/sig_green_reg[0]_i_2465_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.105 r  display/sig_green_reg[0]_i_2364/CO[3]
                         net (fo=1, routed)           0.000     7.105    display/sig_green_reg[0]_i_2364_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  display/sig_green_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     7.219    display/sig_green_reg[0]_i_2230_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 f  display/sig_green_reg[0]_i_1984/O[3]
                         net (fo=1, routed)           0.948     8.480    display/street[0,0]8[24]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.306     8.786 r  display/sig_green_reg[0]_i_1588/O
                         net (fo=1, routed)           0.000     8.786    display/sig_green_reg[0]_i_1588_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.319 r  display/sig_green_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     9.319    display/sig_green_reg[0]_i_1121_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  display/sig_green_reg[0]_i_671/CO[3]
                         net (fo=1, routed)           0.000     9.436    display/sig_green_reg[0]_i_671_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.690 f  display/sig_green_reg[0]_i_670/CO[0]
                         net (fo=5, routed)           1.026    10.715    display/sig_green_reg[0]_i_670_n_3
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.367    11.082 r  display/sig_green_reg[0]_i_359/O
                         net (fo=1, routed)           0.000    11.082    display/sig_green_reg[0]_i_359_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.725 r  display/sig_green_reg[0]_i_153/O[3]
                         net (fo=219, routed)         3.285    15.010    display/sig_green_reg[0]_i_153_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I1_O)        0.307    15.317 r  display/sig_green_reg[0]_i_2204/O
                         net (fo=13, routed)          1.098    16.416    display/sig_green_reg[0]_i_2204_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.540 r  display/sig_green_reg[0]_i_2532/O
                         net (fo=2, routed)           0.973    17.513    display/sig_green_reg[0]_i_2532_n_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  display/sig_green_reg[0]_i_2536/O
                         net (fo=1, routed)           0.000    17.637    display/sig_green_reg[0]_i_2536_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.038 r  display/sig_green_reg[0]_i_2482/CO[3]
                         net (fo=1, routed)           0.000    18.038    display/sig_green_reg[0]_i_2482_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.152 r  display/sig_green_reg[0]_i_2390/CO[3]
                         net (fo=1, routed)           0.000    18.152    display/sig_green_reg[0]_i_2390_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.266 r  display/sig_green_reg[0]_i_2295/CO[3]
                         net (fo=1, routed)           0.000    18.266    display/sig_green_reg[0]_i_2295_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.600 r  display/sig_green_reg[0]_i_2203/O[1]
                         net (fo=3, routed)           1.393    19.993    display/sig_green_reg[0]_i_2203_n_6
    SLICE_X69Y45         LUT3 (Prop_lut3_I0_O)        0.303    20.296 r  display/sig_green_reg[0]_i_2294/O
                         net (fo=2, routed)           0.806    21.102    display/sig_green_reg[0]_i_2294_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.226 r  display/sig_green_reg[0]_i_2190/O
                         net (fo=2, routed)           0.882    22.108    display/sig_green_reg[0]_i_2190_n_0
    SLICE_X68Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.232 r  display/sig_green_reg[0]_i_2194/O
                         net (fo=1, routed)           0.000    22.232    display/sig_green_reg[0]_i_2194_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.633 r  display/sig_green_reg[0]_i_1948/CO[3]
                         net (fo=1, routed)           0.000    22.633    display/sig_green_reg[0]_i_1948_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  display/sig_green_reg[0]_i_1395/CO[3]
                         net (fo=1, routed)           0.000    22.747    display/sig_green_reg[0]_i_1395_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.081 r  display/sig_green_reg[0]_i_1957/O[1]
                         net (fo=2, routed)           1.126    24.207    display/sig_green_reg[0]_i_1957_n_6
    SLICE_X67Y46         LUT2 (Prop_lut2_I1_O)        0.303    24.510 r  display/sig_green_reg[0]_i_1396/O
                         net (fo=1, routed)           0.000    24.510    display/sig_green_reg[0]_i_1396_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.911 r  display/sig_green_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    24.911    display/sig_green_reg[0]_i_942_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.133 r  display/sig_green_reg[0]_i_1993/O[0]
                         net (fo=3, routed)           1.151    26.284    display/sig_green_reg[0]_i_1993_n_7
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.299    26.583 r  display/sig_green_reg[0]_i_1603/O
                         net (fo=1, routed)           0.000    26.583    display/sig_green_reg[0]_i_1603_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.830 r  display/sig_green_reg[0]_i_1131/O[0]
                         net (fo=1, routed)           1.094    27.924    display/sig_green_reg[0]_i_1131_n_7
    SLICE_X67Y49         LUT4 (Prop_lut4_I3_O)        0.299    28.223 r  display/sig_green_reg[0]_i_678/O
                         net (fo=1, routed)           0.000    28.223    display/sig_green_reg[0]_i_678_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    28.471 r  display/sig_green_reg[0]_i_363/O[2]
                         net (fo=4, routed)           0.851    29.322    display/sig_green_reg[0]_i_363_n_5
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.330    29.652 r  display/sig_green_reg[0]_i_365/O
                         net (fo=3, routed)           0.670    30.323    display/sig_green_reg[0]_i_365_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  display/sig_green_reg[0]_i_328/O
                         net (fo=8, routed)           0.860    31.515    display/sig_green_reg[0]_i_328_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.639 f  display/sig_green_reg[0]_i_154/O
                         net (fo=11, routed)          0.649    32.288    display/sig_green_reg[0]_i_154_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I1_O)        0.124    32.412 r  display/sig_blue_reg[2]_i_86/O
                         net (fo=156, routed)         8.582    40.993    display/sig_blue_reg[2]_i_86_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I2_O)        0.124    41.117 r  display/sig_blue_reg[1]_i_365/O
                         net (fo=1, routed)           0.000    41.117    display/sig_blue_reg[1]_i_365_n_0
    SLICE_X58Y86         MUXF7 (Prop_muxf7_I1_O)      0.214    41.331 r  display/sig_blue_reg[1]_i_242/O
                         net (fo=1, routed)           0.000    41.331    display/sig_blue_reg[1]_i_242_n_0
    SLICE_X58Y86         MUXF8 (Prop_muxf8_I1_O)      0.088    41.419 r  display/sig_blue_reg[1]_i_169/O
                         net (fo=1, routed)           1.290    42.709    display/sig_blue_reg[1]_i_169_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.319    43.028 r  display/sig_blue_reg[1]_i_121/O
                         net (fo=1, routed)           0.000    43.028    display/sig_blue_reg[1]_i_121_n_0
    SLICE_X33Y83         MUXF7 (Prop_muxf7_I0_O)      0.238    43.266 r  display/sig_blue_reg[1]_i_72/O
                         net (fo=1, routed)           0.000    43.266    display/sig_blue_reg[1]_i_72_n_0
    SLICE_X33Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    43.370 r  display/sig_blue_reg[1]_i_32/O
                         net (fo=3, routed)           3.070    46.440    display/street[0,0][5]
    SLICE_X68Y40         LUT6 (Prop_lut6_I3_O)        0.316    46.756 r  display/sig_blue_reg[1]_i_15/O
                         net (fo=1, routed)           0.818    47.574    display/sig_blue_reg[1]_i_15_n_0
    SLICE_X72Y40         LUT6 (Prop_lut6_I2_O)        0.124    47.698 r  display/sig_blue_reg[1]_i_5/O
                         net (fo=1, routed)           1.547    49.245    display/sig_blue_reg[1]_i_5_n_0
    SLICE_X90Y40         LUT6 (Prop_lut6_I5_O)        0.124    49.369 r  display/sig_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.331    49.700    display/sig_blue_reg[1]_i_1_n_0
    SLICE_X90Y39         LDCE                                         r  display/sig_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.330ns  (logic 12.124ns (25.086%)  route 36.206ns (74.914%))
  Logic Levels:           45  (CARRY4=22 FDRE=1 LUT1=1 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=9 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=105, routed)         3.677     4.133    display/hcount[0]
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.713 r  display/sig_green_reg[0]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     4.713    display/sig_green_reg[0]_i_1392_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  display/sig_green_reg[0]_i_1393/CO[3]
                         net (fo=1, routed)           0.000     4.827    display/sig_green_reg[0]_i_1393_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.941 r  display/sig_green_reg[0]_i_1991/CO[3]
                         net (fo=1, routed)           0.000     4.941    display/sig_green_reg[0]_i_1991_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.163 f  display/sig_green_reg[0]_i_1995/O[0]
                         net (fo=4, routed)           1.111     6.274    display/sig_green_reg[0]_i_1995_n_7
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.299     6.573 r  display/sig_green_reg[0]_i_2465/O
                         net (fo=1, routed)           0.000     6.573    display/sig_green_reg[0]_i_2465_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.105 r  display/sig_green_reg[0]_i_2364/CO[3]
                         net (fo=1, routed)           0.000     7.105    display/sig_green_reg[0]_i_2364_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  display/sig_green_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     7.219    display/sig_green_reg[0]_i_2230_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 f  display/sig_green_reg[0]_i_1984/O[3]
                         net (fo=1, routed)           0.948     8.480    display/street[0,0]8[24]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.306     8.786 r  display/sig_green_reg[0]_i_1588/O
                         net (fo=1, routed)           0.000     8.786    display/sig_green_reg[0]_i_1588_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.319 r  display/sig_green_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     9.319    display/sig_green_reg[0]_i_1121_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  display/sig_green_reg[0]_i_671/CO[3]
                         net (fo=1, routed)           0.000     9.436    display/sig_green_reg[0]_i_671_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.690 f  display/sig_green_reg[0]_i_670/CO[0]
                         net (fo=5, routed)           1.026    10.715    display/sig_green_reg[0]_i_670_n_3
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.367    11.082 r  display/sig_green_reg[0]_i_359/O
                         net (fo=1, routed)           0.000    11.082    display/sig_green_reg[0]_i_359_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.725 r  display/sig_green_reg[0]_i_153/O[3]
                         net (fo=219, routed)         3.285    15.010    display/sig_green_reg[0]_i_153_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I1_O)        0.307    15.317 r  display/sig_green_reg[0]_i_2204/O
                         net (fo=13, routed)          1.098    16.416    display/sig_green_reg[0]_i_2204_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.540 r  display/sig_green_reg[0]_i_2532/O
                         net (fo=2, routed)           0.973    17.513    display/sig_green_reg[0]_i_2532_n_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  display/sig_green_reg[0]_i_2536/O
                         net (fo=1, routed)           0.000    17.637    display/sig_green_reg[0]_i_2536_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.038 r  display/sig_green_reg[0]_i_2482/CO[3]
                         net (fo=1, routed)           0.000    18.038    display/sig_green_reg[0]_i_2482_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.152 r  display/sig_green_reg[0]_i_2390/CO[3]
                         net (fo=1, routed)           0.000    18.152    display/sig_green_reg[0]_i_2390_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.266 r  display/sig_green_reg[0]_i_2295/CO[3]
                         net (fo=1, routed)           0.000    18.266    display/sig_green_reg[0]_i_2295_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.600 r  display/sig_green_reg[0]_i_2203/O[1]
                         net (fo=3, routed)           1.393    19.993    display/sig_green_reg[0]_i_2203_n_6
    SLICE_X69Y45         LUT3 (Prop_lut3_I0_O)        0.303    20.296 r  display/sig_green_reg[0]_i_2294/O
                         net (fo=2, routed)           0.806    21.102    display/sig_green_reg[0]_i_2294_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.226 r  display/sig_green_reg[0]_i_2190/O
                         net (fo=2, routed)           0.882    22.108    display/sig_green_reg[0]_i_2190_n_0
    SLICE_X68Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.232 r  display/sig_green_reg[0]_i_2194/O
                         net (fo=1, routed)           0.000    22.232    display/sig_green_reg[0]_i_2194_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.633 r  display/sig_green_reg[0]_i_1948/CO[3]
                         net (fo=1, routed)           0.000    22.633    display/sig_green_reg[0]_i_1948_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  display/sig_green_reg[0]_i_1395/CO[3]
                         net (fo=1, routed)           0.000    22.747    display/sig_green_reg[0]_i_1395_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.081 r  display/sig_green_reg[0]_i_1957/O[1]
                         net (fo=2, routed)           1.126    24.207    display/sig_green_reg[0]_i_1957_n_6
    SLICE_X67Y46         LUT2 (Prop_lut2_I1_O)        0.303    24.510 r  display/sig_green_reg[0]_i_1396/O
                         net (fo=1, routed)           0.000    24.510    display/sig_green_reg[0]_i_1396_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.911 r  display/sig_green_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    24.911    display/sig_green_reg[0]_i_942_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.133 r  display/sig_green_reg[0]_i_1993/O[0]
                         net (fo=3, routed)           1.151    26.284    display/sig_green_reg[0]_i_1993_n_7
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.299    26.583 r  display/sig_green_reg[0]_i_1603/O
                         net (fo=1, routed)           0.000    26.583    display/sig_green_reg[0]_i_1603_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.830 r  display/sig_green_reg[0]_i_1131/O[0]
                         net (fo=1, routed)           1.094    27.924    display/sig_green_reg[0]_i_1131_n_7
    SLICE_X67Y49         LUT4 (Prop_lut4_I3_O)        0.299    28.223 r  display/sig_green_reg[0]_i_678/O
                         net (fo=1, routed)           0.000    28.223    display/sig_green_reg[0]_i_678_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    28.471 r  display/sig_green_reg[0]_i_363/O[2]
                         net (fo=4, routed)           0.851    29.322    display/sig_green_reg[0]_i_363_n_5
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.330    29.652 r  display/sig_green_reg[0]_i_365/O
                         net (fo=3, routed)           0.670    30.323    display/sig_green_reg[0]_i_365_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  display/sig_green_reg[0]_i_328/O
                         net (fo=8, routed)           0.860    31.515    display/sig_green_reg[0]_i_328_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.639 f  display/sig_green_reg[0]_i_154/O
                         net (fo=11, routed)          0.690    32.329    display/sig_green_reg[0]_i_154_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I1_O)        0.124    32.453 r  display/sig_green_reg[0]_i_144/O
                         net (fo=165, routed)         7.725    40.178    display/sig_green_reg[0]_i_144_n_0
    SLICE_X44Y84         MUXF8 (Prop_muxf8_S_O)       0.273    40.451 r  display/sig_blue_reg[0]_i_32/O
                         net (fo=1, routed)           1.506    41.956    display/sig_blue_reg[0]_i_32_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.316    42.272 r  display/sig_blue_reg[0]_i_13/O
                         net (fo=1, routed)           0.810    43.083    display/sig_blue_reg[0]_i_13_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124    43.207 r  display/sig_blue_reg[0]_i_7/O
                         net (fo=3, routed)           2.034    45.240    display/street[0,0][4]
    SLICE_X68Y41         LUT6 (Prop_lut6_I0_O)        0.124    45.364 r  display/sig_blue_reg[0]_i_4/O
                         net (fo=1, routed)           0.646    46.010    display/sig_blue_reg[0]_i_4_n_0
    SLICE_X68Y40         LUT2 (Prop_lut2_I0_O)        0.150    46.160 r  display/sig_blue_reg[0]_i_2/O
                         net (fo=1, routed)           0.987    47.147    display/sig_blue_reg[0]_i_2_n_0
    SLICE_X84Y39         LUT6 (Prop_lut6_I4_O)        0.326    47.473 r  display/sig_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.856    48.330    display/sig_blue_reg[0]_i_1_n_0
    SLICE_X91Y39         LDCE                                         r  display/sig_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.165ns  (logic 12.824ns (26.625%)  route 35.341ns (73.375%))
  Logic Levels:           48  (CARRY4=22 FDRE=1 LUT1=1 LUT2=3 LUT3=5 LUT4=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=105, routed)         3.677     4.133    display/hcount[0]
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.713 r  display/sig_green_reg[0]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     4.713    display/sig_green_reg[0]_i_1392_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  display/sig_green_reg[0]_i_1393/CO[3]
                         net (fo=1, routed)           0.000     4.827    display/sig_green_reg[0]_i_1393_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.941 r  display/sig_green_reg[0]_i_1991/CO[3]
                         net (fo=1, routed)           0.000     4.941    display/sig_green_reg[0]_i_1991_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.163 f  display/sig_green_reg[0]_i_1995/O[0]
                         net (fo=4, routed)           1.111     6.274    display/sig_green_reg[0]_i_1995_n_7
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.299     6.573 r  display/sig_green_reg[0]_i_2465/O
                         net (fo=1, routed)           0.000     6.573    display/sig_green_reg[0]_i_2465_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.105 r  display/sig_green_reg[0]_i_2364/CO[3]
                         net (fo=1, routed)           0.000     7.105    display/sig_green_reg[0]_i_2364_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  display/sig_green_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     7.219    display/sig_green_reg[0]_i_2230_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 f  display/sig_green_reg[0]_i_1984/O[3]
                         net (fo=1, routed)           0.948     8.480    display/street[0,0]8[24]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.306     8.786 r  display/sig_green_reg[0]_i_1588/O
                         net (fo=1, routed)           0.000     8.786    display/sig_green_reg[0]_i_1588_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.319 r  display/sig_green_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     9.319    display/sig_green_reg[0]_i_1121_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  display/sig_green_reg[0]_i_671/CO[3]
                         net (fo=1, routed)           0.000     9.436    display/sig_green_reg[0]_i_671_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.690 f  display/sig_green_reg[0]_i_670/CO[0]
                         net (fo=5, routed)           1.026    10.715    display/sig_green_reg[0]_i_670_n_3
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.367    11.082 r  display/sig_green_reg[0]_i_359/O
                         net (fo=1, routed)           0.000    11.082    display/sig_green_reg[0]_i_359_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.725 r  display/sig_green_reg[0]_i_153/O[3]
                         net (fo=219, routed)         3.285    15.010    display/sig_green_reg[0]_i_153_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I1_O)        0.307    15.317 r  display/sig_green_reg[0]_i_2204/O
                         net (fo=13, routed)          1.098    16.416    display/sig_green_reg[0]_i_2204_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.540 r  display/sig_green_reg[0]_i_2532/O
                         net (fo=2, routed)           0.973    17.513    display/sig_green_reg[0]_i_2532_n_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  display/sig_green_reg[0]_i_2536/O
                         net (fo=1, routed)           0.000    17.637    display/sig_green_reg[0]_i_2536_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.038 r  display/sig_green_reg[0]_i_2482/CO[3]
                         net (fo=1, routed)           0.000    18.038    display/sig_green_reg[0]_i_2482_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.152 r  display/sig_green_reg[0]_i_2390/CO[3]
                         net (fo=1, routed)           0.000    18.152    display/sig_green_reg[0]_i_2390_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.266 r  display/sig_green_reg[0]_i_2295/CO[3]
                         net (fo=1, routed)           0.000    18.266    display/sig_green_reg[0]_i_2295_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.600 r  display/sig_green_reg[0]_i_2203/O[1]
                         net (fo=3, routed)           1.393    19.993    display/sig_green_reg[0]_i_2203_n_6
    SLICE_X69Y45         LUT3 (Prop_lut3_I0_O)        0.303    20.296 r  display/sig_green_reg[0]_i_2294/O
                         net (fo=2, routed)           0.806    21.102    display/sig_green_reg[0]_i_2294_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.226 r  display/sig_green_reg[0]_i_2190/O
                         net (fo=2, routed)           0.882    22.108    display/sig_green_reg[0]_i_2190_n_0
    SLICE_X68Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.232 r  display/sig_green_reg[0]_i_2194/O
                         net (fo=1, routed)           0.000    22.232    display/sig_green_reg[0]_i_2194_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.633 r  display/sig_green_reg[0]_i_1948/CO[3]
                         net (fo=1, routed)           0.000    22.633    display/sig_green_reg[0]_i_1948_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  display/sig_green_reg[0]_i_1395/CO[3]
                         net (fo=1, routed)           0.000    22.747    display/sig_green_reg[0]_i_1395_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.081 r  display/sig_green_reg[0]_i_1957/O[1]
                         net (fo=2, routed)           1.126    24.207    display/sig_green_reg[0]_i_1957_n_6
    SLICE_X67Y46         LUT2 (Prop_lut2_I1_O)        0.303    24.510 r  display/sig_green_reg[0]_i_1396/O
                         net (fo=1, routed)           0.000    24.510    display/sig_green_reg[0]_i_1396_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.911 r  display/sig_green_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    24.911    display/sig_green_reg[0]_i_942_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.133 r  display/sig_green_reg[0]_i_1993/O[0]
                         net (fo=3, routed)           1.151    26.284    display/sig_green_reg[0]_i_1993_n_7
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.299    26.583 r  display/sig_green_reg[0]_i_1603/O
                         net (fo=1, routed)           0.000    26.583    display/sig_green_reg[0]_i_1603_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.830 r  display/sig_green_reg[0]_i_1131/O[0]
                         net (fo=1, routed)           1.094    27.924    display/sig_green_reg[0]_i_1131_n_7
    SLICE_X67Y49         LUT4 (Prop_lut4_I3_O)        0.299    28.223 r  display/sig_green_reg[0]_i_678/O
                         net (fo=1, routed)           0.000    28.223    display/sig_green_reg[0]_i_678_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    28.471 r  display/sig_green_reg[0]_i_363/O[2]
                         net (fo=4, routed)           0.851    29.322    display/sig_green_reg[0]_i_363_n_5
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.330    29.652 r  display/sig_green_reg[0]_i_365/O
                         net (fo=3, routed)           0.670    30.323    display/sig_green_reg[0]_i_365_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  display/sig_green_reg[0]_i_328/O
                         net (fo=8, routed)           0.651    31.305    display/sig_green_reg[0]_i_328_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.124    31.429 r  display/sig_red_reg[3]_i_1856/O
                         net (fo=12, routed)          1.544    32.974    display/sig_red_reg[3]_i_1856_n_0
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.124    33.098 r  display/sig_blue_reg[3]_i_164/O
                         net (fo=86, routed)          6.290    39.388    display/sig_blue_reg[3]_i_164_n_0
    SLICE_X86Y64         MUXF7 (Prop_muxf7_S_O)       0.292    39.680 r  display/sig_blue_reg[3]_i_192/O
                         net (fo=1, routed)           1.147    40.827    display/sig_blue_reg[3]_i_192_n_0
    SLICE_X82Y63         LUT6 (Prop_lut6_I0_O)        0.297    41.124 r  display/sig_blue_reg[3]_i_93/O
                         net (fo=1, routed)           0.000    41.124    display/sig_blue_reg[3]_i_93_n_0
    SLICE_X82Y63         MUXF7 (Prop_muxf7_I1_O)      0.214    41.338 r  display/sig_blue_reg[3]_i_42/O
                         net (fo=1, routed)           1.408    42.745    display/sig_blue_reg[3]_i_42_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I0_O)        0.297    43.042 r  display/sig_blue_reg[3]_i_17/O
                         net (fo=1, routed)           0.000    43.042    display/sig_blue_reg[3]_i_17_n_0
    SLICE_X65Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    43.287 r  display/sig_blue_reg[3]_i_8/O
                         net (fo=1, routed)           0.000    43.287    display/sig_blue_reg[3]_i_8_n_0
    SLICE_X65Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    43.391 r  display/sig_blue_reg[3]_i_4/O
                         net (fo=3, routed)           2.126    45.518    display/street[0,0][7]
    SLICE_X66Y39         LUT6 (Prop_lut6_I3_O)        0.316    45.834 r  display/sig_blue_reg[3]_i_6/O
                         net (fo=1, routed)           0.689    46.523    display/sig_blue_reg[3]_i_6_n_0
    SLICE_X66Y39         LUT5 (Prop_lut5_I0_O)        0.124    46.647 r  display/sig_blue_reg[3]_i_3/O
                         net (fo=1, routed)           0.282    46.929    display/sig_blue_reg[3]_i_3_n_0
    SLICE_X66Y39         LUT5 (Prop_lut5_I4_O)        0.124    47.053 r  display/sig_blue_reg[3]_i_1/O
                         net (fo=1, routed)           1.111    48.165    display/sig_blue_reg[3]_i_1_n_0
    SLICE_X90Y38         LDCE                                         r  display/sig_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_green_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.035ns  (logic 12.089ns (25.167%)  route 35.946ns (74.833%))
  Logic Levels:           47  (CARRY4=22 FDRE=1 LUT1=1 LUT2=4 LUT3=4 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=105, routed)         3.677     4.133    display/hcount[0]
    SLICE_X61Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.713 r  display/sig_green_reg[0]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     4.713    display/sig_green_reg[0]_i_1392_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.827 r  display/sig_green_reg[0]_i_1393/CO[3]
                         net (fo=1, routed)           0.000     4.827    display/sig_green_reg[0]_i_1393_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.941 r  display/sig_green_reg[0]_i_1991/CO[3]
                         net (fo=1, routed)           0.000     4.941    display/sig_green_reg[0]_i_1991_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.163 f  display/sig_green_reg[0]_i_1995/O[0]
                         net (fo=4, routed)           1.111     6.274    display/sig_green_reg[0]_i_1995_n_7
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.299     6.573 r  display/sig_green_reg[0]_i_2465/O
                         net (fo=1, routed)           0.000     6.573    display/sig_green_reg[0]_i_2465_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.105 r  display/sig_green_reg[0]_i_2364/CO[3]
                         net (fo=1, routed)           0.000     7.105    display/sig_green_reg[0]_i_2364_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  display/sig_green_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     7.219    display/sig_green_reg[0]_i_2230_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 f  display/sig_green_reg[0]_i_1984/O[3]
                         net (fo=1, routed)           0.948     8.480    display/street[0,0]8[24]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.306     8.786 r  display/sig_green_reg[0]_i_1588/O
                         net (fo=1, routed)           0.000     8.786    display/sig_green_reg[0]_i_1588_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.319 r  display/sig_green_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     9.319    display/sig_green_reg[0]_i_1121_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  display/sig_green_reg[0]_i_671/CO[3]
                         net (fo=1, routed)           0.000     9.436    display/sig_green_reg[0]_i_671_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.690 f  display/sig_green_reg[0]_i_670/CO[0]
                         net (fo=5, routed)           1.026    10.715    display/sig_green_reg[0]_i_670_n_3
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.367    11.082 r  display/sig_green_reg[0]_i_359/O
                         net (fo=1, routed)           0.000    11.082    display/sig_green_reg[0]_i_359_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.725 r  display/sig_green_reg[0]_i_153/O[3]
                         net (fo=219, routed)         3.285    15.010    display/sig_green_reg[0]_i_153_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I1_O)        0.307    15.317 r  display/sig_green_reg[0]_i_2204/O
                         net (fo=13, routed)          1.098    16.416    display/sig_green_reg[0]_i_2204_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.540 r  display/sig_green_reg[0]_i_2532/O
                         net (fo=2, routed)           0.973    17.513    display/sig_green_reg[0]_i_2532_n_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  display/sig_green_reg[0]_i_2536/O
                         net (fo=1, routed)           0.000    17.637    display/sig_green_reg[0]_i_2536_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.038 r  display/sig_green_reg[0]_i_2482/CO[3]
                         net (fo=1, routed)           0.000    18.038    display/sig_green_reg[0]_i_2482_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.152 r  display/sig_green_reg[0]_i_2390/CO[3]
                         net (fo=1, routed)           0.000    18.152    display/sig_green_reg[0]_i_2390_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.266 r  display/sig_green_reg[0]_i_2295/CO[3]
                         net (fo=1, routed)           0.000    18.266    display/sig_green_reg[0]_i_2295_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.600 r  display/sig_green_reg[0]_i_2203/O[1]
                         net (fo=3, routed)           1.393    19.993    display/sig_green_reg[0]_i_2203_n_6
    SLICE_X69Y45         LUT3 (Prop_lut3_I0_O)        0.303    20.296 r  display/sig_green_reg[0]_i_2294/O
                         net (fo=2, routed)           0.806    21.102    display/sig_green_reg[0]_i_2294_n_0
    SLICE_X69Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.226 r  display/sig_green_reg[0]_i_2190/O
                         net (fo=2, routed)           0.882    22.108    display/sig_green_reg[0]_i_2190_n_0
    SLICE_X68Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.232 r  display/sig_green_reg[0]_i_2194/O
                         net (fo=1, routed)           0.000    22.232    display/sig_green_reg[0]_i_2194_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.633 r  display/sig_green_reg[0]_i_1948/CO[3]
                         net (fo=1, routed)           0.000    22.633    display/sig_green_reg[0]_i_1948_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  display/sig_green_reg[0]_i_1395/CO[3]
                         net (fo=1, routed)           0.000    22.747    display/sig_green_reg[0]_i_1395_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.081 r  display/sig_green_reg[0]_i_1957/O[1]
                         net (fo=2, routed)           1.126    24.207    display/sig_green_reg[0]_i_1957_n_6
    SLICE_X67Y46         LUT2 (Prop_lut2_I1_O)        0.303    24.510 r  display/sig_green_reg[0]_i_1396/O
                         net (fo=1, routed)           0.000    24.510    display/sig_green_reg[0]_i_1396_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.911 r  display/sig_green_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.000    24.911    display/sig_green_reg[0]_i_942_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.133 r  display/sig_green_reg[0]_i_1993/O[0]
                         net (fo=3, routed)           1.151    26.284    display/sig_green_reg[0]_i_1993_n_7
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.299    26.583 r  display/sig_green_reg[0]_i_1603/O
                         net (fo=1, routed)           0.000    26.583    display/sig_green_reg[0]_i_1603_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.830 r  display/sig_green_reg[0]_i_1131/O[0]
                         net (fo=1, routed)           1.094    27.924    display/sig_green_reg[0]_i_1131_n_7
    SLICE_X67Y49         LUT4 (Prop_lut4_I3_O)        0.299    28.223 r  display/sig_green_reg[0]_i_678/O
                         net (fo=1, routed)           0.000    28.223    display/sig_green_reg[0]_i_678_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    28.471 r  display/sig_green_reg[0]_i_363/O[2]
                         net (fo=4, routed)           0.851    29.322    display/sig_green_reg[0]_i_363_n_5
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.330    29.652 r  display/sig_green_reg[0]_i_365/O
                         net (fo=3, routed)           0.670    30.323    display/sig_green_reg[0]_i_365_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.332    30.655 r  display/sig_green_reg[0]_i_328/O
                         net (fo=8, routed)           0.860    31.515    display/sig_green_reg[0]_i_328_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.639 f  display/sig_green_reg[0]_i_154/O
                         net (fo=11, routed)          0.999    32.638    display/sig_green_reg[0]_i_154_n_0
    SLICE_X60Y52         LUT4 (Prop_lut4_I1_O)        0.124    32.762 r  display/sig_red_reg[0]_i_195/O
                         net (fo=148, routed)         6.395    39.157    display/sig_red_reg[0]_i_195_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124    39.281 r  display/sig_green_reg[2]_i_337/O
                         net (fo=1, routed)           0.000    39.281    display/sig_green_reg[2]_i_337_n_0
    SLICE_X85Y94         MUXF7 (Prop_muxf7_I0_O)      0.238    39.519 r  display/sig_green_reg[2]_i_217/O
                         net (fo=1, routed)           0.000    39.519    display/sig_green_reg[2]_i_217_n_0
    SLICE_X85Y94         MUXF8 (Prop_muxf8_I0_O)      0.104    39.623 r  display/sig_green_reg[2]_i_144/O
                         net (fo=1, routed)           1.228    40.851    display/sig_green_reg[2]_i_144_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I1_O)        0.316    41.167 r  display/sig_green_reg[2]_i_84/O
                         net (fo=1, routed)           1.394    42.561    display/sig_green_reg[2]_i_84_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    42.685 r  display/sig_green_reg[2]_i_33/O
                         net (fo=3, routed)           2.902    45.587    display/street[0,0][14]
    SLICE_X68Y41         LUT6 (Prop_lut6_I4_O)        0.124    45.711 r  display/sig_green_reg[2]_i_12/O
                         net (fo=1, routed)           0.656    46.367    display/sig_green_reg[2]_i_12_n_0
    SLICE_X69Y41         LUT2 (Prop_lut2_I0_O)        0.124    46.491 r  display/sig_green_reg[2]_i_4/O
                         net (fo=1, routed)           1.420    47.911    display/sig_green_reg[2]_i_4_n_0
    SLICE_X90Y40         LUT6 (Prop_lut6_I4_O)        0.124    48.035 r  display/sig_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    48.035    display/sig_green_reg[2]_i_1_n_0
    SLICE_X90Y40         LDCE                                         r  display/sig_green_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/sig_p1_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_p1b_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.326%)  route 0.163ns (53.674%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE                         0.000     0.000 r  control/sig_p1_y_reg[4]/C
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_p1_y_reg[4]/Q
                         net (fo=11, routed)          0.163     0.304    control/p1_y[4]
    SLICE_X46Y33         FDRE                                         r  control/sig_p1b_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p1_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_p1_x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y33         FDRE                         0.000     0.000 r  control/sig_p1_x_reg[3]/C
    SLICE_X67Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_p1_x_reg[3]/Q
                         net (fo=10, routed)          0.079     0.220    control/p1_x[3]
    SLICE_X67Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  control/sig_p1_x_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.347    control/sig_p1_x_reg[1]_i_2_n_4
    SLICE_X67Y33         FDRE                                         r  control/sig_p1_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/comp_clk50MHz/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/comp_clk50MHz/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  display/comp_clk50MHz/count_reg[0]/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/comp_clk50MHz/count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    display/comp_clk50MHz/count_reg_n_0_[0]
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  display/comp_clk50MHz/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    display/comp_clk50MHz/count[0]_i_1__1_n_0
    SLICE_X43Y46         FDRE                                         r  display/comp_clk50MHz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_clk50Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_clk50Hz/pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE                         0.000     0.000 r  control/comp_clk50Hz/pulse_reg/C
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/comp_clk50Hz/pulse_reg/Q
                         net (fo=2, routed)           0.168     0.309    control/comp_clk50Hz/pulse_reg_0
    SLICE_X45Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  control/comp_clk50Hz/pulse_i_1/O
                         net (fo=1, routed)           0.000     0.354    control/comp_clk50Hz/pulse_i_1_n_0
    SLICE_X45Y47         FDRE                                         r  control/comp_clk50Hz/pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/comp_clk50MHz/pulse_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/comp_clk50MHz/pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  display/comp_clk50MHz/pulse_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/comp_clk50MHz/pulse_reg/Q
                         net (fo=2, routed)           0.168     0.309    display/comp_clk50MHz/pulse_reg_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  display/comp_clk50MHz/pulse_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    display/comp_clk50MHz/pulse_i_1__1_n_0
    SLICE_X43Y45         FDRE                                         r  display/comp_clk50MHz/pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/comp_clk20Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/comp_clk20Hz/pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDRE                         0.000     0.000 r  display/comp_clk20Hz/pulse_reg/C
    SLICE_X79Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/comp_clk20Hz/pulse_reg/Q
                         net (fo=9, routed)           0.170     0.311    display/comp_clk20Hz/clk20Hz
    SLICE_X79Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.356 r  display/comp_clk20Hz/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     0.356    display/comp_clk20Hz/pulse_i_1__0_n_0
    SLICE_X79Y29         FDRE                                         r  display/comp_clk20Hz/pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_clk50Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_clk50Hz/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE                         0.000     0.000 r  control/comp_clk50Hz/count_reg[20]/C
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/comp_clk50Hz/count_reg[20]/Q
                         net (fo=2, routed)           0.117     0.258    control/comp_clk50Hz/count[20]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  control/comp_clk50Hz/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.366    control/comp_clk50Hz/count0_carry__3_n_4
    SLICE_X47Y47         FDRE                                         r  control/comp_clk50Hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_clk50Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_clk50Hz/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE                         0.000     0.000 r  control/comp_clk50Hz/count_reg[8]/C
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/comp_clk50Hz/count_reg[8]/Q
                         net (fo=2, routed)           0.118     0.259    control/comp_clk50Hz/count[8]
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  control/comp_clk50Hz/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.367    control/comp_clk50Hz/count0_carry__0_n_4
    SLICE_X47Y44         FDRE                                         r  control/comp_clk50Hz/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/p1_eff_count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/p1_eff_count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y29         FDRE                         0.000     0.000 r  control/p1_eff_count_reg[23]/C
    SLICE_X71Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/p1_eff_count_reg[23]/Q
                         net (fo=4, routed)           0.118     0.259    control/p1_eff_count_reg[23]
    SLICE_X71Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  control/p1_eff_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    control/p1_eff_count_reg[20]_i_1_n_4
    SLICE_X71Y29         FDRE                                         r  control/p1_eff_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/p1_eff_count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/p1_eff_count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y30         FDRE                         0.000     0.000 r  control/p1_eff_count_reg[27]/C
    SLICE_X71Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/p1_eff_count_reg[27]/Q
                         net (fo=4, routed)           0.118     0.259    control/p1_eff_count_reg[27]
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  control/p1_eff_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    control/p1_eff_count_reg[24]_i_1_n_4
    SLICE_X71Y30         FDRE                                         r  control/p1_eff_count_reg[27]/D
  -------------------------------------------------------------------    -------------------





