.\"t
.\" Automatically generated by Pandoc 1.16.0.2
.\"
.TH "BCLR \- Bit Clear in SREG \- \- AVR Assembler" "" "" "" ""
.hy
.SH AVR Assembler Instructions
.SS BCLR \- Bit Clear in SREG
.SS  () Description:
.PP
Clears a single flag in SREG.
.PP
Operation:
.PP
(i)SREG(s) ← 0
.PP
Syntax: Operands: Program Counter:
.PP
(i)BCLR s 0 ≤ s ≤ 7 PC <\- PC + 1
.PP
16\-bit Opcode:
.PP
.TS
tab(@);
l l l l.
T{
.PP
1001
T}@T{
.PP
0100
T}@T{
.PP
1sss
T}@T{
.PP
1000
T}
.TE
.SS  () Status Register (SREG) and Boolean Formulae:
.PP
.TS
tab(@);
l l l l l l l l.
T{
.PP
I
T}@T{
.PP
T
T}@T{
.PP
H
T}@T{
.PP
S
T}@T{
.PP
V
T}@T{
.PP
N
T}@T{
.PP
Z
T}@T{
.PP
C
T}
_
T{
.PP
⇔
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}
.TE
.PP
I:0 if s = 7; Unchanged otherwise.
.PP
T:0 if s = 6; Unchanged otherwise.
.PP
H:0 if s = 5; Unchanged otherwise.
.PP
S:0 if s = 4; Unchanged otherwise.
.PP
V:0 if s = 3; Unchanged otherwise.
.PP
N:0 if s = 2; Unchanged otherwise.
.PP
Z:0 if s = 1; Unchanged otherwise.
.PP
C:0 if s = 0; Unchanged otherwise.
.PP
Example:
.IP
.nf
\f[C]
\ \ \ \ bclr\ 0;\ Clear\ carry\ flag
\ \ \ \ bclr\ 7;\ Disable\ interrupts
\ \ \ \ 
\f[]
.fi
.PP
.PP
Words: 1 (2 bytes)
.PP
Cycles: 1
