|DE2bot
LCD_EN <= SLCD:inst55.LCD_E
CLOCK_50 => altpll0:inst.inclk0
KEY[0] => inst39.IN1
KEY[1] => DIG_IN:inst6.DI[0]
KEY[2] => DIG_IN:inst6.DI[1]
KEY[3] => DIG_IN:inst6.DI[2]
SW[0] => DIG_IN:inst5.DI[0]
SW[1] => DIG_IN:inst5.DI[1]
SW[2] => DIG_IN:inst5.DI[2]
SW[3] => DIG_IN:inst5.DI[3]
SW[4] => DIG_IN:inst5.DI[4]
SW[5] => DIG_IN:inst5.DI[5]
SW[6] => DIG_IN:inst5.DI[6]
SW[7] => DIG_IN:inst5.DI[7]
SW[8] => DIG_IN:inst5.DI[8]
SW[9] => DIG_IN:inst5.DI[9]
SW[10] => DIG_IN:inst5.DI[10]
SW[11] => DIG_IN:inst5.DI[11]
SW[12] => DIG_IN:inst5.DI[12]
SW[13] => DIG_IN:inst5.DI[13]
SW[14] => DIG_IN:inst5.DI[14]
SW[15] => DIG_IN:inst5.DI[15]
SW[16] => DIG_IN:inst6.DI[3]
SW[17] => SAFETY_ENABLE:inst4.USER_INPUT
DI[0] => DIG_IN:inst6.DI[5]
DI[1] => DIG_IN:inst6.DI[6]
DI[2] => DIG_IN:inst6.DI[7]
DI[3] => DIG_IN:inst6.DI[8]
DI[4] => DIG_IN:inst6.DI[9]
DI[5] => DIG_IN:inst6.DI[10]
DI[6] => DIG_IN:inst6.DI[11]
DI[7] => DIG_IN:inst6.DI[12]
DI[8] => DIG_IN:inst6.DI[13]
DI[9] => DIG_IN:inst6.DI[14]
DI[10] => DIG_IN:inst6.DI[15]
SDA_BOT <> I2C_INTERFACE:inst16.SDA
SCL_BOT <> I2C_INTERFACE:inst16.SCL
ENC_L_A => OPTICAL_ENCODER:inst22.A
ENC_L_B => OPTICAL_ENCODER:inst22.B
ENC_R_A => OPTICAL_ENCODER:inst27.A
ENC_R_B => OPTICAL_ENCODER:inst27.B
UART_RXD => UART_INTERFACE:inst1.RX
CLOCK_27 => altpll1:inst11.inclk0
SONAR_ECHO => SONAR:inst54.ECHO
ASLEEP => inst17.IN0
ASLEEP => inst3.IN0
LCD_RS <= SLCD:inst55.LCD_RS
LCD_RW <= SLCD:inst55.LCD_RW
LCD_ON <= <VCC>
SONAR_INIT <= SONAR:inst54.INIT
SONAR_BLANK <= SONAR:inst54.LISTEN
WATCH_ST <= inst7.DB_MAX_OUTPUT_PORT_TYPE
NMOTR_L <= VEL_CONTROL:inst52.MOTOR_EN
NMOTR_R <= VEL_CONTROL:inst51.MOTOR_EN
PHASE_R <= VEL_CONTROL:inst51.MOTOR_PHASE
PHASE_L <= inst10.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACDAT <= DAC_BEEP:inst45.DACDAT
AUD_DACLR => DAC_BEEP:inst45.DAC_WCLK
AUD_BCLK => DAC_BEEP:inst45.DAC_BCLK
AUD_XCK <= AUDIO_CLK.DB_MAX_OUTPUT_PORT_TYPE
UART_TXD <= UART_INTERFACE:inst1.TX
PWM_AUDIO <= <GND>
SDA_DE2 <> oneshot_i2c:inst18.SDA
SCL_DE2 <> oneshot_i2c:inst18.SCL
HEX0[0] <= QUAD_HEX:inst57.HEX0[0]
HEX0[1] <= QUAD_HEX:inst57.HEX0[1]
HEX0[2] <= QUAD_HEX:inst57.HEX0[2]
HEX0[3] <= QUAD_HEX:inst57.HEX0[3]
HEX0[4] <= QUAD_HEX:inst57.HEX0[4]
HEX0[5] <= QUAD_HEX:inst57.HEX0[5]
HEX0[6] <= QUAD_HEX:inst57.HEX0[6]
HEX1[0] <= QUAD_HEX:inst57.HEX1[0]
HEX1[1] <= QUAD_HEX:inst57.HEX1[1]
HEX1[2] <= QUAD_HEX:inst57.HEX1[2]
HEX1[3] <= QUAD_HEX:inst57.HEX1[3]
HEX1[4] <= QUAD_HEX:inst57.HEX1[4]
HEX1[5] <= QUAD_HEX:inst57.HEX1[5]
HEX1[6] <= QUAD_HEX:inst57.HEX1[6]
HEX2[0] <= QUAD_HEX:inst57.HEX2[0]
HEX2[1] <= QUAD_HEX:inst57.HEX2[1]
HEX2[2] <= QUAD_HEX:inst57.HEX2[2]
HEX2[3] <= QUAD_HEX:inst57.HEX2[3]
HEX2[4] <= QUAD_HEX:inst57.HEX2[4]
HEX2[5] <= QUAD_HEX:inst57.HEX2[5]
HEX2[6] <= QUAD_HEX:inst57.HEX2[6]
HEX3[0] <= QUAD_HEX:inst57.HEX3[0]
HEX3[1] <= QUAD_HEX:inst57.HEX3[1]
HEX3[2] <= QUAD_HEX:inst57.HEX3[2]
HEX3[3] <= QUAD_HEX:inst57.HEX3[3]
HEX3[4] <= QUAD_HEX:inst57.HEX3[4]
HEX3[5] <= QUAD_HEX:inst57.HEX3[5]
HEX3[6] <= QUAD_HEX:inst57.HEX3[6]
HEX4[0] <= QUAD_HEX:inst56.HEX0[0]
HEX4[1] <= QUAD_HEX:inst56.HEX0[1]
HEX4[2] <= QUAD_HEX:inst56.HEX0[2]
HEX4[3] <= QUAD_HEX:inst56.HEX0[3]
HEX4[4] <= QUAD_HEX:inst56.HEX0[4]
HEX4[5] <= QUAD_HEX:inst56.HEX0[5]
HEX4[6] <= QUAD_HEX:inst56.HEX0[6]
HEX5[0] <= QUAD_HEX:inst56.HEX1[0]
HEX5[1] <= QUAD_HEX:inst56.HEX1[1]
HEX5[2] <= QUAD_HEX:inst56.HEX1[2]
HEX5[3] <= QUAD_HEX:inst56.HEX1[3]
HEX5[4] <= QUAD_HEX:inst56.HEX1[4]
HEX5[5] <= QUAD_HEX:inst56.HEX1[5]
HEX5[6] <= QUAD_HEX:inst56.HEX1[6]
HEX6[0] <= QUAD_HEX:inst56.HEX2[0]
HEX6[1] <= QUAD_HEX:inst56.HEX2[1]
HEX6[2] <= QUAD_HEX:inst56.HEX2[2]
HEX6[3] <= QUAD_HEX:inst56.HEX2[3]
HEX6[4] <= QUAD_HEX:inst56.HEX2[4]
HEX6[5] <= QUAD_HEX:inst56.HEX2[5]
HEX6[6] <= QUAD_HEX:inst56.HEX2[6]
HEX7[0] <= QUAD_HEX:inst56.HEX3[0]
HEX7[1] <= QUAD_HEX:inst56.HEX3[1]
HEX7[2] <= QUAD_HEX:inst56.HEX3[2]
HEX7[3] <= QUAD_HEX:inst56.HEX3[3]
HEX7[4] <= QUAD_HEX:inst56.HEX3[4]
HEX7[5] <= QUAD_HEX:inst56.HEX3[5]
HEX7[6] <= QUAD_HEX:inst56.HEX3[6]
LAA2[0] <= <GND>
LAA2[1] <= <GND>
LAA2[2] <= <GND>
LAA2[3] <= <GND>
LAA2[4] <= <GND>
LAA2[5] <= <GND>
LAA2[6] <= <GND>
LAA2[7] <= <GND>
LAA3[0] <= <GND>
LAA3[1] <= <GND>
LAA3[2] <= <GND>
LAA3[3] <= <GND>
LAA3[4] <= <GND>
LAA3[5] <= <GND>
LAA3[6] <= <GND>
LAA3[7] <= <GND>
LAC2[0] <= <GND>
LAC2[1] <= <GND>
LAC2[2] <= <GND>
LAC2[3] <= <GND>
LAC2[4] <= <GND>
LAC2[5] <= <GND>
LAC2[6] <= <GND>
LAC2[7] <= <GND>
LCD_DATA[0] <= SLCD:inst55.LCD_D[0]
LCD_DATA[1] <= SLCD:inst55.LCD_D[1]
LCD_DATA[2] <= SLCD:inst55.LCD_D[2]
LCD_DATA[3] <= SLCD:inst55.LCD_D[3]
LCD_DATA[4] <= SLCD:inst55.LCD_D[4]
LCD_DATA[5] <= SLCD:inst55.LCD_D[5]
LCD_DATA[6] <= SLCD:inst55.LCD_D[6]
LCD_DATA[7] <= SLCD:inst55.LCD_D[7]
LEDG[0] <= LED2[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LED2[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LED2[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LED2[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LED2[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LED2[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LED2[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LED2[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
BATT_GOOD => inst36.IN0
LEDR[0] <= LEDS:inst58.LED[0]
LEDR[1] <= LEDS:inst58.LED[1]
LEDR[2] <= LEDS:inst58.LED[2]
LEDR[3] <= LEDS:inst58.LED[3]
LEDR[4] <= LEDS:inst58.LED[4]
LEDR[5] <= LEDS:inst58.LED[5]
LEDR[6] <= LEDS:inst58.LED[6]
LEDR[7] <= LEDS:inst58.LED[7]
LEDR[8] <= LEDS:inst58.LED[8]
LEDR[9] <= LEDS:inst58.LED[9]
LEDR[10] <= LEDS:inst58.LED[10]
LEDR[11] <= LEDS:inst58.LED[11]
LEDR[12] <= LEDS:inst58.LED[12]
LEDR[13] <= LEDS:inst58.LED[13]
LEDR[14] <= LEDS:inst58.LED[14]
LEDR[15] <= LEDS:inst58.LED[15]
LEDR[16] <= LED2[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LED2[9].DB_MAX_OUTPUT_PORT_TYPE
SONAR_SEL[0] <= SONAR:inst54.SONAR_NUM[0]
SONAR_SEL[1] <= SONAR:inst54.SONAR_NUM[1]
SONAR_SEL[2] <= SONAR:inst54.SONAR_NUM[2]


|DE2bot|SLCD:inst55
CLOCK_10KHZ => delay[0].CLK
CLOCK_10KHZ => delay[1].CLK
CLOCK_10KHZ => delay[2].CLK
CLOCK_10KHZ => delay[3].CLK
CLOCK_10KHZ => delay[4].CLK
CLOCK_10KHZ => delay[5].CLK
CLOCK_10KHZ => delay[6].CLK
CLOCK_10KHZ => count[0].CLK
CLOCK_10KHZ => count[1].CLK
CLOCK_10KHZ => count[2].CLK
CLOCK_10KHZ => count[3].CLK
CLOCK_10KHZ => count[4].CLK
CLOCK_10KHZ => count[5].CLK
CLOCK_10KHZ => count[6].CLK
CLOCK_10KHZ => count[7].CLK
CLOCK_10KHZ => count[8].CLK
CLOCK_10KHZ => count[9].CLK
CLOCK_10KHZ => LCD_E~reg0.CLK
CLOCK_10KHZ => LCD_RS~reg0.CLK
CLOCK_10KHZ => LCD_D[0]~reg0.CLK
CLOCK_10KHZ => LCD_D[1]~reg0.CLK
CLOCK_10KHZ => LCD_D[2]~reg0.CLK
CLOCK_10KHZ => LCD_D[3]~reg0.CLK
CLOCK_10KHZ => LCD_D[4]~reg0.CLK
CLOCK_10KHZ => LCD_D[5]~reg0.CLK
CLOCK_10KHZ => LCD_D[6]~reg0.CLK
CLOCK_10KHZ => LCD_D[7]~reg0.CLK
CLOCK_10KHZ => state~8.DATAIN
RESETN => delay[0].ACLR
RESETN => delay[1].ACLR
RESETN => delay[2].ACLR
RESETN => delay[3].ACLR
RESETN => delay[4].ACLR
RESETN => delay[5].ACLR
RESETN => delay[6].ACLR
RESETN => count[0].ACLR
RESETN => count[1].ACLR
RESETN => count[2].ACLR
RESETN => count[3].ACLR
RESETN => count[4].ACLR
RESETN => count[5].ACLR
RESETN => count[6].ACLR
RESETN => count[7].ACLR
RESETN => count[8].ACLR
RESETN => count[9].ACLR
RESETN => LCD_E~reg0.ACLR
RESETN => LCD_RS~reg0.ACLR
RESETN => LCD_D[0]~reg0.ACLR
RESETN => LCD_D[1]~reg0.ACLR
RESETN => LCD_D[2]~reg0.ACLR
RESETN => LCD_D[3]~reg0.ACLR
RESETN => LCD_D[4]~reg0.ACLR
RESETN => LCD_D[5]~reg0.ACLR
RESETN => LCD_D[6]~reg0.ACLR
RESETN => LCD_D[7]~reg0.ACLR
RESETN => data_in[0].ACLR
RESETN => data_in[1].ACLR
RESETN => data_in[2].ACLR
RESETN => data_in[3].ACLR
RESETN => data_in[4].ACLR
RESETN => data_in[5].ACLR
RESETN => data_in[6].ACLR
RESETN => data_in[7].ACLR
RESETN => data_in[8].ACLR
RESETN => data_in[9].ACLR
RESETN => data_in[10].ACLR
RESETN => data_in[11].ACLR
RESETN => data_in[12].ACLR
RESETN => data_in[13].ACLR
RESETN => data_in[14].ACLR
RESETN => data_in[15].ACLR
RESETN => state~10.DATAIN
CS => data_in[0].CLK
CS => data_in[1].CLK
CS => data_in[2].CLK
CS => data_in[3].CLK
CS => data_in[4].CLK
CS => data_in[5].CLK
CS => data_in[6].CLK
CS => data_in[7].CLK
CS => data_in[8].CLK
CS => data_in[9].CLK
CS => data_in[10].CLK
CS => data_in[11].CLK
CS => data_in[12].CLK
CS => data_in[13].CLK
CS => data_in[14].CLK
CS => data_in[15].CLK
IO_DATA[0] => data_in[0].DATAIN
IO_DATA[1] => data_in[1].DATAIN
IO_DATA[2] => data_in[2].DATAIN
IO_DATA[3] => data_in[3].DATAIN
IO_DATA[4] => data_in[4].DATAIN
IO_DATA[5] => data_in[5].DATAIN
IO_DATA[6] => data_in[6].DATAIN
IO_DATA[7] => data_in[7].DATAIN
IO_DATA[8] => data_in[8].DATAIN
IO_DATA[9] => data_in[9].DATAIN
IO_DATA[10] => data_in[10].DATAIN
IO_DATA[11] => data_in[11].DATAIN
IO_DATA[12] => data_in[12].DATAIN
IO_DATA[13] => data_in[13].DATAIN
IO_DATA[14] => data_in[14].DATAIN
IO_DATA[15] => data_in[15].DATAIN
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[0] <= LCD_D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[1] <= LCD_D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[2] <= LCD_D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[3] <= LCD_D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[4] <= LCD_D[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[5] <= LCD_D[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[6] <= LCD_D[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[7] <= LCD_D[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|ACC_CLK_GEN:inst60
clock_25Mhz => clock_4hz_int.CLK
clock_25Mhz => count_4hz[0].CLK
clock_25Mhz => count_4hz[1].CLK
clock_25Mhz => count_4hz[2].CLK
clock_25Mhz => count_4hz[3].CLK
clock_25Mhz => count_4hz[4].CLK
clock_25Mhz => count_4hz[5].CLK
clock_25Mhz => count_4hz[6].CLK
clock_25Mhz => count_4hz[7].CLK
clock_25Mhz => count_4hz[8].CLK
clock_25Mhz => count_4hz[9].CLK
clock_25Mhz => count_4hz[10].CLK
clock_25Mhz => count_4hz[11].CLK
clock_25Mhz => count_4hz[12].CLK
clock_25Mhz => count_4hz[13].CLK
clock_25Mhz => count_4hz[14].CLK
clock_25Mhz => count_4hz[15].CLK
clock_25Mhz => count_4hz[16].CLK
clock_25Mhz => count_4hz[17].CLK
clock_25Mhz => count_4hz[18].CLK
clock_25Mhz => count_4hz[19].CLK
clock_25Mhz => count_4hz[20].CLK
clock_25Mhz => count_4hz[21].CLK
clock_25Mhz => clock_10hz_int.CLK
clock_25Mhz => count_10hz[0].CLK
clock_25Mhz => count_10hz[1].CLK
clock_25Mhz => count_10hz[2].CLK
clock_25Mhz => count_10hz[3].CLK
clock_25Mhz => count_10hz[4].CLK
clock_25Mhz => count_10hz[5].CLK
clock_25Mhz => count_10hz[6].CLK
clock_25Mhz => count_10hz[7].CLK
clock_25Mhz => count_10hz[8].CLK
clock_25Mhz => count_10hz[9].CLK
clock_25Mhz => count_10hz[10].CLK
clock_25Mhz => count_10hz[11].CLK
clock_25Mhz => count_10hz[12].CLK
clock_25Mhz => count_10hz[13].CLK
clock_25Mhz => count_10hz[14].CLK
clock_25Mhz => count_10hz[15].CLK
clock_25Mhz => count_10hz[16].CLK
clock_25Mhz => count_10hz[17].CLK
clock_25Mhz => count_10hz[18].CLK
clock_25Mhz => count_10hz[19].CLK
clock_25Mhz => count_10hz[20].CLK
clock_25Mhz => clock_32hz_int.CLK
clock_25Mhz => count_32hz[0].CLK
clock_25Mhz => count_32hz[1].CLK
clock_25Mhz => count_32hz[2].CLK
clock_25Mhz => count_32hz[3].CLK
clock_25Mhz => count_32hz[4].CLK
clock_25Mhz => count_32hz[5].CLK
clock_25Mhz => count_32hz[6].CLK
clock_25Mhz => count_32hz[7].CLK
clock_25Mhz => count_32hz[8].CLK
clock_25Mhz => count_32hz[9].CLK
clock_25Mhz => count_32hz[10].CLK
clock_25Mhz => count_32hz[11].CLK
clock_25Mhz => count_32hz[12].CLK
clock_25Mhz => count_32hz[13].CLK
clock_25Mhz => count_32hz[14].CLK
clock_25Mhz => count_32hz[15].CLK
clock_25Mhz => count_32hz[16].CLK
clock_25Mhz => count_32hz[17].CLK
clock_25Mhz => count_32hz[18].CLK
clock_25Mhz => clock_100hz_int.CLK
clock_25Mhz => count_100hz[0].CLK
clock_25Mhz => count_100hz[1].CLK
clock_25Mhz => count_100hz[2].CLK
clock_25Mhz => count_100hz[3].CLK
clock_25Mhz => count_100hz[4].CLK
clock_25Mhz => count_100hz[5].CLK
clock_25Mhz => count_100hz[6].CLK
clock_25Mhz => count_100hz[7].CLK
clock_25Mhz => count_100hz[8].CLK
clock_25Mhz => count_100hz[9].CLK
clock_25Mhz => count_100hz[10].CLK
clock_25Mhz => count_100hz[11].CLK
clock_25Mhz => count_100hz[12].CLK
clock_25Mhz => count_100hz[13].CLK
clock_25Mhz => count_100hz[14].CLK
clock_25Mhz => count_100hz[15].CLK
clock_25Mhz => count_100hz[16].CLK
clock_25Mhz => clock_10Khz_int.CLK
clock_25Mhz => count_10Khz[0].CLK
clock_25Mhz => count_10Khz[1].CLK
clock_25Mhz => count_10Khz[2].CLK
clock_25Mhz => count_10Khz[3].CLK
clock_25Mhz => count_10Khz[4].CLK
clock_25Mhz => count_10Khz[5].CLK
clock_25Mhz => count_10Khz[6].CLK
clock_25Mhz => count_10Khz[7].CLK
clock_25Mhz => count_10Khz[8].CLK
clock_25Mhz => count_10Khz[9].CLK
clock_25Mhz => count_10Khz[10].CLK
clock_25Mhz => clock_170Khz_int.CLK
clock_25Mhz => count_170Khz[0].CLK
clock_25Mhz => count_170Khz[1].CLK
clock_25Mhz => count_170Khz[2].CLK
clock_25Mhz => count_170Khz[3].CLK
clock_25Mhz => count_170Khz[4].CLK
clock_25Mhz => count_170Khz[5].CLK
clock_25Mhz => count_170Khz[6].CLK
clock_25Mhz => clock_400Khz_int.CLK
clock_25Mhz => count_400Khz[0].CLK
clock_25Mhz => count_400Khz[1].CLK
clock_25Mhz => count_400Khz[2].CLK
clock_25Mhz => count_400Khz[3].CLK
clock_25Mhz => count_400Khz[4].CLK
clock_25Mhz => clock_12500KHz_int.CLK
clock_25Mhz => clock_4Hz~reg0.CLK
clock_25Mhz => clock_10Hz~reg0.CLK
clock_25Mhz => clock_32Hz~reg0.CLK
clock_25Mhz => clock_100Hz~reg0.CLK
clock_25Mhz => clock_10KHz~reg0.CLK
clock_25Mhz => clock_170KHz~reg0.CLK
clock_25Mhz => clock_400KHz~reg0.CLK
clock_25Mhz => clock_12500KHz~reg0.CLK
clock_12500KHz <= clock_12500KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_400KHz <= clock_400KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_170KHz <= clock_170KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10KHz <= clock_10KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_32Hz <= clock_32Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_4Hz <= clock_4Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|altpll0:inst
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|DE2bot|altpll0:inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2bot|IO_DECODER:inst24
IO_ADDR[0] => LessThan0.IN18
IO_ADDR[0] => LessThan1.IN18
IO_ADDR[0] => Equal0.IN7
IO_ADDR[0] => Equal1.IN8
IO_ADDR[0] => Equal2.IN6
IO_ADDR[0] => Equal3.IN8
IO_ADDR[0] => Equal4.IN6
IO_ADDR[0] => Equal5.IN8
IO_ADDR[0] => Equal6.IN5
IO_ADDR[0] => Equal7.IN8
IO_ADDR[0] => Equal8.IN5
IO_ADDR[0] => Equal9.IN5
IO_ADDR[0] => Equal10.IN6
IO_ADDR[0] => Equal11.IN5
IO_ADDR[0] => Equal12.IN8
IO_ADDR[0] => Equal13.IN5
IO_ADDR[0] => Equal14.IN4
IO_ADDR[0] => Equal15.IN8
IO_ADDR[0] => Equal16.IN5
IO_ADDR[0] => Equal17.IN8
IO_ADDR[0] => Equal18.IN4
IO_ADDR[0] => Equal19.IN4
IO_ADDR[0] => Equal20.IN8
IO_ADDR[0] => Equal21.IN5
IO_ADDR[0] => Equal22.IN8
IO_ADDR[0] => Equal23.IN4
IO_ADDR[0] => Equal24.IN8
IO_ADDR[0] => Equal25.IN4
IO_ADDR[0] => Equal26.IN8
IO_ADDR[1] => LessThan0.IN17
IO_ADDR[1] => LessThan1.IN17
IO_ADDR[1] => Equal0.IN6
IO_ADDR[1] => Equal1.IN6
IO_ADDR[1] => Equal2.IN8
IO_ADDR[1] => Equal3.IN7
IO_ADDR[1] => Equal4.IN5
IO_ADDR[1] => Equal5.IN5
IO_ADDR[1] => Equal6.IN8
IO_ADDR[1] => Equal7.IN7
IO_ADDR[1] => Equal8.IN8
IO_ADDR[1] => Equal9.IN4
IO_ADDR[1] => Equal10.IN5
IO_ADDR[1] => Equal11.IN8
IO_ADDR[1] => Equal12.IN7
IO_ADDR[1] => Equal13.IN4
IO_ADDR[1] => Equal14.IN8
IO_ADDR[1] => Equal15.IN7
IO_ADDR[1] => Equal16.IN4
IO_ADDR[1] => Equal17.IN4
IO_ADDR[1] => Equal18.IN8
IO_ADDR[1] => Equal19.IN3
IO_ADDR[1] => Equal20.IN3
IO_ADDR[1] => Equal21.IN4
IO_ADDR[1] => Equal22.IN4
IO_ADDR[1] => Equal23.IN8
IO_ADDR[1] => Equal24.IN7
IO_ADDR[1] => Equal25.IN3
IO_ADDR[1] => Equal26.IN3
IO_ADDR[2] => LessThan0.IN16
IO_ADDR[2] => LessThan1.IN16
IO_ADDR[2] => Equal0.IN5
IO_ADDR[2] => Equal1.IN5
IO_ADDR[2] => Equal2.IN5
IO_ADDR[2] => Equal3.IN5
IO_ADDR[2] => Equal4.IN8
IO_ADDR[2] => Equal5.IN7
IO_ADDR[2] => Equal6.IN7
IO_ADDR[2] => Equal7.IN6
IO_ADDR[2] => Equal8.IN4
IO_ADDR[2] => Equal9.IN8
IO_ADDR[2] => Equal10.IN4
IO_ADDR[2] => Equal11.IN4
IO_ADDR[2] => Equal12.IN4
IO_ADDR[2] => Equal13.IN3
IO_ADDR[2] => Equal14.IN3
IO_ADDR[2] => Equal15.IN3
IO_ADDR[2] => Equal16.IN3
IO_ADDR[2] => Equal17.IN3
IO_ADDR[2] => Equal18.IN3
IO_ADDR[2] => Equal19.IN2
IO_ADDR[2] => Equal20.IN2
IO_ADDR[2] => Equal21.IN3
IO_ADDR[2] => Equal22.IN3
IO_ADDR[2] => Equal23.IN3
IO_ADDR[2] => Equal24.IN3
IO_ADDR[2] => Equal25.IN2
IO_ADDR[2] => Equal26.IN2
IO_ADDR[3] => LessThan0.IN15
IO_ADDR[3] => LessThan1.IN15
IO_ADDR[3] => Equal0.IN4
IO_ADDR[3] => Equal1.IN4
IO_ADDR[3] => Equal2.IN4
IO_ADDR[3] => Equal3.IN4
IO_ADDR[3] => Equal4.IN4
IO_ADDR[3] => Equal5.IN4
IO_ADDR[3] => Equal6.IN4
IO_ADDR[3] => Equal7.IN4
IO_ADDR[3] => Equal8.IN7
IO_ADDR[3] => Equal9.IN7
IO_ADDR[3] => Equal10.IN3
IO_ADDR[3] => Equal11.IN3
IO_ADDR[3] => Equal12.IN3
IO_ADDR[3] => Equal13.IN8
IO_ADDR[3] => Equal14.IN7
IO_ADDR[3] => Equal15.IN6
IO_ADDR[3] => Equal16.IN2
IO_ADDR[3] => Equal17.IN2
IO_ADDR[3] => Equal18.IN2
IO_ADDR[3] => Equal19.IN8
IO_ADDR[3] => Equal20.IN7
IO_ADDR[3] => Equal21.IN2
IO_ADDR[3] => Equal22.IN2
IO_ADDR[3] => Equal23.IN2
IO_ADDR[3] => Equal24.IN2
IO_ADDR[3] => Equal25.IN8
IO_ADDR[3] => Equal26.IN7
IO_ADDR[4] => LessThan0.IN14
IO_ADDR[4] => LessThan1.IN14
IO_ADDR[4] => Equal0.IN3
IO_ADDR[4] => Equal1.IN3
IO_ADDR[4] => Equal2.IN3
IO_ADDR[4] => Equal3.IN3
IO_ADDR[4] => Equal4.IN3
IO_ADDR[4] => Equal5.IN3
IO_ADDR[4] => Equal6.IN3
IO_ADDR[4] => Equal7.IN3
IO_ADDR[4] => Equal8.IN3
IO_ADDR[4] => Equal9.IN3
IO_ADDR[4] => Equal10.IN2
IO_ADDR[4] => Equal11.IN2
IO_ADDR[4] => Equal12.IN2
IO_ADDR[4] => Equal13.IN2
IO_ADDR[4] => Equal14.IN2
IO_ADDR[4] => Equal15.IN2
IO_ADDR[4] => Equal16.IN8
IO_ADDR[4] => Equal17.IN7
IO_ADDR[4] => Equal18.IN7
IO_ADDR[4] => Equal19.IN7
IO_ADDR[4] => Equal20.IN6
IO_ADDR[4] => Equal21.IN1
IO_ADDR[4] => Equal22.IN1
IO_ADDR[4] => Equal23.IN1
IO_ADDR[4] => Equal24.IN1
IO_ADDR[4] => Equal25.IN1
IO_ADDR[4] => Equal26.IN1
IO_ADDR[5] => LessThan0.IN13
IO_ADDR[5] => LessThan1.IN13
IO_ADDR[5] => Equal0.IN2
IO_ADDR[5] => Equal1.IN2
IO_ADDR[5] => Equal2.IN2
IO_ADDR[5] => Equal3.IN2
IO_ADDR[5] => Equal4.IN2
IO_ADDR[5] => Equal5.IN2
IO_ADDR[5] => Equal6.IN2
IO_ADDR[5] => Equal7.IN2
IO_ADDR[5] => Equal8.IN2
IO_ADDR[5] => Equal9.IN2
IO_ADDR[5] => Equal10.IN1
IO_ADDR[5] => Equal11.IN1
IO_ADDR[5] => Equal12.IN1
IO_ADDR[5] => Equal13.IN1
IO_ADDR[5] => Equal14.IN1
IO_ADDR[5] => Equal15.IN1
IO_ADDR[5] => Equal16.IN1
IO_ADDR[5] => Equal17.IN1
IO_ADDR[5] => Equal18.IN1
IO_ADDR[5] => Equal19.IN1
IO_ADDR[5] => Equal20.IN1
IO_ADDR[5] => Equal21.IN0
IO_ADDR[5] => Equal22.IN0
IO_ADDR[5] => Equal23.IN0
IO_ADDR[5] => Equal24.IN0
IO_ADDR[5] => Equal25.IN0
IO_ADDR[5] => Equal26.IN0
IO_ADDR[6] => LessThan0.IN12
IO_ADDR[6] => LessThan1.IN12
IO_ADDR[6] => Equal0.IN1
IO_ADDR[6] => Equal1.IN1
IO_ADDR[6] => Equal2.IN1
IO_ADDR[6] => Equal3.IN1
IO_ADDR[6] => Equal4.IN1
IO_ADDR[6] => Equal5.IN1
IO_ADDR[6] => Equal6.IN1
IO_ADDR[6] => Equal7.IN1
IO_ADDR[6] => Equal8.IN1
IO_ADDR[6] => Equal9.IN1
IO_ADDR[6] => Equal10.IN0
IO_ADDR[6] => Equal11.IN0
IO_ADDR[6] => Equal12.IN0
IO_ADDR[6] => Equal13.IN0
IO_ADDR[6] => Equal14.IN0
IO_ADDR[6] => Equal15.IN0
IO_ADDR[6] => Equal16.IN0
IO_ADDR[6] => Equal17.IN0
IO_ADDR[6] => Equal18.IN0
IO_ADDR[6] => Equal19.IN0
IO_ADDR[6] => Equal20.IN0
IO_ADDR[6] => Equal21.IN8
IO_ADDR[6] => Equal22.IN7
IO_ADDR[6] => Equal23.IN7
IO_ADDR[6] => Equal24.IN6
IO_ADDR[6] => Equal25.IN7
IO_ADDR[6] => Equal26.IN6
IO_ADDR[7] => LessThan0.IN11
IO_ADDR[7] => LessThan1.IN11
IO_ADDR[7] => Equal0.IN0
IO_ADDR[7] => Equal1.IN0
IO_ADDR[7] => Equal2.IN0
IO_ADDR[7] => Equal3.IN0
IO_ADDR[7] => Equal4.IN0
IO_ADDR[7] => Equal5.IN0
IO_ADDR[7] => Equal6.IN0
IO_ADDR[7] => Equal7.IN0
IO_ADDR[7] => Equal8.IN0
IO_ADDR[7] => Equal9.IN0
IO_ADDR[7] => Equal10.IN8
IO_ADDR[7] => Equal11.IN7
IO_ADDR[7] => Equal12.IN6
IO_ADDR[7] => Equal13.IN7
IO_ADDR[7] => Equal14.IN6
IO_ADDR[7] => Equal15.IN5
IO_ADDR[7] => Equal16.IN7
IO_ADDR[7] => Equal17.IN6
IO_ADDR[7] => Equal18.IN6
IO_ADDR[7] => Equal19.IN6
IO_ADDR[7] => Equal20.IN5
IO_ADDR[7] => Equal21.IN7
IO_ADDR[7] => Equal22.IN6
IO_ADDR[7] => Equal23.IN6
IO_ADDR[7] => Equal24.IN5
IO_ADDR[7] => Equal25.IN6
IO_ADDR[7] => Equal26.IN5
IO_CYCLE => LessThan0.IN10
IO_CYCLE => LessThan1.IN10
IO_CYCLE => Equal0.IN8
IO_CYCLE => Equal1.IN7
IO_CYCLE => Equal2.IN7
IO_CYCLE => Equal3.IN6
IO_CYCLE => Equal4.IN7
IO_CYCLE => Equal5.IN6
IO_CYCLE => Equal6.IN6
IO_CYCLE => Equal7.IN5
IO_CYCLE => Equal8.IN6
IO_CYCLE => Equal9.IN6
IO_CYCLE => Equal10.IN7
IO_CYCLE => Equal11.IN6
IO_CYCLE => Equal12.IN5
IO_CYCLE => Equal13.IN6
IO_CYCLE => Equal14.IN5
IO_CYCLE => Equal15.IN4
IO_CYCLE => Equal16.IN6
IO_CYCLE => Equal17.IN5
IO_CYCLE => Equal18.IN5
IO_CYCLE => Equal19.IN5
IO_CYCLE => Equal20.IN4
IO_CYCLE => Equal21.IN6
IO_CYCLE => Equal22.IN5
IO_CYCLE => Equal23.IN5
IO_CYCLE => Equal24.IN4
IO_CYCLE => Equal25.IN5
IO_CYCLE => Equal26.IN4
SWITCH_EN <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
LED_EN <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
TIMER_EN <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
DIG_IN_EN <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
HEX1_EN <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
HEX2_EN <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
LCD_EN <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
LED2_EN <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
BEEP_EN <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
CT_EN <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
L_POS_EN <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
L_VEL_EN <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
L_VELCTRL_EN <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
R_POS_EN <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
R_VEL_EN <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
R_VELCTRL_EN <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
SONAR_EN <= SONAR_EN.DB_MAX_OUTPUT_PORT_TYPE
I2C_CMD_EN <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATA_EN <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDY_EN <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
UART_D_EN <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
UART_S_EN <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
XPOS_EN <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
YPOS_EN <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
TPOS_EN <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
POS_RSTN <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
RIN_EN <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
LIN_EN <= Equal26.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|SCOMP:inst8
CLOCK => PC_STACK[9][0].CLK
CLOCK => PC_STACK[9][1].CLK
CLOCK => PC_STACK[9][2].CLK
CLOCK => PC_STACK[9][3].CLK
CLOCK => PC_STACK[9][4].CLK
CLOCK => PC_STACK[9][5].CLK
CLOCK => PC_STACK[9][6].CLK
CLOCK => PC_STACK[9][7].CLK
CLOCK => PC_STACK[9][8].CLK
CLOCK => PC_STACK[9][9].CLK
CLOCK => PC_STACK[9][10].CLK
CLOCK => PC_STACK[8][0].CLK
CLOCK => PC_STACK[8][1].CLK
CLOCK => PC_STACK[8][2].CLK
CLOCK => PC_STACK[8][3].CLK
CLOCK => PC_STACK[8][4].CLK
CLOCK => PC_STACK[8][5].CLK
CLOCK => PC_STACK[8][6].CLK
CLOCK => PC_STACK[8][7].CLK
CLOCK => PC_STACK[8][8].CLK
CLOCK => PC_STACK[8][9].CLK
CLOCK => PC_STACK[8][10].CLK
CLOCK => PC_STACK[7][0].CLK
CLOCK => PC_STACK[7][1].CLK
CLOCK => PC_STACK[7][2].CLK
CLOCK => PC_STACK[7][3].CLK
CLOCK => PC_STACK[7][4].CLK
CLOCK => PC_STACK[7][5].CLK
CLOCK => PC_STACK[7][6].CLK
CLOCK => PC_STACK[7][7].CLK
CLOCK => PC_STACK[7][8].CLK
CLOCK => PC_STACK[7][9].CLK
CLOCK => PC_STACK[7][10].CLK
CLOCK => PC_STACK[6][0].CLK
CLOCK => PC_STACK[6][1].CLK
CLOCK => PC_STACK[6][2].CLK
CLOCK => PC_STACK[6][3].CLK
CLOCK => PC_STACK[6][4].CLK
CLOCK => PC_STACK[6][5].CLK
CLOCK => PC_STACK[6][6].CLK
CLOCK => PC_STACK[6][7].CLK
CLOCK => PC_STACK[6][8].CLK
CLOCK => PC_STACK[6][9].CLK
CLOCK => PC_STACK[6][10].CLK
CLOCK => PC_STACK[5][0].CLK
CLOCK => PC_STACK[5][1].CLK
CLOCK => PC_STACK[5][2].CLK
CLOCK => PC_STACK[5][3].CLK
CLOCK => PC_STACK[5][4].CLK
CLOCK => PC_STACK[5][5].CLK
CLOCK => PC_STACK[5][6].CLK
CLOCK => PC_STACK[5][7].CLK
CLOCK => PC_STACK[5][8].CLK
CLOCK => PC_STACK[5][9].CLK
CLOCK => PC_STACK[5][10].CLK
CLOCK => PC_STACK[4][0].CLK
CLOCK => PC_STACK[4][1].CLK
CLOCK => PC_STACK[4][2].CLK
CLOCK => PC_STACK[4][3].CLK
CLOCK => PC_STACK[4][4].CLK
CLOCK => PC_STACK[4][5].CLK
CLOCK => PC_STACK[4][6].CLK
CLOCK => PC_STACK[4][7].CLK
CLOCK => PC_STACK[4][8].CLK
CLOCK => PC_STACK[4][9].CLK
CLOCK => PC_STACK[4][10].CLK
CLOCK => PC_STACK[3][0].CLK
CLOCK => PC_STACK[3][1].CLK
CLOCK => PC_STACK[3][2].CLK
CLOCK => PC_STACK[3][3].CLK
CLOCK => PC_STACK[3][4].CLK
CLOCK => PC_STACK[3][5].CLK
CLOCK => PC_STACK[3][6].CLK
CLOCK => PC_STACK[3][7].CLK
CLOCK => PC_STACK[3][8].CLK
CLOCK => PC_STACK[3][9].CLK
CLOCK => PC_STACK[3][10].CLK
CLOCK => PC_STACK[2][0].CLK
CLOCK => PC_STACK[2][1].CLK
CLOCK => PC_STACK[2][2].CLK
CLOCK => PC_STACK[2][3].CLK
CLOCK => PC_STACK[2][4].CLK
CLOCK => PC_STACK[2][5].CLK
CLOCK => PC_STACK[2][6].CLK
CLOCK => PC_STACK[2][7].CLK
CLOCK => PC_STACK[2][8].CLK
CLOCK => PC_STACK[2][9].CLK
CLOCK => PC_STACK[2][10].CLK
CLOCK => PC_STACK[1][0].CLK
CLOCK => PC_STACK[1][1].CLK
CLOCK => PC_STACK[1][2].CLK
CLOCK => PC_STACK[1][3].CLK
CLOCK => PC_STACK[1][4].CLK
CLOCK => PC_STACK[1][5].CLK
CLOCK => PC_STACK[1][6].CLK
CLOCK => PC_STACK[1][7].CLK
CLOCK => PC_STACK[1][8].CLK
CLOCK => PC_STACK[1][9].CLK
CLOCK => PC_STACK[1][10].CLK
CLOCK => PC_STACK[0][0].CLK
CLOCK => PC_STACK[0][1].CLK
CLOCK => PC_STACK[0][2].CLK
CLOCK => PC_STACK[0][3].CLK
CLOCK => PC_STACK[0][4].CLK
CLOCK => PC_STACK[0][5].CLK
CLOCK => PC_STACK[0][6].CLK
CLOCK => PC_STACK[0][7].CLK
CLOCK => PC_STACK[0][8].CLK
CLOCK => PC_STACK[0][9].CLK
CLOCK => PC_STACK[0][10].CLK
CLOCK => PC_SAVED[0].CLK
CLOCK => PC_SAVED[1].CLK
CLOCK => PC_SAVED[2].CLK
CLOCK => PC_SAVED[3].CLK
CLOCK => PC_SAVED[4].CLK
CLOCK => PC_SAVED[5].CLK
CLOCK => PC_SAVED[6].CLK
CLOCK => PC_SAVED[7].CLK
CLOCK => PC_SAVED[8].CLK
CLOCK => PC_SAVED[9].CLK
CLOCK => PC_SAVED[10].CLK
CLOCK => AC_SAVED[0].CLK
CLOCK => AC_SAVED[1].CLK
CLOCK => AC_SAVED[2].CLK
CLOCK => AC_SAVED[3].CLK
CLOCK => AC_SAVED[4].CLK
CLOCK => AC_SAVED[5].CLK
CLOCK => AC_SAVED[6].CLK
CLOCK => AC_SAVED[7].CLK
CLOCK => AC_SAVED[8].CLK
CLOCK => AC_SAVED[9].CLK
CLOCK => AC_SAVED[10].CLK
CLOCK => AC_SAVED[11].CLK
CLOCK => AC_SAVED[12].CLK
CLOCK => AC_SAVED[13].CLK
CLOCK => AC_SAVED[14].CLK
CLOCK => AC_SAVED[15].CLK
CLOCK => INT_ACK[0].CLK
CLOCK => INT_ACK[1].CLK
CLOCK => INT_ACK[2].CLK
CLOCK => INT_ACK[3].CLK
CLOCK => IR[0].CLK
CLOCK => IR[1].CLK
CLOCK => IR[2].CLK
CLOCK => IR[3].CLK
CLOCK => IR[4].CLK
CLOCK => IR[5].CLK
CLOCK => IR[6].CLK
CLOCK => IR[7].CLK
CLOCK => IR[8].CLK
CLOCK => IR[9].CLK
CLOCK => IR[10].CLK
CLOCK => IR[11].CLK
CLOCK => IR[12].CLK
CLOCK => IR[13].CLK
CLOCK => IR[14].CLK
CLOCK => IR[15].CLK
CLOCK => INT_REQ_SYNC[0].CLK
CLOCK => INT_REQ_SYNC[1].CLK
CLOCK => INT_REQ_SYNC[2].CLK
CLOCK => INT_REQ_SYNC[3].CLK
CLOCK => IN_HOLD.CLK
CLOCK => IIE[0].CLK
CLOCK => IIE[1].CLK
CLOCK => IIE[2].CLK
CLOCK => IIE[3].CLK
CLOCK => GIE.CLK
CLOCK => IO_WRITE_INT.CLK
CLOCK => AC[0].CLK
CLOCK => AC[1].CLK
CLOCK => AC[2].CLK
CLOCK => AC[3].CLK
CLOCK => AC[4].CLK
CLOCK => AC[5].CLK
CLOCK => AC[6].CLK
CLOCK => AC[7].CLK
CLOCK => AC[8].CLK
CLOCK => AC[9].CLK
CLOCK => AC[10].CLK
CLOCK => AC[11].CLK
CLOCK => AC[12].CLK
CLOCK => AC[13].CLK
CLOCK => AC[14].CLK
CLOCK => AC[15].CLK
CLOCK => PC[0].CLK
CLOCK => PC[1].CLK
CLOCK => PC[2].CLK
CLOCK => PC[3].CLK
CLOCK => PC[4].CLK
CLOCK => PC[5].CLK
CLOCK => PC[6].CLK
CLOCK => PC[7].CLK
CLOCK => PC[8].CLK
CLOCK => PC[9].CLK
CLOCK => PC[10].CLK
CLOCK => MW.CLK
CLOCK => STATE~24.DATAIN
CLOCK => altsyncram:MEMORY.clock0
RESETN => INT_REQ[0].IN1
RESETN => INT_REQ[1].IN1
RESETN => INT_REQ[2].IN1
RESETN => INT_REQ[3].IN1
RESETN => STATE~26.DATAIN
RESETN => MW.ENA
RESETN => PC[10].ENA
RESETN => PC[9].ENA
RESETN => PC[8].ENA
RESETN => PC[7].ENA
RESETN => PC[6].ENA
RESETN => PC[5].ENA
RESETN => PC[4].ENA
RESETN => PC[3].ENA
RESETN => PC[2].ENA
RESETN => PC[1].ENA
RESETN => PC[0].ENA
RESETN => AC[15].ENA
RESETN => AC[14].ENA
RESETN => AC[13].ENA
RESETN => AC[12].ENA
RESETN => AC[11].ENA
RESETN => AC[10].ENA
RESETN => AC[9].ENA
RESETN => AC[8].ENA
RESETN => AC[7].ENA
RESETN => AC[6].ENA
RESETN => AC[5].ENA
RESETN => AC[4].ENA
RESETN => AC[3].ENA
RESETN => AC[2].ENA
RESETN => AC[1].ENA
RESETN => AC[0].ENA
RESETN => IO_WRITE_INT.ENA
RESETN => GIE.ENA
RESETN => IIE[3].ENA
RESETN => IIE[2].ENA
RESETN => IIE[1].ENA
RESETN => IIE[0].ENA
RESETN => IN_HOLD.ENA
RESETN => INT_REQ_SYNC[3].ENA
RESETN => INT_REQ_SYNC[2].ENA
RESETN => INT_REQ_SYNC[1].ENA
RESETN => INT_REQ_SYNC[0].ENA
RESETN => IR[15].ENA
RESETN => IR[14].ENA
RESETN => IR[13].ENA
RESETN => IR[12].ENA
RESETN => IR[11].ENA
RESETN => IR[10].ENA
RESETN => IR[9].ENA
RESETN => IR[8].ENA
RESETN => IR[7].ENA
RESETN => IR[6].ENA
RESETN => IR[5].ENA
RESETN => IR[4].ENA
RESETN => IR[3].ENA
RESETN => IR[2].ENA
RESETN => IR[1].ENA
RESETN => IR[0].ENA
RESETN => INT_ACK[3].ENA
RESETN => INT_ACK[2].ENA
RESETN => INT_ACK[1].ENA
RESETN => INT_ACK[0].ENA
RESETN => AC_SAVED[15].ENA
RESETN => AC_SAVED[14].ENA
RESETN => AC_SAVED[13].ENA
RESETN => AC_SAVED[12].ENA
RESETN => AC_SAVED[11].ENA
RESETN => AC_SAVED[10].ENA
RESETN => AC_SAVED[9].ENA
RESETN => AC_SAVED[8].ENA
RESETN => AC_SAVED[7].ENA
RESETN => AC_SAVED[6].ENA
RESETN => AC_SAVED[5].ENA
RESETN => AC_SAVED[4].ENA
RESETN => AC_SAVED[3].ENA
RESETN => AC_SAVED[2].ENA
RESETN => AC_SAVED[1].ENA
RESETN => AC_SAVED[0].ENA
RESETN => PC_SAVED[10].ENA
RESETN => PC_SAVED[9].ENA
RESETN => PC_SAVED[8].ENA
RESETN => PC_SAVED[7].ENA
RESETN => PC_SAVED[6].ENA
RESETN => PC_SAVED[5].ENA
RESETN => PC_SAVED[4].ENA
RESETN => PC_SAVED[3].ENA
RESETN => PC_SAVED[2].ENA
RESETN => PC_SAVED[1].ENA
RESETN => PC_SAVED[0].ENA
RESETN => PC_STACK[0][10].ENA
RESETN => PC_STACK[0][9].ENA
RESETN => PC_STACK[0][8].ENA
RESETN => PC_STACK[0][7].ENA
RESETN => PC_STACK[0][6].ENA
RESETN => PC_STACK[0][5].ENA
RESETN => PC_STACK[0][4].ENA
RESETN => PC_STACK[0][3].ENA
RESETN => PC_STACK[0][2].ENA
RESETN => PC_STACK[0][1].ENA
RESETN => PC_STACK[0][0].ENA
RESETN => PC_STACK[1][10].ENA
RESETN => PC_STACK[1][9].ENA
RESETN => PC_STACK[1][8].ENA
RESETN => PC_STACK[1][7].ENA
RESETN => PC_STACK[1][6].ENA
RESETN => PC_STACK[1][5].ENA
RESETN => PC_STACK[1][4].ENA
RESETN => PC_STACK[1][3].ENA
RESETN => PC_STACK[1][2].ENA
RESETN => PC_STACK[1][1].ENA
RESETN => PC_STACK[1][0].ENA
RESETN => PC_STACK[2][10].ENA
RESETN => PC_STACK[2][9].ENA
RESETN => PC_STACK[2][8].ENA
RESETN => PC_STACK[2][7].ENA
RESETN => PC_STACK[2][6].ENA
RESETN => PC_STACK[2][5].ENA
RESETN => PC_STACK[2][4].ENA
RESETN => PC_STACK[2][3].ENA
RESETN => PC_STACK[2][2].ENA
RESETN => PC_STACK[2][1].ENA
RESETN => PC_STACK[2][0].ENA
RESETN => PC_STACK[3][10].ENA
RESETN => PC_STACK[3][9].ENA
RESETN => PC_STACK[3][8].ENA
RESETN => PC_STACK[3][7].ENA
RESETN => PC_STACK[3][6].ENA
RESETN => PC_STACK[3][5].ENA
RESETN => PC_STACK[3][4].ENA
RESETN => PC_STACK[3][3].ENA
RESETN => PC_STACK[3][2].ENA
RESETN => PC_STACK[3][1].ENA
RESETN => PC_STACK[3][0].ENA
RESETN => PC_STACK[4][10].ENA
RESETN => PC_STACK[4][9].ENA
RESETN => PC_STACK[4][8].ENA
RESETN => PC_STACK[4][7].ENA
RESETN => PC_STACK[4][6].ENA
RESETN => PC_STACK[4][5].ENA
RESETN => PC_STACK[4][4].ENA
RESETN => PC_STACK[4][3].ENA
RESETN => PC_STACK[4][2].ENA
RESETN => PC_STACK[4][1].ENA
RESETN => PC_STACK[4][0].ENA
RESETN => PC_STACK[5][10].ENA
RESETN => PC_STACK[5][9].ENA
RESETN => PC_STACK[5][8].ENA
RESETN => PC_STACK[5][7].ENA
RESETN => PC_STACK[5][6].ENA
RESETN => PC_STACK[5][5].ENA
RESETN => PC_STACK[5][4].ENA
RESETN => PC_STACK[5][3].ENA
RESETN => PC_STACK[5][2].ENA
RESETN => PC_STACK[5][1].ENA
RESETN => PC_STACK[5][0].ENA
RESETN => PC_STACK[6][10].ENA
RESETN => PC_STACK[6][9].ENA
RESETN => PC_STACK[6][8].ENA
RESETN => PC_STACK[6][7].ENA
RESETN => PC_STACK[6][6].ENA
RESETN => PC_STACK[6][5].ENA
RESETN => PC_STACK[6][4].ENA
RESETN => PC_STACK[6][3].ENA
RESETN => PC_STACK[6][2].ENA
RESETN => PC_STACK[6][1].ENA
RESETN => PC_STACK[6][0].ENA
RESETN => PC_STACK[7][10].ENA
RESETN => PC_STACK[7][9].ENA
RESETN => PC_STACK[7][8].ENA
RESETN => PC_STACK[7][7].ENA
RESETN => PC_STACK[7][6].ENA
RESETN => PC_STACK[7][5].ENA
RESETN => PC_STACK[7][4].ENA
RESETN => PC_STACK[7][3].ENA
RESETN => PC_STACK[7][2].ENA
RESETN => PC_STACK[7][1].ENA
RESETN => PC_STACK[7][0].ENA
RESETN => PC_STACK[8][10].ENA
RESETN => PC_STACK[8][9].ENA
RESETN => PC_STACK[8][8].ENA
RESETN => PC_STACK[8][7].ENA
RESETN => PC_STACK[8][6].ENA
RESETN => PC_STACK[8][5].ENA
RESETN => PC_STACK[8][4].ENA
RESETN => PC_STACK[8][3].ENA
RESETN => PC_STACK[8][2].ENA
RESETN => PC_STACK[8][1].ENA
RESETN => PC_STACK[8][0].ENA
RESETN => PC_STACK[9][10].ENA
RESETN => PC_STACK[9][9].ENA
RESETN => PC_STACK[9][8].ENA
RESETN => PC_STACK[9][7].ENA
RESETN => PC_STACK[9][6].ENA
RESETN => PC_STACK[9][5].ENA
RESETN => PC_STACK[9][4].ENA
RESETN => PC_STACK[9][3].ENA
RESETN => PC_STACK[9][2].ENA
RESETN => PC_STACK[9][1].ENA
RESETN => PC_STACK[9][0].ENA
PCINT[0] => INT_REQ[0].CLK
PCINT[1] => INT_REQ[1].CLK
PCINT[2] => INT_REQ[2].CLK
PCINT[3] => INT_REQ[3].CLK
IO_WRITE <= IO_WRITE_INT.DB_MAX_OUTPUT_PORT_TYPE
IO_CYCLE <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|DE2bot|SCOMP:inst8|altsyncram:MEMORY
wren_a => altsyncram_scu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_scu3:auto_generated.data_a[0]
data_a[1] => altsyncram_scu3:auto_generated.data_a[1]
data_a[2] => altsyncram_scu3:auto_generated.data_a[2]
data_a[3] => altsyncram_scu3:auto_generated.data_a[3]
data_a[4] => altsyncram_scu3:auto_generated.data_a[4]
data_a[5] => altsyncram_scu3:auto_generated.data_a[5]
data_a[6] => altsyncram_scu3:auto_generated.data_a[6]
data_a[7] => altsyncram_scu3:auto_generated.data_a[7]
data_a[8] => altsyncram_scu3:auto_generated.data_a[8]
data_a[9] => altsyncram_scu3:auto_generated.data_a[9]
data_a[10] => altsyncram_scu3:auto_generated.data_a[10]
data_a[11] => altsyncram_scu3:auto_generated.data_a[11]
data_a[12] => altsyncram_scu3:auto_generated.data_a[12]
data_a[13] => altsyncram_scu3:auto_generated.data_a[13]
data_a[14] => altsyncram_scu3:auto_generated.data_a[14]
data_a[15] => altsyncram_scu3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_scu3:auto_generated.address_a[0]
address_a[1] => altsyncram_scu3:auto_generated.address_a[1]
address_a[2] => altsyncram_scu3:auto_generated.address_a[2]
address_a[3] => altsyncram_scu3:auto_generated.address_a[3]
address_a[4] => altsyncram_scu3:auto_generated.address_a[4]
address_a[5] => altsyncram_scu3:auto_generated.address_a[5]
address_a[6] => altsyncram_scu3:auto_generated.address_a[6]
address_a[7] => altsyncram_scu3:auto_generated.address_a[7]
address_a[8] => altsyncram_scu3:auto_generated.address_a[8]
address_a[9] => altsyncram_scu3:auto_generated.address_a[9]
address_a[10] => altsyncram_scu3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_scu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_scu3:auto_generated.q_a[0]
q_a[1] <= altsyncram_scu3:auto_generated.q_a[1]
q_a[2] <= altsyncram_scu3:auto_generated.q_a[2]
q_a[3] <= altsyncram_scu3:auto_generated.q_a[3]
q_a[4] <= altsyncram_scu3:auto_generated.q_a[4]
q_a[5] <= altsyncram_scu3:auto_generated.q_a[5]
q_a[6] <= altsyncram_scu3:auto_generated.q_a[6]
q_a[7] <= altsyncram_scu3:auto_generated.q_a[7]
q_a[8] <= altsyncram_scu3:auto_generated.q_a[8]
q_a[9] <= altsyncram_scu3:auto_generated.q_a[9]
q_a[10] <= altsyncram_scu3:auto_generated.q_a[10]
q_a[11] <= altsyncram_scu3:auto_generated.q_a[11]
q_a[12] <= altsyncram_scu3:auto_generated.q_a[12]
q_a[13] <= altsyncram_scu3:auto_generated.q_a[13]
q_a[14] <= altsyncram_scu3:auto_generated.q_a[14]
q_a[15] <= altsyncram_scu3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2bot|SCOMP:inst8|altsyncram:MEMORY|altsyncram_scu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|DE2bot|SCOMP:inst8|LPM_CLSHIFT:SHIFTER
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_fuc:auto_generated.data[0]
data[1] => lpm_clshift_fuc:auto_generated.data[1]
data[2] => lpm_clshift_fuc:auto_generated.data[2]
data[3] => lpm_clshift_fuc:auto_generated.data[3]
data[4] => lpm_clshift_fuc:auto_generated.data[4]
data[5] => lpm_clshift_fuc:auto_generated.data[5]
data[6] => lpm_clshift_fuc:auto_generated.data[6]
data[7] => lpm_clshift_fuc:auto_generated.data[7]
data[8] => lpm_clshift_fuc:auto_generated.data[8]
data[9] => lpm_clshift_fuc:auto_generated.data[9]
data[10] => lpm_clshift_fuc:auto_generated.data[10]
data[11] => lpm_clshift_fuc:auto_generated.data[11]
data[12] => lpm_clshift_fuc:auto_generated.data[12]
data[13] => lpm_clshift_fuc:auto_generated.data[13]
data[14] => lpm_clshift_fuc:auto_generated.data[14]
data[15] => lpm_clshift_fuc:auto_generated.data[15]
direction => lpm_clshift_fuc:auto_generated.direction
distance[0] => lpm_clshift_fuc:auto_generated.distance[0]
distance[1] => lpm_clshift_fuc:auto_generated.distance[1]
distance[2] => lpm_clshift_fuc:auto_generated.distance[2]
distance[3] => lpm_clshift_fuc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_fuc:auto_generated.result[0]
result[1] <= lpm_clshift_fuc:auto_generated.result[1]
result[2] <= lpm_clshift_fuc:auto_generated.result[2]
result[3] <= lpm_clshift_fuc:auto_generated.result[3]
result[4] <= lpm_clshift_fuc:auto_generated.result[4]
result[5] <= lpm_clshift_fuc:auto_generated.result[5]
result[6] <= lpm_clshift_fuc:auto_generated.result[6]
result[7] <= lpm_clshift_fuc:auto_generated.result[7]
result[8] <= lpm_clshift_fuc:auto_generated.result[8]
result[9] <= lpm_clshift_fuc:auto_generated.result[9]
result[10] <= lpm_clshift_fuc:auto_generated.result[10]
result[11] <= lpm_clshift_fuc:auto_generated.result[11]
result[12] <= lpm_clshift_fuc:auto_generated.result[12]
result[13] <= lpm_clshift_fuc:auto_generated.result[13]
result[14] <= lpm_clshift_fuc:auto_generated.result[14]
result[15] <= lpm_clshift_fuc:auto_generated.result[15]
underflow <= <GND>


|DE2bot|SCOMP:inst8|LPM_CLSHIFT:SHIFTER|lpm_clshift_fuc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[16].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[17].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[18].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[19].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[20].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[21].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[22].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[23].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[24].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[25].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[26].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[27].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[28].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[29].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[30].IN1
data[15] => _.IN1
data[15] => sbit_w[31].IN1
data[15] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[64].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[65].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[66].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[67].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[68].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[69].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[70].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[71].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[72].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[73].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[74].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[75].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[76].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[77].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[78].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[79].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|SCOMP:inst8|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|DIG_IN:inst5
CS => LPM_BUSTRI:IO_BUS.ENABLEDT
CS => B_DI[0].CLK
CS => B_DI[1].CLK
CS => B_DI[2].CLK
CS => B_DI[3].CLK
CS => B_DI[4].CLK
CS => B_DI[5].CLK
CS => B_DI[6].CLK
CS => B_DI[7].CLK
CS => B_DI[8].CLK
CS => B_DI[9].CLK
CS => B_DI[10].CLK
CS => B_DI[11].CLK
CS => B_DI[12].CLK
CS => B_DI[13].CLK
CS => B_DI[14].CLK
CS => B_DI[15].CLK
DI[0] => B_DI[0].DATAIN
DI[1] => B_DI[1].DATAIN
DI[2] => B_DI[2].DATAIN
DI[3] => B_DI[3].DATAIN
DI[4] => B_DI[4].DATAIN
DI[5] => B_DI[5].DATAIN
DI[6] => B_DI[6].DATAIN
DI[7] => B_DI[7].DATAIN
DI[8] => B_DI[8].DATAIN
DI[9] => B_DI[9].DATAIN
DI[10] => B_DI[10].DATAIN
DI[11] => B_DI[11].DATAIN
DI[12] => B_DI[12].DATAIN
DI[13] => B_DI[13].DATAIN
DI[14] => B_DI[14].DATAIN
DI[15] => B_DI[15].DATAIN
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|DE2bot|DIG_IN:inst5|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|DIG_IN:inst6
CS => LPM_BUSTRI:IO_BUS.ENABLEDT
CS => B_DI[0].CLK
CS => B_DI[1].CLK
CS => B_DI[2].CLK
CS => B_DI[3].CLK
CS => B_DI[4].CLK
CS => B_DI[5].CLK
CS => B_DI[6].CLK
CS => B_DI[7].CLK
CS => B_DI[8].CLK
CS => B_DI[9].CLK
CS => B_DI[10].CLK
CS => B_DI[11].CLK
CS => B_DI[12].CLK
CS => B_DI[13].CLK
CS => B_DI[14].CLK
CS => B_DI[15].CLK
DI[0] => B_DI[0].DATAIN
DI[1] => B_DI[1].DATAIN
DI[2] => B_DI[2].DATAIN
DI[3] => B_DI[3].DATAIN
DI[4] => B_DI[4].DATAIN
DI[5] => B_DI[5].DATAIN
DI[6] => B_DI[6].DATAIN
DI[7] => B_DI[7].DATAIN
DI[8] => B_DI[8].DATAIN
DI[9] => B_DI[9].DATAIN
DI[10] => B_DI[10].DATAIN
DI[11] => B_DI[11].DATAIN
DI[12] => B_DI[12].DATAIN
DI[13] => B_DI[13].DATAIN
DI[14] => B_DI[14].DATAIN
DI[15] => B_DI[15].DATAIN
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|DE2bot|DIG_IN:inst6|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|SAFETY_ENABLE:inst4
CONFIRM <= inst6.DB_MAX_OUTPUT_PORT_TYPE
RESETN => inst.ACLR
RESETN => inst1.ACLR
USER_INPUT => inst4.IN0
USER_INPUT => inst1.CLK


|DE2bot|TIMER:inst20
CLOCK => COUNT[0].CLK
CLOCK => COUNT[1].CLK
CLOCK => COUNT[2].CLK
CLOCK => COUNT[3].CLK
CLOCK => COUNT[4].CLK
CLOCK => COUNT[5].CLK
CLOCK => COUNT[6].CLK
CLOCK => COUNT[7].CLK
CLOCK => COUNT[8].CLK
CLOCK => COUNT[9].CLK
CLOCK => COUNT[10].CLK
CLOCK => COUNT[11].CLK
CLOCK => COUNT[12].CLK
CLOCK => COUNT[13].CLK
CLOCK => COUNT[14].CLK
CLOCK => COUNT[15].CLK
RESETN => process_0.IN1
CS => IO_OUT.IN0
CS => process_0.IN0
IO_WRITE => process_0.IN1
IO_WRITE => IO_OUT.IN1
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|DE2bot|TIMER:inst20|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|I2C_INTERFACE:inst16
SCL <> i2c_master:inst.scl
I2C_CLK => i2c_master:inst.clk
I2C_CLK => i2c_ctrl:inst14.clk
RESETN => i2c_master:inst.reset_n
RESETN => i2c_ctrl:inst14.resetn
IO_WRITE => inst6.IN0
IO_WRITE => inst12.IN0
IO_WRITE => inst13.IN0
IO_WRITE => inst5.IN0
CS_RDY => inst6.IN1
CS_RDY => inst4.IN1
CS_CMD => inst12.IN1
CS_DATA => inst13.IN1
CS_DATA => inst7.IN1
IO_DATA[0] <> inst1[0]
IO_DATA[0] <> inst2[0]
IO_DATA[1] <> inst1[1]
IO_DATA[1] <> inst2[1]
IO_DATA[2] <> inst1[2]
IO_DATA[2] <> inst2[2]
IO_DATA[3] <> inst1[3]
IO_DATA[3] <> inst2[3]
IO_DATA[4] <> inst1[4]
IO_DATA[4] <> inst2[4]
IO_DATA[5] <> inst1[5]
IO_DATA[5] <> inst2[5]
IO_DATA[6] <> inst1[6]
IO_DATA[6] <> inst2[6]
IO_DATA[7] <> inst1[7]
IO_DATA[7] <> inst2[7]
IO_DATA[8] <> inst1[8]
IO_DATA[8] <> inst2[8]
IO_DATA[9] <> inst1[9]
IO_DATA[9] <> inst2[9]
IO_DATA[10] <> inst1[10]
IO_DATA[10] <> inst2[10]
IO_DATA[11] <> inst1[11]
IO_DATA[11] <> inst2[11]
IO_DATA[12] <> inst1[12]
IO_DATA[12] <> inst2[12]
IO_DATA[13] <> inst1[13]
IO_DATA[13] <> inst2[13]
IO_DATA[14] <> inst1[14]
IO_DATA[14] <> inst2[14]
IO_DATA[15] <> inst1[15]
IO_DATA[15] <> inst2[15]
SDA <> i2c_master:inst.sda


|DE2bot|I2C_INTERFACE:inst16|i2c_master:inst
clk => data_clk.CLK
clk => scl_clk.CLK
clk => scl_clk~en.CLK
clk => stretch.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
reset_n => data_rd[0]~reg0.ACLR
reset_n => data_rd[1]~reg0.ACLR
reset_n => data_rd[2]~reg0.ACLR
reset_n => data_rd[3]~reg0.ACLR
reset_n => data_rd[4]~reg0.ACLR
reset_n => data_rd[5]~reg0.ACLR
reset_n => data_rd[6]~reg0.ACLR
reset_n => data_rd[7]~reg0.ACLR
reset_n => bit_cnt[0].PRESET
reset_n => bit_cnt[1].PRESET
reset_n => bit_cnt[2].PRESET
reset_n => sda_int.PRESET
reset_n => scl_req.ACLR
reset_n => busy~reg0.PRESET
reset_n => ack_error~reg0.ACLR
reset_n => stretch.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => state~3.DATAIN
reset_n => scl_clk.ENA
reset_n => data_clk.ENA
reset_n => scl_ena.ENA
reset_n => data_tx[0].ENA
reset_n => addr_rw[7].ENA
reset_n => addr_rw[6].ENA
reset_n => addr_rw[5].ENA
reset_n => addr_rw[4].ENA
reset_n => addr_rw[3].ENA
reset_n => addr_rw[2].ENA
reset_n => addr_rw[1].ENA
reset_n => addr_rw[0].ENA
reset_n => data_tx[7].ENA
reset_n => data_tx[6].ENA
reset_n => data_tx[5].ENA
reset_n => data_tx[4].ENA
reset_n => data_tx[3].ENA
reset_n => data_tx[2].ENA
reset_n => data_tx[1].ENA
reset_n => data_rx[7].ENA
reset_n => data_rx[6].ENA
reset_n => data_rx[5].ENA
reset_n => data_rx[4].ENA
reset_n => data_rx[3].ENA
reset_n => data_rx[2].ENA
reset_n => data_rx[1].ENA
reset_n => data_rx[0].ENA
reset_n => scl_clk~en.ENA
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => scl_req.OUTPUTSELECT
ena => process_1.IN1
ena => scl_req.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => busy.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => scl_req.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => Selector0.IN11
ena => Selector19.IN5
ena => Selector18.IN2
ena => state.DATAA
addr[0] => addr_rw.DATAB
addr[0] => Equal2.IN6
addr[0] => Equal3.IN6
addr[0] => Equal4.IN6
addr[1] => addr_rw.DATAB
addr[1] => Equal2.IN5
addr[1] => Equal3.IN5
addr[1] => Equal4.IN5
addr[2] => addr_rw.DATAB
addr[2] => Equal2.IN4
addr[2] => Equal3.IN4
addr[2] => Equal4.IN4
addr[3] => addr_rw.DATAB
addr[3] => Equal2.IN3
addr[3] => Equal3.IN3
addr[3] => Equal4.IN3
addr[4] => addr_rw.DATAB
addr[4] => Equal2.IN2
addr[4] => Equal3.IN2
addr[4] => Equal4.IN2
addr[5] => addr_rw.DATAB
addr[5] => Equal2.IN1
addr[5] => Equal3.IN1
addr[5] => Equal4.IN1
addr[6] => addr_rw.DATAB
addr[6] => Equal2.IN0
addr[6] => Equal3.IN0
addr[6] => Equal4.IN0
rw => addr_rw.DATAB
rw => Equal2.IN7
rw => scl_req.OUTPUTSELECT
rw => sda_int.OUTPUTSELECT
rw => state.DATAB
rw => state.DATAA
rw => scl_req.OUTPUTSELECT
rw => state.DATAA
rw => state.DATAB
data_wr[0] => data_tx.DATAB
data_wr[0] => Mux4.IN7
data_wr[1] => data_tx.DATAB
data_wr[1] => Mux4.IN6
data_wr[2] => data_tx.DATAB
data_wr[2] => Mux4.IN5
data_wr[3] => data_tx.DATAB
data_wr[3] => Mux4.IN4
data_wr[4] => data_tx.DATAB
data_wr[4] => Mux4.IN3
data_wr[5] => data_tx.DATAB
data_wr[5] => Mux4.IN2
data_wr[6] => data_tx.DATAB
data_wr[6] => Mux4.IN1
data_wr[7] => data_tx.DATAB
data_wr[7] => Mux4.IN0
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_error <= ack_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
scl <> scl


|DE2bot|I2C_INTERFACE:inst16|i2c_ctrl:inst14
resetn => running.ACLR
resetn => comm_en~reg0.ACLR
resetn => cmd_in[0].ACLR
resetn => cmd_in[1].ACLR
resetn => cmd_in[4].ACLR
resetn => cmd_in[5].ACLR
resetn => data_in[0].ACLR
resetn => data_in[1].ACLR
resetn => data_in[2].ACLR
resetn => data_in[3].ACLR
resetn => data_in[4].ACLR
resetn => data_in[5].ACLR
resetn => data_in[6].ACLR
resetn => data_in[7].ACLR
resetn => data_in[8].ACLR
resetn => data_in[9].ACLR
resetn => data_in[10].ACLR
resetn => data_in[11].ACLR
resetn => data_in[12].ACLR
resetn => data_in[13].ACLR
resetn => data_in[14].ACLR
resetn => data_in[15].ACLR
resetn => latch_rdy.IN1
resetn => state~10.DATAIN
resetn => addr_in[0].ENA
resetn => addr_in[7].ENA
resetn => addr_in[6].ENA
resetn => addr_in[5].ENA
resetn => addr_in[4].ENA
resetn => addr_in[3].ENA
resetn => addr_in[2].ENA
resetn => addr_in[1].ENA
resetn => rnw~reg0.ENA
resetn => prev_busy.ENA
resetn => tx_addr[7]~reg0.ENA
resetn => tx_addr[6]~reg0.ENA
resetn => tx_addr[5]~reg0.ENA
resetn => tx_addr[4]~reg0.ENA
resetn => tx_addr[3]~reg0.ENA
resetn => tx_addr[2]~reg0.ENA
resetn => tx_addr[1]~reg0.ENA
resetn => tx_addr[0]~reg0.ENA
resetn => data_out[15]~reg0.ENA
resetn => data_out[14]~reg0.ENA
resetn => data_out[13]~reg0.ENA
resetn => data_out[12]~reg0.ENA
resetn => data_out[11]~reg0.ENA
resetn => data_out[10]~reg0.ENA
resetn => data_out[9]~reg0.ENA
resetn => data_out[8]~reg0.ENA
resetn => data_out[7]~reg0.ENA
resetn => data_out[6]~reg0.ENA
resetn => data_out[5]~reg0.ENA
resetn => data_out[4]~reg0.ENA
resetn => data_out[3]~reg0.ENA
resetn => data_out[2]~reg0.ENA
resetn => data_out[1]~reg0.ENA
resetn => data_out[0]~reg0.ENA
resetn => tx_byte[7]~reg0.ENA
resetn => tx_byte[6]~reg0.ENA
resetn => tx_byte[5]~reg0.ENA
resetn => tx_byte[4]~reg0.ENA
resetn => tx_byte[3]~reg0.ENA
resetn => tx_byte[2]~reg0.ENA
resetn => tx_byte[1]~reg0.ENA
resetn => tx_byte[0]~reg0.ENA
clk => rnw~reg0.CLK
clk => tx_byte[0]~reg0.CLK
clk => tx_byte[1]~reg0.CLK
clk => tx_byte[2]~reg0.CLK
clk => tx_byte[3]~reg0.CLK
clk => tx_byte[4]~reg0.CLK
clk => tx_byte[5]~reg0.CLK
clk => tx_byte[6]~reg0.CLK
clk => tx_byte[7]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => tx_addr[0]~reg0.CLK
clk => tx_addr[1]~reg0.CLK
clk => tx_addr[2]~reg0.CLK
clk => tx_addr[3]~reg0.CLK
clk => tx_addr[4]~reg0.CLK
clk => tx_addr[5]~reg0.CLK
clk => tx_addr[6]~reg0.CLK
clk => tx_addr[7]~reg0.CLK
clk => prev_busy.CLK
clk => running.CLK
clk => comm_en~reg0.CLK
clk => state~8.DATAIN
IO_DATA[0] => data_in[0].DATAIN
IO_DATA[0] => addr_in[0].DATAIN
IO_DATA[1] => data_in[1].DATAIN
IO_DATA[1] => addr_in[1].DATAIN
IO_DATA[2] => data_in[2].DATAIN
IO_DATA[2] => addr_in[2].DATAIN
IO_DATA[3] => data_in[3].DATAIN
IO_DATA[3] => addr_in[3].DATAIN
IO_DATA[4] => data_in[4].DATAIN
IO_DATA[4] => addr_in[4].DATAIN
IO_DATA[5] => data_in[5].DATAIN
IO_DATA[5] => addr_in[5].DATAIN
IO_DATA[6] => data_in[6].DATAIN
IO_DATA[6] => addr_in[6].DATAIN
IO_DATA[7] => data_in[7].DATAIN
IO_DATA[7] => addr_in[7].DATAIN
IO_DATA[8] => data_in[8].DATAIN
IO_DATA[8] => cmd_in[0].DATAIN
IO_DATA[9] => data_in[9].DATAIN
IO_DATA[9] => cmd_in[1].DATAIN
IO_DATA[10] => data_in[10].DATAIN
IO_DATA[11] => data_in[11].DATAIN
IO_DATA[12] => data_in[12].DATAIN
IO_DATA[12] => cmd_in[4].DATAIN
IO_DATA[13] => data_in[13].DATAIN
IO_DATA[13] => cmd_in[5].DATAIN
IO_DATA[14] => data_in[14].DATAIN
IO_DATA[15] => data_in[15].DATAIN
wr_rdy => go.CLK
wr_cmd => addr_in[0].CLK
wr_cmd => addr_in[1].CLK
wr_cmd => addr_in[2].CLK
wr_cmd => addr_in[3].CLK
wr_cmd => addr_in[4].CLK
wr_cmd => addr_in[5].CLK
wr_cmd => addr_in[6].CLK
wr_cmd => addr_in[7].CLK
wr_cmd => cmd_in[0].CLK
wr_cmd => cmd_in[1].CLK
wr_cmd => cmd_in[4].CLK
wr_cmd => cmd_in[5].CLK
wr_data => data_in[0].CLK
wr_data => data_in[1].CLK
wr_data => data_in[2].CLK
wr_data => data_in[3].CLK
wr_data => data_in[4].CLK
wr_data => data_in[5].CLK
wr_data => data_in[6].CLK
wr_data => data_in[7].CLK
wr_data => data_in[8].CLK
wr_data => data_in[9].CLK
wr_data => data_in[10].CLK
wr_data => data_in[11].CLK
wr_data => data_in[12].CLK
wr_data => data_in[13].CLK
wr_data => data_in[14].CLK
wr_data => data_in[15].CLK
rx_byte[0] => data_out.DATAB
rx_byte[0] => data_out.DATAB
rx_byte[1] => data_out.DATAB
rx_byte[1] => data_out.DATAB
rx_byte[2] => data_out.DATAB
rx_byte[2] => data_out.DATAB
rx_byte[3] => data_out.DATAB
rx_byte[3] => data_out.DATAB
rx_byte[4] => data_out.DATAB
rx_byte[4] => data_out.DATAB
rx_byte[5] => data_out.DATAB
rx_byte[5] => data_out.DATAB
rx_byte[6] => data_out.DATAB
rx_byte[6] => data_out.DATAB
rx_byte[7] => data_out.DATAB
rx_byte[7] => data_out.DATAB
i2c_busy => state_machine.IN1
i2c_busy => state_machine.IN1
i2c_busy => prev_busy.DATAIN
tx_addr[0] <= tx_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[1] <= tx_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[2] <= tx_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[3] <= tx_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[4] <= tx_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[5] <= tx_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[6] <= tx_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[7] <= tx_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[0] <= tx_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[1] <= tx_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[2] <= tx_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[3] <= tx_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[4] <= tx_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[5] <= tx_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[6] <= tx_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[7] <= tx_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comm_en <= comm_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnw <= rnw~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst22
ACC[0] <= POSN_VEL:inst.ACC[0]
ACC[1] <= POSN_VEL:inst.ACC[1]
ACC[2] <= POSN_VEL:inst.ACC[2]
ACC[3] <= POSN_VEL:inst.ACC[3]
ACC[4] <= POSN_VEL:inst.ACC[4]
ACC[5] <= POSN_VEL:inst.ACC[5]
ACC[6] <= POSN_VEL:inst.ACC[6]
ACC[7] <= POSN_VEL:inst.ACC[7]
ACC[8] <= POSN_VEL:inst.ACC[8]
ACC[9] <= POSN_VEL:inst.ACC[9]
ACC[10] <= POSN_VEL:inst.ACC[10]
ACC[11] <= POSN_VEL:inst.ACC[11]
ACC[12] <= POSN_VEL:inst.ACC[12]
ACC[13] <= POSN_VEL:inst.ACC[13]
ACC[14] <= POSN_VEL:inst.ACC[14]
ACC[15] <= POSN_VEL:inst.ACC[15]
ACC[16] <= POSN_VEL:inst.ACC[16]
ACC[17] <= POSN_VEL:inst.ACC[17]
ACC[18] <= POSN_VEL:inst.ACC[18]
ACC[19] <= POSN_VEL:inst.ACC[19]
ACC[20] <= POSN_VEL:inst.ACC[20]
ACC[21] <= POSN_VEL:inst.ACC[21]
ACC[22] <= POSN_VEL:inst.ACC[22]
ACC[23] <= POSN_VEL:inst.ACC[23]
ACC[24] <= POSN_VEL:inst.ACC[24]
ACC[25] <= POSN_VEL:inst.ACC[25]
ACC[26] <= POSN_VEL:inst.ACC[26]
ACC[27] <= POSN_VEL:inst.ACC[27]
ACC[28] <= POSN_VEL:inst.ACC[28]
ACC[29] <= POSN_VEL:inst.ACC[29]
ACC[30] <= POSN_VEL:inst.ACC[30]
ACC[31] <= POSN_VEL:inst.ACC[31]
REVERSE => POSN_VEL:inst.REVERSE
A => POSN_VEL:inst.A
B => POSN_VEL:inst.B
READ_CLK => POSN_VEL:inst.CLK
RESETN => POSN_VEL:inst.RESETN
INT_10HZ => POSN_VEL:inst.CLK2
IO_DATA[0] <> lpm_bustri_oe0:inst4.tridata[0]
IO_DATA[0] <> lpm_bustri_oe0:inst6.tridata[0]
IO_DATA[0] <> lpm_bustri_oe0:inst7.tridata[0]
IO_DATA[1] <> lpm_bustri_oe0:inst4.tridata[1]
IO_DATA[1] <> lpm_bustri_oe0:inst6.tridata[1]
IO_DATA[1] <> lpm_bustri_oe0:inst7.tridata[1]
IO_DATA[2] <> lpm_bustri_oe0:inst4.tridata[2]
IO_DATA[2] <> lpm_bustri_oe0:inst6.tridata[2]
IO_DATA[2] <> lpm_bustri_oe0:inst7.tridata[2]
IO_DATA[3] <> lpm_bustri_oe0:inst4.tridata[3]
IO_DATA[3] <> lpm_bustri_oe0:inst6.tridata[3]
IO_DATA[3] <> lpm_bustri_oe0:inst7.tridata[3]
IO_DATA[4] <> lpm_bustri_oe0:inst4.tridata[4]
IO_DATA[4] <> lpm_bustri_oe0:inst6.tridata[4]
IO_DATA[4] <> lpm_bustri_oe0:inst7.tridata[4]
IO_DATA[5] <> lpm_bustri_oe0:inst4.tridata[5]
IO_DATA[5] <> lpm_bustri_oe0:inst6.tridata[5]
IO_DATA[5] <> lpm_bustri_oe0:inst7.tridata[5]
IO_DATA[6] <> lpm_bustri_oe0:inst4.tridata[6]
IO_DATA[6] <> lpm_bustri_oe0:inst6.tridata[6]
IO_DATA[6] <> lpm_bustri_oe0:inst7.tridata[6]
IO_DATA[7] <> lpm_bustri_oe0:inst4.tridata[7]
IO_DATA[7] <> lpm_bustri_oe0:inst6.tridata[7]
IO_DATA[7] <> lpm_bustri_oe0:inst7.tridata[7]
IO_DATA[8] <> lpm_bustri_oe0:inst4.tridata[8]
IO_DATA[8] <> lpm_bustri_oe0:inst6.tridata[8]
IO_DATA[8] <> lpm_bustri_oe0:inst7.tridata[8]
IO_DATA[9] <> lpm_bustri_oe0:inst4.tridata[9]
IO_DATA[9] <> lpm_bustri_oe0:inst6.tridata[9]
IO_DATA[9] <> lpm_bustri_oe0:inst7.tridata[9]
IO_DATA[10] <> lpm_bustri_oe0:inst4.tridata[10]
IO_DATA[10] <> lpm_bustri_oe0:inst6.tridata[10]
IO_DATA[10] <> lpm_bustri_oe0:inst7.tridata[10]
IO_DATA[11] <> lpm_bustri_oe0:inst4.tridata[11]
IO_DATA[11] <> lpm_bustri_oe0:inst6.tridata[11]
IO_DATA[11] <> lpm_bustri_oe0:inst7.tridata[11]
IO_DATA[12] <> lpm_bustri_oe0:inst4.tridata[12]
IO_DATA[12] <> lpm_bustri_oe0:inst6.tridata[12]
IO_DATA[12] <> lpm_bustri_oe0:inst7.tridata[12]
IO_DATA[13] <> lpm_bustri_oe0:inst4.tridata[13]
IO_DATA[13] <> lpm_bustri_oe0:inst6.tridata[13]
IO_DATA[13] <> lpm_bustri_oe0:inst7.tridata[13]
IO_DATA[14] <> lpm_bustri_oe0:inst4.tridata[14]
IO_DATA[14] <> lpm_bustri_oe0:inst6.tridata[14]
IO_DATA[14] <> lpm_bustri_oe0:inst7.tridata[14]
IO_DATA[15] <> lpm_bustri_oe0:inst4.tridata[15]
IO_DATA[15] <> lpm_bustri_oe0:inst6.tridata[15]
IO_DATA[15] <> lpm_bustri_oe0:inst7.tridata[15]
NIO_WRITE => inst24.IN0
NIO_WRITE => inst80.IN0
NIO_WRITE => inst82.IN0
POS_DIV_EN => inst24.IN1
POS[0] <= POSN_VEL:inst.POS[0]
POS[1] <= POSN_VEL:inst.POS[1]
POS[2] <= POSN_VEL:inst.POS[2]
POS[3] <= POSN_VEL:inst.POS[3]
POS[4] <= POSN_VEL:inst.POS[4]
POS[5] <= POSN_VEL:inst.POS[5]
POS[6] <= POSN_VEL:inst.POS[6]
POS[7] <= POSN_VEL:inst.POS[7]
POS[8] <= POSN_VEL:inst.POS[8]
POS[9] <= POSN_VEL:inst.POS[9]
POS[10] <= POSN_VEL:inst.POS[10]
POS[11] <= POSN_VEL:inst.POS[11]
POS[12] <= POSN_VEL:inst.POS[12]
POS[13] <= POSN_VEL:inst.POS[13]
POS[14] <= POSN_VEL:inst.POS[14]
POS[15] <= POSN_VEL:inst.POS[15]
POS[16] <= POSN_VEL:inst.POS[16]
POS[17] <= POSN_VEL:inst.POS[17]
POS[18] <= POSN_VEL:inst.POS[18]
POS[19] <= POSN_VEL:inst.POS[19]
POS[20] <= POSN_VEL:inst.POS[20]
POS[21] <= POSN_VEL:inst.POS[21]
POS[22] <= POSN_VEL:inst.POS[22]
POS[23] <= POSN_VEL:inst.POS[23]
POS[24] <= POSN_VEL:inst.POS[24]
POS[25] <= POSN_VEL:inst.POS[25]
POS[26] <= POSN_VEL:inst.POS[26]
POS[27] <= POSN_VEL:inst.POS[27]
POS[28] <= POSN_VEL:inst.POS[28]
POS[29] <= POSN_VEL:inst.POS[29]
POS[30] <= POSN_VEL:inst.POS[30]
POS[31] <= POSN_VEL:inst.POS[31]
VEL_EN => inst80.IN1
VEL[0] <= POSN_VEL:inst.VEL[0]
VEL[1] <= POSN_VEL:inst.VEL[1]
VEL[2] <= POSN_VEL:inst.VEL[2]
VEL[3] <= POSN_VEL:inst.VEL[3]
VEL[4] <= POSN_VEL:inst.VEL[4]
VEL[5] <= POSN_VEL:inst.VEL[5]
VEL[6] <= POSN_VEL:inst.VEL[6]
VEL[7] <= POSN_VEL:inst.VEL[7]
VEL[8] <= POSN_VEL:inst.VEL[8]
VEL[9] <= POSN_VEL:inst.VEL[9]
VEL[10] <= POSN_VEL:inst.VEL[10]
VEL[11] <= POSN_VEL:inst.VEL[11]
VEL[12] <= POSN_VEL:inst.VEL[12]
VEL[13] <= POSN_VEL:inst.VEL[13]
VEL[14] <= POSN_VEL:inst.VEL[14]
VEL[15] <= POSN_VEL:inst.VEL[15]
VEL[16] <= POSN_VEL:inst.VEL[16]
VEL[17] <= POSN_VEL:inst.VEL[17]
VEL[18] <= POSN_VEL:inst.VEL[18]
VEL[19] <= POSN_VEL:inst.VEL[19]
VEL[20] <= POSN_VEL:inst.VEL[20]
VEL[21] <= POSN_VEL:inst.VEL[21]
VEL[22] <= POSN_VEL:inst.VEL[22]
VEL[23] <= POSN_VEL:inst.VEL[23]
VEL[24] <= POSN_VEL:inst.VEL[24]
VEL[25] <= POSN_VEL:inst.VEL[25]
VEL[26] <= POSN_VEL:inst.VEL[26]
VEL[27] <= POSN_VEL:inst.VEL[27]
VEL[28] <= POSN_VEL:inst.VEL[28]
VEL[29] <= POSN_VEL:inst.VEL[29]
VEL[30] <= POSN_VEL:inst.VEL[30]
VEL[31] <= POSN_VEL:inst.VEL[31]
ACC_EN => inst82.IN1


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst
ACC[0] <= lpm_add_sub_oe0:inst16.result[0]
ACC[1] <= lpm_add_sub_oe0:inst16.result[1]
ACC[2] <= lpm_add_sub_oe0:inst16.result[2]
ACC[3] <= lpm_add_sub_oe0:inst16.result[3]
ACC[4] <= lpm_add_sub_oe0:inst16.result[4]
ACC[5] <= lpm_add_sub_oe0:inst16.result[5]
ACC[6] <= lpm_add_sub_oe0:inst16.result[6]
ACC[7] <= lpm_add_sub_oe0:inst16.result[7]
ACC[8] <= lpm_add_sub_oe0:inst16.result[8]
ACC[9] <= lpm_add_sub_oe0:inst16.result[9]
ACC[10] <= lpm_add_sub_oe0:inst16.result[10]
ACC[11] <= lpm_add_sub_oe0:inst16.result[11]
ACC[12] <= lpm_add_sub_oe0:inst16.result[12]
ACC[13] <= lpm_add_sub_oe0:inst16.result[13]
ACC[14] <= lpm_add_sub_oe0:inst16.result[14]
ACC[15] <= lpm_add_sub_oe0:inst16.result[15]
ACC[16] <= lpm_add_sub_oe0:inst16.result[16]
ACC[17] <= lpm_add_sub_oe0:inst16.result[17]
ACC[18] <= lpm_add_sub_oe0:inst16.result[18]
ACC[19] <= lpm_add_sub_oe0:inst16.result[19]
ACC[20] <= lpm_add_sub_oe0:inst16.result[20]
ACC[21] <= lpm_add_sub_oe0:inst16.result[21]
ACC[22] <= lpm_add_sub_oe0:inst16.result[22]
ACC[23] <= lpm_add_sub_oe0:inst16.result[23]
ACC[24] <= lpm_add_sub_oe0:inst16.result[24]
ACC[25] <= lpm_add_sub_oe0:inst16.result[25]
ACC[26] <= lpm_add_sub_oe0:inst16.result[26]
ACC[27] <= lpm_add_sub_oe0:inst16.result[27]
ACC[28] <= lpm_add_sub_oe0:inst16.result[28]
ACC[29] <= lpm_add_sub_oe0:inst16.result[29]
ACC[30] <= lpm_add_sub_oe0:inst16.result[30]
ACC[31] <= lpm_add_sub_oe0:inst16.result[31]
CLK2 => lpm_dff_oe0:inst12.clock
CLK2 => lpm_dff_oe0:inst10.clock
CLK2 => lpm_dff_oe0:inst11.clock
CLK2 => lpm_dff_oe0:inst14.clock
RESETN => inst5.IN0
RESETN => QUADRATURE_DECODE:inst.RESETN
REVERSE => inst9.IN0
A => QUADRATURE_DECODE:inst.A
B => QUADRATURE_DECODE:inst.B
CLK => QUADRATURE_DECODE:inst.CLK
POS[0] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
POS[1] <= C[1].DB_MAX_OUTPUT_PORT_TYPE
POS[2] <= C[2].DB_MAX_OUTPUT_PORT_TYPE
POS[3] <= C[3].DB_MAX_OUTPUT_PORT_TYPE
POS[4] <= C[4].DB_MAX_OUTPUT_PORT_TYPE
POS[5] <= C[5].DB_MAX_OUTPUT_PORT_TYPE
POS[6] <= C[6].DB_MAX_OUTPUT_PORT_TYPE
POS[7] <= C[7].DB_MAX_OUTPUT_PORT_TYPE
POS[8] <= C[8].DB_MAX_OUTPUT_PORT_TYPE
POS[9] <= C[9].DB_MAX_OUTPUT_PORT_TYPE
POS[10] <= C[10].DB_MAX_OUTPUT_PORT_TYPE
POS[11] <= C[11].DB_MAX_OUTPUT_PORT_TYPE
POS[12] <= C[12].DB_MAX_OUTPUT_PORT_TYPE
POS[13] <= C[13].DB_MAX_OUTPUT_PORT_TYPE
POS[14] <= C[14].DB_MAX_OUTPUT_PORT_TYPE
POS[15] <= C[15].DB_MAX_OUTPUT_PORT_TYPE
POS[16] <= C[16].DB_MAX_OUTPUT_PORT_TYPE
POS[17] <= C[17].DB_MAX_OUTPUT_PORT_TYPE
POS[18] <= C[18].DB_MAX_OUTPUT_PORT_TYPE
POS[19] <= C[19].DB_MAX_OUTPUT_PORT_TYPE
POS[20] <= C[20].DB_MAX_OUTPUT_PORT_TYPE
POS[21] <= C[21].DB_MAX_OUTPUT_PORT_TYPE
POS[22] <= C[22].DB_MAX_OUTPUT_PORT_TYPE
POS[23] <= C[23].DB_MAX_OUTPUT_PORT_TYPE
POS[24] <= C[24].DB_MAX_OUTPUT_PORT_TYPE
POS[25] <= C[25].DB_MAX_OUTPUT_PORT_TYPE
POS[26] <= C[26].DB_MAX_OUTPUT_PORT_TYPE
POS[27] <= C[27].DB_MAX_OUTPUT_PORT_TYPE
POS[28] <= C[28].DB_MAX_OUTPUT_PORT_TYPE
POS[29] <= C[29].DB_MAX_OUTPUT_PORT_TYPE
POS[30] <= C[30].DB_MAX_OUTPUT_PORT_TYPE
POS[31] <= C[31].DB_MAX_OUTPUT_PORT_TYPE
VEL[0] <= lpm_mult_oe0:inst18.result[0]
VEL[1] <= lpm_mult_oe0:inst18.result[1]
VEL[2] <= lpm_mult_oe0:inst18.result[2]
VEL[3] <= lpm_mult_oe0:inst18.result[3]
VEL[4] <= lpm_mult_oe0:inst18.result[4]
VEL[5] <= lpm_mult_oe0:inst18.result[5]
VEL[6] <= lpm_mult_oe0:inst18.result[6]
VEL[7] <= lpm_mult_oe0:inst18.result[7]
VEL[8] <= lpm_mult_oe0:inst18.result[8]
VEL[9] <= lpm_mult_oe0:inst18.result[9]
VEL[10] <= lpm_mult_oe0:inst18.result[10]
VEL[11] <= lpm_mult_oe0:inst18.result[11]
VEL[12] <= lpm_mult_oe0:inst18.result[12]
VEL[13] <= lpm_mult_oe0:inst18.result[13]
VEL[14] <= lpm_mult_oe0:inst18.result[14]
VEL[15] <= lpm_mult_oe0:inst18.result[15]
VEL[16] <= lpm_mult_oe0:inst18.result[16]
VEL[17] <= lpm_mult_oe0:inst18.result[17]
VEL[18] <= lpm_mult_oe0:inst18.result[18]
VEL[19] <= lpm_mult_oe0:inst18.result[19]
VEL[20] <= lpm_mult_oe0:inst18.result[20]
VEL[21] <= lpm_mult_oe0:inst18.result[21]
VEL[22] <= lpm_mult_oe0:inst18.result[22]
VEL[23] <= lpm_mult_oe0:inst18.result[23]
VEL[24] <= lpm_mult_oe0:inst18.result[24]
VEL[25] <= lpm_mult_oe0:inst18.result[25]
VEL[26] <= lpm_mult_oe0:inst18.result[26]
VEL[27] <= lpm_mult_oe0:inst18.result[27]
VEL[28] <= lpm_mult_oe0:inst18.result[28]
VEL[29] <= lpm_mult_oe0:inst18.result[29]
VEL[30] <= lpm_mult_oe0:inst18.result[30]
VEL[31] <= lpm_mult_oe0:inst18.result[31]
Vel_CLK_PERIOD[0] => lpm_mult_oe0:inst18.datab[0]
Vel_CLK_PERIOD[1] => lpm_mult_oe0:inst18.datab[1]
Vel_CLK_PERIOD[2] => lpm_mult_oe0:inst18.datab[2]
Vel_CLK_PERIOD[3] => lpm_mult_oe0:inst18.datab[3]
Vel_CLK_PERIOD[4] => lpm_mult_oe0:inst18.datab[4]


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_add_sub_oe0:inst16
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
datab[17] => lpm_add_sub:lpm_add_sub_component.datab[17]
datab[18] => lpm_add_sub:lpm_add_sub_component.datab[18]
datab[19] => lpm_add_sub:lpm_add_sub_component.datab[19]
datab[20] => lpm_add_sub:lpm_add_sub_component.datab[20]
datab[21] => lpm_add_sub:lpm_add_sub_component.datab[21]
datab[22] => lpm_add_sub:lpm_add_sub_component.datab[22]
datab[23] => lpm_add_sub:lpm_add_sub_component.datab[23]
datab[24] => lpm_add_sub:lpm_add_sub_component.datab[24]
datab[25] => lpm_add_sub:lpm_add_sub_component.datab[25]
datab[26] => lpm_add_sub:lpm_add_sub_component.datab[26]
datab[27] => lpm_add_sub:lpm_add_sub_component.datab[27]
datab[28] => lpm_add_sub:lpm_add_sub_component.datab[28]
datab[29] => lpm_add_sub:lpm_add_sub_component.datab[29]
datab[30] => lpm_add_sub:lpm_add_sub_component.datab[30]
datab[31] => lpm_add_sub:lpm_add_sub_component.datab[31]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_add_sub_oe0:inst16|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_nfh:auto_generated.dataa[0]
dataa[1] => add_sub_nfh:auto_generated.dataa[1]
dataa[2] => add_sub_nfh:auto_generated.dataa[2]
dataa[3] => add_sub_nfh:auto_generated.dataa[3]
dataa[4] => add_sub_nfh:auto_generated.dataa[4]
dataa[5] => add_sub_nfh:auto_generated.dataa[5]
dataa[6] => add_sub_nfh:auto_generated.dataa[6]
dataa[7] => add_sub_nfh:auto_generated.dataa[7]
dataa[8] => add_sub_nfh:auto_generated.dataa[8]
dataa[9] => add_sub_nfh:auto_generated.dataa[9]
dataa[10] => add_sub_nfh:auto_generated.dataa[10]
dataa[11] => add_sub_nfh:auto_generated.dataa[11]
dataa[12] => add_sub_nfh:auto_generated.dataa[12]
dataa[13] => add_sub_nfh:auto_generated.dataa[13]
dataa[14] => add_sub_nfh:auto_generated.dataa[14]
dataa[15] => add_sub_nfh:auto_generated.dataa[15]
dataa[16] => add_sub_nfh:auto_generated.dataa[16]
dataa[17] => add_sub_nfh:auto_generated.dataa[17]
dataa[18] => add_sub_nfh:auto_generated.dataa[18]
dataa[19] => add_sub_nfh:auto_generated.dataa[19]
dataa[20] => add_sub_nfh:auto_generated.dataa[20]
dataa[21] => add_sub_nfh:auto_generated.dataa[21]
dataa[22] => add_sub_nfh:auto_generated.dataa[22]
dataa[23] => add_sub_nfh:auto_generated.dataa[23]
dataa[24] => add_sub_nfh:auto_generated.dataa[24]
dataa[25] => add_sub_nfh:auto_generated.dataa[25]
dataa[26] => add_sub_nfh:auto_generated.dataa[26]
dataa[27] => add_sub_nfh:auto_generated.dataa[27]
dataa[28] => add_sub_nfh:auto_generated.dataa[28]
dataa[29] => add_sub_nfh:auto_generated.dataa[29]
dataa[30] => add_sub_nfh:auto_generated.dataa[30]
dataa[31] => add_sub_nfh:auto_generated.dataa[31]
datab[0] => add_sub_nfh:auto_generated.datab[0]
datab[1] => add_sub_nfh:auto_generated.datab[1]
datab[2] => add_sub_nfh:auto_generated.datab[2]
datab[3] => add_sub_nfh:auto_generated.datab[3]
datab[4] => add_sub_nfh:auto_generated.datab[4]
datab[5] => add_sub_nfh:auto_generated.datab[5]
datab[6] => add_sub_nfh:auto_generated.datab[6]
datab[7] => add_sub_nfh:auto_generated.datab[7]
datab[8] => add_sub_nfh:auto_generated.datab[8]
datab[9] => add_sub_nfh:auto_generated.datab[9]
datab[10] => add_sub_nfh:auto_generated.datab[10]
datab[11] => add_sub_nfh:auto_generated.datab[11]
datab[12] => add_sub_nfh:auto_generated.datab[12]
datab[13] => add_sub_nfh:auto_generated.datab[13]
datab[14] => add_sub_nfh:auto_generated.datab[14]
datab[15] => add_sub_nfh:auto_generated.datab[15]
datab[16] => add_sub_nfh:auto_generated.datab[16]
datab[17] => add_sub_nfh:auto_generated.datab[17]
datab[18] => add_sub_nfh:auto_generated.datab[18]
datab[19] => add_sub_nfh:auto_generated.datab[19]
datab[20] => add_sub_nfh:auto_generated.datab[20]
datab[21] => add_sub_nfh:auto_generated.datab[21]
datab[22] => add_sub_nfh:auto_generated.datab[22]
datab[23] => add_sub_nfh:auto_generated.datab[23]
datab[24] => add_sub_nfh:auto_generated.datab[24]
datab[25] => add_sub_nfh:auto_generated.datab[25]
datab[26] => add_sub_nfh:auto_generated.datab[26]
datab[27] => add_sub_nfh:auto_generated.datab[27]
datab[28] => add_sub_nfh:auto_generated.datab[28]
datab[29] => add_sub_nfh:auto_generated.datab[29]
datab[30] => add_sub_nfh:auto_generated.datab[30]
datab[31] => add_sub_nfh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nfh:auto_generated.result[0]
result[1] <= add_sub_nfh:auto_generated.result[1]
result[2] <= add_sub_nfh:auto_generated.result[2]
result[3] <= add_sub_nfh:auto_generated.result[3]
result[4] <= add_sub_nfh:auto_generated.result[4]
result[5] <= add_sub_nfh:auto_generated.result[5]
result[6] <= add_sub_nfh:auto_generated.result[6]
result[7] <= add_sub_nfh:auto_generated.result[7]
result[8] <= add_sub_nfh:auto_generated.result[8]
result[9] <= add_sub_nfh:auto_generated.result[9]
result[10] <= add_sub_nfh:auto_generated.result[10]
result[11] <= add_sub_nfh:auto_generated.result[11]
result[12] <= add_sub_nfh:auto_generated.result[12]
result[13] <= add_sub_nfh:auto_generated.result[13]
result[14] <= add_sub_nfh:auto_generated.result[14]
result[15] <= add_sub_nfh:auto_generated.result[15]
result[16] <= add_sub_nfh:auto_generated.result[16]
result[17] <= add_sub_nfh:auto_generated.result[17]
result[18] <= add_sub_nfh:auto_generated.result[18]
result[19] <= add_sub_nfh:auto_generated.result[19]
result[20] <= add_sub_nfh:auto_generated.result[20]
result[21] <= add_sub_nfh:auto_generated.result[21]
result[22] <= add_sub_nfh:auto_generated.result[22]
result[23] <= add_sub_nfh:auto_generated.result[23]
result[24] <= add_sub_nfh:auto_generated.result[24]
result[25] <= add_sub_nfh:auto_generated.result[25]
result[26] <= add_sub_nfh:auto_generated.result[26]
result[27] <= add_sub_nfh:auto_generated.result[27]
result[28] <= add_sub_nfh:auto_generated.result[28]
result[29] <= add_sub_nfh:auto_generated.result[29]
result[30] <= add_sub_nfh:auto_generated.result[30]
result[31] <= add_sub_nfh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_add_sub_oe0:inst16|lpm_add_sub:lpm_add_sub_component|add_sub_nfh:auto_generated
dataa[0] => op_1.IN63
dataa[1] => op_1.IN61
dataa[2] => op_1.IN59
dataa[3] => op_1.IN57
dataa[4] => op_1.IN55
dataa[5] => op_1.IN53
dataa[6] => op_1.IN51
dataa[7] => op_1.IN49
dataa[8] => op_1.IN47
dataa[9] => op_1.IN45
dataa[10] => op_1.IN43
dataa[11] => op_1.IN41
dataa[12] => op_1.IN39
dataa[13] => op_1.IN37
dataa[14] => op_1.IN35
dataa[15] => op_1.IN33
dataa[16] => op_1.IN31
dataa[17] => op_1.IN29
dataa[18] => op_1.IN27
dataa[19] => op_1.IN25
dataa[20] => op_1.IN23
dataa[21] => op_1.IN21
dataa[22] => op_1.IN19
dataa[23] => op_1.IN17
dataa[24] => op_1.IN15
dataa[25] => op_1.IN13
dataa[26] => op_1.IN11
dataa[27] => op_1.IN9
dataa[28] => op_1.IN7
dataa[29] => op_1.IN5
dataa[30] => op_1.IN3
dataa[31] => op_1.IN1
datab[0] => op_1.IN64
datab[1] => op_1.IN62
datab[2] => op_1.IN60
datab[3] => op_1.IN58
datab[4] => op_1.IN56
datab[5] => op_1.IN54
datab[6] => op_1.IN52
datab[7] => op_1.IN50
datab[8] => op_1.IN48
datab[9] => op_1.IN46
datab[10] => op_1.IN44
datab[11] => op_1.IN42
datab[12] => op_1.IN40
datab[13] => op_1.IN38
datab[14] => op_1.IN36
datab[15] => op_1.IN34
datab[16] => op_1.IN32
datab[17] => op_1.IN30
datab[18] => op_1.IN28
datab[19] => op_1.IN26
datab[20] => op_1.IN24
datab[21] => op_1.IN22
datab[22] => op_1.IN20
datab[23] => op_1.IN18
datab[24] => op_1.IN16
datab[25] => op_1.IN14
datab[26] => op_1.IN12
datab[27] => op_1.IN10
datab[28] => op_1.IN8
datab[29] => op_1.IN6
datab[30] => op_1.IN4
datab[31] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst12
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_add_sub_oe0:inst15
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
datab[17] => lpm_add_sub:lpm_add_sub_component.datab[17]
datab[18] => lpm_add_sub:lpm_add_sub_component.datab[18]
datab[19] => lpm_add_sub:lpm_add_sub_component.datab[19]
datab[20] => lpm_add_sub:lpm_add_sub_component.datab[20]
datab[21] => lpm_add_sub:lpm_add_sub_component.datab[21]
datab[22] => lpm_add_sub:lpm_add_sub_component.datab[22]
datab[23] => lpm_add_sub:lpm_add_sub_component.datab[23]
datab[24] => lpm_add_sub:lpm_add_sub_component.datab[24]
datab[25] => lpm_add_sub:lpm_add_sub_component.datab[25]
datab[26] => lpm_add_sub:lpm_add_sub_component.datab[26]
datab[27] => lpm_add_sub:lpm_add_sub_component.datab[27]
datab[28] => lpm_add_sub:lpm_add_sub_component.datab[28]
datab[29] => lpm_add_sub:lpm_add_sub_component.datab[29]
datab[30] => lpm_add_sub:lpm_add_sub_component.datab[30]
datab[31] => lpm_add_sub:lpm_add_sub_component.datab[31]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_add_sub_oe0:inst15|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_nfh:auto_generated.dataa[0]
dataa[1] => add_sub_nfh:auto_generated.dataa[1]
dataa[2] => add_sub_nfh:auto_generated.dataa[2]
dataa[3] => add_sub_nfh:auto_generated.dataa[3]
dataa[4] => add_sub_nfh:auto_generated.dataa[4]
dataa[5] => add_sub_nfh:auto_generated.dataa[5]
dataa[6] => add_sub_nfh:auto_generated.dataa[6]
dataa[7] => add_sub_nfh:auto_generated.dataa[7]
dataa[8] => add_sub_nfh:auto_generated.dataa[8]
dataa[9] => add_sub_nfh:auto_generated.dataa[9]
dataa[10] => add_sub_nfh:auto_generated.dataa[10]
dataa[11] => add_sub_nfh:auto_generated.dataa[11]
dataa[12] => add_sub_nfh:auto_generated.dataa[12]
dataa[13] => add_sub_nfh:auto_generated.dataa[13]
dataa[14] => add_sub_nfh:auto_generated.dataa[14]
dataa[15] => add_sub_nfh:auto_generated.dataa[15]
dataa[16] => add_sub_nfh:auto_generated.dataa[16]
dataa[17] => add_sub_nfh:auto_generated.dataa[17]
dataa[18] => add_sub_nfh:auto_generated.dataa[18]
dataa[19] => add_sub_nfh:auto_generated.dataa[19]
dataa[20] => add_sub_nfh:auto_generated.dataa[20]
dataa[21] => add_sub_nfh:auto_generated.dataa[21]
dataa[22] => add_sub_nfh:auto_generated.dataa[22]
dataa[23] => add_sub_nfh:auto_generated.dataa[23]
dataa[24] => add_sub_nfh:auto_generated.dataa[24]
dataa[25] => add_sub_nfh:auto_generated.dataa[25]
dataa[26] => add_sub_nfh:auto_generated.dataa[26]
dataa[27] => add_sub_nfh:auto_generated.dataa[27]
dataa[28] => add_sub_nfh:auto_generated.dataa[28]
dataa[29] => add_sub_nfh:auto_generated.dataa[29]
dataa[30] => add_sub_nfh:auto_generated.dataa[30]
dataa[31] => add_sub_nfh:auto_generated.dataa[31]
datab[0] => add_sub_nfh:auto_generated.datab[0]
datab[1] => add_sub_nfh:auto_generated.datab[1]
datab[2] => add_sub_nfh:auto_generated.datab[2]
datab[3] => add_sub_nfh:auto_generated.datab[3]
datab[4] => add_sub_nfh:auto_generated.datab[4]
datab[5] => add_sub_nfh:auto_generated.datab[5]
datab[6] => add_sub_nfh:auto_generated.datab[6]
datab[7] => add_sub_nfh:auto_generated.datab[7]
datab[8] => add_sub_nfh:auto_generated.datab[8]
datab[9] => add_sub_nfh:auto_generated.datab[9]
datab[10] => add_sub_nfh:auto_generated.datab[10]
datab[11] => add_sub_nfh:auto_generated.datab[11]
datab[12] => add_sub_nfh:auto_generated.datab[12]
datab[13] => add_sub_nfh:auto_generated.datab[13]
datab[14] => add_sub_nfh:auto_generated.datab[14]
datab[15] => add_sub_nfh:auto_generated.datab[15]
datab[16] => add_sub_nfh:auto_generated.datab[16]
datab[17] => add_sub_nfh:auto_generated.datab[17]
datab[18] => add_sub_nfh:auto_generated.datab[18]
datab[19] => add_sub_nfh:auto_generated.datab[19]
datab[20] => add_sub_nfh:auto_generated.datab[20]
datab[21] => add_sub_nfh:auto_generated.datab[21]
datab[22] => add_sub_nfh:auto_generated.datab[22]
datab[23] => add_sub_nfh:auto_generated.datab[23]
datab[24] => add_sub_nfh:auto_generated.datab[24]
datab[25] => add_sub_nfh:auto_generated.datab[25]
datab[26] => add_sub_nfh:auto_generated.datab[26]
datab[27] => add_sub_nfh:auto_generated.datab[27]
datab[28] => add_sub_nfh:auto_generated.datab[28]
datab[29] => add_sub_nfh:auto_generated.datab[29]
datab[30] => add_sub_nfh:auto_generated.datab[30]
datab[31] => add_sub_nfh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nfh:auto_generated.result[0]
result[1] <= add_sub_nfh:auto_generated.result[1]
result[2] <= add_sub_nfh:auto_generated.result[2]
result[3] <= add_sub_nfh:auto_generated.result[3]
result[4] <= add_sub_nfh:auto_generated.result[4]
result[5] <= add_sub_nfh:auto_generated.result[5]
result[6] <= add_sub_nfh:auto_generated.result[6]
result[7] <= add_sub_nfh:auto_generated.result[7]
result[8] <= add_sub_nfh:auto_generated.result[8]
result[9] <= add_sub_nfh:auto_generated.result[9]
result[10] <= add_sub_nfh:auto_generated.result[10]
result[11] <= add_sub_nfh:auto_generated.result[11]
result[12] <= add_sub_nfh:auto_generated.result[12]
result[13] <= add_sub_nfh:auto_generated.result[13]
result[14] <= add_sub_nfh:auto_generated.result[14]
result[15] <= add_sub_nfh:auto_generated.result[15]
result[16] <= add_sub_nfh:auto_generated.result[16]
result[17] <= add_sub_nfh:auto_generated.result[17]
result[18] <= add_sub_nfh:auto_generated.result[18]
result[19] <= add_sub_nfh:auto_generated.result[19]
result[20] <= add_sub_nfh:auto_generated.result[20]
result[21] <= add_sub_nfh:auto_generated.result[21]
result[22] <= add_sub_nfh:auto_generated.result[22]
result[23] <= add_sub_nfh:auto_generated.result[23]
result[24] <= add_sub_nfh:auto_generated.result[24]
result[25] <= add_sub_nfh:auto_generated.result[25]
result[26] <= add_sub_nfh:auto_generated.result[26]
result[27] <= add_sub_nfh:auto_generated.result[27]
result[28] <= add_sub_nfh:auto_generated.result[28]
result[29] <= add_sub_nfh:auto_generated.result[29]
result[30] <= add_sub_nfh:auto_generated.result[30]
result[31] <= add_sub_nfh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_add_sub_oe0:inst15|lpm_add_sub:lpm_add_sub_component|add_sub_nfh:auto_generated
dataa[0] => op_1.IN63
dataa[1] => op_1.IN61
dataa[2] => op_1.IN59
dataa[3] => op_1.IN57
dataa[4] => op_1.IN55
dataa[5] => op_1.IN53
dataa[6] => op_1.IN51
dataa[7] => op_1.IN49
dataa[8] => op_1.IN47
dataa[9] => op_1.IN45
dataa[10] => op_1.IN43
dataa[11] => op_1.IN41
dataa[12] => op_1.IN39
dataa[13] => op_1.IN37
dataa[14] => op_1.IN35
dataa[15] => op_1.IN33
dataa[16] => op_1.IN31
dataa[17] => op_1.IN29
dataa[18] => op_1.IN27
dataa[19] => op_1.IN25
dataa[20] => op_1.IN23
dataa[21] => op_1.IN21
dataa[22] => op_1.IN19
dataa[23] => op_1.IN17
dataa[24] => op_1.IN15
dataa[25] => op_1.IN13
dataa[26] => op_1.IN11
dataa[27] => op_1.IN9
dataa[28] => op_1.IN7
dataa[29] => op_1.IN5
dataa[30] => op_1.IN3
dataa[31] => op_1.IN1
datab[0] => op_1.IN64
datab[1] => op_1.IN62
datab[2] => op_1.IN60
datab[3] => op_1.IN58
datab[4] => op_1.IN56
datab[5] => op_1.IN54
datab[6] => op_1.IN52
datab[7] => op_1.IN50
datab[8] => op_1.IN48
datab[9] => op_1.IN46
datab[10] => op_1.IN44
datab[11] => op_1.IN42
datab[12] => op_1.IN40
datab[13] => op_1.IN38
datab[14] => op_1.IN36
datab[15] => op_1.IN34
datab[16] => op_1.IN32
datab[17] => op_1.IN30
datab[18] => op_1.IN28
datab[19] => op_1.IN26
datab[20] => op_1.IN24
datab[21] => op_1.IN22
datab[22] => op_1.IN20
datab[23] => op_1.IN18
datab[24] => op_1.IN16
datab[25] => op_1.IN14
datab[26] => op_1.IN12
datab[27] => op_1.IN10
datab[28] => op_1.IN8
datab[29] => op_1.IN6
datab[30] => op_1.IN4
datab[31] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst10
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
updown => lpm_counter:lpm_counter_component.updown
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]
q[16] <= lpm_counter:lpm_counter_component.q[16]
q[17] <= lpm_counter:lpm_counter_component.q[17]
q[18] <= lpm_counter:lpm_counter_component.q[18]
q[19] <= lpm_counter:lpm_counter_component.q[19]
q[20] <= lpm_counter:lpm_counter_component.q[20]
q[21] <= lpm_counter:lpm_counter_component.q[21]
q[22] <= lpm_counter:lpm_counter_component.q[22]
q[23] <= lpm_counter:lpm_counter_component.q[23]
q[24] <= lpm_counter:lpm_counter_component.q[24]
q[25] <= lpm_counter:lpm_counter_component.q[25]
q[26] <= lpm_counter:lpm_counter_component.q[26]
q[27] <= lpm_counter:lpm_counter_component.q[27]
q[28] <= lpm_counter:lpm_counter_component.q[28]
q[29] <= lpm_counter:lpm_counter_component.q[29]
q[30] <= lpm_counter:lpm_counter_component.q[30]
q[31] <= lpm_counter:lpm_counter_component.q[31]


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component
clock => cntr_mrg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => cntr_mrg:auto_generated.updown
aclr => cntr_mrg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_mrg:auto_generated.q[0]
q[1] <= cntr_mrg:auto_generated.q[1]
q[2] <= cntr_mrg:auto_generated.q[2]
q[3] <= cntr_mrg:auto_generated.q[3]
q[4] <= cntr_mrg:auto_generated.q[4]
q[5] <= cntr_mrg:auto_generated.q[5]
q[6] <= cntr_mrg:auto_generated.q[6]
q[7] <= cntr_mrg:auto_generated.q[7]
q[8] <= cntr_mrg:auto_generated.q[8]
q[9] <= cntr_mrg:auto_generated.q[9]
q[10] <= cntr_mrg:auto_generated.q[10]
q[11] <= cntr_mrg:auto_generated.q[11]
q[12] <= cntr_mrg:auto_generated.q[12]
q[13] <= cntr_mrg:auto_generated.q[13]
q[14] <= cntr_mrg:auto_generated.q[14]
q[15] <= cntr_mrg:auto_generated.q[15]
q[16] <= cntr_mrg:auto_generated.q[16]
q[17] <= cntr_mrg:auto_generated.q[17]
q[18] <= cntr_mrg:auto_generated.q[18]
q[19] <= cntr_mrg:auto_generated.q[19]
q[20] <= cntr_mrg:auto_generated.q[20]
q[21] <= cntr_mrg:auto_generated.q[21]
q[22] <= cntr_mrg:auto_generated.q[22]
q[23] <= cntr_mrg:auto_generated.q[23]
q[24] <= cntr_mrg:auto_generated.q[24]
q[25] <= cntr_mrg:auto_generated.q[25]
q[26] <= cntr_mrg:auto_generated.q[26]
q[27] <= cntr_mrg:auto_generated.q[27]
q[28] <= cntr_mrg:auto_generated.q[28]
q[29] <= cntr_mrg:auto_generated.q[29]
q[30] <= cntr_mrg:auto_generated.q[30]
q[31] <= cntr_mrg:auto_generated.q[31]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated
aclr => counter_reg_bit1a[31].ACLR
aclr => counter_reg_bit1a[30].ACLR
aclr => counter_reg_bit1a[29].ACLR
aclr => counter_reg_bit1a[28].ACLR
aclr => counter_reg_bit1a[27].ACLR
aclr => counter_reg_bit1a[26].ACLR
aclr => counter_reg_bit1a[25].ACLR
aclr => counter_reg_bit1a[24].ACLR
aclr => counter_reg_bit1a[23].ACLR
aclr => counter_reg_bit1a[22].ACLR
aclr => counter_reg_bit1a[21].ACLR
aclr => counter_reg_bit1a[20].ACLR
aclr => counter_reg_bit1a[19].ACLR
aclr => counter_reg_bit1a[18].ACLR
aclr => counter_reg_bit1a[17].ACLR
aclr => counter_reg_bit1a[16].ACLR
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[31].CLK
clock => counter_reg_bit1a[30].CLK
clock => counter_reg_bit1a[29].CLK
clock => counter_reg_bit1a[28].CLK
clock => counter_reg_bit1a[27].CLK
clock => counter_reg_bit1a[26].CLK
clock => counter_reg_bit1a[25].CLK
clock => counter_reg_bit1a[24].CLK
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
q[22] <= counter_reg_bit1a[22].REGOUT
q[23] <= counter_reg_bit1a[23].REGOUT
q[24] <= counter_reg_bit1a[24].REGOUT
q[25] <= counter_reg_bit1a[25].REGOUT
q[26] <= counter_reg_bit1a[26].REGOUT
q[27] <= counter_reg_bit1a[27].REGOUT
q[28] <= counter_reg_bit1a[28].REGOUT
q[29] <= counter_reg_bit1a[29].REGOUT
q[30] <= counter_reg_bit1a[30].REGOUT
q[31] <= counter_reg_bit1a[31].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB
updown => counter_comb_bita12.DATAB
updown => counter_comb_bita13.DATAB
updown => counter_comb_bita14.DATAB
updown => counter_comb_bita15.DATAB
updown => counter_comb_bita16.DATAB
updown => counter_comb_bita17.DATAB
updown => counter_comb_bita18.DATAB
updown => counter_comb_bita19.DATAB
updown => counter_comb_bita20.DATAB
updown => counter_comb_bita21.DATAB
updown => counter_comb_bita22.DATAB
updown => counter_comb_bita23.DATAB
updown => counter_comb_bita24.DATAB
updown => counter_comb_bita25.DATAB
updown => counter_comb_bita26.DATAB
updown => counter_comb_bita27.DATAB
updown => counter_comb_bita28.DATAB
updown => counter_comb_bita29.DATAB
updown => counter_comb_bita30.DATAB
updown => counter_comb_bita31.DATAB


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst
cdir <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst23.CLK
CLK => inst4.CLK
CLK => inst12.CLK
CLK => inst24.CLK
CLK => inst10.CLK
CLK => inst19.CLK
CLK => inst1.CLK
CLK => inst.CLK
A => inst4.DATAIN
RESETN => inst9.ACLR
RESETN => inst5.ACLR
RESETN => inst1.ACLR
RESETN => inst7.ACLR
RESETN => inst.ACLR
B => inst10.DATAIN
cpulse <= inst.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst11
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst14
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_mult_oe0:inst18
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
dataa[16] => lpm_mult:lpm_mult_component.dataa[16]
dataa[17] => lpm_mult:lpm_mult_component.dataa[17]
dataa[18] => lpm_mult:lpm_mult_component.dataa[18]
dataa[19] => lpm_mult:lpm_mult_component.dataa[19]
dataa[20] => lpm_mult:lpm_mult_component.dataa[20]
dataa[21] => lpm_mult:lpm_mult_component.dataa[21]
dataa[22] => lpm_mult:lpm_mult_component.dataa[22]
dataa[23] => lpm_mult:lpm_mult_component.dataa[23]
dataa[24] => lpm_mult:lpm_mult_component.dataa[24]
dataa[25] => lpm_mult:lpm_mult_component.dataa[25]
dataa[26] => lpm_mult:lpm_mult_component.dataa[26]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_mult_oe0:inst18|lpm_mult:lpm_mult_component
dataa[0] => mult_j2n:auto_generated.dataa[0]
dataa[1] => mult_j2n:auto_generated.dataa[1]
dataa[2] => mult_j2n:auto_generated.dataa[2]
dataa[3] => mult_j2n:auto_generated.dataa[3]
dataa[4] => mult_j2n:auto_generated.dataa[4]
dataa[5] => mult_j2n:auto_generated.dataa[5]
dataa[6] => mult_j2n:auto_generated.dataa[6]
dataa[7] => mult_j2n:auto_generated.dataa[7]
dataa[8] => mult_j2n:auto_generated.dataa[8]
dataa[9] => mult_j2n:auto_generated.dataa[9]
dataa[10] => mult_j2n:auto_generated.dataa[10]
dataa[11] => mult_j2n:auto_generated.dataa[11]
dataa[12] => mult_j2n:auto_generated.dataa[12]
dataa[13] => mult_j2n:auto_generated.dataa[13]
dataa[14] => mult_j2n:auto_generated.dataa[14]
dataa[15] => mult_j2n:auto_generated.dataa[15]
dataa[16] => mult_j2n:auto_generated.dataa[16]
dataa[17] => mult_j2n:auto_generated.dataa[17]
dataa[18] => mult_j2n:auto_generated.dataa[18]
dataa[19] => mult_j2n:auto_generated.dataa[19]
dataa[20] => mult_j2n:auto_generated.dataa[20]
dataa[21] => mult_j2n:auto_generated.dataa[21]
dataa[22] => mult_j2n:auto_generated.dataa[22]
dataa[23] => mult_j2n:auto_generated.dataa[23]
dataa[24] => mult_j2n:auto_generated.dataa[24]
dataa[25] => mult_j2n:auto_generated.dataa[25]
dataa[26] => mult_j2n:auto_generated.dataa[26]
datab[0] => mult_j2n:auto_generated.datab[0]
datab[1] => mult_j2n:auto_generated.datab[1]
datab[2] => mult_j2n:auto_generated.datab[2]
datab[3] => mult_j2n:auto_generated.datab[3]
datab[4] => mult_j2n:auto_generated.datab[4]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_j2n:auto_generated.result[0]
result[1] <= mult_j2n:auto_generated.result[1]
result[2] <= mult_j2n:auto_generated.result[2]
result[3] <= mult_j2n:auto_generated.result[3]
result[4] <= mult_j2n:auto_generated.result[4]
result[5] <= mult_j2n:auto_generated.result[5]
result[6] <= mult_j2n:auto_generated.result[6]
result[7] <= mult_j2n:auto_generated.result[7]
result[8] <= mult_j2n:auto_generated.result[8]
result[9] <= mult_j2n:auto_generated.result[9]
result[10] <= mult_j2n:auto_generated.result[10]
result[11] <= mult_j2n:auto_generated.result[11]
result[12] <= mult_j2n:auto_generated.result[12]
result[13] <= mult_j2n:auto_generated.result[13]
result[14] <= mult_j2n:auto_generated.result[14]
result[15] <= mult_j2n:auto_generated.result[15]
result[16] <= mult_j2n:auto_generated.result[16]
result[17] <= mult_j2n:auto_generated.result[17]
result[18] <= mult_j2n:auto_generated.result[18]
result[19] <= mult_j2n:auto_generated.result[19]
result[20] <= mult_j2n:auto_generated.result[20]
result[21] <= mult_j2n:auto_generated.result[21]
result[22] <= mult_j2n:auto_generated.result[22]
result[23] <= mult_j2n:auto_generated.result[23]
result[24] <= mult_j2n:auto_generated.result[24]
result[25] <= mult_j2n:auto_generated.result[25]
result[26] <= mult_j2n:auto_generated.result[26]
result[27] <= mult_j2n:auto_generated.result[27]
result[28] <= mult_j2n:auto_generated.result[28]
result[29] <= mult_j2n:auto_generated.result[29]
result[30] <= mult_j2n:auto_generated.result[30]
result[31] <= mult_j2n:auto_generated.result[31]


|DE2bot|OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_mult_oe0:inst18|lpm_mult:lpm_mult_component|mult_j2n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
dataa[25] => mac_mult3.DATAA7
dataa[26] => mac_mult3.DATAA8
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst22|lpm_constant_oe0:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|DE2bot|OPTICAL_ENCODER:inst22|lpm_constant_oe0:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>


|DE2bot|OPTICAL_ENCODER:inst22|lpm_bustri_oe0:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|OPTICAL_ENCODER:inst22|lpm_bustri_oe0:inst4|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst22|lpm_bustri_oe0:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|OPTICAL_ENCODER:inst22|lpm_bustri_oe0:inst6|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst22|lpm_bustri_oe0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|OPTICAL_ENCODER:inst22|lpm_bustri_oe0:inst7|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst27
ACC[0] <= POSN_VEL:inst.ACC[0]
ACC[1] <= POSN_VEL:inst.ACC[1]
ACC[2] <= POSN_VEL:inst.ACC[2]
ACC[3] <= POSN_VEL:inst.ACC[3]
ACC[4] <= POSN_VEL:inst.ACC[4]
ACC[5] <= POSN_VEL:inst.ACC[5]
ACC[6] <= POSN_VEL:inst.ACC[6]
ACC[7] <= POSN_VEL:inst.ACC[7]
ACC[8] <= POSN_VEL:inst.ACC[8]
ACC[9] <= POSN_VEL:inst.ACC[9]
ACC[10] <= POSN_VEL:inst.ACC[10]
ACC[11] <= POSN_VEL:inst.ACC[11]
ACC[12] <= POSN_VEL:inst.ACC[12]
ACC[13] <= POSN_VEL:inst.ACC[13]
ACC[14] <= POSN_VEL:inst.ACC[14]
ACC[15] <= POSN_VEL:inst.ACC[15]
ACC[16] <= POSN_VEL:inst.ACC[16]
ACC[17] <= POSN_VEL:inst.ACC[17]
ACC[18] <= POSN_VEL:inst.ACC[18]
ACC[19] <= POSN_VEL:inst.ACC[19]
ACC[20] <= POSN_VEL:inst.ACC[20]
ACC[21] <= POSN_VEL:inst.ACC[21]
ACC[22] <= POSN_VEL:inst.ACC[22]
ACC[23] <= POSN_VEL:inst.ACC[23]
ACC[24] <= POSN_VEL:inst.ACC[24]
ACC[25] <= POSN_VEL:inst.ACC[25]
ACC[26] <= POSN_VEL:inst.ACC[26]
ACC[27] <= POSN_VEL:inst.ACC[27]
ACC[28] <= POSN_VEL:inst.ACC[28]
ACC[29] <= POSN_VEL:inst.ACC[29]
ACC[30] <= POSN_VEL:inst.ACC[30]
ACC[31] <= POSN_VEL:inst.ACC[31]
REVERSE => POSN_VEL:inst.REVERSE
A => POSN_VEL:inst.A
B => POSN_VEL:inst.B
READ_CLK => POSN_VEL:inst.CLK
RESETN => POSN_VEL:inst.RESETN
INT_10HZ => POSN_VEL:inst.CLK2
IO_DATA[0] <> lpm_bustri_oe0:inst4.tridata[0]
IO_DATA[0] <> lpm_bustri_oe0:inst6.tridata[0]
IO_DATA[0] <> lpm_bustri_oe0:inst7.tridata[0]
IO_DATA[1] <> lpm_bustri_oe0:inst4.tridata[1]
IO_DATA[1] <> lpm_bustri_oe0:inst6.tridata[1]
IO_DATA[1] <> lpm_bustri_oe0:inst7.tridata[1]
IO_DATA[2] <> lpm_bustri_oe0:inst4.tridata[2]
IO_DATA[2] <> lpm_bustri_oe0:inst6.tridata[2]
IO_DATA[2] <> lpm_bustri_oe0:inst7.tridata[2]
IO_DATA[3] <> lpm_bustri_oe0:inst4.tridata[3]
IO_DATA[3] <> lpm_bustri_oe0:inst6.tridata[3]
IO_DATA[3] <> lpm_bustri_oe0:inst7.tridata[3]
IO_DATA[4] <> lpm_bustri_oe0:inst4.tridata[4]
IO_DATA[4] <> lpm_bustri_oe0:inst6.tridata[4]
IO_DATA[4] <> lpm_bustri_oe0:inst7.tridata[4]
IO_DATA[5] <> lpm_bustri_oe0:inst4.tridata[5]
IO_DATA[5] <> lpm_bustri_oe0:inst6.tridata[5]
IO_DATA[5] <> lpm_bustri_oe0:inst7.tridata[5]
IO_DATA[6] <> lpm_bustri_oe0:inst4.tridata[6]
IO_DATA[6] <> lpm_bustri_oe0:inst6.tridata[6]
IO_DATA[6] <> lpm_bustri_oe0:inst7.tridata[6]
IO_DATA[7] <> lpm_bustri_oe0:inst4.tridata[7]
IO_DATA[7] <> lpm_bustri_oe0:inst6.tridata[7]
IO_DATA[7] <> lpm_bustri_oe0:inst7.tridata[7]
IO_DATA[8] <> lpm_bustri_oe0:inst4.tridata[8]
IO_DATA[8] <> lpm_bustri_oe0:inst6.tridata[8]
IO_DATA[8] <> lpm_bustri_oe0:inst7.tridata[8]
IO_DATA[9] <> lpm_bustri_oe0:inst4.tridata[9]
IO_DATA[9] <> lpm_bustri_oe0:inst6.tridata[9]
IO_DATA[9] <> lpm_bustri_oe0:inst7.tridata[9]
IO_DATA[10] <> lpm_bustri_oe0:inst4.tridata[10]
IO_DATA[10] <> lpm_bustri_oe0:inst6.tridata[10]
IO_DATA[10] <> lpm_bustri_oe0:inst7.tridata[10]
IO_DATA[11] <> lpm_bustri_oe0:inst4.tridata[11]
IO_DATA[11] <> lpm_bustri_oe0:inst6.tridata[11]
IO_DATA[11] <> lpm_bustri_oe0:inst7.tridata[11]
IO_DATA[12] <> lpm_bustri_oe0:inst4.tridata[12]
IO_DATA[12] <> lpm_bustri_oe0:inst6.tridata[12]
IO_DATA[12] <> lpm_bustri_oe0:inst7.tridata[12]
IO_DATA[13] <> lpm_bustri_oe0:inst4.tridata[13]
IO_DATA[13] <> lpm_bustri_oe0:inst6.tridata[13]
IO_DATA[13] <> lpm_bustri_oe0:inst7.tridata[13]
IO_DATA[14] <> lpm_bustri_oe0:inst4.tridata[14]
IO_DATA[14] <> lpm_bustri_oe0:inst6.tridata[14]
IO_DATA[14] <> lpm_bustri_oe0:inst7.tridata[14]
IO_DATA[15] <> lpm_bustri_oe0:inst4.tridata[15]
IO_DATA[15] <> lpm_bustri_oe0:inst6.tridata[15]
IO_DATA[15] <> lpm_bustri_oe0:inst7.tridata[15]
NIO_WRITE => inst24.IN0
NIO_WRITE => inst80.IN0
NIO_WRITE => inst82.IN0
POS_DIV_EN => inst24.IN1
POS[0] <= POSN_VEL:inst.POS[0]
POS[1] <= POSN_VEL:inst.POS[1]
POS[2] <= POSN_VEL:inst.POS[2]
POS[3] <= POSN_VEL:inst.POS[3]
POS[4] <= POSN_VEL:inst.POS[4]
POS[5] <= POSN_VEL:inst.POS[5]
POS[6] <= POSN_VEL:inst.POS[6]
POS[7] <= POSN_VEL:inst.POS[7]
POS[8] <= POSN_VEL:inst.POS[8]
POS[9] <= POSN_VEL:inst.POS[9]
POS[10] <= POSN_VEL:inst.POS[10]
POS[11] <= POSN_VEL:inst.POS[11]
POS[12] <= POSN_VEL:inst.POS[12]
POS[13] <= POSN_VEL:inst.POS[13]
POS[14] <= POSN_VEL:inst.POS[14]
POS[15] <= POSN_VEL:inst.POS[15]
POS[16] <= POSN_VEL:inst.POS[16]
POS[17] <= POSN_VEL:inst.POS[17]
POS[18] <= POSN_VEL:inst.POS[18]
POS[19] <= POSN_VEL:inst.POS[19]
POS[20] <= POSN_VEL:inst.POS[20]
POS[21] <= POSN_VEL:inst.POS[21]
POS[22] <= POSN_VEL:inst.POS[22]
POS[23] <= POSN_VEL:inst.POS[23]
POS[24] <= POSN_VEL:inst.POS[24]
POS[25] <= POSN_VEL:inst.POS[25]
POS[26] <= POSN_VEL:inst.POS[26]
POS[27] <= POSN_VEL:inst.POS[27]
POS[28] <= POSN_VEL:inst.POS[28]
POS[29] <= POSN_VEL:inst.POS[29]
POS[30] <= POSN_VEL:inst.POS[30]
POS[31] <= POSN_VEL:inst.POS[31]
VEL_EN => inst80.IN1
VEL[0] <= POSN_VEL:inst.VEL[0]
VEL[1] <= POSN_VEL:inst.VEL[1]
VEL[2] <= POSN_VEL:inst.VEL[2]
VEL[3] <= POSN_VEL:inst.VEL[3]
VEL[4] <= POSN_VEL:inst.VEL[4]
VEL[5] <= POSN_VEL:inst.VEL[5]
VEL[6] <= POSN_VEL:inst.VEL[6]
VEL[7] <= POSN_VEL:inst.VEL[7]
VEL[8] <= POSN_VEL:inst.VEL[8]
VEL[9] <= POSN_VEL:inst.VEL[9]
VEL[10] <= POSN_VEL:inst.VEL[10]
VEL[11] <= POSN_VEL:inst.VEL[11]
VEL[12] <= POSN_VEL:inst.VEL[12]
VEL[13] <= POSN_VEL:inst.VEL[13]
VEL[14] <= POSN_VEL:inst.VEL[14]
VEL[15] <= POSN_VEL:inst.VEL[15]
VEL[16] <= POSN_VEL:inst.VEL[16]
VEL[17] <= POSN_VEL:inst.VEL[17]
VEL[18] <= POSN_VEL:inst.VEL[18]
VEL[19] <= POSN_VEL:inst.VEL[19]
VEL[20] <= POSN_VEL:inst.VEL[20]
VEL[21] <= POSN_VEL:inst.VEL[21]
VEL[22] <= POSN_VEL:inst.VEL[22]
VEL[23] <= POSN_VEL:inst.VEL[23]
VEL[24] <= POSN_VEL:inst.VEL[24]
VEL[25] <= POSN_VEL:inst.VEL[25]
VEL[26] <= POSN_VEL:inst.VEL[26]
VEL[27] <= POSN_VEL:inst.VEL[27]
VEL[28] <= POSN_VEL:inst.VEL[28]
VEL[29] <= POSN_VEL:inst.VEL[29]
VEL[30] <= POSN_VEL:inst.VEL[30]
VEL[31] <= POSN_VEL:inst.VEL[31]
ACC_EN => inst82.IN1


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst
ACC[0] <= lpm_add_sub_oe0:inst16.result[0]
ACC[1] <= lpm_add_sub_oe0:inst16.result[1]
ACC[2] <= lpm_add_sub_oe0:inst16.result[2]
ACC[3] <= lpm_add_sub_oe0:inst16.result[3]
ACC[4] <= lpm_add_sub_oe0:inst16.result[4]
ACC[5] <= lpm_add_sub_oe0:inst16.result[5]
ACC[6] <= lpm_add_sub_oe0:inst16.result[6]
ACC[7] <= lpm_add_sub_oe0:inst16.result[7]
ACC[8] <= lpm_add_sub_oe0:inst16.result[8]
ACC[9] <= lpm_add_sub_oe0:inst16.result[9]
ACC[10] <= lpm_add_sub_oe0:inst16.result[10]
ACC[11] <= lpm_add_sub_oe0:inst16.result[11]
ACC[12] <= lpm_add_sub_oe0:inst16.result[12]
ACC[13] <= lpm_add_sub_oe0:inst16.result[13]
ACC[14] <= lpm_add_sub_oe0:inst16.result[14]
ACC[15] <= lpm_add_sub_oe0:inst16.result[15]
ACC[16] <= lpm_add_sub_oe0:inst16.result[16]
ACC[17] <= lpm_add_sub_oe0:inst16.result[17]
ACC[18] <= lpm_add_sub_oe0:inst16.result[18]
ACC[19] <= lpm_add_sub_oe0:inst16.result[19]
ACC[20] <= lpm_add_sub_oe0:inst16.result[20]
ACC[21] <= lpm_add_sub_oe0:inst16.result[21]
ACC[22] <= lpm_add_sub_oe0:inst16.result[22]
ACC[23] <= lpm_add_sub_oe0:inst16.result[23]
ACC[24] <= lpm_add_sub_oe0:inst16.result[24]
ACC[25] <= lpm_add_sub_oe0:inst16.result[25]
ACC[26] <= lpm_add_sub_oe0:inst16.result[26]
ACC[27] <= lpm_add_sub_oe0:inst16.result[27]
ACC[28] <= lpm_add_sub_oe0:inst16.result[28]
ACC[29] <= lpm_add_sub_oe0:inst16.result[29]
ACC[30] <= lpm_add_sub_oe0:inst16.result[30]
ACC[31] <= lpm_add_sub_oe0:inst16.result[31]
CLK2 => lpm_dff_oe0:inst12.clock
CLK2 => lpm_dff_oe0:inst10.clock
CLK2 => lpm_dff_oe0:inst11.clock
CLK2 => lpm_dff_oe0:inst14.clock
RESETN => inst5.IN0
RESETN => QUADRATURE_DECODE:inst.RESETN
REVERSE => inst9.IN0
A => QUADRATURE_DECODE:inst.A
B => QUADRATURE_DECODE:inst.B
CLK => QUADRATURE_DECODE:inst.CLK
POS[0] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
POS[1] <= C[1].DB_MAX_OUTPUT_PORT_TYPE
POS[2] <= C[2].DB_MAX_OUTPUT_PORT_TYPE
POS[3] <= C[3].DB_MAX_OUTPUT_PORT_TYPE
POS[4] <= C[4].DB_MAX_OUTPUT_PORT_TYPE
POS[5] <= C[5].DB_MAX_OUTPUT_PORT_TYPE
POS[6] <= C[6].DB_MAX_OUTPUT_PORT_TYPE
POS[7] <= C[7].DB_MAX_OUTPUT_PORT_TYPE
POS[8] <= C[8].DB_MAX_OUTPUT_PORT_TYPE
POS[9] <= C[9].DB_MAX_OUTPUT_PORT_TYPE
POS[10] <= C[10].DB_MAX_OUTPUT_PORT_TYPE
POS[11] <= C[11].DB_MAX_OUTPUT_PORT_TYPE
POS[12] <= C[12].DB_MAX_OUTPUT_PORT_TYPE
POS[13] <= C[13].DB_MAX_OUTPUT_PORT_TYPE
POS[14] <= C[14].DB_MAX_OUTPUT_PORT_TYPE
POS[15] <= C[15].DB_MAX_OUTPUT_PORT_TYPE
POS[16] <= C[16].DB_MAX_OUTPUT_PORT_TYPE
POS[17] <= C[17].DB_MAX_OUTPUT_PORT_TYPE
POS[18] <= C[18].DB_MAX_OUTPUT_PORT_TYPE
POS[19] <= C[19].DB_MAX_OUTPUT_PORT_TYPE
POS[20] <= C[20].DB_MAX_OUTPUT_PORT_TYPE
POS[21] <= C[21].DB_MAX_OUTPUT_PORT_TYPE
POS[22] <= C[22].DB_MAX_OUTPUT_PORT_TYPE
POS[23] <= C[23].DB_MAX_OUTPUT_PORT_TYPE
POS[24] <= C[24].DB_MAX_OUTPUT_PORT_TYPE
POS[25] <= C[25].DB_MAX_OUTPUT_PORT_TYPE
POS[26] <= C[26].DB_MAX_OUTPUT_PORT_TYPE
POS[27] <= C[27].DB_MAX_OUTPUT_PORT_TYPE
POS[28] <= C[28].DB_MAX_OUTPUT_PORT_TYPE
POS[29] <= C[29].DB_MAX_OUTPUT_PORT_TYPE
POS[30] <= C[30].DB_MAX_OUTPUT_PORT_TYPE
POS[31] <= C[31].DB_MAX_OUTPUT_PORT_TYPE
VEL[0] <= lpm_mult_oe0:inst18.result[0]
VEL[1] <= lpm_mult_oe0:inst18.result[1]
VEL[2] <= lpm_mult_oe0:inst18.result[2]
VEL[3] <= lpm_mult_oe0:inst18.result[3]
VEL[4] <= lpm_mult_oe0:inst18.result[4]
VEL[5] <= lpm_mult_oe0:inst18.result[5]
VEL[6] <= lpm_mult_oe0:inst18.result[6]
VEL[7] <= lpm_mult_oe0:inst18.result[7]
VEL[8] <= lpm_mult_oe0:inst18.result[8]
VEL[9] <= lpm_mult_oe0:inst18.result[9]
VEL[10] <= lpm_mult_oe0:inst18.result[10]
VEL[11] <= lpm_mult_oe0:inst18.result[11]
VEL[12] <= lpm_mult_oe0:inst18.result[12]
VEL[13] <= lpm_mult_oe0:inst18.result[13]
VEL[14] <= lpm_mult_oe0:inst18.result[14]
VEL[15] <= lpm_mult_oe0:inst18.result[15]
VEL[16] <= lpm_mult_oe0:inst18.result[16]
VEL[17] <= lpm_mult_oe0:inst18.result[17]
VEL[18] <= lpm_mult_oe0:inst18.result[18]
VEL[19] <= lpm_mult_oe0:inst18.result[19]
VEL[20] <= lpm_mult_oe0:inst18.result[20]
VEL[21] <= lpm_mult_oe0:inst18.result[21]
VEL[22] <= lpm_mult_oe0:inst18.result[22]
VEL[23] <= lpm_mult_oe0:inst18.result[23]
VEL[24] <= lpm_mult_oe0:inst18.result[24]
VEL[25] <= lpm_mult_oe0:inst18.result[25]
VEL[26] <= lpm_mult_oe0:inst18.result[26]
VEL[27] <= lpm_mult_oe0:inst18.result[27]
VEL[28] <= lpm_mult_oe0:inst18.result[28]
VEL[29] <= lpm_mult_oe0:inst18.result[29]
VEL[30] <= lpm_mult_oe0:inst18.result[30]
VEL[31] <= lpm_mult_oe0:inst18.result[31]
Vel_CLK_PERIOD[0] => lpm_mult_oe0:inst18.datab[0]
Vel_CLK_PERIOD[1] => lpm_mult_oe0:inst18.datab[1]
Vel_CLK_PERIOD[2] => lpm_mult_oe0:inst18.datab[2]
Vel_CLK_PERIOD[3] => lpm_mult_oe0:inst18.datab[3]
Vel_CLK_PERIOD[4] => lpm_mult_oe0:inst18.datab[4]


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_add_sub_oe0:inst16
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
datab[17] => lpm_add_sub:lpm_add_sub_component.datab[17]
datab[18] => lpm_add_sub:lpm_add_sub_component.datab[18]
datab[19] => lpm_add_sub:lpm_add_sub_component.datab[19]
datab[20] => lpm_add_sub:lpm_add_sub_component.datab[20]
datab[21] => lpm_add_sub:lpm_add_sub_component.datab[21]
datab[22] => lpm_add_sub:lpm_add_sub_component.datab[22]
datab[23] => lpm_add_sub:lpm_add_sub_component.datab[23]
datab[24] => lpm_add_sub:lpm_add_sub_component.datab[24]
datab[25] => lpm_add_sub:lpm_add_sub_component.datab[25]
datab[26] => lpm_add_sub:lpm_add_sub_component.datab[26]
datab[27] => lpm_add_sub:lpm_add_sub_component.datab[27]
datab[28] => lpm_add_sub:lpm_add_sub_component.datab[28]
datab[29] => lpm_add_sub:lpm_add_sub_component.datab[29]
datab[30] => lpm_add_sub:lpm_add_sub_component.datab[30]
datab[31] => lpm_add_sub:lpm_add_sub_component.datab[31]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_add_sub_oe0:inst16|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_nfh:auto_generated.dataa[0]
dataa[1] => add_sub_nfh:auto_generated.dataa[1]
dataa[2] => add_sub_nfh:auto_generated.dataa[2]
dataa[3] => add_sub_nfh:auto_generated.dataa[3]
dataa[4] => add_sub_nfh:auto_generated.dataa[4]
dataa[5] => add_sub_nfh:auto_generated.dataa[5]
dataa[6] => add_sub_nfh:auto_generated.dataa[6]
dataa[7] => add_sub_nfh:auto_generated.dataa[7]
dataa[8] => add_sub_nfh:auto_generated.dataa[8]
dataa[9] => add_sub_nfh:auto_generated.dataa[9]
dataa[10] => add_sub_nfh:auto_generated.dataa[10]
dataa[11] => add_sub_nfh:auto_generated.dataa[11]
dataa[12] => add_sub_nfh:auto_generated.dataa[12]
dataa[13] => add_sub_nfh:auto_generated.dataa[13]
dataa[14] => add_sub_nfh:auto_generated.dataa[14]
dataa[15] => add_sub_nfh:auto_generated.dataa[15]
dataa[16] => add_sub_nfh:auto_generated.dataa[16]
dataa[17] => add_sub_nfh:auto_generated.dataa[17]
dataa[18] => add_sub_nfh:auto_generated.dataa[18]
dataa[19] => add_sub_nfh:auto_generated.dataa[19]
dataa[20] => add_sub_nfh:auto_generated.dataa[20]
dataa[21] => add_sub_nfh:auto_generated.dataa[21]
dataa[22] => add_sub_nfh:auto_generated.dataa[22]
dataa[23] => add_sub_nfh:auto_generated.dataa[23]
dataa[24] => add_sub_nfh:auto_generated.dataa[24]
dataa[25] => add_sub_nfh:auto_generated.dataa[25]
dataa[26] => add_sub_nfh:auto_generated.dataa[26]
dataa[27] => add_sub_nfh:auto_generated.dataa[27]
dataa[28] => add_sub_nfh:auto_generated.dataa[28]
dataa[29] => add_sub_nfh:auto_generated.dataa[29]
dataa[30] => add_sub_nfh:auto_generated.dataa[30]
dataa[31] => add_sub_nfh:auto_generated.dataa[31]
datab[0] => add_sub_nfh:auto_generated.datab[0]
datab[1] => add_sub_nfh:auto_generated.datab[1]
datab[2] => add_sub_nfh:auto_generated.datab[2]
datab[3] => add_sub_nfh:auto_generated.datab[3]
datab[4] => add_sub_nfh:auto_generated.datab[4]
datab[5] => add_sub_nfh:auto_generated.datab[5]
datab[6] => add_sub_nfh:auto_generated.datab[6]
datab[7] => add_sub_nfh:auto_generated.datab[7]
datab[8] => add_sub_nfh:auto_generated.datab[8]
datab[9] => add_sub_nfh:auto_generated.datab[9]
datab[10] => add_sub_nfh:auto_generated.datab[10]
datab[11] => add_sub_nfh:auto_generated.datab[11]
datab[12] => add_sub_nfh:auto_generated.datab[12]
datab[13] => add_sub_nfh:auto_generated.datab[13]
datab[14] => add_sub_nfh:auto_generated.datab[14]
datab[15] => add_sub_nfh:auto_generated.datab[15]
datab[16] => add_sub_nfh:auto_generated.datab[16]
datab[17] => add_sub_nfh:auto_generated.datab[17]
datab[18] => add_sub_nfh:auto_generated.datab[18]
datab[19] => add_sub_nfh:auto_generated.datab[19]
datab[20] => add_sub_nfh:auto_generated.datab[20]
datab[21] => add_sub_nfh:auto_generated.datab[21]
datab[22] => add_sub_nfh:auto_generated.datab[22]
datab[23] => add_sub_nfh:auto_generated.datab[23]
datab[24] => add_sub_nfh:auto_generated.datab[24]
datab[25] => add_sub_nfh:auto_generated.datab[25]
datab[26] => add_sub_nfh:auto_generated.datab[26]
datab[27] => add_sub_nfh:auto_generated.datab[27]
datab[28] => add_sub_nfh:auto_generated.datab[28]
datab[29] => add_sub_nfh:auto_generated.datab[29]
datab[30] => add_sub_nfh:auto_generated.datab[30]
datab[31] => add_sub_nfh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nfh:auto_generated.result[0]
result[1] <= add_sub_nfh:auto_generated.result[1]
result[2] <= add_sub_nfh:auto_generated.result[2]
result[3] <= add_sub_nfh:auto_generated.result[3]
result[4] <= add_sub_nfh:auto_generated.result[4]
result[5] <= add_sub_nfh:auto_generated.result[5]
result[6] <= add_sub_nfh:auto_generated.result[6]
result[7] <= add_sub_nfh:auto_generated.result[7]
result[8] <= add_sub_nfh:auto_generated.result[8]
result[9] <= add_sub_nfh:auto_generated.result[9]
result[10] <= add_sub_nfh:auto_generated.result[10]
result[11] <= add_sub_nfh:auto_generated.result[11]
result[12] <= add_sub_nfh:auto_generated.result[12]
result[13] <= add_sub_nfh:auto_generated.result[13]
result[14] <= add_sub_nfh:auto_generated.result[14]
result[15] <= add_sub_nfh:auto_generated.result[15]
result[16] <= add_sub_nfh:auto_generated.result[16]
result[17] <= add_sub_nfh:auto_generated.result[17]
result[18] <= add_sub_nfh:auto_generated.result[18]
result[19] <= add_sub_nfh:auto_generated.result[19]
result[20] <= add_sub_nfh:auto_generated.result[20]
result[21] <= add_sub_nfh:auto_generated.result[21]
result[22] <= add_sub_nfh:auto_generated.result[22]
result[23] <= add_sub_nfh:auto_generated.result[23]
result[24] <= add_sub_nfh:auto_generated.result[24]
result[25] <= add_sub_nfh:auto_generated.result[25]
result[26] <= add_sub_nfh:auto_generated.result[26]
result[27] <= add_sub_nfh:auto_generated.result[27]
result[28] <= add_sub_nfh:auto_generated.result[28]
result[29] <= add_sub_nfh:auto_generated.result[29]
result[30] <= add_sub_nfh:auto_generated.result[30]
result[31] <= add_sub_nfh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_add_sub_oe0:inst16|lpm_add_sub:lpm_add_sub_component|add_sub_nfh:auto_generated
dataa[0] => op_1.IN63
dataa[1] => op_1.IN61
dataa[2] => op_1.IN59
dataa[3] => op_1.IN57
dataa[4] => op_1.IN55
dataa[5] => op_1.IN53
dataa[6] => op_1.IN51
dataa[7] => op_1.IN49
dataa[8] => op_1.IN47
dataa[9] => op_1.IN45
dataa[10] => op_1.IN43
dataa[11] => op_1.IN41
dataa[12] => op_1.IN39
dataa[13] => op_1.IN37
dataa[14] => op_1.IN35
dataa[15] => op_1.IN33
dataa[16] => op_1.IN31
dataa[17] => op_1.IN29
dataa[18] => op_1.IN27
dataa[19] => op_1.IN25
dataa[20] => op_1.IN23
dataa[21] => op_1.IN21
dataa[22] => op_1.IN19
dataa[23] => op_1.IN17
dataa[24] => op_1.IN15
dataa[25] => op_1.IN13
dataa[26] => op_1.IN11
dataa[27] => op_1.IN9
dataa[28] => op_1.IN7
dataa[29] => op_1.IN5
dataa[30] => op_1.IN3
dataa[31] => op_1.IN1
datab[0] => op_1.IN64
datab[1] => op_1.IN62
datab[2] => op_1.IN60
datab[3] => op_1.IN58
datab[4] => op_1.IN56
datab[5] => op_1.IN54
datab[6] => op_1.IN52
datab[7] => op_1.IN50
datab[8] => op_1.IN48
datab[9] => op_1.IN46
datab[10] => op_1.IN44
datab[11] => op_1.IN42
datab[12] => op_1.IN40
datab[13] => op_1.IN38
datab[14] => op_1.IN36
datab[15] => op_1.IN34
datab[16] => op_1.IN32
datab[17] => op_1.IN30
datab[18] => op_1.IN28
datab[19] => op_1.IN26
datab[20] => op_1.IN24
datab[21] => op_1.IN22
datab[22] => op_1.IN20
datab[23] => op_1.IN18
datab[24] => op_1.IN16
datab[25] => op_1.IN14
datab[26] => op_1.IN12
datab[27] => op_1.IN10
datab[28] => op_1.IN8
datab[29] => op_1.IN6
datab[30] => op_1.IN4
datab[31] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst12
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_add_sub_oe0:inst15
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
datab[17] => lpm_add_sub:lpm_add_sub_component.datab[17]
datab[18] => lpm_add_sub:lpm_add_sub_component.datab[18]
datab[19] => lpm_add_sub:lpm_add_sub_component.datab[19]
datab[20] => lpm_add_sub:lpm_add_sub_component.datab[20]
datab[21] => lpm_add_sub:lpm_add_sub_component.datab[21]
datab[22] => lpm_add_sub:lpm_add_sub_component.datab[22]
datab[23] => lpm_add_sub:lpm_add_sub_component.datab[23]
datab[24] => lpm_add_sub:lpm_add_sub_component.datab[24]
datab[25] => lpm_add_sub:lpm_add_sub_component.datab[25]
datab[26] => lpm_add_sub:lpm_add_sub_component.datab[26]
datab[27] => lpm_add_sub:lpm_add_sub_component.datab[27]
datab[28] => lpm_add_sub:lpm_add_sub_component.datab[28]
datab[29] => lpm_add_sub:lpm_add_sub_component.datab[29]
datab[30] => lpm_add_sub:lpm_add_sub_component.datab[30]
datab[31] => lpm_add_sub:lpm_add_sub_component.datab[31]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_add_sub_oe0:inst15|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_nfh:auto_generated.dataa[0]
dataa[1] => add_sub_nfh:auto_generated.dataa[1]
dataa[2] => add_sub_nfh:auto_generated.dataa[2]
dataa[3] => add_sub_nfh:auto_generated.dataa[3]
dataa[4] => add_sub_nfh:auto_generated.dataa[4]
dataa[5] => add_sub_nfh:auto_generated.dataa[5]
dataa[6] => add_sub_nfh:auto_generated.dataa[6]
dataa[7] => add_sub_nfh:auto_generated.dataa[7]
dataa[8] => add_sub_nfh:auto_generated.dataa[8]
dataa[9] => add_sub_nfh:auto_generated.dataa[9]
dataa[10] => add_sub_nfh:auto_generated.dataa[10]
dataa[11] => add_sub_nfh:auto_generated.dataa[11]
dataa[12] => add_sub_nfh:auto_generated.dataa[12]
dataa[13] => add_sub_nfh:auto_generated.dataa[13]
dataa[14] => add_sub_nfh:auto_generated.dataa[14]
dataa[15] => add_sub_nfh:auto_generated.dataa[15]
dataa[16] => add_sub_nfh:auto_generated.dataa[16]
dataa[17] => add_sub_nfh:auto_generated.dataa[17]
dataa[18] => add_sub_nfh:auto_generated.dataa[18]
dataa[19] => add_sub_nfh:auto_generated.dataa[19]
dataa[20] => add_sub_nfh:auto_generated.dataa[20]
dataa[21] => add_sub_nfh:auto_generated.dataa[21]
dataa[22] => add_sub_nfh:auto_generated.dataa[22]
dataa[23] => add_sub_nfh:auto_generated.dataa[23]
dataa[24] => add_sub_nfh:auto_generated.dataa[24]
dataa[25] => add_sub_nfh:auto_generated.dataa[25]
dataa[26] => add_sub_nfh:auto_generated.dataa[26]
dataa[27] => add_sub_nfh:auto_generated.dataa[27]
dataa[28] => add_sub_nfh:auto_generated.dataa[28]
dataa[29] => add_sub_nfh:auto_generated.dataa[29]
dataa[30] => add_sub_nfh:auto_generated.dataa[30]
dataa[31] => add_sub_nfh:auto_generated.dataa[31]
datab[0] => add_sub_nfh:auto_generated.datab[0]
datab[1] => add_sub_nfh:auto_generated.datab[1]
datab[2] => add_sub_nfh:auto_generated.datab[2]
datab[3] => add_sub_nfh:auto_generated.datab[3]
datab[4] => add_sub_nfh:auto_generated.datab[4]
datab[5] => add_sub_nfh:auto_generated.datab[5]
datab[6] => add_sub_nfh:auto_generated.datab[6]
datab[7] => add_sub_nfh:auto_generated.datab[7]
datab[8] => add_sub_nfh:auto_generated.datab[8]
datab[9] => add_sub_nfh:auto_generated.datab[9]
datab[10] => add_sub_nfh:auto_generated.datab[10]
datab[11] => add_sub_nfh:auto_generated.datab[11]
datab[12] => add_sub_nfh:auto_generated.datab[12]
datab[13] => add_sub_nfh:auto_generated.datab[13]
datab[14] => add_sub_nfh:auto_generated.datab[14]
datab[15] => add_sub_nfh:auto_generated.datab[15]
datab[16] => add_sub_nfh:auto_generated.datab[16]
datab[17] => add_sub_nfh:auto_generated.datab[17]
datab[18] => add_sub_nfh:auto_generated.datab[18]
datab[19] => add_sub_nfh:auto_generated.datab[19]
datab[20] => add_sub_nfh:auto_generated.datab[20]
datab[21] => add_sub_nfh:auto_generated.datab[21]
datab[22] => add_sub_nfh:auto_generated.datab[22]
datab[23] => add_sub_nfh:auto_generated.datab[23]
datab[24] => add_sub_nfh:auto_generated.datab[24]
datab[25] => add_sub_nfh:auto_generated.datab[25]
datab[26] => add_sub_nfh:auto_generated.datab[26]
datab[27] => add_sub_nfh:auto_generated.datab[27]
datab[28] => add_sub_nfh:auto_generated.datab[28]
datab[29] => add_sub_nfh:auto_generated.datab[29]
datab[30] => add_sub_nfh:auto_generated.datab[30]
datab[31] => add_sub_nfh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nfh:auto_generated.result[0]
result[1] <= add_sub_nfh:auto_generated.result[1]
result[2] <= add_sub_nfh:auto_generated.result[2]
result[3] <= add_sub_nfh:auto_generated.result[3]
result[4] <= add_sub_nfh:auto_generated.result[4]
result[5] <= add_sub_nfh:auto_generated.result[5]
result[6] <= add_sub_nfh:auto_generated.result[6]
result[7] <= add_sub_nfh:auto_generated.result[7]
result[8] <= add_sub_nfh:auto_generated.result[8]
result[9] <= add_sub_nfh:auto_generated.result[9]
result[10] <= add_sub_nfh:auto_generated.result[10]
result[11] <= add_sub_nfh:auto_generated.result[11]
result[12] <= add_sub_nfh:auto_generated.result[12]
result[13] <= add_sub_nfh:auto_generated.result[13]
result[14] <= add_sub_nfh:auto_generated.result[14]
result[15] <= add_sub_nfh:auto_generated.result[15]
result[16] <= add_sub_nfh:auto_generated.result[16]
result[17] <= add_sub_nfh:auto_generated.result[17]
result[18] <= add_sub_nfh:auto_generated.result[18]
result[19] <= add_sub_nfh:auto_generated.result[19]
result[20] <= add_sub_nfh:auto_generated.result[20]
result[21] <= add_sub_nfh:auto_generated.result[21]
result[22] <= add_sub_nfh:auto_generated.result[22]
result[23] <= add_sub_nfh:auto_generated.result[23]
result[24] <= add_sub_nfh:auto_generated.result[24]
result[25] <= add_sub_nfh:auto_generated.result[25]
result[26] <= add_sub_nfh:auto_generated.result[26]
result[27] <= add_sub_nfh:auto_generated.result[27]
result[28] <= add_sub_nfh:auto_generated.result[28]
result[29] <= add_sub_nfh:auto_generated.result[29]
result[30] <= add_sub_nfh:auto_generated.result[30]
result[31] <= add_sub_nfh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_add_sub_oe0:inst15|lpm_add_sub:lpm_add_sub_component|add_sub_nfh:auto_generated
dataa[0] => op_1.IN63
dataa[1] => op_1.IN61
dataa[2] => op_1.IN59
dataa[3] => op_1.IN57
dataa[4] => op_1.IN55
dataa[5] => op_1.IN53
dataa[6] => op_1.IN51
dataa[7] => op_1.IN49
dataa[8] => op_1.IN47
dataa[9] => op_1.IN45
dataa[10] => op_1.IN43
dataa[11] => op_1.IN41
dataa[12] => op_1.IN39
dataa[13] => op_1.IN37
dataa[14] => op_1.IN35
dataa[15] => op_1.IN33
dataa[16] => op_1.IN31
dataa[17] => op_1.IN29
dataa[18] => op_1.IN27
dataa[19] => op_1.IN25
dataa[20] => op_1.IN23
dataa[21] => op_1.IN21
dataa[22] => op_1.IN19
dataa[23] => op_1.IN17
dataa[24] => op_1.IN15
dataa[25] => op_1.IN13
dataa[26] => op_1.IN11
dataa[27] => op_1.IN9
dataa[28] => op_1.IN7
dataa[29] => op_1.IN5
dataa[30] => op_1.IN3
dataa[31] => op_1.IN1
datab[0] => op_1.IN64
datab[1] => op_1.IN62
datab[2] => op_1.IN60
datab[3] => op_1.IN58
datab[4] => op_1.IN56
datab[5] => op_1.IN54
datab[6] => op_1.IN52
datab[7] => op_1.IN50
datab[8] => op_1.IN48
datab[9] => op_1.IN46
datab[10] => op_1.IN44
datab[11] => op_1.IN42
datab[12] => op_1.IN40
datab[13] => op_1.IN38
datab[14] => op_1.IN36
datab[15] => op_1.IN34
datab[16] => op_1.IN32
datab[17] => op_1.IN30
datab[18] => op_1.IN28
datab[19] => op_1.IN26
datab[20] => op_1.IN24
datab[21] => op_1.IN22
datab[22] => op_1.IN20
datab[23] => op_1.IN18
datab[24] => op_1.IN16
datab[25] => op_1.IN14
datab[26] => op_1.IN12
datab[27] => op_1.IN10
datab[28] => op_1.IN8
datab[29] => op_1.IN6
datab[30] => op_1.IN4
datab[31] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst10
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
updown => lpm_counter:lpm_counter_component.updown
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]
q[16] <= lpm_counter:lpm_counter_component.q[16]
q[17] <= lpm_counter:lpm_counter_component.q[17]
q[18] <= lpm_counter:lpm_counter_component.q[18]
q[19] <= lpm_counter:lpm_counter_component.q[19]
q[20] <= lpm_counter:lpm_counter_component.q[20]
q[21] <= lpm_counter:lpm_counter_component.q[21]
q[22] <= lpm_counter:lpm_counter_component.q[22]
q[23] <= lpm_counter:lpm_counter_component.q[23]
q[24] <= lpm_counter:lpm_counter_component.q[24]
q[25] <= lpm_counter:lpm_counter_component.q[25]
q[26] <= lpm_counter:lpm_counter_component.q[26]
q[27] <= lpm_counter:lpm_counter_component.q[27]
q[28] <= lpm_counter:lpm_counter_component.q[28]
q[29] <= lpm_counter:lpm_counter_component.q[29]
q[30] <= lpm_counter:lpm_counter_component.q[30]
q[31] <= lpm_counter:lpm_counter_component.q[31]


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component
clock => cntr_mrg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => cntr_mrg:auto_generated.updown
aclr => cntr_mrg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_mrg:auto_generated.q[0]
q[1] <= cntr_mrg:auto_generated.q[1]
q[2] <= cntr_mrg:auto_generated.q[2]
q[3] <= cntr_mrg:auto_generated.q[3]
q[4] <= cntr_mrg:auto_generated.q[4]
q[5] <= cntr_mrg:auto_generated.q[5]
q[6] <= cntr_mrg:auto_generated.q[6]
q[7] <= cntr_mrg:auto_generated.q[7]
q[8] <= cntr_mrg:auto_generated.q[8]
q[9] <= cntr_mrg:auto_generated.q[9]
q[10] <= cntr_mrg:auto_generated.q[10]
q[11] <= cntr_mrg:auto_generated.q[11]
q[12] <= cntr_mrg:auto_generated.q[12]
q[13] <= cntr_mrg:auto_generated.q[13]
q[14] <= cntr_mrg:auto_generated.q[14]
q[15] <= cntr_mrg:auto_generated.q[15]
q[16] <= cntr_mrg:auto_generated.q[16]
q[17] <= cntr_mrg:auto_generated.q[17]
q[18] <= cntr_mrg:auto_generated.q[18]
q[19] <= cntr_mrg:auto_generated.q[19]
q[20] <= cntr_mrg:auto_generated.q[20]
q[21] <= cntr_mrg:auto_generated.q[21]
q[22] <= cntr_mrg:auto_generated.q[22]
q[23] <= cntr_mrg:auto_generated.q[23]
q[24] <= cntr_mrg:auto_generated.q[24]
q[25] <= cntr_mrg:auto_generated.q[25]
q[26] <= cntr_mrg:auto_generated.q[26]
q[27] <= cntr_mrg:auto_generated.q[27]
q[28] <= cntr_mrg:auto_generated.q[28]
q[29] <= cntr_mrg:auto_generated.q[29]
q[30] <= cntr_mrg:auto_generated.q[30]
q[31] <= cntr_mrg:auto_generated.q[31]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated
aclr => counter_reg_bit1a[31].ACLR
aclr => counter_reg_bit1a[30].ACLR
aclr => counter_reg_bit1a[29].ACLR
aclr => counter_reg_bit1a[28].ACLR
aclr => counter_reg_bit1a[27].ACLR
aclr => counter_reg_bit1a[26].ACLR
aclr => counter_reg_bit1a[25].ACLR
aclr => counter_reg_bit1a[24].ACLR
aclr => counter_reg_bit1a[23].ACLR
aclr => counter_reg_bit1a[22].ACLR
aclr => counter_reg_bit1a[21].ACLR
aclr => counter_reg_bit1a[20].ACLR
aclr => counter_reg_bit1a[19].ACLR
aclr => counter_reg_bit1a[18].ACLR
aclr => counter_reg_bit1a[17].ACLR
aclr => counter_reg_bit1a[16].ACLR
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[31].CLK
clock => counter_reg_bit1a[30].CLK
clock => counter_reg_bit1a[29].CLK
clock => counter_reg_bit1a[28].CLK
clock => counter_reg_bit1a[27].CLK
clock => counter_reg_bit1a[26].CLK
clock => counter_reg_bit1a[25].CLK
clock => counter_reg_bit1a[24].CLK
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
q[22] <= counter_reg_bit1a[22].REGOUT
q[23] <= counter_reg_bit1a[23].REGOUT
q[24] <= counter_reg_bit1a[24].REGOUT
q[25] <= counter_reg_bit1a[25].REGOUT
q[26] <= counter_reg_bit1a[26].REGOUT
q[27] <= counter_reg_bit1a[27].REGOUT
q[28] <= counter_reg_bit1a[28].REGOUT
q[29] <= counter_reg_bit1a[29].REGOUT
q[30] <= counter_reg_bit1a[30].REGOUT
q[31] <= counter_reg_bit1a[31].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB
updown => counter_comb_bita12.DATAB
updown => counter_comb_bita13.DATAB
updown => counter_comb_bita14.DATAB
updown => counter_comb_bita15.DATAB
updown => counter_comb_bita16.DATAB
updown => counter_comb_bita17.DATAB
updown => counter_comb_bita18.DATAB
updown => counter_comb_bita19.DATAB
updown => counter_comb_bita20.DATAB
updown => counter_comb_bita21.DATAB
updown => counter_comb_bita22.DATAB
updown => counter_comb_bita23.DATAB
updown => counter_comb_bita24.DATAB
updown => counter_comb_bita25.DATAB
updown => counter_comb_bita26.DATAB
updown => counter_comb_bita27.DATAB
updown => counter_comb_bita28.DATAB
updown => counter_comb_bita29.DATAB
updown => counter_comb_bita30.DATAB
updown => counter_comb_bita31.DATAB


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst
cdir <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst23.CLK
CLK => inst4.CLK
CLK => inst12.CLK
CLK => inst24.CLK
CLK => inst10.CLK
CLK => inst19.CLK
CLK => inst1.CLK
CLK => inst.CLK
A => inst4.DATAIN
RESETN => inst9.ACLR
RESETN => inst5.ACLR
RESETN => inst1.ACLR
RESETN => inst7.ACLR
RESETN => inst.ACLR
B => inst10.DATAIN
cpulse <= inst.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst11
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst14
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_mult_oe0:inst18
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
dataa[16] => lpm_mult:lpm_mult_component.dataa[16]
dataa[17] => lpm_mult:lpm_mult_component.dataa[17]
dataa[18] => lpm_mult:lpm_mult_component.dataa[18]
dataa[19] => lpm_mult:lpm_mult_component.dataa[19]
dataa[20] => lpm_mult:lpm_mult_component.dataa[20]
dataa[21] => lpm_mult:lpm_mult_component.dataa[21]
dataa[22] => lpm_mult:lpm_mult_component.dataa[22]
dataa[23] => lpm_mult:lpm_mult_component.dataa[23]
dataa[24] => lpm_mult:lpm_mult_component.dataa[24]
dataa[25] => lpm_mult:lpm_mult_component.dataa[25]
dataa[26] => lpm_mult:lpm_mult_component.dataa[26]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_mult_oe0:inst18|lpm_mult:lpm_mult_component
dataa[0] => mult_j2n:auto_generated.dataa[0]
dataa[1] => mult_j2n:auto_generated.dataa[1]
dataa[2] => mult_j2n:auto_generated.dataa[2]
dataa[3] => mult_j2n:auto_generated.dataa[3]
dataa[4] => mult_j2n:auto_generated.dataa[4]
dataa[5] => mult_j2n:auto_generated.dataa[5]
dataa[6] => mult_j2n:auto_generated.dataa[6]
dataa[7] => mult_j2n:auto_generated.dataa[7]
dataa[8] => mult_j2n:auto_generated.dataa[8]
dataa[9] => mult_j2n:auto_generated.dataa[9]
dataa[10] => mult_j2n:auto_generated.dataa[10]
dataa[11] => mult_j2n:auto_generated.dataa[11]
dataa[12] => mult_j2n:auto_generated.dataa[12]
dataa[13] => mult_j2n:auto_generated.dataa[13]
dataa[14] => mult_j2n:auto_generated.dataa[14]
dataa[15] => mult_j2n:auto_generated.dataa[15]
dataa[16] => mult_j2n:auto_generated.dataa[16]
dataa[17] => mult_j2n:auto_generated.dataa[17]
dataa[18] => mult_j2n:auto_generated.dataa[18]
dataa[19] => mult_j2n:auto_generated.dataa[19]
dataa[20] => mult_j2n:auto_generated.dataa[20]
dataa[21] => mult_j2n:auto_generated.dataa[21]
dataa[22] => mult_j2n:auto_generated.dataa[22]
dataa[23] => mult_j2n:auto_generated.dataa[23]
dataa[24] => mult_j2n:auto_generated.dataa[24]
dataa[25] => mult_j2n:auto_generated.dataa[25]
dataa[26] => mult_j2n:auto_generated.dataa[26]
datab[0] => mult_j2n:auto_generated.datab[0]
datab[1] => mult_j2n:auto_generated.datab[1]
datab[2] => mult_j2n:auto_generated.datab[2]
datab[3] => mult_j2n:auto_generated.datab[3]
datab[4] => mult_j2n:auto_generated.datab[4]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_j2n:auto_generated.result[0]
result[1] <= mult_j2n:auto_generated.result[1]
result[2] <= mult_j2n:auto_generated.result[2]
result[3] <= mult_j2n:auto_generated.result[3]
result[4] <= mult_j2n:auto_generated.result[4]
result[5] <= mult_j2n:auto_generated.result[5]
result[6] <= mult_j2n:auto_generated.result[6]
result[7] <= mult_j2n:auto_generated.result[7]
result[8] <= mult_j2n:auto_generated.result[8]
result[9] <= mult_j2n:auto_generated.result[9]
result[10] <= mult_j2n:auto_generated.result[10]
result[11] <= mult_j2n:auto_generated.result[11]
result[12] <= mult_j2n:auto_generated.result[12]
result[13] <= mult_j2n:auto_generated.result[13]
result[14] <= mult_j2n:auto_generated.result[14]
result[15] <= mult_j2n:auto_generated.result[15]
result[16] <= mult_j2n:auto_generated.result[16]
result[17] <= mult_j2n:auto_generated.result[17]
result[18] <= mult_j2n:auto_generated.result[18]
result[19] <= mult_j2n:auto_generated.result[19]
result[20] <= mult_j2n:auto_generated.result[20]
result[21] <= mult_j2n:auto_generated.result[21]
result[22] <= mult_j2n:auto_generated.result[22]
result[23] <= mult_j2n:auto_generated.result[23]
result[24] <= mult_j2n:auto_generated.result[24]
result[25] <= mult_j2n:auto_generated.result[25]
result[26] <= mult_j2n:auto_generated.result[26]
result[27] <= mult_j2n:auto_generated.result[27]
result[28] <= mult_j2n:auto_generated.result[28]
result[29] <= mult_j2n:auto_generated.result[29]
result[30] <= mult_j2n:auto_generated.result[30]
result[31] <= mult_j2n:auto_generated.result[31]


|DE2bot|OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_mult_oe0:inst18|lpm_mult:lpm_mult_component|mult_j2n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
dataa[25] => mac_mult3.DATAA7
dataa[26] => mac_mult3.DATAA8
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst27|lpm_constant_oe0:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]


|DE2bot|OPTICAL_ENCODER:inst27|lpm_constant_oe0:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>


|DE2bot|OPTICAL_ENCODER:inst27|lpm_bustri_oe0:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|OPTICAL_ENCODER:inst27|lpm_bustri_oe0:inst4|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst27|lpm_bustri_oe0:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|OPTICAL_ENCODER:inst27|lpm_bustri_oe0:inst6|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|OPTICAL_ENCODER:inst27|lpm_bustri_oe0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|OPTICAL_ENCODER:inst27|lpm_bustri_oe0:inst7|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|ODOMETRY:inst53
CLOCK => lastSUM[0].CLK
CLOCK => lastSUM[1].CLK
CLOCK => lastSUM[2].CLK
CLOCK => lastSUM[3].CLK
CLOCK => lastSUM[4].CLK
CLOCK => lastSUM[5].CLK
CLOCK => lastSUM[6].CLK
CLOCK => lastSUM[7].CLK
CLOCK => lastSUM[8].CLK
CLOCK => lastSUM[9].CLK
CLOCK => lastSUM[10].CLK
CLOCK => lastSUM[11].CLK
CLOCK => lastSUM[12].CLK
CLOCK => lastSUM[13].CLK
CLOCK => lastSUM[14].CLK
CLOCK => lastSUM[15].CLK
CLOCK => dU[0].CLK
CLOCK => dU[1].CLK
CLOCK => dU[2].CLK
CLOCK => dU[3].CLK
CLOCK => dU[4].CLK
CLOCK => dU[5].CLK
CLOCK => dU[6].CLK
CLOCK => dU[7].CLK
CLOCK => dU[8].CLK
CLOCK => dU[9].CLK
CLOCK => dU[10].CLK
CLOCK => dU[11].CLK
CLOCK => dU[12].CLK
CLOCK => dU[13].CLK
CLOCK => dU[14].CLK
CLOCK => dU[15].CLK
CLOCK => LPOS[0].CLK
CLOCK => LPOS[1].CLK
CLOCK => LPOS[2].CLK
CLOCK => LPOS[3].CLK
CLOCK => LPOS[4].CLK
CLOCK => LPOS[5].CLK
CLOCK => LPOS[6].CLK
CLOCK => LPOS[7].CLK
CLOCK => LPOS[8].CLK
CLOCK => LPOS[9].CLK
CLOCK => LPOS[10].CLK
CLOCK => LPOS[11].CLK
CLOCK => LPOS[12].CLK
CLOCK => LPOS[13].CLK
CLOCK => LPOS[14].CLK
CLOCK => LPOS[15].CLK
CLOCK => RPOS[0].CLK
CLOCK => RPOS[1].CLK
CLOCK => RPOS[2].CLK
CLOCK => RPOS[3].CLK
CLOCK => RPOS[4].CLK
CLOCK => RPOS[5].CLK
CLOCK => RPOS[6].CLK
CLOCK => RPOS[7].CLK
CLOCK => RPOS[8].CLK
CLOCK => RPOS[9].CLK
CLOCK => RPOS[10].CLK
CLOCK => RPOS[11].CLK
CLOCK => RPOS[12].CLK
CLOCK => RPOS[13].CLK
CLOCK => RPOS[14].CLK
CLOCK => RPOS[15].CLK
CLOCK => THETA[0].CLK
CLOCK => THETA[1].CLK
CLOCK => THETA[2].CLK
CLOCK => THETA[3].CLK
CLOCK => THETA[4].CLK
CLOCK => THETA[5].CLK
CLOCK => THETA[6].CLK
CLOCK => THETA[7].CLK
CLOCK => THETA[8].CLK
CLOCK => THETA[9].CLK
CLOCK => THETA[10].CLK
CLOCK => YPOS[0].CLK
CLOCK => YPOS[1].CLK
CLOCK => YPOS[2].CLK
CLOCK => YPOS[3].CLK
CLOCK => YPOS[4].CLK
CLOCK => YPOS[5].CLK
CLOCK => YPOS[6].CLK
CLOCK => YPOS[7].CLK
CLOCK => YPOS[8].CLK
CLOCK => YPOS[9].CLK
CLOCK => YPOS[10].CLK
CLOCK => YPOS[11].CLK
CLOCK => YPOS[12].CLK
CLOCK => YPOS[13].CLK
CLOCK => YPOS[14].CLK
CLOCK => YPOS[15].CLK
CLOCK => YPOS[16].CLK
CLOCK => YPOS[17].CLK
CLOCK => YPOS[18].CLK
CLOCK => YPOS[19].CLK
CLOCK => YPOS[20].CLK
CLOCK => YPOS[21].CLK
CLOCK => YPOS[22].CLK
CLOCK => YPOS[23].CLK
CLOCK => YPOS[24].CLK
CLOCK => YPOS[25].CLK
CLOCK => YPOS[26].CLK
CLOCK => YPOS[27].CLK
CLOCK => YPOS[28].CLK
CLOCK => YPOS[29].CLK
CLOCK => YPOS[30].CLK
CLOCK => YPOS[31].CLK
CLOCK => XPOS[0].CLK
CLOCK => XPOS[1].CLK
CLOCK => XPOS[2].CLK
CLOCK => XPOS[3].CLK
CLOCK => XPOS[4].CLK
CLOCK => XPOS[5].CLK
CLOCK => XPOS[6].CLK
CLOCK => XPOS[7].CLK
CLOCK => XPOS[8].CLK
CLOCK => XPOS[9].CLK
CLOCK => XPOS[10].CLK
CLOCK => XPOS[11].CLK
CLOCK => XPOS[12].CLK
CLOCK => XPOS[13].CLK
CLOCK => XPOS[14].CLK
CLOCK => XPOS[15].CLK
CLOCK => XPOS[16].CLK
CLOCK => XPOS[17].CLK
CLOCK => XPOS[18].CLK
CLOCK => XPOS[19].CLK
CLOCK => XPOS[20].CLK
CLOCK => XPOS[21].CLK
CLOCK => XPOS[22].CLK
CLOCK => XPOS[23].CLK
CLOCK => XPOS[24].CLK
CLOCK => XPOS[25].CLK
CLOCK => XPOS[26].CLK
CLOCK => XPOS[27].CLK
CLOCK => XPOS[28].CLK
CLOCK => XPOS[29].CLK
CLOCK => XPOS[30].CLK
CLOCK => XPOS[31].CLK
CLOCK => altsyncram:SIN_LUT.clock0
CLOCK => altsyncram:COS_LUT.clock0
RESETN => lastSUM[0].ACLR
RESETN => lastSUM[1].ACLR
RESETN => lastSUM[2].ACLR
RESETN => lastSUM[3].ACLR
RESETN => lastSUM[4].ACLR
RESETN => lastSUM[5].ACLR
RESETN => lastSUM[6].ACLR
RESETN => lastSUM[7].ACLR
RESETN => lastSUM[8].ACLR
RESETN => lastSUM[9].ACLR
RESETN => lastSUM[10].ACLR
RESETN => lastSUM[11].ACLR
RESETN => lastSUM[12].ACLR
RESETN => lastSUM[13].ACLR
RESETN => lastSUM[14].ACLR
RESETN => lastSUM[15].ACLR
RESETN => dU[0].ACLR
RESETN => dU[1].ACLR
RESETN => dU[2].ACLR
RESETN => dU[3].ACLR
RESETN => dU[4].ACLR
RESETN => dU[5].ACLR
RESETN => dU[6].ACLR
RESETN => dU[7].ACLR
RESETN => dU[8].ACLR
RESETN => dU[9].ACLR
RESETN => dU[10].ACLR
RESETN => dU[11].ACLR
RESETN => dU[12].ACLR
RESETN => dU[13].ACLR
RESETN => dU[14].ACLR
RESETN => dU[15].ACLR
RESETN => LPOS[0].ACLR
RESETN => LPOS[1].ACLR
RESETN => LPOS[2].ACLR
RESETN => LPOS[3].ACLR
RESETN => LPOS[4].ACLR
RESETN => LPOS[5].ACLR
RESETN => LPOS[6].ACLR
RESETN => LPOS[7].ACLR
RESETN => LPOS[8].ACLR
RESETN => LPOS[9].ACLR
RESETN => LPOS[10].ACLR
RESETN => LPOS[11].ACLR
RESETN => LPOS[12].ACLR
RESETN => LPOS[13].ACLR
RESETN => LPOS[14].ACLR
RESETN => LPOS[15].ACLR
RESETN => RPOS[0].ACLR
RESETN => RPOS[1].ACLR
RESETN => RPOS[2].ACLR
RESETN => RPOS[3].ACLR
RESETN => RPOS[4].ACLR
RESETN => RPOS[5].ACLR
RESETN => RPOS[6].ACLR
RESETN => RPOS[7].ACLR
RESETN => RPOS[8].ACLR
RESETN => RPOS[9].ACLR
RESETN => RPOS[10].ACLR
RESETN => RPOS[11].ACLR
RESETN => RPOS[12].ACLR
RESETN => RPOS[13].ACLR
RESETN => RPOS[14].ACLR
RESETN => RPOS[15].ACLR
RESETN => THETA[0].ACLR
RESETN => THETA[1].ACLR
RESETN => THETA[2].ACLR
RESETN => THETA[3].ACLR
RESETN => THETA[4].ACLR
RESETN => THETA[5].ACLR
RESETN => THETA[6].ACLR
RESETN => THETA[7].ACLR
RESETN => THETA[8].ACLR
RESETN => THETA[9].ACLR
RESETN => THETA[10].ACLR
RESETN => YPOS[0].ACLR
RESETN => YPOS[1].ACLR
RESETN => YPOS[2].ACLR
RESETN => YPOS[3].ACLR
RESETN => YPOS[4].ACLR
RESETN => YPOS[5].ACLR
RESETN => YPOS[6].ACLR
RESETN => YPOS[7].ACLR
RESETN => YPOS[8].ACLR
RESETN => YPOS[9].ACLR
RESETN => YPOS[10].ACLR
RESETN => YPOS[11].ACLR
RESETN => YPOS[12].ACLR
RESETN => YPOS[13].ACLR
RESETN => YPOS[14].ACLR
RESETN => YPOS[15].ACLR
RESETN => YPOS[16].ACLR
RESETN => YPOS[17].ACLR
RESETN => YPOS[18].ACLR
RESETN => YPOS[19].ACLR
RESETN => YPOS[20].ACLR
RESETN => YPOS[21].ACLR
RESETN => YPOS[22].ACLR
RESETN => YPOS[23].ACLR
RESETN => YPOS[24].ACLR
RESETN => YPOS[25].ACLR
RESETN => YPOS[26].ACLR
RESETN => YPOS[27].ACLR
RESETN => YPOS[28].ACLR
RESETN => YPOS[29].ACLR
RESETN => YPOS[30].ACLR
RESETN => YPOS[31].ACLR
RESETN => XPOS[0].ACLR
RESETN => XPOS[1].ACLR
RESETN => XPOS[2].ACLR
RESETN => XPOS[3].ACLR
RESETN => XPOS[4].ACLR
RESETN => XPOS[5].ACLR
RESETN => XPOS[6].ACLR
RESETN => XPOS[7].ACLR
RESETN => XPOS[8].ACLR
RESETN => XPOS[9].ACLR
RESETN => XPOS[10].ACLR
RESETN => XPOS[11].ACLR
RESETN => XPOS[12].ACLR
RESETN => XPOS[13].ACLR
RESETN => XPOS[14].ACLR
RESETN => XPOS[15].ACLR
RESETN => XPOS[16].ACLR
RESETN => XPOS[17].ACLR
RESETN => XPOS[18].ACLR
RESETN => XPOS[19].ACLR
RESETN => XPOS[20].ACLR
RESETN => XPOS[21].ACLR
RESETN => XPOS[22].ACLR
RESETN => XPOS[23].ACLR
RESETN => XPOS[24].ACLR
RESETN => XPOS[25].ACLR
RESETN => XPOS[26].ACLR
RESETN => XPOS[27].ACLR
RESETN => XPOS[28].ACLR
RESETN => XPOS[29].ACLR
RESETN => XPOS[30].ACLR
RESETN => XPOS[31].ACLR
IO_WRITE => READ_REQ.IN1
CSX => Mux0.IN8
CSX => Mux1.IN8
CSX => Mux2.IN8
CSX => Mux3.IN8
CSX => Mux4.IN8
CSX => Mux5.IN8
CSX => Mux6.IN8
CSX => Mux7.IN8
CSX => Mux8.IN8
CSX => Mux9.IN8
CSX => Mux10.IN8
CSX => Mux11.IN8
CSX => Mux12.IN8
CSX => Mux13.IN8
CSX => Mux14.IN8
CSX => Mux15.IN8
CSX => READ_REQ.IN0
CSY => Mux0.IN9
CSY => Mux1.IN9
CSY => Mux2.IN9
CSY => Mux3.IN9
CSY => Mux4.IN9
CSY => Mux5.IN9
CSY => Mux6.IN9
CSY => Mux7.IN9
CSY => Mux8.IN9
CSY => Mux9.IN9
CSY => Mux10.IN9
CSY => Mux11.IN9
CSY => Mux12.IN9
CSY => Mux13.IN9
CSY => Mux14.IN9
CSY => Mux15.IN9
CSY => READ_REQ.IN1
CST => Mux0.IN10
CST => Mux1.IN10
CST => Mux2.IN10
CST => Mux3.IN10
CST => Mux4.IN10
CST => Mux5.IN10
CST => Mux6.IN10
CST => Mux7.IN10
CST => Mux8.IN10
CST => Mux9.IN10
CST => Mux10.IN10
CST => Mux11.IN10
CST => Mux12.IN10
CST => Mux13.IN10
CST => Mux14.IN10
CST => Mux15.IN10
CST => READ_REQ.IN1
ENC_LPOS[0] => LPOS[0].DATAIN
ENC_LPOS[1] => LPOS[1].DATAIN
ENC_LPOS[2] => LPOS[2].DATAIN
ENC_LPOS[3] => LPOS[3].DATAIN
ENC_LPOS[4] => LPOS[4].DATAIN
ENC_LPOS[5] => LPOS[5].DATAIN
ENC_LPOS[6] => LPOS[6].DATAIN
ENC_LPOS[7] => LPOS[7].DATAIN
ENC_LPOS[8] => LPOS[8].DATAIN
ENC_LPOS[9] => LPOS[9].DATAIN
ENC_LPOS[10] => LPOS[10].DATAIN
ENC_LPOS[11] => LPOS[11].DATAIN
ENC_LPOS[12] => LPOS[12].DATAIN
ENC_LPOS[13] => LPOS[13].DATAIN
ENC_LPOS[14] => LPOS[14].DATAIN
ENC_LPOS[15] => LPOS[15].DATAIN
ENC_RPOS[0] => RPOS[0].DATAIN
ENC_RPOS[1] => RPOS[1].DATAIN
ENC_RPOS[2] => RPOS[2].DATAIN
ENC_RPOS[3] => RPOS[3].DATAIN
ENC_RPOS[4] => RPOS[4].DATAIN
ENC_RPOS[5] => RPOS[5].DATAIN
ENC_RPOS[6] => RPOS[6].DATAIN
ENC_RPOS[7] => RPOS[7].DATAIN
ENC_RPOS[8] => RPOS[8].DATAIN
ENC_RPOS[9] => RPOS[9].DATAIN
ENC_RPOS[10] => RPOS[10].DATAIN
ENC_RPOS[11] => RPOS[11].DATAIN
ENC_RPOS[12] => RPOS[12].DATAIN
ENC_RPOS[13] => RPOS[13].DATAIN
ENC_RPOS[14] => RPOS[14].DATAIN
ENC_RPOS[15] => RPOS[15].DATAIN
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|DE2bot|ODOMETRY:inst53|altsyncram:SIN_LUT
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_06l3:auto_generated.address_a[0]
address_a[1] => altsyncram_06l3:auto_generated.address_a[1]
address_a[2] => altsyncram_06l3:auto_generated.address_a[2]
address_a[3] => altsyncram_06l3:auto_generated.address_a[3]
address_a[4] => altsyncram_06l3:auto_generated.address_a[4]
address_a[5] => altsyncram_06l3:auto_generated.address_a[5]
address_a[6] => altsyncram_06l3:auto_generated.address_a[6]
address_a[7] => altsyncram_06l3:auto_generated.address_a[7]
address_a[8] => altsyncram_06l3:auto_generated.address_a[8]
address_a[9] => altsyncram_06l3:auto_generated.address_a[9]
address_a[10] => altsyncram_06l3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_06l3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_06l3:auto_generated.q_a[0]
q_a[1] <= altsyncram_06l3:auto_generated.q_a[1]
q_a[2] <= altsyncram_06l3:auto_generated.q_a[2]
q_a[3] <= altsyncram_06l3:auto_generated.q_a[3]
q_a[4] <= altsyncram_06l3:auto_generated.q_a[4]
q_a[5] <= altsyncram_06l3:auto_generated.q_a[5]
q_a[6] <= altsyncram_06l3:auto_generated.q_a[6]
q_a[7] <= altsyncram_06l3:auto_generated.q_a[7]
q_a[8] <= altsyncram_06l3:auto_generated.q_a[8]
q_a[9] <= altsyncram_06l3:auto_generated.q_a[9]
q_a[10] <= altsyncram_06l3:auto_generated.q_a[10]
q_a[11] <= altsyncram_06l3:auto_generated.q_a[11]
q_a[12] <= altsyncram_06l3:auto_generated.q_a[12]
q_a[13] <= altsyncram_06l3:auto_generated.q_a[13]
q_a[14] <= altsyncram_06l3:auto_generated.q_a[14]
q_a[15] <= altsyncram_06l3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2bot|ODOMETRY:inst53|altsyncram:SIN_LUT|altsyncram_06l3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|DE2bot|ODOMETRY:inst53|altsyncram:COS_LUT
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r5l3:auto_generated.address_a[0]
address_a[1] => altsyncram_r5l3:auto_generated.address_a[1]
address_a[2] => altsyncram_r5l3:auto_generated.address_a[2]
address_a[3] => altsyncram_r5l3:auto_generated.address_a[3]
address_a[4] => altsyncram_r5l3:auto_generated.address_a[4]
address_a[5] => altsyncram_r5l3:auto_generated.address_a[5]
address_a[6] => altsyncram_r5l3:auto_generated.address_a[6]
address_a[7] => altsyncram_r5l3:auto_generated.address_a[7]
address_a[8] => altsyncram_r5l3:auto_generated.address_a[8]
address_a[9] => altsyncram_r5l3:auto_generated.address_a[9]
address_a[10] => altsyncram_r5l3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r5l3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r5l3:auto_generated.q_a[0]
q_a[1] <= altsyncram_r5l3:auto_generated.q_a[1]
q_a[2] <= altsyncram_r5l3:auto_generated.q_a[2]
q_a[3] <= altsyncram_r5l3:auto_generated.q_a[3]
q_a[4] <= altsyncram_r5l3:auto_generated.q_a[4]
q_a[5] <= altsyncram_r5l3:auto_generated.q_a[5]
q_a[6] <= altsyncram_r5l3:auto_generated.q_a[6]
q_a[7] <= altsyncram_r5l3:auto_generated.q_a[7]
q_a[8] <= altsyncram_r5l3:auto_generated.q_a[8]
q_a[9] <= altsyncram_r5l3:auto_generated.q_a[9]
q_a[10] <= altsyncram_r5l3:auto_generated.q_a[10]
q_a[11] <= altsyncram_r5l3:auto_generated.q_a[11]
q_a[12] <= altsyncram_r5l3:auto_generated.q_a[12]
q_a[13] <= altsyncram_r5l3:auto_generated.q_a[13]
q_a[14] <= altsyncram_r5l3:auto_generated.q_a[14]
q_a[15] <= altsyncram_r5l3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2bot|ODOMETRY:inst53|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERX
dataa[0] => mult_h3o:auto_generated.dataa[0]
dataa[1] => mult_h3o:auto_generated.dataa[1]
dataa[2] => mult_h3o:auto_generated.dataa[2]
dataa[3] => mult_h3o:auto_generated.dataa[3]
dataa[4] => mult_h3o:auto_generated.dataa[4]
dataa[5] => mult_h3o:auto_generated.dataa[5]
dataa[6] => mult_h3o:auto_generated.dataa[6]
dataa[7] => mult_h3o:auto_generated.dataa[7]
dataa[8] => mult_h3o:auto_generated.dataa[8]
dataa[9] => mult_h3o:auto_generated.dataa[9]
dataa[10] => mult_h3o:auto_generated.dataa[10]
dataa[11] => mult_h3o:auto_generated.dataa[11]
dataa[12] => mult_h3o:auto_generated.dataa[12]
dataa[13] => mult_h3o:auto_generated.dataa[13]
dataa[14] => mult_h3o:auto_generated.dataa[14]
dataa[15] => mult_h3o:auto_generated.dataa[15]
datab[0] => mult_h3o:auto_generated.datab[0]
datab[1] => mult_h3o:auto_generated.datab[1]
datab[2] => mult_h3o:auto_generated.datab[2]
datab[3] => mult_h3o:auto_generated.datab[3]
datab[4] => mult_h3o:auto_generated.datab[4]
datab[5] => mult_h3o:auto_generated.datab[5]
datab[6] => mult_h3o:auto_generated.datab[6]
datab[7] => mult_h3o:auto_generated.datab[7]
datab[8] => mult_h3o:auto_generated.datab[8]
datab[9] => mult_h3o:auto_generated.datab[9]
datab[10] => mult_h3o:auto_generated.datab[10]
datab[11] => mult_h3o:auto_generated.datab[11]
datab[12] => mult_h3o:auto_generated.datab[12]
datab[13] => mult_h3o:auto_generated.datab[13]
datab[14] => mult_h3o:auto_generated.datab[14]
datab[15] => mult_h3o:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_h3o:auto_generated.result[0]
result[1] <= mult_h3o:auto_generated.result[1]
result[2] <= mult_h3o:auto_generated.result[2]
result[3] <= mult_h3o:auto_generated.result[3]
result[4] <= mult_h3o:auto_generated.result[4]
result[5] <= mult_h3o:auto_generated.result[5]
result[6] <= mult_h3o:auto_generated.result[6]
result[7] <= mult_h3o:auto_generated.result[7]
result[8] <= mult_h3o:auto_generated.result[8]
result[9] <= mult_h3o:auto_generated.result[9]
result[10] <= mult_h3o:auto_generated.result[10]
result[11] <= mult_h3o:auto_generated.result[11]
result[12] <= mult_h3o:auto_generated.result[12]
result[13] <= mult_h3o:auto_generated.result[13]
result[14] <= mult_h3o:auto_generated.result[14]
result[15] <= mult_h3o:auto_generated.result[15]
result[16] <= mult_h3o:auto_generated.result[16]
result[17] <= mult_h3o:auto_generated.result[17]
result[18] <= mult_h3o:auto_generated.result[18]
result[19] <= mult_h3o:auto_generated.result[19]
result[20] <= mult_h3o:auto_generated.result[20]
result[21] <= mult_h3o:auto_generated.result[21]
result[22] <= mult_h3o:auto_generated.result[22]
result[23] <= mult_h3o:auto_generated.result[23]
result[24] <= mult_h3o:auto_generated.result[24]
result[25] <= mult_h3o:auto_generated.result[25]
result[26] <= mult_h3o:auto_generated.result[26]
result[27] <= mult_h3o:auto_generated.result[27]
result[28] <= mult_h3o:auto_generated.result[28]
result[29] <= mult_h3o:auto_generated.result[29]
result[30] <= mult_h3o:auto_generated.result[30]
result[31] <= mult_h3o:auto_generated.result[31]


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERX|mult_h3o:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERY
dataa[0] => mult_h3o:auto_generated.dataa[0]
dataa[1] => mult_h3o:auto_generated.dataa[1]
dataa[2] => mult_h3o:auto_generated.dataa[2]
dataa[3] => mult_h3o:auto_generated.dataa[3]
dataa[4] => mult_h3o:auto_generated.dataa[4]
dataa[5] => mult_h3o:auto_generated.dataa[5]
dataa[6] => mult_h3o:auto_generated.dataa[6]
dataa[7] => mult_h3o:auto_generated.dataa[7]
dataa[8] => mult_h3o:auto_generated.dataa[8]
dataa[9] => mult_h3o:auto_generated.dataa[9]
dataa[10] => mult_h3o:auto_generated.dataa[10]
dataa[11] => mult_h3o:auto_generated.dataa[11]
dataa[12] => mult_h3o:auto_generated.dataa[12]
dataa[13] => mult_h3o:auto_generated.dataa[13]
dataa[14] => mult_h3o:auto_generated.dataa[14]
dataa[15] => mult_h3o:auto_generated.dataa[15]
datab[0] => mult_h3o:auto_generated.datab[0]
datab[1] => mult_h3o:auto_generated.datab[1]
datab[2] => mult_h3o:auto_generated.datab[2]
datab[3] => mult_h3o:auto_generated.datab[3]
datab[4] => mult_h3o:auto_generated.datab[4]
datab[5] => mult_h3o:auto_generated.datab[5]
datab[6] => mult_h3o:auto_generated.datab[6]
datab[7] => mult_h3o:auto_generated.datab[7]
datab[8] => mult_h3o:auto_generated.datab[8]
datab[9] => mult_h3o:auto_generated.datab[9]
datab[10] => mult_h3o:auto_generated.datab[10]
datab[11] => mult_h3o:auto_generated.datab[11]
datab[12] => mult_h3o:auto_generated.datab[12]
datab[13] => mult_h3o:auto_generated.datab[13]
datab[14] => mult_h3o:auto_generated.datab[14]
datab[15] => mult_h3o:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_h3o:auto_generated.result[0]
result[1] <= mult_h3o:auto_generated.result[1]
result[2] <= mult_h3o:auto_generated.result[2]
result[3] <= mult_h3o:auto_generated.result[3]
result[4] <= mult_h3o:auto_generated.result[4]
result[5] <= mult_h3o:auto_generated.result[5]
result[6] <= mult_h3o:auto_generated.result[6]
result[7] <= mult_h3o:auto_generated.result[7]
result[8] <= mult_h3o:auto_generated.result[8]
result[9] <= mult_h3o:auto_generated.result[9]
result[10] <= mult_h3o:auto_generated.result[10]
result[11] <= mult_h3o:auto_generated.result[11]
result[12] <= mult_h3o:auto_generated.result[12]
result[13] <= mult_h3o:auto_generated.result[13]
result[14] <= mult_h3o:auto_generated.result[14]
result[15] <= mult_h3o:auto_generated.result[15]
result[16] <= mult_h3o:auto_generated.result[16]
result[17] <= mult_h3o:auto_generated.result[17]
result[18] <= mult_h3o:auto_generated.result[18]
result[19] <= mult_h3o:auto_generated.result[19]
result[20] <= mult_h3o:auto_generated.result[20]
result[21] <= mult_h3o:auto_generated.result[21]
result[22] <= mult_h3o:auto_generated.result[22]
result[23] <= mult_h3o:auto_generated.result[23]
result[24] <= mult_h3o:auto_generated.result[24]
result[25] <= mult_h3o:auto_generated.result[25]
result[26] <= mult_h3o:auto_generated.result[26]
result[27] <= mult_h3o:auto_generated.result[27]
result[28] <= mult_h3o:auto_generated.result[28]
result[29] <= mult_h3o:auto_generated.result[29]
result[30] <= mult_h3o:auto_generated.result[30]
result[31] <= mult_h3o:auto_generated.result[31]


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERY|mult_h3o:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERT
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
dataa[9] => multcore:mult_core.dataa[9]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
datab[4] => multcore:mult_core.datab[4]
datab[5] => multcore:mult_core.datab[5]
datab[6] => multcore:mult_core.datab[6]
datab[7] => multcore:mult_core.datab[7]
datab[8] => multcore:mult_core.datab[8]
datab[9] => multcore:mult_core.datab[9]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]
result[12] <= altshift:external_latency_ffs.result[12]
result[13] <= altshift:external_latency_ffs.result[13]
result[14] <= altshift:external_latency_ffs.result[14]
result[15] <= altshift:external_latency_ffs.result[15]
result[16] <= altshift:external_latency_ffs.result[16]
result[17] <= altshift:external_latency_ffs.result[17]
result[18] <= altshift:external_latency_ffs.result[18]
result[19] <= altshift:external_latency_ffs.result[19]


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERT|multcore:mult_core
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[9] => ina_reg_clkd[1].IN0
datab[0] => op_1.IN26
datab[0] => op_2.IN27
datab[0] => op_4.IN27
datab[0] => op_5.IN27
datab[0] => op_6.IN27
datab[0] => op_7.IN27
datab[0] => op_8.IN27
datab[0] => op_9.IN27
datab[0] => op_10.IN27
datab[0] => op_11.IN27
datab[0] => romout[0][0].IN1
datab[0] => romout[1][0].IN1
datab[0] => op_1.IN25
datab[0] => op_3.IN25
datab[0] => romout[0][1].IN1
datab[0] => romout[1][1].IN1
datab[0] => op_2.IN22
datab[0] => op_3.IN22
datab[0] => romout[0][2].IN1
datab[0] => romout[1][2].IN1
datab[0] => op_5.IN20
datab[0] => romout[0][3].IN1
datab[0] => romout[1][3].IN1
datab[0] => romout[2][0].IN1
datab[0] => romout[2][1].IN1
datab[0] => romout[2][2].IN1
datab[0] => romout[2][3].IN1
datab[1] => op_1.IN24
datab[1] => op_2.IN25
datab[1] => op_4.IN25
datab[1] => op_5.IN25
datab[1] => op_6.IN25
datab[1] => op_7.IN25
datab[1] => op_8.IN25
datab[1] => op_9.IN25
datab[1] => op_10.IN25
datab[1] => op_11.IN25
datab[1] => romout[0][1].IN1
datab[1] => romout[1][1].IN1
datab[1] => op_1.IN23
datab[1] => op_3.IN23
datab[1] => romout[0][2].IN1
datab[1] => romout[1][2].IN1
datab[1] => op_2.IN20
datab[1] => op_3.IN20
datab[1] => romout[0][3].IN1
datab[1] => romout[1][3].IN1
datab[1] => op_5.IN18
datab[1] => romout[0][4].IN1
datab[1] => romout[1][4].IN1
datab[1] => romout[2][1].IN1
datab[1] => romout[2][2].IN1
datab[1] => romout[2][3].IN1
datab[1] => romout[2][4].IN1
datab[2] => op_1.IN22
datab[2] => op_2.IN23
datab[2] => op_4.IN23
datab[2] => op_5.IN23
datab[2] => op_6.IN23
datab[2] => op_7.IN23
datab[2] => op_8.IN23
datab[2] => op_9.IN23
datab[2] => op_10.IN23
datab[2] => op_11.IN23
datab[2] => romout[0][2].IN1
datab[2] => romout[1][2].IN1
datab[2] => op_1.IN21
datab[2] => op_3.IN21
datab[2] => romout[0][3].IN1
datab[2] => romout[1][3].IN1
datab[2] => op_2.IN18
datab[2] => op_3.IN18
datab[2] => romout[0][4].IN1
datab[2] => romout[1][4].IN1
datab[2] => op_5.IN16
datab[2] => romout[0][5].IN1
datab[2] => romout[1][5].IN1
datab[2] => romout[2][2].IN1
datab[2] => romout[2][3].IN1
datab[2] => romout[2][4].IN1
datab[2] => romout[2][5].IN1
datab[3] => op_1.IN20
datab[3] => op_2.IN21
datab[3] => op_4.IN21
datab[3] => op_5.IN21
datab[3] => op_6.IN21
datab[3] => op_7.IN21
datab[3] => op_8.IN21
datab[3] => op_9.IN21
datab[3] => op_10.IN21
datab[3] => op_11.IN21
datab[3] => romout[0][3].IN1
datab[3] => romout[1][3].IN1
datab[3] => op_1.IN19
datab[3] => op_3.IN19
datab[3] => romout[0][4].IN1
datab[3] => romout[1][4].IN1
datab[3] => op_2.IN16
datab[3] => op_3.IN16
datab[3] => romout[0][5].IN1
datab[3] => romout[1][5].IN1
datab[3] => op_5.IN14
datab[3] => romout[0][6].IN1
datab[3] => romout[1][6].IN1
datab[3] => romout[2][3].IN1
datab[3] => romout[2][4].IN1
datab[3] => romout[2][5].IN1
datab[3] => romout[2][6].IN1
datab[4] => op_1.IN18
datab[4] => op_2.IN19
datab[4] => op_4.IN19
datab[4] => op_5.IN19
datab[4] => op_6.IN19
datab[4] => op_7.IN19
datab[4] => op_8.IN19
datab[4] => op_9.IN19
datab[4] => op_10.IN19
datab[4] => op_11.IN19
datab[4] => romout[0][4].IN1
datab[4] => romout[1][4].IN1
datab[4] => op_1.IN17
datab[4] => op_3.IN17
datab[4] => romout[0][5].IN1
datab[4] => romout[1][5].IN1
datab[4] => op_2.IN14
datab[4] => op_3.IN14
datab[4] => romout[0][6].IN1
datab[4] => romout[1][6].IN1
datab[4] => op_5.IN12
datab[4] => romout[0][7].IN1
datab[4] => romout[1][7].IN1
datab[4] => romout[2][4].IN1
datab[4] => romout[2][5].IN1
datab[4] => romout[2][6].IN1
datab[4] => romout[2][7].IN1
datab[5] => op_1.IN16
datab[5] => op_2.IN17
datab[5] => op_4.IN17
datab[5] => op_5.IN17
datab[5] => op_6.IN17
datab[5] => op_7.IN17
datab[5] => op_8.IN17
datab[5] => op_9.IN17
datab[5] => op_10.IN17
datab[5] => op_11.IN17
datab[5] => romout[0][5].IN1
datab[5] => romout[1][5].IN1
datab[5] => op_1.IN15
datab[5] => op_3.IN15
datab[5] => romout[0][6].IN1
datab[5] => romout[1][6].IN1
datab[5] => op_2.IN12
datab[5] => op_3.IN12
datab[5] => romout[0][7].IN1
datab[5] => romout[1][7].IN1
datab[5] => op_5.IN10
datab[5] => romout[0][8].IN1
datab[5] => romout[1][8].IN1
datab[5] => romout[2][5].IN1
datab[5] => romout[2][6].IN1
datab[5] => romout[2][7].IN1
datab[5] => romout[2][8].IN1
datab[6] => op_1.IN14
datab[6] => op_2.IN15
datab[6] => op_4.IN15
datab[6] => op_5.IN15
datab[6] => op_6.IN15
datab[6] => op_7.IN15
datab[6] => op_8.IN15
datab[6] => op_9.IN15
datab[6] => op_10.IN15
datab[6] => op_11.IN15
datab[6] => romout[0][6].IN1
datab[6] => romout[1][6].IN1
datab[6] => op_1.IN13
datab[6] => op_3.IN13
datab[6] => romout[0][7].IN1
datab[6] => romout[1][7].IN1
datab[6] => op_2.IN10
datab[6] => op_3.IN10
datab[6] => romout[0][8].IN1
datab[6] => romout[1][8].IN1
datab[6] => op_5.IN8
datab[6] => romout[0][9].IN1
datab[6] => romout[1][9].IN1
datab[6] => romout[2][6].IN1
datab[6] => romout[2][7].IN1
datab[6] => romout[2][8].IN1
datab[6] => romout[2][9].IN1
datab[7] => op_1.IN12
datab[7] => op_2.IN13
datab[7] => op_4.IN13
datab[7] => op_5.IN13
datab[7] => op_6.IN13
datab[7] => op_7.IN13
datab[7] => op_8.IN13
datab[7] => op_9.IN13
datab[7] => op_10.IN13
datab[7] => op_11.IN13
datab[7] => romout[0][7].IN1
datab[7] => romout[1][7].IN1
datab[7] => op_1.IN11
datab[7] => op_3.IN11
datab[7] => romout[0][8].IN1
datab[7] => romout[1][8].IN1
datab[7] => op_2.IN8
datab[7] => op_3.IN8
datab[7] => romout[0][9].IN1
datab[7] => romout[1][9].IN1
datab[7] => op_5.IN6
datab[7] => romout[0][10].IN1
datab[7] => romout[1][10].IN1
datab[7] => romout[2][7].IN1
datab[7] => romout[2][8].IN1
datab[7] => romout[2][9].IN1
datab[7] => romout[2][10].IN1
datab[8] => op_1.IN10
datab[8] => op_2.IN11
datab[8] => op_4.IN11
datab[8] => op_5.IN11
datab[8] => op_6.IN11
datab[8] => op_7.IN11
datab[8] => op_8.IN11
datab[8] => op_9.IN11
datab[8] => op_10.IN11
datab[8] => op_11.IN11
datab[8] => romout[0][8].IN1
datab[8] => romout[1][8].IN1
datab[8] => op_1.IN9
datab[8] => op_3.IN9
datab[8] => romout[0][9].IN1
datab[8] => romout[1][9].IN1
datab[8] => op_2.IN6
datab[8] => op_3.IN6
datab[8] => romout[0][10].IN1
datab[8] => romout[1][10].IN1
datab[8] => op_5.IN4
datab[8] => romout[0][11].IN1
datab[8] => romout[1][11].IN1
datab[8] => romout[2][8].IN1
datab[8] => romout[2][9].IN1
datab[8] => romout[2][10].IN1
datab[8] => romout[2][11].IN1
datab[9] => op_1.IN8
datab[9] => op_2.IN9
datab[9] => op_4.IN9
datab[9] => op_5.IN9
datab[9] => op_6.IN9
datab[9] => op_7.IN9
datab[9] => op_8.IN9
datab[9] => op_9.IN9
datab[9] => op_10.IN9
datab[9] => op_11.IN9
datab[9] => romout[0][9].IN1
datab[9] => romout[1][9].IN1
datab[9] => op_1.IN7
datab[9] => op_3.IN7
datab[9] => romout[0][10].IN1
datab[9] => romout[1][10].IN1
datab[9] => op_2.IN4
datab[9] => op_3.IN4
datab[9] => romout[0][11].IN1
datab[9] => romout[1][11].IN1
datab[9] => op_5.IN2
datab[9] => romout[0][12].IN1
datab[9] => romout[1][12].IN1
datab[9] => romout[2][9].IN1
datab[9] => romout[2][10].IN1
datab[9] => romout[2][11].IN1
datab[9] => romout[2][12].IN1
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]
result[8] <= mpar_add:padder.result[8]
result[9] <= mpar_add:padder.result[9]
result[10] <= mpar_add:padder.result[10]
result[11] <= mpar_add:padder.result[11]
result[12] <= mpar_add:padder.result[12]
result[13] <= mpar_add:padder.result[13]
result[14] <= mpar_add:padder.result[14]
result[15] <= mpar_add:padder.result[15]
result[16] <= mpar_add:padder.result[16]
result[17] <= mpar_add:padder.result[17]
result[18] <= mpar_add:padder.result[18]
result[19] <= mpar_add:padder.result[19]


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERT|multcore:mult_core|mpar_add:padder
data[0][0] => mpar_add:sub_par_add.data[0][0]
data[0][1] => mpar_add:sub_par_add.data[0][1]
data[0][2] => mpar_add:sub_par_add.data[0][2]
data[0][3] => mpar_add:sub_par_add.data[0][3]
data[0][4] => lpm_add_sub:adder[0].dataa[0]
data[0][5] => lpm_add_sub:adder[0].dataa[1]
data[0][6] => lpm_add_sub:adder[0].dataa[2]
data[0][7] => lpm_add_sub:adder[0].dataa[3]
data[0][8] => lpm_add_sub:adder[0].dataa[4]
data[0][9] => lpm_add_sub:adder[0].dataa[5]
data[0][10] => lpm_add_sub:adder[0].dataa[6]
data[0][11] => lpm_add_sub:adder[0].dataa[7]
data[0][12] => lpm_add_sub:adder[0].dataa[8]
data[0][13] => lpm_add_sub:adder[0].dataa[9]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
data[1][12] => lpm_add_sub:adder[0].datab[12]
data[1][13] => lpm_add_sub:adder[0].datab[13]
data[2][0] => mpar_add:sub_par_add.data[1][0]
data[2][1] => mpar_add:sub_par_add.data[1][1]
data[2][2] => mpar_add:sub_par_add.data[1][2]
data[2][3] => mpar_add:sub_par_add.data[1][3]
data[2][4] => mpar_add:sub_par_add.data[1][4]
data[2][5] => mpar_add:sub_par_add.data[1][5]
data[2][6] => mpar_add:sub_par_add.data[1][6]
data[2][7] => mpar_add:sub_par_add.data[1][7]
data[2][8] => mpar_add:sub_par_add.data[1][8]
data[2][9] => mpar_add:sub_par_add.data[1][9]
data[2][10] => mpar_add:sub_par_add.data[1][10]
data[2][11] => mpar_add:sub_par_add.data[1][11]
data[2][12] => mpar_add:sub_par_add.data[1][12]
data[2][13] => mpar_add:sub_par_add.data[1][13]
cin => ~NO_FANOUT~
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mpar_add:sub_par_add.result[0]
result[1] <= mpar_add:sub_par_add.result[1]
result[2] <= mpar_add:sub_par_add.result[2]
result[3] <= mpar_add:sub_par_add.result[3]
result[4] <= mpar_add:sub_par_add.result[4]
result[5] <= mpar_add:sub_par_add.result[5]
result[6] <= mpar_add:sub_par_add.result[6]
result[7] <= mpar_add:sub_par_add.result[7]
result[8] <= mpar_add:sub_par_add.result[8]
result[9] <= mpar_add:sub_par_add.result[9]
result[10] <= mpar_add:sub_par_add.result[10]
result[11] <= mpar_add:sub_par_add.result[11]
result[12] <= mpar_add:sub_par_add.result[12]
result[13] <= mpar_add:sub_par_add.result[13]
result[14] <= mpar_add:sub_par_add.result[14]
result[15] <= mpar_add:sub_par_add.result[15]
result[16] <= mpar_add:sub_par_add.result[16]
result[17] <= mpar_add:sub_par_add.result[17]
result[18] <= mpar_add:sub_par_add.result[18]
result[19] <= mpar_add:sub_par_add.result[19]
result[20] <= mpar_add:sub_par_add.result[20]
result[21] <= mpar_add:sub_par_add.result[21]
result[22] <= mpar_add:sub_par_add.result[22]
result[23] <= mpar_add:sub_par_add.result[23]
result[24] <= mpar_add:sub_par_add.result[24]
result[25] <= mpar_add:sub_par_add.result[25]
clk_out <= <GND>
aclr_out <= <GND>
clken_out <= <GND>


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERT|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_5ch:auto_generated.dataa[0]
dataa[1] => add_sub_5ch:auto_generated.dataa[1]
dataa[2] => add_sub_5ch:auto_generated.dataa[2]
dataa[3] => add_sub_5ch:auto_generated.dataa[3]
dataa[4] => add_sub_5ch:auto_generated.dataa[4]
dataa[5] => add_sub_5ch:auto_generated.dataa[5]
dataa[6] => add_sub_5ch:auto_generated.dataa[6]
dataa[7] => add_sub_5ch:auto_generated.dataa[7]
dataa[8] => add_sub_5ch:auto_generated.dataa[8]
dataa[9] => add_sub_5ch:auto_generated.dataa[9]
dataa[10] => add_sub_5ch:auto_generated.dataa[10]
dataa[11] => add_sub_5ch:auto_generated.dataa[11]
dataa[12] => add_sub_5ch:auto_generated.dataa[12]
dataa[13] => add_sub_5ch:auto_generated.dataa[13]
datab[0] => add_sub_5ch:auto_generated.datab[0]
datab[1] => add_sub_5ch:auto_generated.datab[1]
datab[2] => add_sub_5ch:auto_generated.datab[2]
datab[3] => add_sub_5ch:auto_generated.datab[3]
datab[4] => add_sub_5ch:auto_generated.datab[4]
datab[5] => add_sub_5ch:auto_generated.datab[5]
datab[6] => add_sub_5ch:auto_generated.datab[6]
datab[7] => add_sub_5ch:auto_generated.datab[7]
datab[8] => add_sub_5ch:auto_generated.datab[8]
datab[9] => add_sub_5ch:auto_generated.datab[9]
datab[10] => add_sub_5ch:auto_generated.datab[10]
datab[11] => add_sub_5ch:auto_generated.datab[11]
datab[12] => add_sub_5ch:auto_generated.datab[12]
datab[13] => add_sub_5ch:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5ch:auto_generated.result[0]
result[1] <= add_sub_5ch:auto_generated.result[1]
result[2] <= add_sub_5ch:auto_generated.result[2]
result[3] <= add_sub_5ch:auto_generated.result[3]
result[4] <= add_sub_5ch:auto_generated.result[4]
result[5] <= add_sub_5ch:auto_generated.result[5]
result[6] <= add_sub_5ch:auto_generated.result[6]
result[7] <= add_sub_5ch:auto_generated.result[7]
result[8] <= add_sub_5ch:auto_generated.result[8]
result[9] <= add_sub_5ch:auto_generated.result[9]
result[10] <= add_sub_5ch:auto_generated.result[10]
result[11] <= add_sub_5ch:auto_generated.result[11]
result[12] <= add_sub_5ch:auto_generated.result[12]
result[13] <= add_sub_5ch:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERT|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_5ch:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERT|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => lpm_add_sub:adder[0].dataa[0]
data[0][9] => lpm_add_sub:adder[0].dataa[1]
data[0][10] => lpm_add_sub:adder[0].dataa[2]
data[0][11] => lpm_add_sub:adder[0].dataa[3]
data[0][12] => lpm_add_sub:adder[0].dataa[4]
data[0][13] => lpm_add_sub:adder[0].dataa[5]
data[0][14] => lpm_add_sub:adder[0].dataa[6]
data[0][15] => lpm_add_sub:adder[0].dataa[7]
data[0][16] => lpm_add_sub:adder[0].dataa[8]
data[0][17] => lpm_add_sub:adder[0].dataa[9]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => lpm_add_sub:adder[0].datab[10]
data[1][11] => lpm_add_sub:adder[0].datab[11]
data[1][12] => lpm_add_sub:adder[0].datab[12]
data[1][13] => lpm_add_sub:adder[0].datab[13]
data[1][14] => ~NO_FANOUT~
data[1][15] => ~NO_FANOUT~
data[1][16] => ~NO_FANOUT~
data[1][17] => ~NO_FANOUT~
cin => ~NO_FANOUT~
clk => clk_out.IN0
aclr => aclr_out.IN0
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= level_result_node[0][13].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= level_result_node[0][14].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= level_result_node[0][15].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= level_result_node[0][16].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= level_result_node[0][17].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERT|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
dataa[0] => add_sub_9ch:auto_generated.dataa[0]
dataa[1] => add_sub_9ch:auto_generated.dataa[1]
dataa[2] => add_sub_9ch:auto_generated.dataa[2]
dataa[3] => add_sub_9ch:auto_generated.dataa[3]
dataa[4] => add_sub_9ch:auto_generated.dataa[4]
dataa[5] => add_sub_9ch:auto_generated.dataa[5]
dataa[6] => add_sub_9ch:auto_generated.dataa[6]
dataa[7] => add_sub_9ch:auto_generated.dataa[7]
dataa[8] => add_sub_9ch:auto_generated.dataa[8]
dataa[9] => add_sub_9ch:auto_generated.dataa[9]
dataa[10] => add_sub_9ch:auto_generated.dataa[10]
dataa[11] => add_sub_9ch:auto_generated.dataa[11]
dataa[12] => add_sub_9ch:auto_generated.dataa[12]
dataa[13] => add_sub_9ch:auto_generated.dataa[13]
dataa[14] => add_sub_9ch:auto_generated.dataa[14]
dataa[15] => add_sub_9ch:auto_generated.dataa[15]
dataa[16] => add_sub_9ch:auto_generated.dataa[16]
dataa[17] => add_sub_9ch:auto_generated.dataa[17]
datab[0] => add_sub_9ch:auto_generated.datab[0]
datab[1] => add_sub_9ch:auto_generated.datab[1]
datab[2] => add_sub_9ch:auto_generated.datab[2]
datab[3] => add_sub_9ch:auto_generated.datab[3]
datab[4] => add_sub_9ch:auto_generated.datab[4]
datab[5] => add_sub_9ch:auto_generated.datab[5]
datab[6] => add_sub_9ch:auto_generated.datab[6]
datab[7] => add_sub_9ch:auto_generated.datab[7]
datab[8] => add_sub_9ch:auto_generated.datab[8]
datab[9] => add_sub_9ch:auto_generated.datab[9]
datab[10] => add_sub_9ch:auto_generated.datab[10]
datab[11] => add_sub_9ch:auto_generated.datab[11]
datab[12] => add_sub_9ch:auto_generated.datab[12]
datab[13] => add_sub_9ch:auto_generated.datab[13]
datab[14] => add_sub_9ch:auto_generated.datab[14]
datab[15] => add_sub_9ch:auto_generated.datab[15]
datab[16] => add_sub_9ch:auto_generated.datab[16]
datab[17] => add_sub_9ch:auto_generated.datab[17]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9ch:auto_generated.result[0]
result[1] <= add_sub_9ch:auto_generated.result[1]
result[2] <= add_sub_9ch:auto_generated.result[2]
result[3] <= add_sub_9ch:auto_generated.result[3]
result[4] <= add_sub_9ch:auto_generated.result[4]
result[5] <= add_sub_9ch:auto_generated.result[5]
result[6] <= add_sub_9ch:auto_generated.result[6]
result[7] <= add_sub_9ch:auto_generated.result[7]
result[8] <= add_sub_9ch:auto_generated.result[8]
result[9] <= add_sub_9ch:auto_generated.result[9]
result[10] <= add_sub_9ch:auto_generated.result[10]
result[11] <= add_sub_9ch:auto_generated.result[11]
result[12] <= add_sub_9ch:auto_generated.result[12]
result[13] <= add_sub_9ch:auto_generated.result[13]
result[14] <= add_sub_9ch:auto_generated.result[14]
result[15] <= add_sub_9ch:auto_generated.result[15]
result[16] <= add_sub_9ch:auto_generated.result[16]
result[17] <= add_sub_9ch:auto_generated.result[17]
cout <= <GND>
overflow <= <GND>


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERT|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9ch:auto_generated
dataa[0] => op_1.IN34
dataa[1] => op_1.IN32
dataa[2] => op_1.IN30
dataa[3] => op_1.IN28
dataa[4] => op_1.IN26
dataa[5] => op_1.IN24
dataa[6] => op_1.IN22
dataa[7] => op_1.IN20
dataa[8] => op_1.IN18
dataa[9] => op_1.IN16
dataa[10] => op_1.IN14
dataa[11] => op_1.IN12
dataa[12] => op_1.IN10
dataa[13] => op_1.IN8
dataa[14] => op_1.IN6
dataa[15] => op_1.IN4
dataa[16] => op_1.IN2
dataa[17] => op_1.IN0
datab[0] => op_1.IN35
datab[1] => op_1.IN33
datab[2] => op_1.IN31
datab[3] => op_1.IN29
datab[4] => op_1.IN27
datab[5] => op_1.IN25
datab[6] => op_1.IN23
datab[7] => op_1.IN21
datab[8] => op_1.IN19
datab[9] => op_1.IN17
datab[10] => op_1.IN15
datab[11] => op_1.IN13
datab[12] => op_1.IN11
datab[13] => op_1.IN9
datab[14] => op_1.IN7
datab[15] => op_1.IN5
datab[16] => op_1.IN3
datab[17] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|ODOMETRY:inst53|lpm_mult:MULTIPLIERT|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
data[16] => result[16].DATAIN
data[17] => result[17].DATAIN
data[18] => result[18].DATAIN
data[19] => result[19].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|ODOMETRY:inst53|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1
TX <= UART:inst2.TX
UART_CLK => UART:inst2.CLOCK
UART_CLK => uart_dcfifo_in:inst8.rdclk
UART_CLK => uart_dcfifo_out:inst14.wrclk
RESETN => inst9.IN0
WR_CLK => UART_LIMITER:inst11.CLOCK
CS_D => inst5.IN0
CS_D => inst6.IN0
IO_WRITE => inst5.IN1
IO_WRITE => inst7.IN0
SCOMP_CLK => inst1.IN0
IO_DATA[0] <> lpm_bustri_uart0:inst.tridata[0]
IO_DATA[0] <> lpm_bustri_uart0:inst10.tridata[0]
IO_DATA[1] <> lpm_bustri_uart0:inst.tridata[1]
IO_DATA[1] <> lpm_bustri_uart0:inst10.tridata[1]
IO_DATA[2] <> lpm_bustri_uart0:inst.tridata[2]
IO_DATA[2] <> lpm_bustri_uart0:inst10.tridata[2]
IO_DATA[3] <> lpm_bustri_uart0:inst.tridata[3]
IO_DATA[3] <> lpm_bustri_uart0:inst10.tridata[3]
IO_DATA[4] <> lpm_bustri_uart0:inst.tridata[4]
IO_DATA[4] <> lpm_bustri_uart0:inst10.tridata[4]
IO_DATA[5] <> lpm_bustri_uart0:inst.tridata[5]
IO_DATA[5] <> lpm_bustri_uart0:inst10.tridata[5]
IO_DATA[6] <> lpm_bustri_uart0:inst.tridata[6]
IO_DATA[6] <> lpm_bustri_uart0:inst10.tridata[6]
IO_DATA[7] <> lpm_bustri_uart0:inst.tridata[7]
IO_DATA[7] <> lpm_bustri_uart0:inst10.tridata[7]
IO_DATA[8] <> lpm_bustri_uart0:inst.tridata[8]
IO_DATA[8] <> lpm_bustri_uart0:inst10.tridata[8]
IO_DATA[9] <> lpm_bustri_uart0:inst.tridata[9]
IO_DATA[9] <> lpm_bustri_uart0:inst10.tridata[9]
IO_DATA[10] <> lpm_bustri_uart0:inst.tridata[10]
IO_DATA[10] <> lpm_bustri_uart0:inst10.tridata[10]
IO_DATA[11] <> lpm_bustri_uart0:inst.tridata[11]
IO_DATA[11] <> lpm_bustri_uart0:inst10.tridata[11]
IO_DATA[12] <> lpm_bustri_uart0:inst.tridata[12]
IO_DATA[12] <> lpm_bustri_uart0:inst10.tridata[12]
IO_DATA[13] <> lpm_bustri_uart0:inst.tridata[13]
IO_DATA[13] <> lpm_bustri_uart0:inst10.tridata[13]
IO_DATA[14] <> lpm_bustri_uart0:inst.tridata[14]
IO_DATA[14] <> lpm_bustri_uart0:inst10.tridata[14]
IO_DATA[15] <> lpm_bustri_uart0:inst.tridata[15]
IO_DATA[15] <> lpm_bustri_uart0:inst10.tridata[15]
RX => UART:inst2.RX
WR_INHIBIT <= inhibit.DB_MAX_OUTPUT_PORT_TYPE
UART_D_RDY <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CS_S => inst3.IN1


|DE2bot|UART_INTERFACE:inst1|UART:inst2
CLOCK => uart_rx_sync_clock[0].CLK
CLOCK => uart_rx_sync_clock[1].CLK
CLOCK => uart_rx_sync_clock[2].CLK
CLOCK => uart_rx_sync_clock[3].CLK
CLOCK => uart_rx_data_out_stb.CLK
CLOCK => uart_rx_count[0].CLK
CLOCK => uart_rx_count[1].CLK
CLOCK => uart_rx_count[2].CLK
CLOCK => uart_rx_data_block[0].CLK
CLOCK => uart_rx_data_block[1].CLK
CLOCK => uart_rx_data_block[2].CLK
CLOCK => uart_rx_data_block[3].CLK
CLOCK => uart_rx_data_block[4].CLK
CLOCK => uart_rx_data_block[5].CLK
CLOCK => uart_rx_data_block[6].CLK
CLOCK => uart_rx_data_block[7].CLK
CLOCK => uart_rx_bit.CLK
CLOCK => uart_rx_filter[0].CLK
CLOCK => uart_rx_filter[1].CLK
CLOCK => oversample_baud_tick.CLK
CLOCK => oversample_baud_counter[0].CLK
CLOCK => oversample_baud_counter[1].CLK
CLOCK => oversample_baud_counter[2].CLK
CLOCK => oversample_baud_counter[3].CLK
CLOCK => oversample_baud_counter[4].CLK
CLOCK => oversample_baud_counter[5].CLK
CLOCK => oversample_baud_counter[6].CLK
CLOCK => uart_rx_data_in_ack.CLK
CLOCK => uart_tx_count[0].CLK
CLOCK => uart_tx_count[1].CLK
CLOCK => uart_tx_count[2].CLK
CLOCK => uart_tx_data_block[0].CLK
CLOCK => uart_tx_data_block[1].CLK
CLOCK => uart_tx_data_block[2].CLK
CLOCK => uart_tx_data_block[3].CLK
CLOCK => uart_tx_data_block[4].CLK
CLOCK => uart_tx_data_block[5].CLK
CLOCK => uart_tx_data_block[6].CLK
CLOCK => uart_tx_data_block[7].CLK
CLOCK => uart_tx_data.CLK
CLOCK => baud_counter[0].CLK
CLOCK => baud_counter[1].CLK
CLOCK => baud_counter[2].CLK
CLOCK => baud_counter[3].CLK
CLOCK => uart_rx_state~5.DATAIN
CLOCK => uart_tx_state~6.DATAIN
RESET => baud_tick.OUTPUTSELECT
RESET => uart_rx_sample_tick.OUTPUTSELECT
RESET => uart_rx_sync_clock[0].ACLR
RESET => uart_rx_sync_clock[1].ACLR
RESET => uart_rx_sync_clock[2].ACLR
RESET => uart_rx_sync_clock[3].ACLR
RESET => uart_rx_data_out_stb.ACLR
RESET => uart_rx_count[0].ACLR
RESET => uart_rx_count[1].ACLR
RESET => uart_rx_count[2].ACLR
RESET => uart_rx_data_block[0].ACLR
RESET => uart_rx_data_block[1].ACLR
RESET => uart_rx_data_block[2].ACLR
RESET => uart_rx_data_block[3].ACLR
RESET => uart_rx_data_block[4].ACLR
RESET => uart_rx_data_block[5].ACLR
RESET => uart_rx_data_block[6].ACLR
RESET => uart_rx_data_block[7].ACLR
RESET => uart_rx_bit.PRESET
RESET => uart_rx_filter[0].PRESET
RESET => uart_rx_filter[1].PRESET
RESET => oversample_baud_tick.ACLR
RESET => oversample_baud_counter[0].PRESET
RESET => oversample_baud_counter[1].PRESET
RESET => oversample_baud_counter[2].PRESET
RESET => oversample_baud_counter[3].PRESET
RESET => oversample_baud_counter[4].PRESET
RESET => oversample_baud_counter[5].ACLR
RESET => oversample_baud_counter[6].PRESET
RESET => uart_rx_data_in_ack.ACLR
RESET => uart_tx_count[0].ACLR
RESET => uart_tx_count[1].ACLR
RESET => uart_tx_count[2].ACLR
RESET => uart_tx_data_block[0].ACLR
RESET => uart_tx_data_block[1].ACLR
RESET => uart_tx_data_block[2].ACLR
RESET => uart_tx_data_block[3].ACLR
RESET => uart_tx_data_block[4].ACLR
RESET => uart_tx_data_block[5].ACLR
RESET => uart_tx_data_block[6].ACLR
RESET => uart_tx_data_block[7].ACLR
RESET => uart_tx_data.PRESET
RESET => baud_counter[0].PRESET
RESET => baud_counter[1].PRESET
RESET => baud_counter[2].PRESET
RESET => baud_counter[3].PRESET
RESET => uart_rx_state~7.DATAIN
RESET => uart_tx_state~8.DATAIN
DATA_STREAM_IN[0] => uart_tx_data_block.DATAB
DATA_STREAM_IN[1] => uart_tx_data_block.DATAB
DATA_STREAM_IN[2] => uart_tx_data_block.DATAB
DATA_STREAM_IN[3] => uart_tx_data_block.DATAB
DATA_STREAM_IN[4] => uart_tx_data_block.DATAB
DATA_STREAM_IN[5] => uart_tx_data_block.DATAB
DATA_STREAM_IN[6] => uart_tx_data_block.DATAB
DATA_STREAM_IN[7] => uart_tx_data_block.DATAB
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_state.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_state.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_state.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_state.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_state.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_rx_data_in_ack.DATAB
DATA_STREAM_IN_ACK <= uart_rx_data_in_ack.DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[0] <= uart_rx_data_block[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[1] <= uart_rx_data_block[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[2] <= uart_rx_data_block[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[3] <= uart_rx_data_block[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[4] <= uart_rx_data_block[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[5] <= uart_rx_data_block[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[6] <= uart_rx_data_block[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[7] <= uart_rx_data_block[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT_STB <= uart_rx_data_out_stb.DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT_ACK => uart_rx_data_out_stb.OUTPUTSELECT
TX <= uart_tx_data.DB_MAX_OUTPUT_PORT_TYPE
RX => RXD_SYNC_FILTER.IN1
RX => RXD_SYNC_FILTER.IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component
data[0] => dcfifo_qtl1:auto_generated.data[0]
data[1] => dcfifo_qtl1:auto_generated.data[1]
data[2] => dcfifo_qtl1:auto_generated.data[2]
data[3] => dcfifo_qtl1:auto_generated.data[3]
data[4] => dcfifo_qtl1:auto_generated.data[4]
data[5] => dcfifo_qtl1:auto_generated.data[5]
data[6] => dcfifo_qtl1:auto_generated.data[6]
data[7] => dcfifo_qtl1:auto_generated.data[7]
q[0] <= dcfifo_qtl1:auto_generated.q[0]
q[1] <= dcfifo_qtl1:auto_generated.q[1]
q[2] <= dcfifo_qtl1:auto_generated.q[2]
q[3] <= dcfifo_qtl1:auto_generated.q[3]
q[4] <= dcfifo_qtl1:auto_generated.q[4]
q[5] <= dcfifo_qtl1:auto_generated.q[5]
q[6] <= dcfifo_qtl1:auto_generated.q[6]
q[7] <= dcfifo_qtl1:auto_generated.q[7]
rdclk => dcfifo_qtl1:auto_generated.rdclk
rdreq => dcfifo_qtl1:auto_generated.rdreq
wrclk => dcfifo_qtl1:auto_generated.wrclk
wrreq => dcfifo_qtl1:auto_generated.wrreq
aclr => dcfifo_qtl1:auto_generated.aclr
rdempty <= dcfifo_qtl1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_qtl1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated
aclr => a_graycounter_3fc:wrptr_g1p.aclr
aclr => a_graycounter_2fc:wrptr_gp.aclr
aclr => delayed_wrptr_g[4].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[4].IN0
aclr => rs_dgwp_reg[4].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[4].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_7hu:fifo_ram.data_a[0]
data[1] => altsyncram_7hu:fifo_ram.data_a[1]
data[2] => altsyncram_7hu:fifo_ram.data_a[2]
data[3] => altsyncram_7hu:fifo_ram.data_a[3]
data[4] => altsyncram_7hu:fifo_ram.data_a[4]
data[5] => altsyncram_7hu:fifo_ram.data_a[5]
data[6] => altsyncram_7hu:fifo_ram.data_a[6]
data[7] => altsyncram_7hu:fifo_ram.data_a[7]
q[0] <= altsyncram_7hu:fifo_ram.q_b[0]
q[1] <= altsyncram_7hu:fifo_ram.q_b[1]
q[2] <= altsyncram_7hu:fifo_ram.q_b[2]
q[3] <= altsyncram_7hu:fifo_ram.q_b[3]
q[4] <= altsyncram_7hu:fifo_ram.q_b[4]
q[5] <= altsyncram_7hu:fifo_ram.q_b[5]
q[6] <= altsyncram_7hu:fifo_ram.q_b[6]
q[7] <= altsyncram_7hu:fifo_ram.q_b[7]
rdclk => a_graycounter_c86:rdptr_g1p.clock
rdclk => altsyncram_7hu:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_fcb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_3fc:wrptr_g1p.clock
wrclk => a_graycounter_2fc:wrptr_gp.clock
wrclk => altsyncram_7hu:fifo_ram.clock0
wrclk => alt_synch_pipe_jc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_2fc:wrptr_gp
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe15a[0].CLK
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp
clock => dffpipe_dd9:dffpipe16.clock
clrn => dffpipe_dd9:dffpipe16.clrn
d[0] => dffpipe_dd9:dffpipe16.d[0]
d[1] => dffpipe_dd9:dffpipe16.d[1]
d[2] => dffpipe_dd9:dffpipe16.d[2]
d[3] => dffpipe_dd9:dffpipe16.d[3]
d[4] => dffpipe_dd9:dffpipe16.d[4]
q[0] <= dffpipe_dd9:dffpipe16.q[0]
q[1] <= dffpipe_dd9:dffpipe16.q[1]
q[2] <= dffpipe_dd9:dffpipe16.q[2]
q[3] <= dffpipe_dd9:dffpipe16.q[3]
q[4] <= dffpipe_dd9:dffpipe16.q[4]


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_jc8:ws_dgrp
clock => dffpipe_ed9:dffpipe19.clock
clrn => dffpipe_ed9:dffpipe19.clrn
d[0] => dffpipe_ed9:dffpipe19.d[0]
d[1] => dffpipe_ed9:dffpipe19.d[1]
d[2] => dffpipe_ed9:dffpipe19.d[2]
d[3] => dffpipe_ed9:dffpipe19.d[3]
d[4] => dffpipe_ed9:dffpipe19.d[4]
q[0] <= dffpipe_ed9:dffpipe19.q[0]
q[1] <= dffpipe_ed9:dffpipe19.q[1]
q[2] <= dffpipe_ed9:dffpipe19.q[2]
q[3] <= dffpipe_ed9:dffpipe19.q[3]
q[4] <= dffpipe_ed9:dffpipe19.q[4]


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_ed9:dffpipe19
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_m16:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_m16:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_m16:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_m16:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|UART_LIMITER:inst11
CLOCK => packet_time[0].CLK
CLOCK => packet_time[1].CLK
CLOCK => packet_time[2].CLK
CLOCK => packet_time[3].CLK
CLOCK => packet_time[4].CLK
CLOCK => packet_time[5].CLK
CLOCK => packet_time[6].CLK
CLOCK => packet_time[7].CLK
CLOCK => packet_time[8].CLK
CLOCK => packet_time[9].CLK
CLOCK => packet_time[10].CLK
CLOCK => inhibit_bt.CLK
CLOCK => byte_time[0].CLK
CLOCK => byte_time[1].CLK
CLOCK => byte_time[2].CLK
CLOCK => byte_time[3].CLK
RESET => process_1.IN1
RESET => process_2.IN1
WR_REQ => process_2.IN1
WR_REQ => running.CLK
WR_REQ => inhibit_bc.CLK
WR_REQ => byte_count[0].CLK
WR_REQ => byte_count[1].CLK
WR_REQ => byte_count[2].CLK
WR_REQ => byte_count[3].CLK
INHIBIT <= INHIBIT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component
data[0] => dcfifo_31m1:auto_generated.data[0]
data[1] => dcfifo_31m1:auto_generated.data[1]
data[2] => dcfifo_31m1:auto_generated.data[2]
data[3] => dcfifo_31m1:auto_generated.data[3]
data[4] => dcfifo_31m1:auto_generated.data[4]
data[5] => dcfifo_31m1:auto_generated.data[5]
data[6] => dcfifo_31m1:auto_generated.data[6]
data[7] => dcfifo_31m1:auto_generated.data[7]
q[0] <= dcfifo_31m1:auto_generated.q[0]
q[1] <= dcfifo_31m1:auto_generated.q[1]
q[2] <= dcfifo_31m1:auto_generated.q[2]
q[3] <= dcfifo_31m1:auto_generated.q[3]
q[4] <= dcfifo_31m1:auto_generated.q[4]
q[5] <= dcfifo_31m1:auto_generated.q[5]
q[6] <= dcfifo_31m1:auto_generated.q[6]
q[7] <= dcfifo_31m1:auto_generated.q[7]
rdclk => dcfifo_31m1:auto_generated.rdclk
rdreq => dcfifo_31m1:auto_generated.rdreq
wrclk => dcfifo_31m1:auto_generated.wrclk
wrreq => dcfifo_31m1:auto_generated.wrreq
aclr => dcfifo_31m1:auto_generated.aclr
rdempty <= dcfifo_31m1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_31m1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_31m1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_31m1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_31m1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_31m1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_31m1:auto_generated.rdusedw[5]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated
aclr => a_graycounter_5fc:wrptr_g1p.aclr
aclr => a_graycounter_4fc:wrptr_gp.aclr
aclr => delayed_wrptr_g[6].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[6].IN0
aclr => rs_dgwp_reg[6].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_bhu:fifo_ram.data_a[0]
data[1] => altsyncram_bhu:fifo_ram.data_a[1]
data[2] => altsyncram_bhu:fifo_ram.data_a[2]
data[3] => altsyncram_bhu:fifo_ram.data_a[3]
data[4] => altsyncram_bhu:fifo_ram.data_a[4]
data[5] => altsyncram_bhu:fifo_ram.data_a[5]
data[6] => altsyncram_bhu:fifo_ram.data_a[6]
data[7] => altsyncram_bhu:fifo_ram.data_a[7]
q[0] <= altsyncram_bhu:fifo_ram.q_b[0]
q[1] <= altsyncram_bhu:fifo_ram.q_b[1]
q[2] <= altsyncram_bhu:fifo_ram.q_b[2]
q[3] <= altsyncram_bhu:fifo_ram.q_b[3]
q[4] <= altsyncram_bhu:fifo_ram.q_b[4]
q[5] <= altsyncram_bhu:fifo_ram.q_b[5]
q[6] <= altsyncram_bhu:fifo_ram.q_b[6]
q[7] <= altsyncram_bhu:fifo_ram.q_b[7]
rdclk => a_graycounter_e86:rdptr_g1p.clock
rdclk => altsyncram_bhu:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_adc:rs_brp.clock
rdclk => dffpipe_adc:rs_bwp.clock
rdclk => alt_synch_pipe_hcb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_5fc:wrptr_g1p.clock
wrclk => a_graycounter_4fc:wrptr_gp.clock
wrclk => altsyncram_bhu:fifo_ram.clock0
wrclk => alt_synch_pipe_lc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_gray2bin_acb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_gray2bin_acb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe15a[0].CLK
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp
clock => dffpipe_fd9:dffpipe16.clock
clrn => dffpipe_fd9:dffpipe16.clrn
d[0] => dffpipe_fd9:dffpipe16.d[0]
d[1] => dffpipe_fd9:dffpipe16.d[1]
d[2] => dffpipe_fd9:dffpipe16.d[2]
d[3] => dffpipe_fd9:dffpipe16.d[3]
d[4] => dffpipe_fd9:dffpipe16.d[4]
d[5] => dffpipe_fd9:dffpipe16.d[5]
d[6] => dffpipe_fd9:dffpipe16.d[6]
q[0] <= dffpipe_fd9:dffpipe16.q[0]
q[1] <= dffpipe_fd9:dffpipe16.q[1]
q[2] <= dffpipe_fd9:dffpipe16.q[2]
q[3] <= dffpipe_fd9:dffpipe16.q[3]
q[4] <= dffpipe_fd9:dffpipe16.q[4]
q[5] <= dffpipe_fd9:dffpipe16.q[5]
q[6] <= dffpipe_fd9:dffpipe16.q[6]


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp
clock => dffpipe_gd9:dffpipe19.clock
clrn => dffpipe_gd9:dffpipe19.clrn
d[0] => dffpipe_gd9:dffpipe19.d[0]
d[1] => dffpipe_gd9:dffpipe19.d[1]
d[2] => dffpipe_gd9:dffpipe19.d[2]
d[3] => dffpipe_gd9:dffpipe19.d[3]
d[4] => dffpipe_gd9:dffpipe19.d[4]
d[5] => dffpipe_gd9:dffpipe19.d[5]
d[6] => dffpipe_gd9:dffpipe19.d[6]
q[0] <= dffpipe_gd9:dffpipe19.q[0]
q[1] <= dffpipe_gd9:dffpipe19.q[1]
q[2] <= dffpipe_gd9:dffpipe19.q[2]
q[3] <= dffpipe_gd9:dffpipe19.q[3]
q[4] <= dffpipe_gd9:dffpipe19.q[4]
q[5] <= dffpipe_gd9:dffpipe19.q[5]
q[6] <= dffpipe_gd9:dffpipe19.q[6]


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_o16:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_n16:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_o16:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_n16:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_o16:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_n16:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_o16:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_n16:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst10
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|altpll1:inst11
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|DE2bot|altpll1:inst11|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2bot|SONAR:inst54
CLOCK => SONAR_INT~reg0.CLK
CLOCK => SELECTED_SONAR[0].CLK
CLOCK => SELECTED_SONAR[1].CLK
CLOCK => SELECTED_SONAR[2].CLK
CLOCK => PING_DONE.CLK
CLOCK => PING_STARTED.CLK
CLOCK => INIT_INT.CLK
CLOCK => LISTEN~reg0.CLK
CLOCK => ECHO_TIME[0].CLK
CLOCK => ECHO_TIME[1].CLK
CLOCK => ECHO_TIME[2].CLK
CLOCK => ECHO_TIME[3].CLK
CLOCK => ECHO_TIME[4].CLK
CLOCK => ECHO_TIME[5].CLK
CLOCK => ECHO_TIME[6].CLK
CLOCK => ECHO_TIME[7].CLK
CLOCK => ECHO_TIME[8].CLK
CLOCK => ECHO_TIME[9].CLK
CLOCK => ECHO_TIME[10].CLK
CLOCK => ECHO_TIME[11].CLK
CLOCK => ECHO_TIME[12].CLK
CLOCK => ECHO_TIME[13].CLK
CLOCK => ECHO_TIME[14].CLK
CLOCK => ECHO_TIME[15].CLK
CLOCK => PING_TIME[0].CLK
CLOCK => PING_TIME[1].CLK
CLOCK => PING_TIME[2].CLK
CLOCK => PING_TIME[3].CLK
CLOCK => PING_TIME[4].CLK
CLOCK => PING_TIME[5].CLK
CLOCK => PING_TIME[6].CLK
CLOCK => PING_TIME[7].CLK
CLOCK => PING_TIME[8].CLK
CLOCK => PING_TIME[9].CLK
CLOCK => PING_TIME[10].CLK
CLOCK => PING_TIME[11].CLK
CLOCK => PING_TIME[12].CLK
CLOCK => PING_TIME[13].CLK
CLOCK => PING_TIME[14].CLK
CLOCK => PING_TIME[15].CLK
CLOCK => SONAR_RESULT[0][0].CLK
CLOCK => SONAR_RESULT[0][1].CLK
CLOCK => SONAR_RESULT[0][2].CLK
CLOCK => SONAR_RESULT[0][3].CLK
CLOCK => SONAR_RESULT[0][4].CLK
CLOCK => SONAR_RESULT[0][5].CLK
CLOCK => SONAR_RESULT[0][6].CLK
CLOCK => SONAR_RESULT[0][7].CLK
CLOCK => SONAR_RESULT[0][8].CLK
CLOCK => SONAR_RESULT[0][9].CLK
CLOCK => SONAR_RESULT[0][10].CLK
CLOCK => SONAR_RESULT[0][11].CLK
CLOCK => SONAR_RESULT[0][12].CLK
CLOCK => SONAR_RESULT[0][13].CLK
CLOCK => SONAR_RESULT[0][14].CLK
CLOCK => SONAR_RESULT[0][15].CLK
CLOCK => SONAR_RESULT[1][0].CLK
CLOCK => SONAR_RESULT[1][1].CLK
CLOCK => SONAR_RESULT[1][2].CLK
CLOCK => SONAR_RESULT[1][3].CLK
CLOCK => SONAR_RESULT[1][4].CLK
CLOCK => SONAR_RESULT[1][5].CLK
CLOCK => SONAR_RESULT[1][6].CLK
CLOCK => SONAR_RESULT[1][7].CLK
CLOCK => SONAR_RESULT[1][8].CLK
CLOCK => SONAR_RESULT[1][9].CLK
CLOCK => SONAR_RESULT[1][10].CLK
CLOCK => SONAR_RESULT[1][11].CLK
CLOCK => SONAR_RESULT[1][12].CLK
CLOCK => SONAR_RESULT[1][13].CLK
CLOCK => SONAR_RESULT[1][14].CLK
CLOCK => SONAR_RESULT[1][15].CLK
CLOCK => SONAR_RESULT[2][0].CLK
CLOCK => SONAR_RESULT[2][1].CLK
CLOCK => SONAR_RESULT[2][2].CLK
CLOCK => SONAR_RESULT[2][3].CLK
CLOCK => SONAR_RESULT[2][4].CLK
CLOCK => SONAR_RESULT[2][5].CLK
CLOCK => SONAR_RESULT[2][6].CLK
CLOCK => SONAR_RESULT[2][7].CLK
CLOCK => SONAR_RESULT[2][8].CLK
CLOCK => SONAR_RESULT[2][9].CLK
CLOCK => SONAR_RESULT[2][10].CLK
CLOCK => SONAR_RESULT[2][11].CLK
CLOCK => SONAR_RESULT[2][12].CLK
CLOCK => SONAR_RESULT[2][13].CLK
CLOCK => SONAR_RESULT[2][14].CLK
CLOCK => SONAR_RESULT[2][15].CLK
CLOCK => SONAR_RESULT[3][0].CLK
CLOCK => SONAR_RESULT[3][1].CLK
CLOCK => SONAR_RESULT[3][2].CLK
CLOCK => SONAR_RESULT[3][3].CLK
CLOCK => SONAR_RESULT[3][4].CLK
CLOCK => SONAR_RESULT[3][5].CLK
CLOCK => SONAR_RESULT[3][6].CLK
CLOCK => SONAR_RESULT[3][7].CLK
CLOCK => SONAR_RESULT[3][8].CLK
CLOCK => SONAR_RESULT[3][9].CLK
CLOCK => SONAR_RESULT[3][10].CLK
CLOCK => SONAR_RESULT[3][11].CLK
CLOCK => SONAR_RESULT[3][12].CLK
CLOCK => SONAR_RESULT[3][13].CLK
CLOCK => SONAR_RESULT[3][14].CLK
CLOCK => SONAR_RESULT[3][15].CLK
CLOCK => SONAR_RESULT[4][0].CLK
CLOCK => SONAR_RESULT[4][1].CLK
CLOCK => SONAR_RESULT[4][2].CLK
CLOCK => SONAR_RESULT[4][3].CLK
CLOCK => SONAR_RESULT[4][4].CLK
CLOCK => SONAR_RESULT[4][5].CLK
CLOCK => SONAR_RESULT[4][6].CLK
CLOCK => SONAR_RESULT[4][7].CLK
CLOCK => SONAR_RESULT[4][8].CLK
CLOCK => SONAR_RESULT[4][9].CLK
CLOCK => SONAR_RESULT[4][10].CLK
CLOCK => SONAR_RESULT[4][11].CLK
CLOCK => SONAR_RESULT[4][12].CLK
CLOCK => SONAR_RESULT[4][13].CLK
CLOCK => SONAR_RESULT[4][14].CLK
CLOCK => SONAR_RESULT[4][15].CLK
CLOCK => SONAR_RESULT[5][0].CLK
CLOCK => SONAR_RESULT[5][1].CLK
CLOCK => SONAR_RESULT[5][2].CLK
CLOCK => SONAR_RESULT[5][3].CLK
CLOCK => SONAR_RESULT[5][4].CLK
CLOCK => SONAR_RESULT[5][5].CLK
CLOCK => SONAR_RESULT[5][6].CLK
CLOCK => SONAR_RESULT[5][7].CLK
CLOCK => SONAR_RESULT[5][8].CLK
CLOCK => SONAR_RESULT[5][9].CLK
CLOCK => SONAR_RESULT[5][10].CLK
CLOCK => SONAR_RESULT[5][11].CLK
CLOCK => SONAR_RESULT[5][12].CLK
CLOCK => SONAR_RESULT[5][13].CLK
CLOCK => SONAR_RESULT[5][14].CLK
CLOCK => SONAR_RESULT[5][15].CLK
CLOCK => SONAR_RESULT[6][0].CLK
CLOCK => SONAR_RESULT[6][1].CLK
CLOCK => SONAR_RESULT[6][2].CLK
CLOCK => SONAR_RESULT[6][3].CLK
CLOCK => SONAR_RESULT[6][4].CLK
CLOCK => SONAR_RESULT[6][5].CLK
CLOCK => SONAR_RESULT[6][6].CLK
CLOCK => SONAR_RESULT[6][7].CLK
CLOCK => SONAR_RESULT[6][8].CLK
CLOCK => SONAR_RESULT[6][9].CLK
CLOCK => SONAR_RESULT[6][10].CLK
CLOCK => SONAR_RESULT[6][11].CLK
CLOCK => SONAR_RESULT[6][12].CLK
CLOCK => SONAR_RESULT[6][13].CLK
CLOCK => SONAR_RESULT[6][14].CLK
CLOCK => SONAR_RESULT[6][15].CLK
CLOCK => SONAR_RESULT[7][0].CLK
CLOCK => SONAR_RESULT[7][1].CLK
CLOCK => SONAR_RESULT[7][2].CLK
CLOCK => SONAR_RESULT[7][3].CLK
CLOCK => SONAR_RESULT[7][4].CLK
CLOCK => SONAR_RESULT[7][5].CLK
CLOCK => SONAR_RESULT[7][6].CLK
CLOCK => SONAR_RESULT[7][7].CLK
CLOCK => SONAR_RESULT[7][8].CLK
CLOCK => SONAR_RESULT[7][9].CLK
CLOCK => SONAR_RESULT[7][10].CLK
CLOCK => SONAR_RESULT[7][11].CLK
CLOCK => SONAR_RESULT[7][12].CLK
CLOCK => SONAR_RESULT[7][13].CLK
CLOCK => SONAR_RESULT[7][14].CLK
CLOCK => SONAR_RESULT[7][15].CLK
CLOCK => SONAR_RESULT[8][0].CLK
CLOCK => SONAR_RESULT[8][1].CLK
CLOCK => SONAR_RESULT[8][2].CLK
CLOCK => SONAR_RESULT[8][3].CLK
CLOCK => SONAR_RESULT[8][4].CLK
CLOCK => SONAR_RESULT[8][5].CLK
CLOCK => SONAR_RESULT[8][6].CLK
CLOCK => SONAR_RESULT[8][7].CLK
CLOCK => SONAR_RESULT[8][8].CLK
CLOCK => SONAR_RESULT[8][9].CLK
CLOCK => SONAR_RESULT[8][10].CLK
CLOCK => SONAR_RESULT[8][11].CLK
CLOCK => SONAR_RESULT[8][12].CLK
CLOCK => SONAR_RESULT[8][13].CLK
CLOCK => SONAR_RESULT[8][14].CLK
CLOCK => SONAR_RESULT[8][15].CLK
CLOCK => SONAR_RESULT[9][0].CLK
CLOCK => SONAR_RESULT[9][1].CLK
CLOCK => SONAR_RESULT[9][2].CLK
CLOCK => SONAR_RESULT[9][3].CLK
CLOCK => SONAR_RESULT[9][4].CLK
CLOCK => SONAR_RESULT[9][5].CLK
CLOCK => SONAR_RESULT[9][6].CLK
CLOCK => SONAR_RESULT[9][7].CLK
CLOCK => SONAR_RESULT[9][8].CLK
CLOCK => SONAR_RESULT[9][9].CLK
CLOCK => SONAR_RESULT[9][10].CLK
CLOCK => SONAR_RESULT[9][11].CLK
CLOCK => SONAR_RESULT[9][12].CLK
CLOCK => SONAR_RESULT[9][13].CLK
CLOCK => SONAR_RESULT[9][14].CLK
CLOCK => SONAR_RESULT[9][15].CLK
CLOCK => SONAR_RESULT[10][0].CLK
CLOCK => SONAR_RESULT[10][1].CLK
CLOCK => SONAR_RESULT[10][2].CLK
CLOCK => SONAR_RESULT[10][3].CLK
CLOCK => SONAR_RESULT[10][4].CLK
CLOCK => SONAR_RESULT[10][5].CLK
CLOCK => SONAR_RESULT[10][6].CLK
CLOCK => SONAR_RESULT[10][7].CLK
CLOCK => SONAR_RESULT[10][8].CLK
CLOCK => SONAR_RESULT[10][9].CLK
CLOCK => SONAR_RESULT[10][10].CLK
CLOCK => SONAR_RESULT[10][11].CLK
CLOCK => SONAR_RESULT[10][12].CLK
CLOCK => SONAR_RESULT[10][13].CLK
CLOCK => SONAR_RESULT[10][14].CLK
CLOCK => SONAR_RESULT[10][15].CLK
CLOCK => SONAR_RESULT[11][0].CLK
CLOCK => SONAR_RESULT[11][1].CLK
CLOCK => SONAR_RESULT[11][2].CLK
CLOCK => SONAR_RESULT[11][3].CLK
CLOCK => SONAR_RESULT[11][4].CLK
CLOCK => SONAR_RESULT[11][5].CLK
CLOCK => SONAR_RESULT[11][6].CLK
CLOCK => SONAR_RESULT[11][7].CLK
CLOCK => SONAR_RESULT[11][8].CLK
CLOCK => SONAR_RESULT[11][9].CLK
CLOCK => SONAR_RESULT[11][10].CLK
CLOCK => SONAR_RESULT[11][11].CLK
CLOCK => SONAR_RESULT[11][12].CLK
CLOCK => SONAR_RESULT[11][13].CLK
CLOCK => SONAR_RESULT[11][14].CLK
CLOCK => SONAR_RESULT[11][15].CLK
CLOCK => SONAR_RESULT[12][0].CLK
CLOCK => SONAR_RESULT[12][1].CLK
CLOCK => SONAR_RESULT[12][2].CLK
CLOCK => SONAR_RESULT[12][3].CLK
CLOCK => SONAR_RESULT[12][4].CLK
CLOCK => SONAR_RESULT[12][5].CLK
CLOCK => SONAR_RESULT[12][6].CLK
CLOCK => SONAR_RESULT[12][7].CLK
CLOCK => SONAR_RESULT[12][8].CLK
CLOCK => SONAR_RESULT[12][9].CLK
CLOCK => SONAR_RESULT[12][10].CLK
CLOCK => SONAR_RESULT[12][11].CLK
CLOCK => SONAR_RESULT[12][12].CLK
CLOCK => SONAR_RESULT[12][13].CLK
CLOCK => SONAR_RESULT[12][14].CLK
CLOCK => SONAR_RESULT[12][15].CLK
CLOCK => SONAR_RESULT[13][0].CLK
CLOCK => SONAR_RESULT[13][1].CLK
CLOCK => SONAR_RESULT[13][2].CLK
CLOCK => SONAR_RESULT[13][3].CLK
CLOCK => SONAR_RESULT[13][4].CLK
CLOCK => SONAR_RESULT[13][5].CLK
CLOCK => SONAR_RESULT[13][6].CLK
CLOCK => SONAR_RESULT[13][7].CLK
CLOCK => SONAR_RESULT[13][8].CLK
CLOCK => SONAR_RESULT[13][9].CLK
CLOCK => SONAR_RESULT[13][10].CLK
CLOCK => SONAR_RESULT[13][11].CLK
CLOCK => SONAR_RESULT[13][12].CLK
CLOCK => SONAR_RESULT[13][13].CLK
CLOCK => SONAR_RESULT[13][14].CLK
CLOCK => SONAR_RESULT[13][15].CLK
CLOCK => SONAR_RESULT[14][0].CLK
CLOCK => SONAR_RESULT[14][1].CLK
CLOCK => SONAR_RESULT[14][2].CLK
CLOCK => SONAR_RESULT[14][3].CLK
CLOCK => SONAR_RESULT[14][4].CLK
CLOCK => SONAR_RESULT[14][5].CLK
CLOCK => SONAR_RESULT[14][6].CLK
CLOCK => SONAR_RESULT[14][7].CLK
CLOCK => SONAR_RESULT[14][8].CLK
CLOCK => SONAR_RESULT[14][9].CLK
CLOCK => SONAR_RESULT[14][10].CLK
CLOCK => SONAR_RESULT[14][11].CLK
CLOCK => SONAR_RESULT[14][12].CLK
CLOCK => SONAR_RESULT[14][13].CLK
CLOCK => SONAR_RESULT[14][14].CLK
CLOCK => SONAR_RESULT[14][15].CLK
CLOCK => SONAR_RESULT[15][0].CLK
CLOCK => SONAR_RESULT[15][1].CLK
CLOCK => SONAR_RESULT[15][2].CLK
CLOCK => SONAR_RESULT[15][3].CLK
CLOCK => SONAR_RESULT[15][4].CLK
CLOCK => SONAR_RESULT[15][5].CLK
CLOCK => SONAR_RESULT[15][6].CLK
CLOCK => SONAR_RESULT[15][7].CLK
CLOCK => SONAR_RESULT[15][8].CLK
CLOCK => SONAR_RESULT[15][9].CLK
CLOCK => SONAR_RESULT[15][10].CLK
CLOCK => SONAR_RESULT[15][11].CLK
CLOCK => SONAR_RESULT[15][12].CLK
CLOCK => SONAR_RESULT[15][13].CLK
CLOCK => SONAR_RESULT[15][14].CLK
CLOCK => SONAR_RESULT[15][15].CLK
CLOCK => SONAR_RESULT[16][0].CLK
CLOCK => SONAR_RESULT[16][1].CLK
CLOCK => SONAR_RESULT[16][2].CLK
CLOCK => SONAR_RESULT[16][3].CLK
CLOCK => SONAR_RESULT[16][4].CLK
CLOCK => SONAR_RESULT[16][5].CLK
CLOCK => SONAR_RESULT[16][6].CLK
CLOCK => SONAR_RESULT[16][7].CLK
CLOCK => SONAR_RESULT[16][8].CLK
CLOCK => SONAR_RESULT[16][9].CLK
CLOCK => SONAR_RESULT[16][10].CLK
CLOCK => SONAR_RESULT[16][11].CLK
CLOCK => SONAR_RESULT[16][12].CLK
CLOCK => SONAR_RESULT[16][13].CLK
CLOCK => SONAR_RESULT[16][14].CLK
CLOCK => SONAR_RESULT[16][15].CLK
CLOCK => SONAR_RESULT[17][0].CLK
CLOCK => SONAR_RESULT[17][1].CLK
CLOCK => SONAR_RESULT[17][2].CLK
CLOCK => SONAR_RESULT[17][3].CLK
CLOCK => SONAR_RESULT[17][4].CLK
CLOCK => SONAR_RESULT[17][5].CLK
CLOCK => SONAR_RESULT[17][6].CLK
CLOCK => SONAR_RESULT[17][7].CLK
CLOCK => SONAR_RESULT[17][8].CLK
CLOCK => SONAR_RESULT[17][9].CLK
CLOCK => SONAR_RESULT[17][10].CLK
CLOCK => SONAR_RESULT[17][11].CLK
CLOCK => SONAR_RESULT[17][12].CLK
CLOCK => SONAR_RESULT[17][13].CLK
CLOCK => SONAR_RESULT[17][14].CLK
CLOCK => SONAR_RESULT[17][15].CLK
RESETN => SELECTED_SONAR[0].ACLR
RESETN => SELECTED_SONAR[1].ACLR
RESETN => SELECTED_SONAR[2].ACLR
RESETN => PING_DONE.ACLR
RESETN => PING_STARTED.ACLR
RESETN => INIT_INT.ACLR
RESETN => LISTEN~reg0.ACLR
RESETN => ECHO_TIME[0].ACLR
RESETN => ECHO_TIME[1].ACLR
RESETN => ECHO_TIME[2].ACLR
RESETN => ECHO_TIME[3].ACLR
RESETN => ECHO_TIME[4].ACLR
RESETN => ECHO_TIME[5].ACLR
RESETN => ECHO_TIME[6].ACLR
RESETN => ECHO_TIME[7].ACLR
RESETN => ECHO_TIME[8].ACLR
RESETN => ECHO_TIME[9].ACLR
RESETN => ECHO_TIME[10].ACLR
RESETN => ECHO_TIME[11].ACLR
RESETN => ECHO_TIME[12].ACLR
RESETN => ECHO_TIME[13].ACLR
RESETN => ECHO_TIME[14].ACLR
RESETN => ECHO_TIME[15].ACLR
RESETN => PING_TIME[0].ACLR
RESETN => PING_TIME[1].ACLR
RESETN => PING_TIME[2].ACLR
RESETN => PING_TIME[3].ACLR
RESETN => PING_TIME[4].ACLR
RESETN => PING_TIME[5].ACLR
RESETN => PING_TIME[6].ACLR
RESETN => PING_TIME[7].ACLR
RESETN => PING_TIME[8].ACLR
RESETN => PING_TIME[9].ACLR
RESETN => PING_TIME[10].ACLR
RESETN => PING_TIME[11].ACLR
RESETN => PING_TIME[12].ACLR
RESETN => PING_TIME[13].ACLR
RESETN => PING_TIME[14].ACLR
RESETN => PING_TIME[15].ACLR
RESETN => SONAR_RESULT[0][0].PRESET
RESETN => SONAR_RESULT[0][1].PRESET
RESETN => SONAR_RESULT[0][2].PRESET
RESETN => SONAR_RESULT[0][3].PRESET
RESETN => SONAR_RESULT[0][4].PRESET
RESETN => SONAR_RESULT[0][5].PRESET
RESETN => SONAR_RESULT[0][6].PRESET
RESETN => SONAR_RESULT[0][7].PRESET
RESETN => SONAR_RESULT[0][8].PRESET
RESETN => SONAR_RESULT[0][9].PRESET
RESETN => SONAR_RESULT[0][10].PRESET
RESETN => SONAR_RESULT[0][11].PRESET
RESETN => SONAR_RESULT[0][12].PRESET
RESETN => SONAR_RESULT[0][13].PRESET
RESETN => SONAR_RESULT[0][14].PRESET
RESETN => SONAR_RESULT[0][15].ACLR
RESETN => SONAR_RESULT[1][0].PRESET
RESETN => SONAR_RESULT[1][1].PRESET
RESETN => SONAR_RESULT[1][2].PRESET
RESETN => SONAR_RESULT[1][3].PRESET
RESETN => SONAR_RESULT[1][4].PRESET
RESETN => SONAR_RESULT[1][5].PRESET
RESETN => SONAR_RESULT[1][6].PRESET
RESETN => SONAR_RESULT[1][7].PRESET
RESETN => SONAR_RESULT[1][8].PRESET
RESETN => SONAR_RESULT[1][9].PRESET
RESETN => SONAR_RESULT[1][10].PRESET
RESETN => SONAR_RESULT[1][11].PRESET
RESETN => SONAR_RESULT[1][12].PRESET
RESETN => SONAR_RESULT[1][13].PRESET
RESETN => SONAR_RESULT[1][14].PRESET
RESETN => SONAR_RESULT[1][15].ACLR
RESETN => SONAR_RESULT[2][0].PRESET
RESETN => SONAR_RESULT[2][1].PRESET
RESETN => SONAR_RESULT[2][2].PRESET
RESETN => SONAR_RESULT[2][3].PRESET
RESETN => SONAR_RESULT[2][4].PRESET
RESETN => SONAR_RESULT[2][5].PRESET
RESETN => SONAR_RESULT[2][6].PRESET
RESETN => SONAR_RESULT[2][7].PRESET
RESETN => SONAR_RESULT[2][8].PRESET
RESETN => SONAR_RESULT[2][9].PRESET
RESETN => SONAR_RESULT[2][10].PRESET
RESETN => SONAR_RESULT[2][11].PRESET
RESETN => SONAR_RESULT[2][12].PRESET
RESETN => SONAR_RESULT[2][13].PRESET
RESETN => SONAR_RESULT[2][14].PRESET
RESETN => SONAR_RESULT[2][15].ACLR
RESETN => SONAR_RESULT[3][0].PRESET
RESETN => SONAR_RESULT[3][1].PRESET
RESETN => SONAR_RESULT[3][2].PRESET
RESETN => SONAR_RESULT[3][3].PRESET
RESETN => SONAR_RESULT[3][4].PRESET
RESETN => SONAR_RESULT[3][5].PRESET
RESETN => SONAR_RESULT[3][6].PRESET
RESETN => SONAR_RESULT[3][7].PRESET
RESETN => SONAR_RESULT[3][8].PRESET
RESETN => SONAR_RESULT[3][9].PRESET
RESETN => SONAR_RESULT[3][10].PRESET
RESETN => SONAR_RESULT[3][11].PRESET
RESETN => SONAR_RESULT[3][12].PRESET
RESETN => SONAR_RESULT[3][13].PRESET
RESETN => SONAR_RESULT[3][14].PRESET
RESETN => SONAR_RESULT[3][15].ACLR
RESETN => SONAR_RESULT[4][0].PRESET
RESETN => SONAR_RESULT[4][1].PRESET
RESETN => SONAR_RESULT[4][2].PRESET
RESETN => SONAR_RESULT[4][3].PRESET
RESETN => SONAR_RESULT[4][4].PRESET
RESETN => SONAR_RESULT[4][5].PRESET
RESETN => SONAR_RESULT[4][6].PRESET
RESETN => SONAR_RESULT[4][7].PRESET
RESETN => SONAR_RESULT[4][8].PRESET
RESETN => SONAR_RESULT[4][9].PRESET
RESETN => SONAR_RESULT[4][10].PRESET
RESETN => SONAR_RESULT[4][11].PRESET
RESETN => SONAR_RESULT[4][12].PRESET
RESETN => SONAR_RESULT[4][13].PRESET
RESETN => SONAR_RESULT[4][14].PRESET
RESETN => SONAR_RESULT[4][15].ACLR
RESETN => SONAR_RESULT[5][0].PRESET
RESETN => SONAR_RESULT[5][1].PRESET
RESETN => SONAR_RESULT[5][2].PRESET
RESETN => SONAR_RESULT[5][3].PRESET
RESETN => SONAR_RESULT[5][4].PRESET
RESETN => SONAR_RESULT[5][5].PRESET
RESETN => SONAR_RESULT[5][6].PRESET
RESETN => SONAR_RESULT[5][7].PRESET
RESETN => SONAR_RESULT[5][8].PRESET
RESETN => SONAR_RESULT[5][9].PRESET
RESETN => SONAR_RESULT[5][10].PRESET
RESETN => SONAR_RESULT[5][11].PRESET
RESETN => SONAR_RESULT[5][12].PRESET
RESETN => SONAR_RESULT[5][13].PRESET
RESETN => SONAR_RESULT[5][14].PRESET
RESETN => SONAR_RESULT[5][15].ACLR
RESETN => SONAR_RESULT[6][0].PRESET
RESETN => SONAR_RESULT[6][1].PRESET
RESETN => SONAR_RESULT[6][2].PRESET
RESETN => SONAR_RESULT[6][3].PRESET
RESETN => SONAR_RESULT[6][4].PRESET
RESETN => SONAR_RESULT[6][5].PRESET
RESETN => SONAR_RESULT[6][6].PRESET
RESETN => SONAR_RESULT[6][7].PRESET
RESETN => SONAR_RESULT[6][8].PRESET
RESETN => SONAR_RESULT[6][9].PRESET
RESETN => SONAR_RESULT[6][10].PRESET
RESETN => SONAR_RESULT[6][11].PRESET
RESETN => SONAR_RESULT[6][12].PRESET
RESETN => SONAR_RESULT[6][13].PRESET
RESETN => SONAR_RESULT[6][14].PRESET
RESETN => SONAR_RESULT[6][15].ACLR
RESETN => SONAR_RESULT[7][0].PRESET
RESETN => SONAR_RESULT[7][1].PRESET
RESETN => SONAR_RESULT[7][2].PRESET
RESETN => SONAR_RESULT[7][3].PRESET
RESETN => SONAR_RESULT[7][4].PRESET
RESETN => SONAR_RESULT[7][5].PRESET
RESETN => SONAR_RESULT[7][6].PRESET
RESETN => SONAR_RESULT[7][7].PRESET
RESETN => SONAR_RESULT[7][8].PRESET
RESETN => SONAR_RESULT[7][9].PRESET
RESETN => SONAR_RESULT[7][10].PRESET
RESETN => SONAR_RESULT[7][11].PRESET
RESETN => SONAR_RESULT[7][12].PRESET
RESETN => SONAR_RESULT[7][13].PRESET
RESETN => SONAR_RESULT[7][14].PRESET
RESETN => SONAR_RESULT[7][15].ACLR
RESETN => SONAR_RESULT[16][0].ACLR
RESETN => SONAR_RESULT[16][1].ACLR
RESETN => SONAR_RESULT[16][2].ACLR
RESETN => SONAR_RESULT[16][3].ACLR
RESETN => SONAR_RESULT[16][4].ACLR
RESETN => SONAR_RESULT[16][5].ACLR
RESETN => SONAR_RESULT[16][6].ACLR
RESETN => SONAR_RESULT[16][7].ACLR
RESETN => SONAR_RESULT[16][8].ACLR
RESETN => SONAR_RESULT[16][9].ACLR
RESETN => SONAR_RESULT[16][10].ACLR
RESETN => SONAR_RESULT[16][11].ACLR
RESETN => SONAR_RESULT[16][12].ACLR
RESETN => SONAR_RESULT[16][13].ACLR
RESETN => SONAR_RESULT[16][14].ACLR
RESETN => SONAR_RESULT[16][15].ACLR
RESETN => SONAR_RESULT[17][0].ACLR
RESETN => SONAR_RESULT[17][1].ACLR
RESETN => SONAR_RESULT[17][2].ACLR
RESETN => SONAR_RESULT[17][3].ACLR
RESETN => SONAR_RESULT[17][4].ACLR
RESETN => SONAR_RESULT[17][5].ACLR
RESETN => SONAR_RESULT[17][6].ACLR
RESETN => SONAR_RESULT[17][7].ACLR
RESETN => SONAR_RESULT[17][8].ACLR
RESETN => SONAR_RESULT[17][9].ACLR
RESETN => SONAR_RESULT[17][10].ACLR
RESETN => SONAR_RESULT[17][11].ACLR
RESETN => SONAR_RESULT[17][12].ACLR
RESETN => SONAR_RESULT[17][13].ACLR
RESETN => SONAR_RESULT[17][14].ACLR
RESETN => SONAR_RESULT[17][15].ACLR
RESETN => INT_EN[0].PRESET
RESETN => INT_EN[1].PRESET
RESETN => INT_EN[2].PRESET
RESETN => INT_EN[3].PRESET
RESETN => INT_EN[4].PRESET
RESETN => INT_EN[5].PRESET
RESETN => INT_EN[6].PRESET
RESETN => INT_EN[7].PRESET
RESETN => ALARM_DIST[0].ACLR
RESETN => ALARM_DIST[1].ACLR
RESETN => ALARM_DIST[2].ACLR
RESETN => ALARM_DIST[3].ACLR
RESETN => ALARM_DIST[4].ACLR
RESETN => ALARM_DIST[5].ACLR
RESETN => ALARM_DIST[6].ACLR
RESETN => ALARM_DIST[7].ACLR
RESETN => ALARM_DIST[8].ACLR
RESETN => ALARM_DIST[9].ACLR
RESETN => ALARM_DIST[10].ACLR
RESETN => ALARM_DIST[11].ACLR
RESETN => ALARM_DIST[12].ACLR
RESETN => ALARM_DIST[13].ACLR
RESETN => ALARM_DIST[14].ACLR
RESETN => ALARM_DIST[15].ACLR
RESETN => SONAR_EN[0].ACLR
RESETN => SONAR_EN[1].ACLR
RESETN => SONAR_EN[2].ACLR
RESETN => SONAR_EN[3].ACLR
RESETN => SONAR_EN[4].ACLR
RESETN => SONAR_EN[5].ACLR
RESETN => SONAR_EN[6].ACLR
RESETN => SONAR_EN[7].ACLR
RESETN => SONAR_RESULT[15][15].ENA
RESETN => SONAR_RESULT[15][14].ENA
RESETN => SONAR_RESULT[15][13].ENA
RESETN => SONAR_RESULT[15][12].ENA
RESETN => SONAR_RESULT[15][11].ENA
RESETN => SONAR_RESULT[15][10].ENA
RESETN => SONAR_RESULT[15][9].ENA
RESETN => SONAR_RESULT[15][8].ENA
RESETN => SONAR_RESULT[15][7].ENA
RESETN => SONAR_RESULT[15][6].ENA
RESETN => SONAR_RESULT[15][5].ENA
RESETN => SONAR_RESULT[15][4].ENA
RESETN => SONAR_RESULT[15][3].ENA
RESETN => SONAR_RESULT[15][2].ENA
RESETN => SONAR_RESULT[15][1].ENA
RESETN => SONAR_RESULT[15][0].ENA
RESETN => SONAR_RESULT[14][15].ENA
RESETN => SONAR_RESULT[14][14].ENA
RESETN => SONAR_RESULT[14][13].ENA
RESETN => SONAR_RESULT[14][12].ENA
RESETN => SONAR_RESULT[14][11].ENA
RESETN => SONAR_RESULT[14][10].ENA
RESETN => SONAR_RESULT[14][9].ENA
RESETN => SONAR_RESULT[14][8].ENA
RESETN => SONAR_RESULT[14][7].ENA
RESETN => SONAR_RESULT[14][6].ENA
RESETN => SONAR_RESULT[14][5].ENA
RESETN => SONAR_RESULT[14][4].ENA
RESETN => SONAR_RESULT[14][3].ENA
RESETN => SONAR_RESULT[14][2].ENA
RESETN => SONAR_RESULT[14][1].ENA
RESETN => SONAR_RESULT[14][0].ENA
RESETN => SONAR_RESULT[13][15].ENA
RESETN => SONAR_RESULT[13][14].ENA
RESETN => SONAR_RESULT[13][13].ENA
RESETN => SONAR_RESULT[13][12].ENA
RESETN => SONAR_RESULT[13][11].ENA
RESETN => SONAR_RESULT[13][10].ENA
RESETN => SONAR_RESULT[13][9].ENA
RESETN => SONAR_RESULT[13][8].ENA
RESETN => SONAR_RESULT[13][7].ENA
RESETN => SONAR_RESULT[13][6].ENA
RESETN => SONAR_RESULT[13][5].ENA
RESETN => SONAR_RESULT[13][4].ENA
RESETN => SONAR_RESULT[13][3].ENA
RESETN => SONAR_RESULT[13][2].ENA
RESETN => SONAR_RESULT[13][1].ENA
RESETN => SONAR_RESULT[13][0].ENA
RESETN => SONAR_RESULT[12][15].ENA
RESETN => SONAR_RESULT[12][14].ENA
RESETN => SONAR_RESULT[12][13].ENA
RESETN => SONAR_RESULT[12][12].ENA
RESETN => SONAR_RESULT[12][11].ENA
RESETN => SONAR_RESULT[12][10].ENA
RESETN => SONAR_RESULT[12][9].ENA
RESETN => SONAR_RESULT[12][8].ENA
RESETN => SONAR_RESULT[12][7].ENA
RESETN => SONAR_RESULT[12][6].ENA
RESETN => SONAR_RESULT[12][5].ENA
RESETN => SONAR_RESULT[12][4].ENA
RESETN => SONAR_RESULT[12][3].ENA
RESETN => SONAR_RESULT[12][2].ENA
RESETN => SONAR_RESULT[12][1].ENA
RESETN => SONAR_RESULT[12][0].ENA
RESETN => SONAR_RESULT[11][15].ENA
RESETN => SONAR_RESULT[11][14].ENA
RESETN => SONAR_RESULT[11][13].ENA
RESETN => SONAR_RESULT[11][12].ENA
RESETN => SONAR_RESULT[11][11].ENA
RESETN => SONAR_RESULT[11][10].ENA
RESETN => SONAR_RESULT[11][9].ENA
RESETN => SONAR_RESULT[11][8].ENA
RESETN => SONAR_RESULT[11][7].ENA
RESETN => SONAR_RESULT[11][6].ENA
RESETN => SONAR_RESULT[11][5].ENA
RESETN => SONAR_RESULT[11][4].ENA
RESETN => SONAR_RESULT[11][3].ENA
RESETN => SONAR_RESULT[11][2].ENA
RESETN => SONAR_RESULT[11][1].ENA
RESETN => SONAR_RESULT[11][0].ENA
RESETN => SONAR_RESULT[10][15].ENA
RESETN => SONAR_RESULT[10][14].ENA
RESETN => SONAR_RESULT[10][13].ENA
RESETN => SONAR_RESULT[10][12].ENA
RESETN => SONAR_RESULT[10][11].ENA
RESETN => SONAR_RESULT[10][10].ENA
RESETN => SONAR_RESULT[10][9].ENA
RESETN => SONAR_RESULT[10][8].ENA
RESETN => SONAR_RESULT[10][7].ENA
RESETN => SONAR_RESULT[10][6].ENA
RESETN => SONAR_RESULT[10][5].ENA
RESETN => SONAR_RESULT[10][4].ENA
RESETN => SONAR_RESULT[10][3].ENA
RESETN => SONAR_RESULT[10][2].ENA
RESETN => SONAR_RESULT[10][1].ENA
RESETN => SONAR_RESULT[10][0].ENA
RESETN => SONAR_RESULT[9][15].ENA
RESETN => SONAR_RESULT[9][14].ENA
RESETN => SONAR_RESULT[9][13].ENA
RESETN => SONAR_RESULT[9][12].ENA
RESETN => SONAR_RESULT[9][11].ENA
RESETN => SONAR_RESULT[9][10].ENA
RESETN => SONAR_RESULT[9][9].ENA
RESETN => SONAR_RESULT[9][8].ENA
RESETN => SONAR_RESULT[9][7].ENA
RESETN => SONAR_RESULT[9][6].ENA
RESETN => SONAR_RESULT[9][5].ENA
RESETN => SONAR_RESULT[9][4].ENA
RESETN => SONAR_RESULT[9][3].ENA
RESETN => SONAR_RESULT[9][2].ENA
RESETN => SONAR_RESULT[9][1].ENA
RESETN => SONAR_RESULT[9][0].ENA
RESETN => SONAR_RESULT[8][15].ENA
RESETN => SONAR_RESULT[8][14].ENA
RESETN => SONAR_RESULT[8][13].ENA
RESETN => SONAR_RESULT[8][12].ENA
RESETN => SONAR_RESULT[8][11].ENA
RESETN => SONAR_RESULT[8][10].ENA
RESETN => SONAR_RESULT[8][9].ENA
RESETN => SONAR_RESULT[8][8].ENA
RESETN => SONAR_RESULT[8][7].ENA
RESETN => SONAR_RESULT[8][6].ENA
RESETN => SONAR_RESULT[8][5].ENA
RESETN => SONAR_RESULT[8][4].ENA
RESETN => SONAR_RESULT[8][3].ENA
RESETN => SONAR_RESULT[8][2].ENA
RESETN => SONAR_RESULT[8][1].ENA
RESETN => SONAR_RESULT[8][0].ENA
RESETN => SONAR_INT~reg0.ENA
CS => IO_IN.IN0
CS => LATCH.IN0
IO_WRITE => LATCH.IN1
IO_WRITE => IO_IN.IN1
ECHO => PINGER.IN1
ADDR[0] => Mux0.IN18
ADDR[0] => Mux1.IN18
ADDR[0] => Mux2.IN18
ADDR[0] => Mux3.IN18
ADDR[0] => Mux4.IN18
ADDR[0] => Mux5.IN18
ADDR[0] => Mux6.IN18
ADDR[0] => Mux7.IN18
ADDR[0] => Mux8.IN18
ADDR[0] => Mux9.IN18
ADDR[0] => Mux10.IN18
ADDR[0] => Mux11.IN18
ADDR[0] => Mux12.IN18
ADDR[0] => Mux13.IN18
ADDR[0] => Mux14.IN18
ADDR[0] => Mux15.IN18
ADDR[0] => Equal11.IN9
ADDR[0] => Equal12.IN9
ADDR[0] => Equal13.IN9
ADDR[1] => Mux0.IN17
ADDR[1] => Mux1.IN17
ADDR[1] => Mux2.IN17
ADDR[1] => Mux3.IN17
ADDR[1] => Mux4.IN17
ADDR[1] => Mux5.IN17
ADDR[1] => Mux6.IN17
ADDR[1] => Mux7.IN17
ADDR[1] => Mux8.IN17
ADDR[1] => Mux9.IN17
ADDR[1] => Mux10.IN17
ADDR[1] => Mux11.IN17
ADDR[1] => Mux12.IN17
ADDR[1] => Mux13.IN17
ADDR[1] => Mux14.IN17
ADDR[1] => Mux15.IN17
ADDR[1] => Equal11.IN8
ADDR[1] => Equal12.IN8
ADDR[1] => Equal13.IN8
ADDR[2] => Mux0.IN16
ADDR[2] => Mux1.IN16
ADDR[2] => Mux2.IN16
ADDR[2] => Mux3.IN16
ADDR[2] => Mux4.IN16
ADDR[2] => Mux5.IN16
ADDR[2] => Mux6.IN16
ADDR[2] => Mux7.IN16
ADDR[2] => Mux8.IN16
ADDR[2] => Mux9.IN16
ADDR[2] => Mux10.IN16
ADDR[2] => Mux11.IN16
ADDR[2] => Mux12.IN16
ADDR[2] => Mux13.IN16
ADDR[2] => Mux14.IN16
ADDR[2] => Mux15.IN16
ADDR[2] => Equal11.IN7
ADDR[2] => Equal12.IN7
ADDR[2] => Equal13.IN7
ADDR[3] => Mux0.IN15
ADDR[3] => Mux1.IN15
ADDR[3] => Mux2.IN15
ADDR[3] => Mux3.IN15
ADDR[3] => Mux4.IN15
ADDR[3] => Mux5.IN15
ADDR[3] => Mux6.IN15
ADDR[3] => Mux7.IN15
ADDR[3] => Mux8.IN15
ADDR[3] => Mux9.IN15
ADDR[3] => Mux10.IN15
ADDR[3] => Mux11.IN15
ADDR[3] => Mux12.IN15
ADDR[3] => Mux13.IN15
ADDR[3] => Mux14.IN15
ADDR[3] => Mux15.IN15
ADDR[3] => Equal11.IN6
ADDR[3] => Equal12.IN6
ADDR[3] => Equal13.IN6
ADDR[4] => Mux0.IN14
ADDR[4] => Mux1.IN14
ADDR[4] => Mux2.IN14
ADDR[4] => Mux3.IN14
ADDR[4] => Mux4.IN14
ADDR[4] => Mux5.IN14
ADDR[4] => Mux6.IN14
ADDR[4] => Mux7.IN14
ADDR[4] => Mux8.IN14
ADDR[4] => Mux9.IN14
ADDR[4] => Mux10.IN14
ADDR[4] => Mux11.IN14
ADDR[4] => Mux12.IN14
ADDR[4] => Mux13.IN14
ADDR[4] => Mux14.IN14
ADDR[4] => Mux15.IN14
ADDR[4] => Equal11.IN5
ADDR[4] => Equal12.IN5
ADDR[4] => Equal13.IN5
INIT <= INIT_INT.DB_MAX_OUTPUT_PORT_TYPE
LISTEN <= LISTEN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SONAR_NUM[0] <= SELECTED_SONAR[2].DB_MAX_OUTPUT_PORT_TYPE
SONAR_NUM[1] <= SELECTED_SONAR[1].DB_MAX_OUTPUT_PORT_TYPE
SONAR_NUM[2] <= SELECTED_SONAR[0].DB_MAX_OUTPUT_PORT_TYPE
SONAR_INT <= SONAR_INT~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|DE2bot|SONAR:inst54|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|lpm_bustri_oe0:inst31
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|lpm_bustri_oe0:inst31|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|VEL_CONTROL:inst51
PWM_CLK => LPM_COUNTER:counter.CLOCK
PWM_CLK => MOTOR_PHASE~reg0.CLK
RESETN => MOTOR_EN~reg0.ACLR
RESETN => IO_DATA_INT[9].IN0
RESETN => process_3.IN0
CS => LATCH.IN0
IO_WRITE => LATCH.IN1
IO_DATA[0] => Equal2.IN17
IO_DATA[0] => IO_DATA_INT.DATAB
IO_DATA[1] => Equal2.IN16
IO_DATA[1] => IO_DATA_INT.DATAB
IO_DATA[2] => Equal2.IN15
IO_DATA[2] => IO_DATA_INT.DATAB
IO_DATA[3] => Equal2.IN14
IO_DATA[3] => IO_DATA_INT.DATAB
IO_DATA[4] => Equal2.IN13
IO_DATA[4] => IO_DATA_INT.DATAB
IO_DATA[5] => Equal2.IN12
IO_DATA[5] => IO_DATA_INT.DATAB
IO_DATA[6] => Equal2.IN11
IO_DATA[6] => IO_DATA_INT.DATAB
IO_DATA[7] => Equal2.IN10
IO_DATA[7] => IO_DATA_INT.DATAB
IO_DATA[8] => Equal2.IN9
IO_DATA[8] => IO_DATA_INT.DATAB
IO_DATA[9] => Equal0.IN17
IO_DATA[9] => Equal1.IN17
IO_DATA[9] => IO_DATA_INT.DATAB
IO_DATA[10] => Equal0.IN16
IO_DATA[10] => Equal1.IN16
IO_DATA[11] => Equal0.IN15
IO_DATA[11] => Equal1.IN15
IO_DATA[12] => Equal0.IN14
IO_DATA[12] => Equal1.IN14
IO_DATA[13] => Equal0.IN13
IO_DATA[13] => Equal1.IN13
IO_DATA[14] => Equal0.IN12
IO_DATA[14] => Equal1.IN12
IO_DATA[15] => Equal0.IN9
IO_DATA[15] => Equal1.IN9
POSITION[0] => POSITION_INT[0].DATAIN
POSITION[1] => POSITION_INT[1].DATAIN
POSITION[2] => POSITION_INT[2].DATAIN
POSITION[3] => POSITION_INT[3].DATAIN
POSITION[4] => POSITION_INT[4].DATAIN
POSITION[5] => POSITION_INT[5].DATAIN
POSITION[6] => POSITION_INT[6].DATAIN
POSITION[7] => POSITION_INT[7].DATAIN
POSITION[8] => POSITION_INT[8].DATAIN
POSITION[9] => POSITION_INT[9].DATAIN
POSITION[10] => POSITION_INT[10].DATAIN
POSITION[11] => POSITION_INT[11].DATAIN
POSITION[12] => POSITION_INT[12].DATAIN
POSITION[13] => POSITION_INT[13].DATAIN
POSITION[14] => POSITION_INT[14].DATAIN
POSITION[15] => POSITION_INT[15].DATAIN
POSITION[16] => POSITION_INT[16].DATAIN
POSITION[17] => POSITION_INT[17].DATAIN
POSITION[18] => POSITION_INT[18].DATAIN
POSITION[19] => POSITION_INT[19].DATAIN
POSITION[20] => POSITION_INT[20].DATAIN
POSITION[21] => POSITION_INT[21].DATAIN
POSITION[22] => POSITION_INT[22].DATAIN
POSITION[23] => POSITION_INT[23].DATAIN
POSITION[24] => POSITION_INT[24].DATAIN
POSITION[25] => POSITION_INT[25].DATAIN
POSITION[26] => POSITION_INT[26].DATAIN
POSITION[27] => POSITION_INT[27].DATAIN
POSITION[28] => POSITION_INT[28].DATAIN
POSITION[29] => POSITION_INT[29].DATAIN
POSITION[30] => POSITION_INT[30].DATAIN
POSITION[31] => POSITION_INT[31].DATAIN
CTRL_CLK => SH_ACK.CLK
CTRL_CLK => FIRST_PASS.CLK
CTRL_CLK => I_WARN_INT.CLK
CTRL_CLK => CMD_VEL[0].CLK
CTRL_CLK => CMD_VEL[1].CLK
CTRL_CLK => CMD_VEL[2].CLK
CTRL_CLK => CMD_VEL[3].CLK
CTRL_CLK => CMD_VEL[4].CLK
CTRL_CLK => CMD_VEL[5].CLK
CTRL_CLK => CMD_VEL[6].CLK
CTRL_CLK => CMD_VEL[7].CLK
CTRL_CLK => CMD_VEL[8].CLK
CTRL_CLK => CMD_VEL[9].CLK
CTRL_CLK => CMD_VEL[10].CLK
CTRL_CLK => CMD_VEL[11].CLK
CTRL_CLK => CMD_VEL[12].CLK
CTRL_CLK => CMD_VEL[13].CLK
CTRL_CLK => CMD_VEL[14].CLK
CTRL_CLK => CMD_VEL[15].CLK
CTRL_CLK => CMD_VEL[16].CLK
CTRL_CLK => CMD_VEL[17].CLK
CTRL_CLK => CMD_VEL[18].CLK
CTRL_CLK => CMD_VEL[19].CLK
CTRL_CLK => CMD_VEL[20].CLK
CTRL_CLK => CMD_VEL[21].CLK
CTRL_CLK => CMD_VEL[22].CLK
CTRL_CLK => CMD_VEL[23].CLK
CTRL_CLK => CMD_VEL[24].CLK
CTRL_CLK => CMD_VEL[25].CLK
CTRL_CLK => CMD_VEL[26].CLK
CTRL_CLK => CMD_VEL[27].CLK
CTRL_CLK => CMD_VEL[28].CLK
CTRL_CLK => CMD_VEL[29].CLK
CTRL_CLK => CMD_VEL[30].CLK
CTRL_CLK => CMD_VEL[31].CLK
CTRL_CLK => LAST_POS[0].CLK
CTRL_CLK => LAST_POS[1].CLK
CTRL_CLK => LAST_POS[2].CLK
CTRL_CLK => LAST_POS[3].CLK
CTRL_CLK => LAST_POS[4].CLK
CTRL_CLK => LAST_POS[5].CLK
CTRL_CLK => LAST_POS[6].CLK
CTRL_CLK => LAST_POS[7].CLK
CTRL_CLK => LAST_POS[8].CLK
CTRL_CLK => LAST_POS[9].CLK
CTRL_CLK => LAST_POS[10].CLK
CTRL_CLK => LAST_POS[11].CLK
CTRL_CLK => LAST_POS[12].CLK
CTRL_CLK => LAST_POS[13].CLK
CTRL_CLK => LAST_POS[14].CLK
CTRL_CLK => LAST_POS[15].CLK
CTRL_CLK => LAST_POS[16].CLK
CTRL_CLK => LAST_POS[17].CLK
CTRL_CLK => LAST_POS[18].CLK
CTRL_CLK => LAST_POS[19].CLK
CTRL_CLK => LAST_POS[20].CLK
CTRL_CLK => LAST_POS[21].CLK
CTRL_CLK => LAST_POS[22].CLK
CTRL_CLK => LAST_POS[23].CLK
CTRL_CLK => LAST_POS[24].CLK
CTRL_CLK => LAST_POS[25].CLK
CTRL_CLK => LAST_POS[26].CLK
CTRL_CLK => LAST_POS[27].CLK
CTRL_CLK => LAST_POS[28].CLK
CTRL_CLK => LAST_POS[29].CLK
CTRL_CLK => LAST_POS[30].CLK
CTRL_CLK => LAST_POS[31].CLK
CTRL_CLK => CURR_VEL[0].CLK
CTRL_CLK => CURR_VEL[1].CLK
CTRL_CLK => CURR_VEL[2].CLK
CTRL_CLK => CURR_VEL[3].CLK
CTRL_CLK => CURR_VEL[4].CLK
CTRL_CLK => CURR_VEL[5].CLK
CTRL_CLK => CURR_VEL[6].CLK
CTRL_CLK => CURR_VEL[7].CLK
CTRL_CLK => CURR_VEL[8].CLK
CTRL_CLK => CURR_VEL[9].CLK
CTRL_CLK => CURR_VEL[10].CLK
CTRL_CLK => CURR_VEL[11].CLK
CTRL_CLK => CURR_VEL[12].CLK
CTRL_CLK => CURR_VEL[13].CLK
CTRL_CLK => CURR_VEL[14].CLK
CTRL_CLK => CURR_VEL[15].CLK
CTRL_CLK => CURR_VEL[16].CLK
CTRL_CLK => CURR_VEL[17].CLK
CTRL_CLK => CURR_VEL[18].CLK
CTRL_CLK => CURR_VEL[19].CLK
CTRL_CLK => CURR_VEL[20].CLK
CTRL_CLK => CURR_VEL[21].CLK
CTRL_CLK => CURR_VEL[22].CLK
CTRL_CLK => CURR_VEL[23].CLK
CTRL_CLK => CURR_VEL[24].CLK
CTRL_CLK => CURR_VEL[25].CLK
CTRL_CLK => CURR_VEL[26].CLK
CTRL_CLK => CURR_VEL[27].CLK
CTRL_CLK => CURR_VEL[28].CLK
CTRL_CLK => CURR_VEL[29].CLK
CTRL_CLK => CURR_VEL[30].CLK
CTRL_CLK => CURR_VEL[31].CLK
CTRL_CLK => CUM_VEL_ERR[0].CLK
CTRL_CLK => CUM_VEL_ERR[1].CLK
CTRL_CLK => CUM_VEL_ERR[2].CLK
CTRL_CLK => CUM_VEL_ERR[3].CLK
CTRL_CLK => CUM_VEL_ERR[4].CLK
CTRL_CLK => CUM_VEL_ERR[5].CLK
CTRL_CLK => CUM_VEL_ERR[6].CLK
CTRL_CLK => CUM_VEL_ERR[7].CLK
CTRL_CLK => CUM_VEL_ERR[8].CLK
CTRL_CLK => CUM_VEL_ERR[9].CLK
CTRL_CLK => CUM_VEL_ERR[10].CLK
CTRL_CLK => CUM_VEL_ERR[11].CLK
CTRL_CLK => CUM_VEL_ERR[12].CLK
CTRL_CLK => CUM_VEL_ERR[13].CLK
CTRL_CLK => CUM_VEL_ERR[14].CLK
CTRL_CLK => CUM_VEL_ERR[15].CLK
CTRL_CLK => CUM_VEL_ERR[16].CLK
CTRL_CLK => CUM_VEL_ERR[17].CLK
CTRL_CLK => CUM_VEL_ERR[18].CLK
CTRL_CLK => CUM_VEL_ERR[19].CLK
CTRL_CLK => CUM_VEL_ERR[20].CLK
CTRL_CLK => CUM_VEL_ERR[21].CLK
CTRL_CLK => CUM_VEL_ERR[22].CLK
CTRL_CLK => CUM_VEL_ERR[23].CLK
CTRL_CLK => CUM_VEL_ERR[24].CLK
CTRL_CLK => CUM_VEL_ERR[25].CLK
CTRL_CLK => CUM_VEL_ERR[26].CLK
CTRL_CLK => CUM_VEL_ERR[27].CLK
CTRL_CLK => CUM_VEL_ERR[28].CLK
CTRL_CLK => CUM_VEL_ERR[29].CLK
CTRL_CLK => CUM_VEL_ERR[30].CLK
CTRL_CLK => CUM_VEL_ERR[31].CLK
CTRL_CLK => MOTOR_CMD[0].CLK
CTRL_CLK => MOTOR_CMD[1].CLK
CTRL_CLK => MOTOR_CMD[2].CLK
CTRL_CLK => MOTOR_CMD[3].CLK
CTRL_CLK => MOTOR_CMD[4].CLK
CTRL_CLK => MOTOR_CMD[5].CLK
CTRL_CLK => MOTOR_CMD[6].CLK
CTRL_CLK => MOTOR_CMD[7].CLK
CTRL_CLK => MOTOR_CMD[8].CLK
CTRL_CLK => MOTOR_CMD[9].CLK
CTRL_CLK => MOTOR_CMD[10].CLK
CTRL_CLK => MOTOR_CMD[11].CLK
CTRL_CLK => MOTOR_CMD[12].CLK
CTRL_CLK => MOTOR_CMD[13].CLK
CTRL_CLK => MOTOR_CMD[14].CLK
CTRL_CLK => MOTOR_CMD[15].CLK
CTRL_CLK => MOTOR_CMD[16].CLK
CTRL_CLK => MOTOR_CMD[17].CLK
CTRL_CLK => MOTOR_CMD[18].CLK
CTRL_CLK => MOTOR_CMD[19].CLK
CTRL_CLK => MOTOR_CMD[20].CLK
CTRL_CLK => MOTOR_CMD[21].CLK
CTRL_CLK => MOTOR_CMD[22].CLK
CTRL_CLK => MOTOR_CMD[23].CLK
CTRL_CLK => MOTOR_CMD[24].CLK
CTRL_CLK => MOTOR_CMD[25].CLK
CTRL_CLK => MOTOR_CMD[26].CLK
CTRL_CLK => MOTOR_CMD[27].CLK
CTRL_CLK => MOTOR_CMD[28].CLK
CTRL_CLK => MOTOR_CMD[29].CLK
CTRL_CLK => MOTOR_CMD[30].CLK
CTRL_CLK => MOTOR_CMD[31].CLK
CTRL_CLK => POSITION_INT[0].CLK
CTRL_CLK => POSITION_INT[1].CLK
CTRL_CLK => POSITION_INT[2].CLK
CTRL_CLK => POSITION_INT[3].CLK
CTRL_CLK => POSITION_INT[4].CLK
CTRL_CLK => POSITION_INT[5].CLK
CTRL_CLK => POSITION_INT[6].CLK
CTRL_CLK => POSITION_INT[7].CLK
CTRL_CLK => POSITION_INT[8].CLK
CTRL_CLK => POSITION_INT[9].CLK
CTRL_CLK => POSITION_INT[10].CLK
CTRL_CLK => POSITION_INT[11].CLK
CTRL_CLK => POSITION_INT[12].CLK
CTRL_CLK => POSITION_INT[13].CLK
CTRL_CLK => POSITION_INT[14].CLK
CTRL_CLK => POSITION_INT[15].CLK
CTRL_CLK => POSITION_INT[16].CLK
CTRL_CLK => POSITION_INT[17].CLK
CTRL_CLK => POSITION_INT[18].CLK
CTRL_CLK => POSITION_INT[19].CLK
CTRL_CLK => POSITION_INT[20].CLK
CTRL_CLK => POSITION_INT[21].CLK
CTRL_CLK => POSITION_INT[22].CLK
CTRL_CLK => POSITION_INT[23].CLK
CTRL_CLK => POSITION_INT[24].CLK
CTRL_CLK => POSITION_INT[25].CLK
CTRL_CLK => POSITION_INT[26].CLK
CTRL_CLK => POSITION_INT[27].CLK
CTRL_CLK => POSITION_INT[28].CLK
CTRL_CLK => POSITION_INT[29].CLK
CTRL_CLK => POSITION_INT[30].CLK
CTRL_CLK => POSITION_INT[31].CLK
ENABLE => process_3.IN1
SOFT_HALT => SH_REQ.CLK
SOFT_HALT => IO_DATA_INT[9].IN1
SOFT_HALT => MOTOR_EN~reg0.ENA
MOTOR_PHASE <= MOTOR_PHASE~reg0.DB_MAX_OUTPUT_PORT_TYPE
MOTOR_EN <= MOTOR_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_WARN <= I_WARN_INT.DB_MAX_OUTPUT_PORT_TYPE
WATCHDOG <= LATCH.DB_MAX_OUTPUT_PORT_TYPE
I_VAL[0] <= CUM_VEL_ERR[0].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[1] <= CUM_VEL_ERR[1].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[2] <= CUM_VEL_ERR[2].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[3] <= CUM_VEL_ERR[3].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[4] <= CUM_VEL_ERR[4].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[5] <= CUM_VEL_ERR[5].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[6] <= CUM_VEL_ERR[6].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[7] <= CUM_VEL_ERR[7].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[8] <= CUM_VEL_ERR[8].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[9] <= CUM_VEL_ERR[9].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[10] <= CUM_VEL_ERR[10].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[11] <= CUM_VEL_ERR[11].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[12] <= CUM_VEL_ERR[12].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[13] <= CUM_VEL_ERR[13].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[14] <= CUM_VEL_ERR[14].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[15] <= CUM_VEL_ERR[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|VEL_CONTROL:inst51|lpm_counter:counter
clock => cntr_gkj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gkj:auto_generated.q[0]
q[1] <= cntr_gkj:auto_generated.q[1]
q[2] <= cntr_gkj:auto_generated.q[2]
q[3] <= cntr_gkj:auto_generated.q[3]
q[4] <= cntr_gkj:auto_generated.q[4]
q[5] <= cntr_gkj:auto_generated.q[5]
q[6] <= cntr_gkj:auto_generated.q[6]
q[7] <= cntr_gkj:auto_generated.q[7]
q[8] <= cntr_gkj:auto_generated.q[8]
q[9] <= cntr_gkj:auto_generated.q[9]
q[10] <= cntr_gkj:auto_generated.q[10]
q[11] <= cntr_gkj:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE2bot|VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT


|DE2bot|VEL_CONTROL:inst51|LPM_COMPARE:compare
dataa[0] => cmpr_a2i:auto_generated.dataa[0]
dataa[1] => cmpr_a2i:auto_generated.dataa[1]
dataa[2] => cmpr_a2i:auto_generated.dataa[2]
dataa[3] => cmpr_a2i:auto_generated.dataa[3]
dataa[4] => cmpr_a2i:auto_generated.dataa[4]
dataa[5] => cmpr_a2i:auto_generated.dataa[5]
dataa[6] => cmpr_a2i:auto_generated.dataa[6]
dataa[7] => cmpr_a2i:auto_generated.dataa[7]
dataa[8] => cmpr_a2i:auto_generated.dataa[8]
dataa[9] => cmpr_a2i:auto_generated.dataa[9]
dataa[10] => cmpr_a2i:auto_generated.dataa[10]
dataa[11] => cmpr_a2i:auto_generated.dataa[11]
datab[0] => cmpr_a2i:auto_generated.datab[0]
datab[1] => cmpr_a2i:auto_generated.datab[1]
datab[2] => cmpr_a2i:auto_generated.datab[2]
datab[3] => cmpr_a2i:auto_generated.datab[3]
datab[4] => cmpr_a2i:auto_generated.datab[4]
datab[5] => cmpr_a2i:auto_generated.datab[5]
datab[6] => cmpr_a2i:auto_generated.datab[6]
datab[7] => cmpr_a2i:auto_generated.datab[7]
datab[8] => cmpr_a2i:auto_generated.datab[8]
datab[9] => cmpr_a2i:auto_generated.datab[9]
datab[10] => cmpr_a2i:auto_generated.datab[10]
datab[11] => cmpr_a2i:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_a2i:auto_generated.ageb


|DE2bot|VEL_CONTROL:inst51|LPM_COMPARE:compare|cmpr_a2i:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN24
dataa[1] => _.IN0
dataa[1] => op_1.IN22
dataa[2] => _.IN0
dataa[2] => op_1.IN20
dataa[3] => _.IN0
dataa[3] => op_1.IN18
dataa[4] => _.IN0
dataa[4] => op_1.IN16
dataa[5] => _.IN0
dataa[5] => op_1.IN14
dataa[6] => _.IN0
dataa[6] => op_1.IN12
dataa[7] => _.IN0
dataa[7] => op_1.IN10
dataa[8] => _.IN0
dataa[8] => op_1.IN8
dataa[9] => _.IN0
dataa[9] => op_1.IN6
dataa[10] => _.IN0
dataa[10] => op_1.IN4
dataa[11] => _.IN0
dataa[11] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN23
datab[1] => _.IN1
datab[1] => op_1.IN21
datab[2] => _.IN1
datab[2] => op_1.IN19
datab[3] => _.IN1
datab[3] => op_1.IN17
datab[4] => _.IN1
datab[4] => op_1.IN15
datab[5] => _.IN1
datab[5] => op_1.IN13
datab[6] => _.IN1
datab[6] => op_1.IN11
datab[7] => _.IN1
datab[7] => op_1.IN9
datab[8] => _.IN1
datab[8] => op_1.IN7
datab[9] => _.IN1
datab[9] => op_1.IN5
datab[10] => _.IN1
datab[10] => op_1.IN3
datab[11] => _.IN1
datab[11] => op_1.IN1


|DE2bot|lpm_bustri_oe0:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|lpm_bustri_oe0:inst37|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|VEL_CONTROL:inst52
PWM_CLK => LPM_COUNTER:counter.CLOCK
PWM_CLK => MOTOR_PHASE~reg0.CLK
RESETN => MOTOR_EN~reg0.ACLR
RESETN => IO_DATA_INT[9].IN0
RESETN => process_3.IN0
CS => LATCH.IN0
IO_WRITE => LATCH.IN1
IO_DATA[0] => Equal2.IN17
IO_DATA[0] => IO_DATA_INT.DATAB
IO_DATA[1] => Equal2.IN16
IO_DATA[1] => IO_DATA_INT.DATAB
IO_DATA[2] => Equal2.IN15
IO_DATA[2] => IO_DATA_INT.DATAB
IO_DATA[3] => Equal2.IN14
IO_DATA[3] => IO_DATA_INT.DATAB
IO_DATA[4] => Equal2.IN13
IO_DATA[4] => IO_DATA_INT.DATAB
IO_DATA[5] => Equal2.IN12
IO_DATA[5] => IO_DATA_INT.DATAB
IO_DATA[6] => Equal2.IN11
IO_DATA[6] => IO_DATA_INT.DATAB
IO_DATA[7] => Equal2.IN10
IO_DATA[7] => IO_DATA_INT.DATAB
IO_DATA[8] => Equal2.IN9
IO_DATA[8] => IO_DATA_INT.DATAB
IO_DATA[9] => Equal0.IN17
IO_DATA[9] => Equal1.IN17
IO_DATA[9] => IO_DATA_INT.DATAB
IO_DATA[10] => Equal0.IN16
IO_DATA[10] => Equal1.IN16
IO_DATA[11] => Equal0.IN15
IO_DATA[11] => Equal1.IN15
IO_DATA[12] => Equal0.IN14
IO_DATA[12] => Equal1.IN14
IO_DATA[13] => Equal0.IN13
IO_DATA[13] => Equal1.IN13
IO_DATA[14] => Equal0.IN12
IO_DATA[14] => Equal1.IN12
IO_DATA[15] => Equal0.IN9
IO_DATA[15] => Equal1.IN9
POSITION[0] => POSITION_INT[0].DATAIN
POSITION[1] => POSITION_INT[1].DATAIN
POSITION[2] => POSITION_INT[2].DATAIN
POSITION[3] => POSITION_INT[3].DATAIN
POSITION[4] => POSITION_INT[4].DATAIN
POSITION[5] => POSITION_INT[5].DATAIN
POSITION[6] => POSITION_INT[6].DATAIN
POSITION[7] => POSITION_INT[7].DATAIN
POSITION[8] => POSITION_INT[8].DATAIN
POSITION[9] => POSITION_INT[9].DATAIN
POSITION[10] => POSITION_INT[10].DATAIN
POSITION[11] => POSITION_INT[11].DATAIN
POSITION[12] => POSITION_INT[12].DATAIN
POSITION[13] => POSITION_INT[13].DATAIN
POSITION[14] => POSITION_INT[14].DATAIN
POSITION[15] => POSITION_INT[15].DATAIN
POSITION[16] => POSITION_INT[16].DATAIN
POSITION[17] => POSITION_INT[17].DATAIN
POSITION[18] => POSITION_INT[18].DATAIN
POSITION[19] => POSITION_INT[19].DATAIN
POSITION[20] => POSITION_INT[20].DATAIN
POSITION[21] => POSITION_INT[21].DATAIN
POSITION[22] => POSITION_INT[22].DATAIN
POSITION[23] => POSITION_INT[23].DATAIN
POSITION[24] => POSITION_INT[24].DATAIN
POSITION[25] => POSITION_INT[25].DATAIN
POSITION[26] => POSITION_INT[26].DATAIN
POSITION[27] => POSITION_INT[27].DATAIN
POSITION[28] => POSITION_INT[28].DATAIN
POSITION[29] => POSITION_INT[29].DATAIN
POSITION[30] => POSITION_INT[30].DATAIN
POSITION[31] => POSITION_INT[31].DATAIN
CTRL_CLK => SH_ACK.CLK
CTRL_CLK => FIRST_PASS.CLK
CTRL_CLK => I_WARN_INT.CLK
CTRL_CLK => CMD_VEL[0].CLK
CTRL_CLK => CMD_VEL[1].CLK
CTRL_CLK => CMD_VEL[2].CLK
CTRL_CLK => CMD_VEL[3].CLK
CTRL_CLK => CMD_VEL[4].CLK
CTRL_CLK => CMD_VEL[5].CLK
CTRL_CLK => CMD_VEL[6].CLK
CTRL_CLK => CMD_VEL[7].CLK
CTRL_CLK => CMD_VEL[8].CLK
CTRL_CLK => CMD_VEL[9].CLK
CTRL_CLK => CMD_VEL[10].CLK
CTRL_CLK => CMD_VEL[11].CLK
CTRL_CLK => CMD_VEL[12].CLK
CTRL_CLK => CMD_VEL[13].CLK
CTRL_CLK => CMD_VEL[14].CLK
CTRL_CLK => CMD_VEL[15].CLK
CTRL_CLK => CMD_VEL[16].CLK
CTRL_CLK => CMD_VEL[17].CLK
CTRL_CLK => CMD_VEL[18].CLK
CTRL_CLK => CMD_VEL[19].CLK
CTRL_CLK => CMD_VEL[20].CLK
CTRL_CLK => CMD_VEL[21].CLK
CTRL_CLK => CMD_VEL[22].CLK
CTRL_CLK => CMD_VEL[23].CLK
CTRL_CLK => CMD_VEL[24].CLK
CTRL_CLK => CMD_VEL[25].CLK
CTRL_CLK => CMD_VEL[26].CLK
CTRL_CLK => CMD_VEL[27].CLK
CTRL_CLK => CMD_VEL[28].CLK
CTRL_CLK => CMD_VEL[29].CLK
CTRL_CLK => CMD_VEL[30].CLK
CTRL_CLK => CMD_VEL[31].CLK
CTRL_CLK => LAST_POS[0].CLK
CTRL_CLK => LAST_POS[1].CLK
CTRL_CLK => LAST_POS[2].CLK
CTRL_CLK => LAST_POS[3].CLK
CTRL_CLK => LAST_POS[4].CLK
CTRL_CLK => LAST_POS[5].CLK
CTRL_CLK => LAST_POS[6].CLK
CTRL_CLK => LAST_POS[7].CLK
CTRL_CLK => LAST_POS[8].CLK
CTRL_CLK => LAST_POS[9].CLK
CTRL_CLK => LAST_POS[10].CLK
CTRL_CLK => LAST_POS[11].CLK
CTRL_CLK => LAST_POS[12].CLK
CTRL_CLK => LAST_POS[13].CLK
CTRL_CLK => LAST_POS[14].CLK
CTRL_CLK => LAST_POS[15].CLK
CTRL_CLK => LAST_POS[16].CLK
CTRL_CLK => LAST_POS[17].CLK
CTRL_CLK => LAST_POS[18].CLK
CTRL_CLK => LAST_POS[19].CLK
CTRL_CLK => LAST_POS[20].CLK
CTRL_CLK => LAST_POS[21].CLK
CTRL_CLK => LAST_POS[22].CLK
CTRL_CLK => LAST_POS[23].CLK
CTRL_CLK => LAST_POS[24].CLK
CTRL_CLK => LAST_POS[25].CLK
CTRL_CLK => LAST_POS[26].CLK
CTRL_CLK => LAST_POS[27].CLK
CTRL_CLK => LAST_POS[28].CLK
CTRL_CLK => LAST_POS[29].CLK
CTRL_CLK => LAST_POS[30].CLK
CTRL_CLK => LAST_POS[31].CLK
CTRL_CLK => CURR_VEL[0].CLK
CTRL_CLK => CURR_VEL[1].CLK
CTRL_CLK => CURR_VEL[2].CLK
CTRL_CLK => CURR_VEL[3].CLK
CTRL_CLK => CURR_VEL[4].CLK
CTRL_CLK => CURR_VEL[5].CLK
CTRL_CLK => CURR_VEL[6].CLK
CTRL_CLK => CURR_VEL[7].CLK
CTRL_CLK => CURR_VEL[8].CLK
CTRL_CLK => CURR_VEL[9].CLK
CTRL_CLK => CURR_VEL[10].CLK
CTRL_CLK => CURR_VEL[11].CLK
CTRL_CLK => CURR_VEL[12].CLK
CTRL_CLK => CURR_VEL[13].CLK
CTRL_CLK => CURR_VEL[14].CLK
CTRL_CLK => CURR_VEL[15].CLK
CTRL_CLK => CURR_VEL[16].CLK
CTRL_CLK => CURR_VEL[17].CLK
CTRL_CLK => CURR_VEL[18].CLK
CTRL_CLK => CURR_VEL[19].CLK
CTRL_CLK => CURR_VEL[20].CLK
CTRL_CLK => CURR_VEL[21].CLK
CTRL_CLK => CURR_VEL[22].CLK
CTRL_CLK => CURR_VEL[23].CLK
CTRL_CLK => CURR_VEL[24].CLK
CTRL_CLK => CURR_VEL[25].CLK
CTRL_CLK => CURR_VEL[26].CLK
CTRL_CLK => CURR_VEL[27].CLK
CTRL_CLK => CURR_VEL[28].CLK
CTRL_CLK => CURR_VEL[29].CLK
CTRL_CLK => CURR_VEL[30].CLK
CTRL_CLK => CURR_VEL[31].CLK
CTRL_CLK => CUM_VEL_ERR[0].CLK
CTRL_CLK => CUM_VEL_ERR[1].CLK
CTRL_CLK => CUM_VEL_ERR[2].CLK
CTRL_CLK => CUM_VEL_ERR[3].CLK
CTRL_CLK => CUM_VEL_ERR[4].CLK
CTRL_CLK => CUM_VEL_ERR[5].CLK
CTRL_CLK => CUM_VEL_ERR[6].CLK
CTRL_CLK => CUM_VEL_ERR[7].CLK
CTRL_CLK => CUM_VEL_ERR[8].CLK
CTRL_CLK => CUM_VEL_ERR[9].CLK
CTRL_CLK => CUM_VEL_ERR[10].CLK
CTRL_CLK => CUM_VEL_ERR[11].CLK
CTRL_CLK => CUM_VEL_ERR[12].CLK
CTRL_CLK => CUM_VEL_ERR[13].CLK
CTRL_CLK => CUM_VEL_ERR[14].CLK
CTRL_CLK => CUM_VEL_ERR[15].CLK
CTRL_CLK => CUM_VEL_ERR[16].CLK
CTRL_CLK => CUM_VEL_ERR[17].CLK
CTRL_CLK => CUM_VEL_ERR[18].CLK
CTRL_CLK => CUM_VEL_ERR[19].CLK
CTRL_CLK => CUM_VEL_ERR[20].CLK
CTRL_CLK => CUM_VEL_ERR[21].CLK
CTRL_CLK => CUM_VEL_ERR[22].CLK
CTRL_CLK => CUM_VEL_ERR[23].CLK
CTRL_CLK => CUM_VEL_ERR[24].CLK
CTRL_CLK => CUM_VEL_ERR[25].CLK
CTRL_CLK => CUM_VEL_ERR[26].CLK
CTRL_CLK => CUM_VEL_ERR[27].CLK
CTRL_CLK => CUM_VEL_ERR[28].CLK
CTRL_CLK => CUM_VEL_ERR[29].CLK
CTRL_CLK => CUM_VEL_ERR[30].CLK
CTRL_CLK => CUM_VEL_ERR[31].CLK
CTRL_CLK => MOTOR_CMD[0].CLK
CTRL_CLK => MOTOR_CMD[1].CLK
CTRL_CLK => MOTOR_CMD[2].CLK
CTRL_CLK => MOTOR_CMD[3].CLK
CTRL_CLK => MOTOR_CMD[4].CLK
CTRL_CLK => MOTOR_CMD[5].CLK
CTRL_CLK => MOTOR_CMD[6].CLK
CTRL_CLK => MOTOR_CMD[7].CLK
CTRL_CLK => MOTOR_CMD[8].CLK
CTRL_CLK => MOTOR_CMD[9].CLK
CTRL_CLK => MOTOR_CMD[10].CLK
CTRL_CLK => MOTOR_CMD[11].CLK
CTRL_CLK => MOTOR_CMD[12].CLK
CTRL_CLK => MOTOR_CMD[13].CLK
CTRL_CLK => MOTOR_CMD[14].CLK
CTRL_CLK => MOTOR_CMD[15].CLK
CTRL_CLK => MOTOR_CMD[16].CLK
CTRL_CLK => MOTOR_CMD[17].CLK
CTRL_CLK => MOTOR_CMD[18].CLK
CTRL_CLK => MOTOR_CMD[19].CLK
CTRL_CLK => MOTOR_CMD[20].CLK
CTRL_CLK => MOTOR_CMD[21].CLK
CTRL_CLK => MOTOR_CMD[22].CLK
CTRL_CLK => MOTOR_CMD[23].CLK
CTRL_CLK => MOTOR_CMD[24].CLK
CTRL_CLK => MOTOR_CMD[25].CLK
CTRL_CLK => MOTOR_CMD[26].CLK
CTRL_CLK => MOTOR_CMD[27].CLK
CTRL_CLK => MOTOR_CMD[28].CLK
CTRL_CLK => MOTOR_CMD[29].CLK
CTRL_CLK => MOTOR_CMD[30].CLK
CTRL_CLK => MOTOR_CMD[31].CLK
CTRL_CLK => POSITION_INT[0].CLK
CTRL_CLK => POSITION_INT[1].CLK
CTRL_CLK => POSITION_INT[2].CLK
CTRL_CLK => POSITION_INT[3].CLK
CTRL_CLK => POSITION_INT[4].CLK
CTRL_CLK => POSITION_INT[5].CLK
CTRL_CLK => POSITION_INT[6].CLK
CTRL_CLK => POSITION_INT[7].CLK
CTRL_CLK => POSITION_INT[8].CLK
CTRL_CLK => POSITION_INT[9].CLK
CTRL_CLK => POSITION_INT[10].CLK
CTRL_CLK => POSITION_INT[11].CLK
CTRL_CLK => POSITION_INT[12].CLK
CTRL_CLK => POSITION_INT[13].CLK
CTRL_CLK => POSITION_INT[14].CLK
CTRL_CLK => POSITION_INT[15].CLK
CTRL_CLK => POSITION_INT[16].CLK
CTRL_CLK => POSITION_INT[17].CLK
CTRL_CLK => POSITION_INT[18].CLK
CTRL_CLK => POSITION_INT[19].CLK
CTRL_CLK => POSITION_INT[20].CLK
CTRL_CLK => POSITION_INT[21].CLK
CTRL_CLK => POSITION_INT[22].CLK
CTRL_CLK => POSITION_INT[23].CLK
CTRL_CLK => POSITION_INT[24].CLK
CTRL_CLK => POSITION_INT[25].CLK
CTRL_CLK => POSITION_INT[26].CLK
CTRL_CLK => POSITION_INT[27].CLK
CTRL_CLK => POSITION_INT[28].CLK
CTRL_CLK => POSITION_INT[29].CLK
CTRL_CLK => POSITION_INT[30].CLK
CTRL_CLK => POSITION_INT[31].CLK
ENABLE => process_3.IN1
SOFT_HALT => SH_REQ.CLK
SOFT_HALT => IO_DATA_INT[9].IN1
SOFT_HALT => MOTOR_EN~reg0.ENA
MOTOR_PHASE <= MOTOR_PHASE~reg0.DB_MAX_OUTPUT_PORT_TYPE
MOTOR_EN <= MOTOR_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_WARN <= I_WARN_INT.DB_MAX_OUTPUT_PORT_TYPE
WATCHDOG <= LATCH.DB_MAX_OUTPUT_PORT_TYPE
I_VAL[0] <= CUM_VEL_ERR[0].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[1] <= CUM_VEL_ERR[1].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[2] <= CUM_VEL_ERR[2].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[3] <= CUM_VEL_ERR[3].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[4] <= CUM_VEL_ERR[4].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[5] <= CUM_VEL_ERR[5].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[6] <= CUM_VEL_ERR[6].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[7] <= CUM_VEL_ERR[7].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[8] <= CUM_VEL_ERR[8].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[9] <= CUM_VEL_ERR[9].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[10] <= CUM_VEL_ERR[10].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[11] <= CUM_VEL_ERR[11].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[12] <= CUM_VEL_ERR[12].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[13] <= CUM_VEL_ERR[13].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[14] <= CUM_VEL_ERR[14].DB_MAX_OUTPUT_PORT_TYPE
I_VAL[15] <= CUM_VEL_ERR[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|VEL_CONTROL:inst52|lpm_counter:counter
clock => cntr_gkj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gkj:auto_generated.q[0]
q[1] <= cntr_gkj:auto_generated.q[1]
q[2] <= cntr_gkj:auto_generated.q[2]
q[3] <= cntr_gkj:auto_generated.q[3]
q[4] <= cntr_gkj:auto_generated.q[4]
q[5] <= cntr_gkj:auto_generated.q[5]
q[6] <= cntr_gkj:auto_generated.q[6]
q[7] <= cntr_gkj:auto_generated.q[7]
q[8] <= cntr_gkj:auto_generated.q[8]
q[9] <= cntr_gkj:auto_generated.q[9]
q[10] <= cntr_gkj:auto_generated.q[10]
q[11] <= cntr_gkj:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE2bot|VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT


|DE2bot|VEL_CONTROL:inst52|LPM_COMPARE:compare
dataa[0] => cmpr_a2i:auto_generated.dataa[0]
dataa[1] => cmpr_a2i:auto_generated.dataa[1]
dataa[2] => cmpr_a2i:auto_generated.dataa[2]
dataa[3] => cmpr_a2i:auto_generated.dataa[3]
dataa[4] => cmpr_a2i:auto_generated.dataa[4]
dataa[5] => cmpr_a2i:auto_generated.dataa[5]
dataa[6] => cmpr_a2i:auto_generated.dataa[6]
dataa[7] => cmpr_a2i:auto_generated.dataa[7]
dataa[8] => cmpr_a2i:auto_generated.dataa[8]
dataa[9] => cmpr_a2i:auto_generated.dataa[9]
dataa[10] => cmpr_a2i:auto_generated.dataa[10]
dataa[11] => cmpr_a2i:auto_generated.dataa[11]
datab[0] => cmpr_a2i:auto_generated.datab[0]
datab[1] => cmpr_a2i:auto_generated.datab[1]
datab[2] => cmpr_a2i:auto_generated.datab[2]
datab[3] => cmpr_a2i:auto_generated.datab[3]
datab[4] => cmpr_a2i:auto_generated.datab[4]
datab[5] => cmpr_a2i:auto_generated.datab[5]
datab[6] => cmpr_a2i:auto_generated.datab[6]
datab[7] => cmpr_a2i:auto_generated.datab[7]
datab[8] => cmpr_a2i:auto_generated.datab[8]
datab[9] => cmpr_a2i:auto_generated.datab[9]
datab[10] => cmpr_a2i:auto_generated.datab[10]
datab[11] => cmpr_a2i:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_a2i:auto_generated.ageb


|DE2bot|VEL_CONTROL:inst52|LPM_COMPARE:compare|cmpr_a2i:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN24
dataa[1] => _.IN0
dataa[1] => op_1.IN22
dataa[2] => _.IN0
dataa[2] => op_1.IN20
dataa[3] => _.IN0
dataa[3] => op_1.IN18
dataa[4] => _.IN0
dataa[4] => op_1.IN16
dataa[5] => _.IN0
dataa[5] => op_1.IN14
dataa[6] => _.IN0
dataa[6] => op_1.IN12
dataa[7] => _.IN0
dataa[7] => op_1.IN10
dataa[8] => _.IN0
dataa[8] => op_1.IN8
dataa[9] => _.IN0
dataa[9] => op_1.IN6
dataa[10] => _.IN0
dataa[10] => op_1.IN4
dataa[11] => _.IN0
dataa[11] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN23
datab[1] => _.IN1
datab[1] => op_1.IN21
datab[2] => _.IN1
datab[2] => op_1.IN19
datab[3] => _.IN1
datab[3] => op_1.IN17
datab[4] => _.IN1
datab[4] => op_1.IN15
datab[5] => _.IN1
datab[5] => op_1.IN13
datab[6] => _.IN1
datab[6] => op_1.IN11
datab[7] => _.IN1
datab[7] => op_1.IN9
datab[8] => _.IN1
datab[8] => op_1.IN7
datab[9] => _.IN1
datab[9] => op_1.IN5
datab[10] => _.IN1
datab[10] => op_1.IN3
datab[11] => _.IN1
datab[11] => op_1.IN1


|DE2bot|CTIMER:inst21
CLOCK => INT~reg0.CLK
CLOCK => COUNT[0].CLK
CLOCK => COUNT[1].CLK
CLOCK => COUNT[2].CLK
CLOCK => COUNT[3].CLK
CLOCK => COUNT[4].CLK
CLOCK => COUNT[5].CLK
CLOCK => COUNT[6].CLK
CLOCK => COUNT[7].CLK
CLOCK => COUNT[8].CLK
CLOCK => COUNT[9].CLK
CLOCK => COUNT[10].CLK
CLOCK => COUNT[11].CLK
CLOCK => COUNT[12].CLK
CLOCK => COUNT[13].CLK
CLOCK => COUNT[14].CLK
CLOCK => COUNT[15].CLK
RESETN => TRIGVAL[0].ACLR
RESETN => TRIGVAL[1].ACLR
RESETN => TRIGVAL[2].ACLR
RESETN => TRIGVAL[3].ACLR
RESETN => TRIGVAL[4].ACLR
RESETN => TRIGVAL[5].ACLR
RESETN => TRIGVAL[6].ACLR
RESETN => TRIGVAL[7].ACLR
RESETN => TRIGVAL[8].ACLR
RESETN => TRIGVAL[9].ACLR
RESETN => TRIGVAL[10].ACLR
RESETN => TRIGVAL[11].ACLR
RESETN => TRIGVAL[12].ACLR
RESETN => TRIGVAL[13].ACLR
RESETN => TRIGVAL[14].ACLR
RESETN => TRIGVAL[15].ACLR
RESETN => process_1.IN0
CS => process_1.IN1
CS => TRIGVAL[0].CLK
CS => TRIGVAL[1].CLK
CS => TRIGVAL[2].CLK
CS => TRIGVAL[3].CLK
CS => TRIGVAL[4].CLK
CS => TRIGVAL[5].CLK
CS => TRIGVAL[6].CLK
CS => TRIGVAL[7].CLK
CS => TRIGVAL[8].CLK
CS => TRIGVAL[9].CLK
CS => TRIGVAL[10].CLK
CS => TRIGVAL[11].CLK
CS => TRIGVAL[12].CLK
CS => TRIGVAL[13].CLK
CS => TRIGVAL[14].CLK
CS => TRIGVAL[15].CLK
IO_DATA[0] => TRIGVAL[0].DATAIN
IO_DATA[1] => TRIGVAL[1].DATAIN
IO_DATA[2] => TRIGVAL[2].DATAIN
IO_DATA[3] => TRIGVAL[3].DATAIN
IO_DATA[4] => TRIGVAL[4].DATAIN
IO_DATA[5] => TRIGVAL[5].DATAIN
IO_DATA[6] => TRIGVAL[6].DATAIN
IO_DATA[7] => TRIGVAL[7].DATAIN
IO_DATA[8] => TRIGVAL[8].DATAIN
IO_DATA[9] => TRIGVAL[9].DATAIN
IO_DATA[10] => TRIGVAL[10].DATAIN
IO_DATA[11] => TRIGVAL[11].DATAIN
IO_DATA[12] => TRIGVAL[12].DATAIN
IO_DATA[13] => TRIGVAL[13].DATAIN
IO_DATA[14] => TRIGVAL[14].DATAIN
IO_DATA[15] => TRIGVAL[15].DATAIN
INT <= INT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|DAC_BEEP:inst45
DACDAT <= lpm_shiftreg_db0:inst6.shiftout
DAC_WCLK => lpm_shiftreg_db0:inst6.load
DAC_WCLK => inst4.IN0
DAC_WCLK => lpm_dff_db0:inst2.clock
DAC_BCLK => inst35.IN0
CS => lpm_dff_db1:inst10.clock
RESETN => inst11.IN0
FSEL[0] => lpm_dff_db1:inst10.data[0]
FSEL[1] => lpm_dff_db1:inst10.data[1]
FSEL[2] => lpm_dff_db1:inst10.data[2]


|DE2bot|DAC_BEEP:inst45|lpm_shiftreg_db0:inst6
clock => lpm_shiftreg:lpm_shiftreg_component.clock
data[0] => lpm_shiftreg:lpm_shiftreg_component.data[0]
data[1] => lpm_shiftreg:lpm_shiftreg_component.data[1]
data[2] => lpm_shiftreg:lpm_shiftreg_component.data[2]
data[3] => lpm_shiftreg:lpm_shiftreg_component.data[3]
data[4] => lpm_shiftreg:lpm_shiftreg_component.data[4]
data[5] => lpm_shiftreg:lpm_shiftreg_component.data[5]
data[6] => lpm_shiftreg:lpm_shiftreg_component.data[6]
data[7] => lpm_shiftreg:lpm_shiftreg_component.data[7]
data[8] => lpm_shiftreg:lpm_shiftreg_component.data[8]
data[9] => lpm_shiftreg:lpm_shiftreg_component.data[9]
data[10] => lpm_shiftreg:lpm_shiftreg_component.data[10]
data[11] => lpm_shiftreg:lpm_shiftreg_component.data[11]
data[12] => lpm_shiftreg:lpm_shiftreg_component.data[12]
data[13] => lpm_shiftreg:lpm_shiftreg_component.data[13]
data[14] => lpm_shiftreg:lpm_shiftreg_component.data[14]
data[15] => lpm_shiftreg:lpm_shiftreg_component.data[15]
data[16] => lpm_shiftreg:lpm_shiftreg_component.data[16]
data[17] => lpm_shiftreg:lpm_shiftreg_component.data[17]
data[18] => lpm_shiftreg:lpm_shiftreg_component.data[18]
data[19] => lpm_shiftreg:lpm_shiftreg_component.data[19]
data[20] => lpm_shiftreg:lpm_shiftreg_component.data[20]
data[21] => lpm_shiftreg:lpm_shiftreg_component.data[21]
data[22] => lpm_shiftreg:lpm_shiftreg_component.data[22]
data[23] => lpm_shiftreg:lpm_shiftreg_component.data[23]
data[24] => lpm_shiftreg:lpm_shiftreg_component.data[24]
data[25] => lpm_shiftreg:lpm_shiftreg_component.data[25]
data[26] => lpm_shiftreg:lpm_shiftreg_component.data[26]
data[27] => lpm_shiftreg:lpm_shiftreg_component.data[27]
data[28] => lpm_shiftreg:lpm_shiftreg_component.data[28]
data[29] => lpm_shiftreg:lpm_shiftreg_component.data[29]
data[30] => lpm_shiftreg:lpm_shiftreg_component.data[30]
data[31] => lpm_shiftreg:lpm_shiftreg_component.data[31]
load => lpm_shiftreg:lpm_shiftreg_component.load
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|DE2bot|DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|DAC_BEEP:inst45|altsyncram_db0:inst8
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|DE2bot|DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_koa1:auto_generated.address_a[0]
address_a[1] => altsyncram_koa1:auto_generated.address_a[1]
address_a[2] => altsyncram_koa1:auto_generated.address_a[2]
address_a[3] => altsyncram_koa1:auto_generated.address_a[3]
address_a[4] => altsyncram_koa1:auto_generated.address_a[4]
address_a[5] => altsyncram_koa1:auto_generated.address_a[5]
address_a[6] => altsyncram_koa1:auto_generated.address_a[6]
address_a[7] => altsyncram_koa1:auto_generated.address_a[7]
address_a[8] => altsyncram_koa1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_koa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_koa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_koa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_koa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_koa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_koa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_koa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_koa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_koa1:auto_generated.q_a[7]
q_a[8] <= altsyncram_koa1:auto_generated.q_a[8]
q_a[9] <= altsyncram_koa1:auto_generated.q_a[9]
q_a[10] <= altsyncram_koa1:auto_generated.q_a[10]
q_a[11] <= altsyncram_koa1:auto_generated.q_a[11]
q_a[12] <= altsyncram_koa1:auto_generated.q_a[12]
q_a[13] <= altsyncram_koa1:auto_generated.q_a[13]
q_a[14] <= altsyncram_koa1:auto_generated.q_a[14]
q_a[15] <= altsyncram_koa1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2bot|DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|DE2bot|DAC_BEEP:inst45|lpm_dff_db0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|DE2bot|DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|DAC_BEEP:inst45|lpm_dff_db1:inst10
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|DE2bot|DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|DAC_BEEP:inst45|lpm_add_sub_db0:inst3
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]


|DE2bot|DAC_BEEP:inst45|lpm_add_sub_db0:inst3|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_dkh:auto_generated.dataa[0]
dataa[1] => add_sub_dkh:auto_generated.dataa[1]
dataa[2] => add_sub_dkh:auto_generated.dataa[2]
dataa[3] => add_sub_dkh:auto_generated.dataa[3]
dataa[4] => add_sub_dkh:auto_generated.dataa[4]
dataa[5] => add_sub_dkh:auto_generated.dataa[5]
dataa[6] => add_sub_dkh:auto_generated.dataa[6]
dataa[7] => add_sub_dkh:auto_generated.dataa[7]
dataa[8] => add_sub_dkh:auto_generated.dataa[8]
datab[0] => add_sub_dkh:auto_generated.datab[0]
datab[1] => add_sub_dkh:auto_generated.datab[1]
datab[2] => add_sub_dkh:auto_generated.datab[2]
datab[3] => add_sub_dkh:auto_generated.datab[3]
datab[4] => add_sub_dkh:auto_generated.datab[4]
datab[5] => add_sub_dkh:auto_generated.datab[5]
datab[6] => add_sub_dkh:auto_generated.datab[6]
datab[7] => add_sub_dkh:auto_generated.datab[7]
datab[8] => add_sub_dkh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dkh:auto_generated.result[0]
result[1] <= add_sub_dkh:auto_generated.result[1]
result[2] <= add_sub_dkh:auto_generated.result[2]
result[3] <= add_sub_dkh:auto_generated.result[3]
result[4] <= add_sub_dkh:auto_generated.result[4]
result[5] <= add_sub_dkh:auto_generated.result[5]
result[6] <= add_sub_dkh:auto_generated.result[6]
result[7] <= add_sub_dkh:auto_generated.result[7]
result[8] <= add_sub_dkh:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|DE2bot|DAC_BEEP:inst45|lpm_add_sub_db0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_dkh:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|oneshot_i2c:inst18
SCL <> i2c_master:inst.scl
I2C_CLK => i2c_master:inst.clk
I2C_CLK => i2c_oneshot_ctrl:inst3.clk
RESETN => i2c_master:inst.reset_n
RESETN => i2c_oneshot_ctrl:inst3.resetn
SDA <> i2c_master:inst.sda


|DE2bot|oneshot_i2c:inst18|i2c_master:inst
clk => data_clk.CLK
clk => scl_clk.CLK
clk => scl_clk~en.CLK
clk => stretch.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
reset_n => data_rd[0]~reg0.ACLR
reset_n => data_rd[1]~reg0.ACLR
reset_n => data_rd[2]~reg0.ACLR
reset_n => data_rd[3]~reg0.ACLR
reset_n => data_rd[4]~reg0.ACLR
reset_n => data_rd[5]~reg0.ACLR
reset_n => data_rd[6]~reg0.ACLR
reset_n => data_rd[7]~reg0.ACLR
reset_n => bit_cnt[0].PRESET
reset_n => bit_cnt[1].PRESET
reset_n => bit_cnt[2].PRESET
reset_n => sda_int.PRESET
reset_n => scl_req.ACLR
reset_n => busy~reg0.PRESET
reset_n => ack_error~reg0.ACLR
reset_n => stretch.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => state~3.DATAIN
reset_n => scl_clk.ENA
reset_n => data_clk.ENA
reset_n => scl_ena.ENA
reset_n => data_tx[0].ENA
reset_n => addr_rw[7].ENA
reset_n => addr_rw[6].ENA
reset_n => addr_rw[5].ENA
reset_n => addr_rw[4].ENA
reset_n => addr_rw[3].ENA
reset_n => addr_rw[2].ENA
reset_n => addr_rw[1].ENA
reset_n => addr_rw[0].ENA
reset_n => data_tx[7].ENA
reset_n => data_tx[6].ENA
reset_n => data_tx[5].ENA
reset_n => data_tx[4].ENA
reset_n => data_tx[3].ENA
reset_n => data_tx[2].ENA
reset_n => data_tx[1].ENA
reset_n => data_rx[7].ENA
reset_n => data_rx[6].ENA
reset_n => data_rx[5].ENA
reset_n => data_rx[4].ENA
reset_n => data_rx[3].ENA
reset_n => data_rx[2].ENA
reset_n => data_rx[1].ENA
reset_n => data_rx[0].ENA
reset_n => scl_clk~en.ENA
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => scl_req.OUTPUTSELECT
ena => process_1.IN1
ena => scl_req.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => busy.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => scl_req.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => Selector0.IN11
ena => Selector19.IN5
ena => Selector18.IN2
ena => state.DATAA
addr[0] => addr_rw.DATAB
addr[0] => Equal2.IN6
addr[0] => Equal3.IN6
addr[0] => Equal4.IN6
addr[1] => addr_rw.DATAB
addr[1] => Equal2.IN5
addr[1] => Equal3.IN5
addr[1] => Equal4.IN5
addr[2] => addr_rw.DATAB
addr[2] => Equal2.IN4
addr[2] => Equal3.IN4
addr[2] => Equal4.IN4
addr[3] => addr_rw.DATAB
addr[3] => Equal2.IN3
addr[3] => Equal3.IN3
addr[3] => Equal4.IN3
addr[4] => addr_rw.DATAB
addr[4] => Equal2.IN2
addr[4] => Equal3.IN2
addr[4] => Equal4.IN2
addr[5] => addr_rw.DATAB
addr[5] => Equal2.IN1
addr[5] => Equal3.IN1
addr[5] => Equal4.IN1
addr[6] => addr_rw.DATAB
addr[6] => Equal2.IN0
addr[6] => Equal3.IN0
addr[6] => Equal4.IN0
rw => addr_rw.DATAB
rw => Equal2.IN7
rw => scl_req.OUTPUTSELECT
rw => sda_int.OUTPUTSELECT
rw => state.DATAB
rw => state.DATAA
rw => scl_req.OUTPUTSELECT
rw => state.DATAA
rw => state.DATAB
data_wr[0] => data_tx.DATAB
data_wr[0] => Mux4.IN7
data_wr[1] => data_tx.DATAB
data_wr[1] => Mux4.IN6
data_wr[2] => data_tx.DATAB
data_wr[2] => Mux4.IN5
data_wr[3] => data_tx.DATAB
data_wr[3] => Mux4.IN4
data_wr[4] => data_tx.DATAB
data_wr[4] => Mux4.IN3
data_wr[5] => data_tx.DATAB
data_wr[5] => Mux4.IN2
data_wr[6] => data_tx.DATAB
data_wr[6] => Mux4.IN1
data_wr[7] => data_tx.DATAB
data_wr[7] => Mux4.IN0
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_error <= ack_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
scl <> scl


|DE2bot|oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3
resetn => cmd_num[0].PRESET
resetn => cmd_num[1].ACLR
resetn => cmd_num[2].ACLR
resetn => cmd_num[3].PRESET
resetn => comm_en~reg0.ACLR
resetn => state~7.DATAIN
resetn => tx_byte[0]~reg0.ENA
resetn => prev_busy.ENA
resetn => tx_byte[7]~reg0.ENA
resetn => tx_byte[6]~reg0.ENA
resetn => tx_byte[5]~reg0.ENA
resetn => tx_byte[4]~reg0.ENA
resetn => tx_byte[3]~reg0.ENA
resetn => tx_byte[2]~reg0.ENA
resetn => tx_byte[1]~reg0.ENA
clk => tx_byte[0]~reg0.CLK
clk => tx_byte[1]~reg0.CLK
clk => tx_byte[2]~reg0.CLK
clk => tx_byte[3]~reg0.CLK
clk => tx_byte[4]~reg0.CLK
clk => tx_byte[5]~reg0.CLK
clk => tx_byte[6]~reg0.CLK
clk => tx_byte[7]~reg0.CLK
clk => prev_busy.CLK
clk => cmd_num[0].CLK
clk => cmd_num[1].CLK
clk => cmd_num[2].CLK
clk => cmd_num[3].CLK
clk => comm_en~reg0.CLK
clk => state~5.DATAIN
i2c_busy => state_machine.IN1
i2c_busy => state_machine.IN1
i2c_busy => prev_busy.DATAIN
tx_addr[0] <= <GND>
tx_addr[1] <= <GND>
tx_addr[2] <= <VCC>
tx_addr[3] <= <GND>
tx_addr[4] <= <VCC>
tx_addr[5] <= <VCC>
tx_addr[6] <= <GND>
tx_addr[7] <= <GND>
tx_byte[0] <= tx_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[1] <= tx_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[2] <= tx_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[3] <= tx_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[4] <= tx_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[5] <= tx_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[6] <= tx_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[7] <= tx_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comm_en <= comm_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst57
HEX0[0] <= HEX_DISP:inst27.segments[0]
HEX0[1] <= HEX_DISP:inst27.segments[1]
HEX0[2] <= HEX_DISP:inst27.segments[2]
HEX0[3] <= HEX_DISP:inst27.segments[3]
HEX0[4] <= HEX_DISP:inst27.segments[4]
HEX0[5] <= HEX_DISP:inst27.segments[5]
HEX0[6] <= HEX_DISP:inst27.segments[6]
CS => HEX_DISP:inst27.cs
CS => HEX_DISP:inst22.cs
CS => HEX_DISP:inst21.cs
CS => HEX_DISP:inst15.cs
RESETN => HEX_DISP:inst27.resetn
RESETN => HEX_DISP:inst22.resetn
RESETN => HEX_DISP:inst21.resetn
RESETN => HEX_DISP:inst15.resetn
DATA[0] => HEX_DISP:inst27.hex_val[0]
DATA[1] => HEX_DISP:inst27.hex_val[1]
DATA[2] => HEX_DISP:inst27.hex_val[2]
DATA[3] => HEX_DISP:inst27.hex_val[3]
DATA[4] => HEX_DISP:inst22.hex_val[0]
DATA[5] => HEX_DISP:inst22.hex_val[1]
DATA[6] => HEX_DISP:inst22.hex_val[2]
DATA[7] => HEX_DISP:inst22.hex_val[3]
DATA[8] => HEX_DISP:inst21.hex_val[0]
DATA[9] => HEX_DISP:inst21.hex_val[1]
DATA[10] => HEX_DISP:inst21.hex_val[2]
DATA[11] => HEX_DISP:inst21.hex_val[3]
DATA[12] => HEX_DISP:inst15.hex_val[0]
DATA[13] => HEX_DISP:inst15.hex_val[1]
DATA[14] => HEX_DISP:inst15.hex_val[2]
DATA[15] => HEX_DISP:inst15.hex_val[3]
HEX1[0] <= HEX_DISP:inst22.segments[0]
HEX1[1] <= HEX_DISP:inst22.segments[1]
HEX1[2] <= HEX_DISP:inst22.segments[2]
HEX1[3] <= HEX_DISP:inst22.segments[3]
HEX1[4] <= HEX_DISP:inst22.segments[4]
HEX1[5] <= HEX_DISP:inst22.segments[5]
HEX1[6] <= HEX_DISP:inst22.segments[6]
HEX2[0] <= HEX_DISP:inst21.segments[0]
HEX2[1] <= HEX_DISP:inst21.segments[1]
HEX2[2] <= HEX_DISP:inst21.segments[2]
HEX2[3] <= HEX_DISP:inst21.segments[3]
HEX2[4] <= HEX_DISP:inst21.segments[4]
HEX2[5] <= HEX_DISP:inst21.segments[5]
HEX2[6] <= HEX_DISP:inst21.segments[6]
HEX3[0] <= HEX_DISP:inst15.segments[0]
HEX3[1] <= HEX_DISP:inst15.segments[1]
HEX3[2] <= HEX_DISP:inst15.segments[2]
HEX3[3] <= HEX_DISP:inst15.segments[3]
HEX3[4] <= HEX_DISP:inst15.segments[4]
HEX3[5] <= HEX_DISP:inst15.segments[5]
HEX3[6] <= HEX_DISP:inst15.segments[6]


|DE2bot|QUAD_HEX:inst57|HEX_DISP:inst27
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst57|HEX_DISP:inst22
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst57|HEX_DISP:inst21
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst57|HEX_DISP:inst15
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst56
HEX0[0] <= HEX_DISP:inst27.segments[0]
HEX0[1] <= HEX_DISP:inst27.segments[1]
HEX0[2] <= HEX_DISP:inst27.segments[2]
HEX0[3] <= HEX_DISP:inst27.segments[3]
HEX0[4] <= HEX_DISP:inst27.segments[4]
HEX0[5] <= HEX_DISP:inst27.segments[5]
HEX0[6] <= HEX_DISP:inst27.segments[6]
CS => HEX_DISP:inst27.cs
CS => HEX_DISP:inst22.cs
CS => HEX_DISP:inst21.cs
CS => HEX_DISP:inst15.cs
RESETN => HEX_DISP:inst27.resetn
RESETN => HEX_DISP:inst22.resetn
RESETN => HEX_DISP:inst21.resetn
RESETN => HEX_DISP:inst15.resetn
DATA[0] => HEX_DISP:inst27.hex_val[0]
DATA[1] => HEX_DISP:inst27.hex_val[1]
DATA[2] => HEX_DISP:inst27.hex_val[2]
DATA[3] => HEX_DISP:inst27.hex_val[3]
DATA[4] => HEX_DISP:inst22.hex_val[0]
DATA[5] => HEX_DISP:inst22.hex_val[1]
DATA[6] => HEX_DISP:inst22.hex_val[2]
DATA[7] => HEX_DISP:inst22.hex_val[3]
DATA[8] => HEX_DISP:inst21.hex_val[0]
DATA[9] => HEX_DISP:inst21.hex_val[1]
DATA[10] => HEX_DISP:inst21.hex_val[2]
DATA[11] => HEX_DISP:inst21.hex_val[3]
DATA[12] => HEX_DISP:inst15.hex_val[0]
DATA[13] => HEX_DISP:inst15.hex_val[1]
DATA[14] => HEX_DISP:inst15.hex_val[2]
DATA[15] => HEX_DISP:inst15.hex_val[3]
HEX1[0] <= HEX_DISP:inst22.segments[0]
HEX1[1] <= HEX_DISP:inst22.segments[1]
HEX1[2] <= HEX_DISP:inst22.segments[2]
HEX1[3] <= HEX_DISP:inst22.segments[3]
HEX1[4] <= HEX_DISP:inst22.segments[4]
HEX1[5] <= HEX_DISP:inst22.segments[5]
HEX1[6] <= HEX_DISP:inst22.segments[6]
HEX2[0] <= HEX_DISP:inst21.segments[0]
HEX2[1] <= HEX_DISP:inst21.segments[1]
HEX2[2] <= HEX_DISP:inst21.segments[2]
HEX2[3] <= HEX_DISP:inst21.segments[3]
HEX2[4] <= HEX_DISP:inst21.segments[4]
HEX2[5] <= HEX_DISP:inst21.segments[5]
HEX2[6] <= HEX_DISP:inst21.segments[6]
HEX3[0] <= HEX_DISP:inst15.segments[0]
HEX3[1] <= HEX_DISP:inst15.segments[1]
HEX3[2] <= HEX_DISP:inst15.segments[2]
HEX3[3] <= HEX_DISP:inst15.segments[3]
HEX3[4] <= HEX_DISP:inst15.segments[4]
HEX3[5] <= HEX_DISP:inst15.segments[5]
HEX3[6] <= HEX_DISP:inst15.segments[6]


|DE2bot|QUAD_HEX:inst56|HEX_DISP:inst27
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst56|HEX_DISP:inst22
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst56|HEX_DISP:inst21
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst56|HEX_DISP:inst15
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|LEDS:inst59
RESETN => BLED[0].ACLR
RESETN => BLED[1].ACLR
RESETN => BLED[2].ACLR
RESETN => BLED[3].ACLR
RESETN => BLED[4].ACLR
RESETN => BLED[5].ACLR
RESETN => BLED[6].ACLR
RESETN => BLED[7].ACLR
RESETN => BLED[8].ACLR
RESETN => BLED[9].ACLR
RESETN => BLED[10].ACLR
RESETN => BLED[11].ACLR
RESETN => BLED[12].ACLR
RESETN => BLED[13].ACLR
RESETN => BLED[14].ACLR
RESETN => BLED[15].ACLR
CS => BLED[0].CLK
CS => BLED[1].CLK
CS => BLED[2].CLK
CS => BLED[3].CLK
CS => BLED[4].CLK
CS => BLED[5].CLK
CS => BLED[6].CLK
CS => BLED[7].CLK
CS => BLED[8].CLK
CS => BLED[9].CLK
CS => BLED[10].CLK
CS => BLED[11].CLK
CS => BLED[12].CLK
CS => BLED[13].CLK
CS => BLED[14].CLK
CS => BLED[15].CLK
LED[0] <= BLED[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= BLED[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= BLED[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= BLED[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= BLED[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= BLED[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= BLED[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= BLED[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= BLED[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= BLED[9].DB_MAX_OUTPUT_PORT_TYPE
LED[10] <= BLED[10].DB_MAX_OUTPUT_PORT_TYPE
LED[11] <= BLED[11].DB_MAX_OUTPUT_PORT_TYPE
LED[12] <= BLED[12].DB_MAX_OUTPUT_PORT_TYPE
LED[13] <= BLED[13].DB_MAX_OUTPUT_PORT_TYPE
LED[14] <= BLED[14].DB_MAX_OUTPUT_PORT_TYPE
LED[15] <= BLED[15].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] => BLED[0].DATAIN
IO_DATA[1] => BLED[1].DATAIN
IO_DATA[2] => BLED[2].DATAIN
IO_DATA[3] => BLED[3].DATAIN
IO_DATA[4] => BLED[4].DATAIN
IO_DATA[5] => BLED[5].DATAIN
IO_DATA[6] => BLED[6].DATAIN
IO_DATA[7] => BLED[7].DATAIN
IO_DATA[8] => BLED[8].DATAIN
IO_DATA[9] => BLED[9].DATAIN
IO_DATA[10] => BLED[10].DATAIN
IO_DATA[11] => BLED[11].DATAIN
IO_DATA[12] => BLED[12].DATAIN
IO_DATA[13] => BLED[13].DATAIN
IO_DATA[14] => BLED[14].DATAIN
IO_DATA[15] => BLED[15].DATAIN


|DE2bot|LEDS:inst58
RESETN => BLED[0].ACLR
RESETN => BLED[1].ACLR
RESETN => BLED[2].ACLR
RESETN => BLED[3].ACLR
RESETN => BLED[4].ACLR
RESETN => BLED[5].ACLR
RESETN => BLED[6].ACLR
RESETN => BLED[7].ACLR
RESETN => BLED[8].ACLR
RESETN => BLED[9].ACLR
RESETN => BLED[10].ACLR
RESETN => BLED[11].ACLR
RESETN => BLED[12].ACLR
RESETN => BLED[13].ACLR
RESETN => BLED[14].ACLR
RESETN => BLED[15].ACLR
CS => BLED[0].CLK
CS => BLED[1].CLK
CS => BLED[2].CLK
CS => BLED[3].CLK
CS => BLED[4].CLK
CS => BLED[5].CLK
CS => BLED[6].CLK
CS => BLED[7].CLK
CS => BLED[8].CLK
CS => BLED[9].CLK
CS => BLED[10].CLK
CS => BLED[11].CLK
CS => BLED[12].CLK
CS => BLED[13].CLK
CS => BLED[14].CLK
CS => BLED[15].CLK
LED[0] <= BLED[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= BLED[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= BLED[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= BLED[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= BLED[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= BLED[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= BLED[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= BLED[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= BLED[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= BLED[9].DB_MAX_OUTPUT_PORT_TYPE
LED[10] <= BLED[10].DB_MAX_OUTPUT_PORT_TYPE
LED[11] <= BLED[11].DB_MAX_OUTPUT_PORT_TYPE
LED[12] <= BLED[12].DB_MAX_OUTPUT_PORT_TYPE
LED[13] <= BLED[13].DB_MAX_OUTPUT_PORT_TYPE
LED[14] <= BLED[14].DB_MAX_OUTPUT_PORT_TYPE
LED[15] <= BLED[15].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] => BLED[0].DATAIN
IO_DATA[1] => BLED[1].DATAIN
IO_DATA[2] => BLED[2].DATAIN
IO_DATA[3] => BLED[3].DATAIN
IO_DATA[4] => BLED[4].DATAIN
IO_DATA[5] => BLED[5].DATAIN
IO_DATA[6] => BLED[6].DATAIN
IO_DATA[7] => BLED[7].DATAIN
IO_DATA[8] => BLED[8].DATAIN
IO_DATA[9] => BLED[9].DATAIN
IO_DATA[10] => BLED[10].DATAIN
IO_DATA[11] => BLED[11].DATAIN
IO_DATA[12] => BLED[12].DATAIN
IO_DATA[13] => BLED[13].DATAIN
IO_DATA[14] => BLED[14].DATAIN
IO_DATA[15] => BLED[15].DATAIN


