$date
	Sun Oct 23 01:51:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#248893
b10 !
1"
#248894
b10 &
b10 %
1$
#248895
0"
#248898
b1 &
b1 %
1#
#248902
b0 &
0#
b0 %
0$
#1236613
b1011 !
1"
#1236614
b1011 &
b1011 %
1$
#1236615
0"
#1236618
b100010 &
b100010 %
#1236622
b10001 &
b10001 %
#1236626
b110100 &
b110100 %
#1236630
b11010 &
b11010 %
#1236634
b1101 &
b1101 %
#1236638
b101000 &
b101000 %
#1236642
b10100 &
b10100 %
#1236646
b1010 &
b1010 %
#1236650
b101 &
b101 %
#1236654
b10000 &
b10000 %
#1236658
b1000 &
b1000 %
#1236662
b100 &
b100 %
#1236666
b10 &
b10 %
#1236670
b1 &
1#
b1 %
#1236674
b0 &
b0 %
0#
0$
#2232716
b111 !
1"
#2232718
b111 &
b111 %
1$
#2232719
0"
#2232722
b10110 &
b10110 %
#2232726
b1011 &
b1011 %
#2232730
b100010 &
b100010 %
#2232734
b10001 &
b10001 %
#2232738
b110100 &
b110100 %
#2232742
b11010 &
b11010 %
#2232746
b1101 &
b1101 %
#2232750
b101000 &
b101000 %
#2232754
b10100 &
b10100 %
#2232758
b1010 &
b1010 %
#2232762
b101 &
b101 %
#2232766
b10000 &
b10000 %
#2232770
b1000 &
b1000 %
#2232774
b100 &
b100 %
#2232778
b10 &
b10 %
#2232782
b1 &
1#
b1 %
#2232786
b0 &
b0 %
0#
0$
#4500012
